Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec  4 13:06:28 2017
| Host         : ELECA81 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Test_PC_timing_summary_routed.rpt -rpx Test_PC_timing_summary_routed.rpx
| Design       : Test_PC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.619     -691.392                    385                 2818        0.262        0.000                      0                 2818        3.750        0.000                       0                   403  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.619     -691.392                    385                 2818        0.262        0.000                      0                 2818        3.750        0.000                       0                   403  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          385  Failing Endpoints,  Worst Slack       -3.619ns,  Total Violation     -691.392ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.619ns  (required time - arrival time)
  Source:                 PC0/CPU0/pc/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC0/CPU0/Registers/Reg_stack_reg[3][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.406ns  (logic 3.711ns (27.682%)  route 9.695ns (72.318%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.722     5.325    PC0/CPU0/pc/clk
    SLICE_X7Y89          FDCE                                         r  PC0/CPU0/pc/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  PC0/CPU0/pc/out_reg[5]/Q
                         net (fo=16, routed)          0.919     6.663    PC0/insMemory/address[5]
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.296     6.959 r  PC0/insMemory/InsOut[13]_INST_0/O
                         net (fo=14, routed)          0.690     7.649    PC0/CPU0/controller/ctrlIn[1]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.773 r  PC0/CPU0/controller/link_INST_0/O
                         net (fo=19, routed)          0.326     8.099    PC0/CPU0/mux6/select
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.223 r  PC0/CPU0/mux6/DataOut[2]_INST_0/O
                         net (fo=32, routed)          0.684     8.907    PC0/CPU0/Registers/ReadReg1[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     9.031 r  PC0/CPU0/Registers/Data1[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.031    PC0/CPU0/Registers/Data1[11]_INST_0_i_2_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     9.248 r  PC0/CPU0/Registers/Data1[11]_INST_0/O
                         net (fo=14, routed)          1.071    10.318    PC0/CPU0/ALU_0/A[11]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.299    10.617 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    10.617    PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_3/CO[3]
                         net (fo=16, routed)          1.065    12.232    PC0/CPU0/ALU_0/p_1_in
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.124    12.356 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.511    12.867    PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    12.991 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0/O
                         net (fo=257, routed)         1.583    14.574    PC0/Data/memory_reg_256_511_14_14/A1
    SLICE_X2Y102         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317    14.891 r  PC0/Data/memory_reg_256_511_14_14/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.891    PC0/Data/memory_reg_256_511_14_14/OA
    SLICE_X2Y102         MUXF7 (Prop_muxf7_I1_O)      0.214    15.105 r  PC0/Data/memory_reg_256_511_14_14/F7.A/O
                         net (fo=1, routed)           0.000    15.105    PC0/Data/memory_reg_256_511_14_14/O1
    SLICE_X2Y102         MUXF8 (Prop_muxf8_I1_O)      0.088    15.193 r  PC0/Data/memory_reg_256_511_14_14/F8/O
                         net (fo=1, routed)           0.946    16.138    PC0/Data/memory_reg_256_511_14_14_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I3_O)        0.319    16.457 r  PC0/Data/dataOut[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.407    16.864    PC0/Data/dataOut0[14]
    SLICE_X5Y98          LUT2 (Prop_lut2_I1_O)        0.124    16.988 r  PC0/Data/dataOut[14]_INST_0/O
                         net (fo=1, routed)           0.633    17.621    PC0/CPU0/mux4/D1[14]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.124    17.745 r  PC0/CPU0/mux4/DataOut[14]_INST_0/O
                         net (fo=1, routed)           0.343    18.088    PC0/CPU0/mux5/D0[14]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124    18.212 r  PC0/CPU0/mux5/DataOut[14]_INST_0/O
                         net (fo=7, routed)           0.519    18.731    PC0/CPU0/Registers/RegDataIn[14]
    SLICE_X4Y100         FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.588    15.010    PC0/CPU0/Registers/clk
    SLICE_X4Y100         FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[3][14]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X4Y100         FDCE (Setup_fdce_C_D)       -0.043    15.112    PC0/CPU0/Registers/Reg_stack_reg[3][14]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -18.731    
  -------------------------------------------------------------------
                         slack                                 -3.619    

Slack (VIOLATED) :        -3.519ns  (required time - arrival time)
  Source:                 PC0/CPU0/pc/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC0/CPU0/Registers/Reg_stack_reg[7][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.434ns  (logic 3.711ns (27.625%)  route 9.723ns (72.375%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.722     5.325    PC0/CPU0/pc/clk
    SLICE_X7Y89          FDCE                                         r  PC0/CPU0/pc/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  PC0/CPU0/pc/out_reg[5]/Q
                         net (fo=16, routed)          0.919     6.663    PC0/insMemory/address[5]
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.296     6.959 r  PC0/insMemory/InsOut[13]_INST_0/O
                         net (fo=14, routed)          0.690     7.649    PC0/CPU0/controller/ctrlIn[1]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.773 r  PC0/CPU0/controller/link_INST_0/O
                         net (fo=19, routed)          0.326     8.099    PC0/CPU0/mux6/select
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.223 r  PC0/CPU0/mux6/DataOut[2]_INST_0/O
                         net (fo=32, routed)          0.684     8.907    PC0/CPU0/Registers/ReadReg1[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     9.031 r  PC0/CPU0/Registers/Data1[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.031    PC0/CPU0/Registers/Data1[11]_INST_0_i_2_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     9.248 r  PC0/CPU0/Registers/Data1[11]_INST_0/O
                         net (fo=14, routed)          1.071    10.318    PC0/CPU0/ALU_0/A[11]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.299    10.617 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    10.617    PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_3/CO[3]
                         net (fo=16, routed)          1.065    12.232    PC0/CPU0/ALU_0/p_1_in
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.124    12.356 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.511    12.867    PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    12.991 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0/O
                         net (fo=257, routed)         1.583    14.574    PC0/Data/memory_reg_256_511_14_14/A1
    SLICE_X2Y102         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317    14.891 r  PC0/Data/memory_reg_256_511_14_14/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.891    PC0/Data/memory_reg_256_511_14_14/OA
    SLICE_X2Y102         MUXF7 (Prop_muxf7_I1_O)      0.214    15.105 r  PC0/Data/memory_reg_256_511_14_14/F7.A/O
                         net (fo=1, routed)           0.000    15.105    PC0/Data/memory_reg_256_511_14_14/O1
    SLICE_X2Y102         MUXF8 (Prop_muxf8_I1_O)      0.088    15.193 r  PC0/Data/memory_reg_256_511_14_14/F8/O
                         net (fo=1, routed)           0.946    16.138    PC0/Data/memory_reg_256_511_14_14_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I3_O)        0.319    16.457 r  PC0/Data/dataOut[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.407    16.864    PC0/Data/dataOut0[14]
    SLICE_X5Y98          LUT2 (Prop_lut2_I1_O)        0.124    16.988 r  PC0/Data/dataOut[14]_INST_0/O
                         net (fo=1, routed)           0.633    17.621    PC0/CPU0/mux4/D1[14]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.124    17.745 r  PC0/CPU0/mux4/DataOut[14]_INST_0/O
                         net (fo=1, routed)           0.343    18.088    PC0/CPU0/mux5/D0[14]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124    18.212 r  PC0/CPU0/mux5/DataOut[14]_INST_0/O
                         net (fo=7, routed)           0.546    18.758    PC0/CPU0/Registers/RegDataIn[14]
    SLICE_X6Y98          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[7][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.604    15.027    PC0/CPU0/Registers/clk
    SLICE_X6Y98          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[7][14]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y98          FDCE (Setup_fdce_C_D)       -0.028    15.239    PC0/CPU0/Registers/Reg_stack_reg[7][14]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -18.758    
  -------------------------------------------------------------------
                         slack                                 -3.519    

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 PC0/CPU0/pc/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC0/CPU0/Registers/Reg_stack_reg[6][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.404ns  (logic 3.711ns (27.685%)  route 9.693ns (72.315%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.722     5.325    PC0/CPU0/pc/clk
    SLICE_X7Y89          FDCE                                         r  PC0/CPU0/pc/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  PC0/CPU0/pc/out_reg[5]/Q
                         net (fo=16, routed)          0.919     6.663    PC0/insMemory/address[5]
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.296     6.959 r  PC0/insMemory/InsOut[13]_INST_0/O
                         net (fo=14, routed)          0.690     7.649    PC0/CPU0/controller/ctrlIn[1]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.773 r  PC0/CPU0/controller/link_INST_0/O
                         net (fo=19, routed)          0.326     8.099    PC0/CPU0/mux6/select
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.223 r  PC0/CPU0/mux6/DataOut[2]_INST_0/O
                         net (fo=32, routed)          0.684     8.907    PC0/CPU0/Registers/ReadReg1[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     9.031 r  PC0/CPU0/Registers/Data1[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.031    PC0/CPU0/Registers/Data1[11]_INST_0_i_2_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     9.248 r  PC0/CPU0/Registers/Data1[11]_INST_0/O
                         net (fo=14, routed)          1.071    10.318    PC0/CPU0/ALU_0/A[11]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.299    10.617 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    10.617    PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_3/CO[3]
                         net (fo=16, routed)          1.065    12.232    PC0/CPU0/ALU_0/p_1_in
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.124    12.356 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.511    12.867    PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    12.991 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0/O
                         net (fo=257, routed)         1.583    14.574    PC0/Data/memory_reg_256_511_14_14/A1
    SLICE_X2Y102         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317    14.891 r  PC0/Data/memory_reg_256_511_14_14/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.891    PC0/Data/memory_reg_256_511_14_14/OA
    SLICE_X2Y102         MUXF7 (Prop_muxf7_I1_O)      0.214    15.105 r  PC0/Data/memory_reg_256_511_14_14/F7.A/O
                         net (fo=1, routed)           0.000    15.105    PC0/Data/memory_reg_256_511_14_14/O1
    SLICE_X2Y102         MUXF8 (Prop_muxf8_I1_O)      0.088    15.193 r  PC0/Data/memory_reg_256_511_14_14/F8/O
                         net (fo=1, routed)           0.946    16.138    PC0/Data/memory_reg_256_511_14_14_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I3_O)        0.319    16.457 r  PC0/Data/dataOut[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.407    16.864    PC0/Data/dataOut0[14]
    SLICE_X5Y98          LUT2 (Prop_lut2_I1_O)        0.124    16.988 r  PC0/Data/dataOut[14]_INST_0/O
                         net (fo=1, routed)           0.633    17.621    PC0/CPU0/mux4/D1[14]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.124    17.745 r  PC0/CPU0/mux4/DataOut[14]_INST_0/O
                         net (fo=1, routed)           0.343    18.088    PC0/CPU0/mux5/D0[14]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124    18.212 r  PC0/CPU0/mux5/DataOut[14]_INST_0/O
                         net (fo=7, routed)           0.517    18.729    PC0/CPU0/Registers/RegDataIn[14]
    SLICE_X4Y96          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.603    15.026    PC0/CPU0/Registers/clk
    SLICE_X4Y96          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[6][14]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)       -0.040    15.226    PC0/CPU0/Registers/Reg_stack_reg[6][14]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                         -18.729    
  -------------------------------------------------------------------
                         slack                                 -3.503    

Slack (VIOLATED) :        -3.500ns  (required time - arrival time)
  Source:                 PC0/CPU0/pc/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC0/CPU0/Registers/Reg_stack_reg[1][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.401ns  (logic 3.711ns (27.691%)  route 9.690ns (72.309%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.722     5.325    PC0/CPU0/pc/clk
    SLICE_X7Y89          FDCE                                         r  PC0/CPU0/pc/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  PC0/CPU0/pc/out_reg[5]/Q
                         net (fo=16, routed)          0.919     6.663    PC0/insMemory/address[5]
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.296     6.959 r  PC0/insMemory/InsOut[13]_INST_0/O
                         net (fo=14, routed)          0.690     7.649    PC0/CPU0/controller/ctrlIn[1]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.773 r  PC0/CPU0/controller/link_INST_0/O
                         net (fo=19, routed)          0.326     8.099    PC0/CPU0/mux6/select
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.223 r  PC0/CPU0/mux6/DataOut[2]_INST_0/O
                         net (fo=32, routed)          0.684     8.907    PC0/CPU0/Registers/ReadReg1[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     9.031 r  PC0/CPU0/Registers/Data1[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.031    PC0/CPU0/Registers/Data1[11]_INST_0_i_2_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     9.248 r  PC0/CPU0/Registers/Data1[11]_INST_0/O
                         net (fo=14, routed)          1.071    10.318    PC0/CPU0/ALU_0/A[11]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.299    10.617 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    10.617    PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_3/CO[3]
                         net (fo=16, routed)          1.065    12.232    PC0/CPU0/ALU_0/p_1_in
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.124    12.356 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.511    12.867    PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    12.991 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0/O
                         net (fo=257, routed)         1.583    14.574    PC0/Data/memory_reg_256_511_14_14/A1
    SLICE_X2Y102         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317    14.891 r  PC0/Data/memory_reg_256_511_14_14/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.891    PC0/Data/memory_reg_256_511_14_14/OA
    SLICE_X2Y102         MUXF7 (Prop_muxf7_I1_O)      0.214    15.105 r  PC0/Data/memory_reg_256_511_14_14/F7.A/O
                         net (fo=1, routed)           0.000    15.105    PC0/Data/memory_reg_256_511_14_14/O1
    SLICE_X2Y102         MUXF8 (Prop_muxf8_I1_O)      0.088    15.193 r  PC0/Data/memory_reg_256_511_14_14/F8/O
                         net (fo=1, routed)           0.946    16.138    PC0/Data/memory_reg_256_511_14_14_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I3_O)        0.319    16.457 r  PC0/Data/dataOut[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.407    16.864    PC0/Data/dataOut0[14]
    SLICE_X5Y98          LUT2 (Prop_lut2_I1_O)        0.124    16.988 r  PC0/Data/dataOut[14]_INST_0/O
                         net (fo=1, routed)           0.633    17.621    PC0/CPU0/mux4/D1[14]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.124    17.745 r  PC0/CPU0/mux4/DataOut[14]_INST_0/O
                         net (fo=1, routed)           0.343    18.088    PC0/CPU0/mux5/D0[14]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124    18.212 r  PC0/CPU0/mux5/DataOut[14]_INST_0/O
                         net (fo=7, routed)           0.514    18.726    PC0/CPU0/Registers/RegDataIn[14]
    SLICE_X5Y96          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.603    15.026    PC0/CPU0/Registers/clk
    SLICE_X5Y96          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[1][14]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y96          FDCE (Setup_fdce_C_D)       -0.040    15.226    PC0/CPU0/Registers/Reg_stack_reg[1][14]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                         -18.726    
  -------------------------------------------------------------------
                         slack                                 -3.500    

Slack (VIOLATED) :        -3.499ns  (required time - arrival time)
  Source:                 PC0/CPU0/pc/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC0/CPU0/Registers/Reg_stack_reg[5][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.402ns  (logic 3.711ns (27.690%)  route 9.691ns (72.310%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.722     5.325    PC0/CPU0/pc/clk
    SLICE_X7Y89          FDCE                                         r  PC0/CPU0/pc/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  PC0/CPU0/pc/out_reg[5]/Q
                         net (fo=16, routed)          0.919     6.663    PC0/insMemory/address[5]
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.296     6.959 r  PC0/insMemory/InsOut[13]_INST_0/O
                         net (fo=14, routed)          0.690     7.649    PC0/CPU0/controller/ctrlIn[1]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.773 r  PC0/CPU0/controller/link_INST_0/O
                         net (fo=19, routed)          0.326     8.099    PC0/CPU0/mux6/select
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.223 r  PC0/CPU0/mux6/DataOut[2]_INST_0/O
                         net (fo=32, routed)          0.684     8.907    PC0/CPU0/Registers/ReadReg1[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     9.031 r  PC0/CPU0/Registers/Data1[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.031    PC0/CPU0/Registers/Data1[11]_INST_0_i_2_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     9.248 r  PC0/CPU0/Registers/Data1[11]_INST_0/O
                         net (fo=14, routed)          1.071    10.318    PC0/CPU0/ALU_0/A[11]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.299    10.617 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    10.617    PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_3/CO[3]
                         net (fo=16, routed)          1.065    12.232    PC0/CPU0/ALU_0/p_1_in
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.124    12.356 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.511    12.867    PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    12.991 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0/O
                         net (fo=257, routed)         1.583    14.574    PC0/Data/memory_reg_256_511_14_14/A1
    SLICE_X2Y102         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317    14.891 r  PC0/Data/memory_reg_256_511_14_14/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.891    PC0/Data/memory_reg_256_511_14_14/OA
    SLICE_X2Y102         MUXF7 (Prop_muxf7_I1_O)      0.214    15.105 r  PC0/Data/memory_reg_256_511_14_14/F7.A/O
                         net (fo=1, routed)           0.000    15.105    PC0/Data/memory_reg_256_511_14_14/O1
    SLICE_X2Y102         MUXF8 (Prop_muxf8_I1_O)      0.088    15.193 r  PC0/Data/memory_reg_256_511_14_14/F8/O
                         net (fo=1, routed)           0.946    16.138    PC0/Data/memory_reg_256_511_14_14_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I3_O)        0.319    16.457 r  PC0/Data/dataOut[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.407    16.864    PC0/Data/dataOut0[14]
    SLICE_X5Y98          LUT2 (Prop_lut2_I1_O)        0.124    16.988 r  PC0/Data/dataOut[14]_INST_0/O
                         net (fo=1, routed)           0.633    17.621    PC0/CPU0/mux4/D1[14]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.124    17.745 r  PC0/CPU0/mux4/DataOut[14]_INST_0/O
                         net (fo=1, routed)           0.343    18.088    PC0/CPU0/mux5/D0[14]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124    18.212 r  PC0/CPU0/mux5/DataOut[14]_INST_0/O
                         net (fo=7, routed)           0.515    18.727    PC0/CPU0/Registers/RegDataIn[14]
    SLICE_X5Y99          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[5][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.604    15.027    PC0/CPU0/Registers/clk
    SLICE_X5Y99          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[5][14]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y99          FDCE (Setup_fdce_C_D)       -0.040    15.227    PC0/CPU0/Registers/Reg_stack_reg[5][14]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -18.727    
  -------------------------------------------------------------------
                         slack                                 -3.499    

Slack (VIOLATED) :        -3.494ns  (required time - arrival time)
  Source:                 PC0/CPU0/pc/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC0/CPU0/Registers/Reg_stack_reg[4][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.394ns  (logic 3.711ns (27.706%)  route 9.683ns (72.294%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.722     5.325    PC0/CPU0/pc/clk
    SLICE_X7Y89          FDCE                                         r  PC0/CPU0/pc/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  PC0/CPU0/pc/out_reg[5]/Q
                         net (fo=16, routed)          0.919     6.663    PC0/insMemory/address[5]
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.296     6.959 r  PC0/insMemory/InsOut[13]_INST_0/O
                         net (fo=14, routed)          0.690     7.649    PC0/CPU0/controller/ctrlIn[1]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.773 r  PC0/CPU0/controller/link_INST_0/O
                         net (fo=19, routed)          0.326     8.099    PC0/CPU0/mux6/select
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.223 r  PC0/CPU0/mux6/DataOut[2]_INST_0/O
                         net (fo=32, routed)          0.684     8.907    PC0/CPU0/Registers/ReadReg1[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     9.031 r  PC0/CPU0/Registers/Data1[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.031    PC0/CPU0/Registers/Data1[11]_INST_0_i_2_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     9.248 r  PC0/CPU0/Registers/Data1[11]_INST_0/O
                         net (fo=14, routed)          1.071    10.318    PC0/CPU0/ALU_0/A[11]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.299    10.617 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    10.617    PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_3/CO[3]
                         net (fo=16, routed)          1.065    12.232    PC0/CPU0/ALU_0/p_1_in
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.124    12.356 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.511    12.867    PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    12.991 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0/O
                         net (fo=257, routed)         1.583    14.574    PC0/Data/memory_reg_256_511_14_14/A1
    SLICE_X2Y102         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317    14.891 r  PC0/Data/memory_reg_256_511_14_14/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.891    PC0/Data/memory_reg_256_511_14_14/OA
    SLICE_X2Y102         MUXF7 (Prop_muxf7_I1_O)      0.214    15.105 r  PC0/Data/memory_reg_256_511_14_14/F7.A/O
                         net (fo=1, routed)           0.000    15.105    PC0/Data/memory_reg_256_511_14_14/O1
    SLICE_X2Y102         MUXF8 (Prop_muxf8_I1_O)      0.088    15.193 r  PC0/Data/memory_reg_256_511_14_14/F8/O
                         net (fo=1, routed)           0.946    16.138    PC0/Data/memory_reg_256_511_14_14_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I3_O)        0.319    16.457 r  PC0/Data/dataOut[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.407    16.864    PC0/Data/dataOut0[14]
    SLICE_X5Y98          LUT2 (Prop_lut2_I1_O)        0.124    16.988 r  PC0/Data/dataOut[14]_INST_0/O
                         net (fo=1, routed)           0.633    17.621    PC0/CPU0/mux4/D1[14]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.124    17.745 r  PC0/CPU0/mux4/DataOut[14]_INST_0/O
                         net (fo=1, routed)           0.343    18.088    PC0/CPU0/mux5/D0[14]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124    18.212 r  PC0/CPU0/mux5/DataOut[14]_INST_0/O
                         net (fo=7, routed)           0.507    18.719    PC0/CPU0/Registers/RegDataIn[14]
    SLICE_X7Y98          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.604    15.027    PC0/CPU0/Registers/clk
    SLICE_X7Y98          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[4][14]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y98          FDCE (Setup_fdce_C_D)       -0.043    15.224    PC0/CPU0/Registers/Reg_stack_reg[4][14]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -18.719    
  -------------------------------------------------------------------
                         slack                                 -3.494    

Slack (VIOLATED) :        -3.484ns  (required time - arrival time)
  Source:                 PC0/CPU0/pc/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC0/CPU0/Registers/Reg_stack_reg[2][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.399ns  (logic 3.711ns (27.696%)  route 9.688ns (72.304%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.722     5.325    PC0/CPU0/pc/clk
    SLICE_X7Y89          FDCE                                         r  PC0/CPU0/pc/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  PC0/CPU0/pc/out_reg[5]/Q
                         net (fo=16, routed)          0.919     6.663    PC0/insMemory/address[5]
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.296     6.959 r  PC0/insMemory/InsOut[13]_INST_0/O
                         net (fo=14, routed)          0.690     7.649    PC0/CPU0/controller/ctrlIn[1]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.773 r  PC0/CPU0/controller/link_INST_0/O
                         net (fo=19, routed)          0.326     8.099    PC0/CPU0/mux6/select
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.223 r  PC0/CPU0/mux6/DataOut[2]_INST_0/O
                         net (fo=32, routed)          0.684     8.907    PC0/CPU0/Registers/ReadReg1[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     9.031 r  PC0/CPU0/Registers/Data1[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.031    PC0/CPU0/Registers/Data1[11]_INST_0_i_2_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     9.248 r  PC0/CPU0/Registers/Data1[11]_INST_0/O
                         net (fo=14, routed)          1.071    10.318    PC0/CPU0/ALU_0/A[11]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.299    10.617 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    10.617    PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_3/CO[3]
                         net (fo=16, routed)          1.065    12.232    PC0/CPU0/ALU_0/p_1_in
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.124    12.356 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.511    12.867    PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    12.991 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0/O
                         net (fo=257, routed)         1.583    14.574    PC0/Data/memory_reg_256_511_14_14/A1
    SLICE_X2Y102         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317    14.891 r  PC0/Data/memory_reg_256_511_14_14/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.891    PC0/Data/memory_reg_256_511_14_14/OA
    SLICE_X2Y102         MUXF7 (Prop_muxf7_I1_O)      0.214    15.105 r  PC0/Data/memory_reg_256_511_14_14/F7.A/O
                         net (fo=1, routed)           0.000    15.105    PC0/Data/memory_reg_256_511_14_14/O1
    SLICE_X2Y102         MUXF8 (Prop_muxf8_I1_O)      0.088    15.193 r  PC0/Data/memory_reg_256_511_14_14/F8/O
                         net (fo=1, routed)           0.946    16.138    PC0/Data/memory_reg_256_511_14_14_n_0
    SLICE_X5Y98          LUT6 (Prop_lut6_I3_O)        0.319    16.457 r  PC0/Data/dataOut[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.407    16.864    PC0/Data/dataOut0[14]
    SLICE_X5Y98          LUT2 (Prop_lut2_I1_O)        0.124    16.988 r  PC0/Data/dataOut[14]_INST_0/O
                         net (fo=1, routed)           0.633    17.621    PC0/CPU0/mux4/D1[14]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.124    17.745 r  PC0/CPU0/mux4/DataOut[14]_INST_0/O
                         net (fo=1, routed)           0.343    18.088    PC0/CPU0/mux5/D0[14]
    SLICE_X5Y98          LUT3 (Prop_lut3_I1_O)        0.124    18.212 r  PC0/CPU0/mux5/DataOut[14]_INST_0/O
                         net (fo=7, routed)           0.512    18.724    PC0/CPU0/Registers/RegDataIn[14]
    SLICE_X6Y99          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.604    15.027    PC0/CPU0/Registers/clk
    SLICE_X6Y99          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[2][14]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y99          FDCE (Setup_fdce_C_D)       -0.028    15.239    PC0/CPU0/Registers/Reg_stack_reg[2][14]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -18.724    
  -------------------------------------------------------------------
                         slack                                 -3.484    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 PC0/CPU0/pc/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC0/CPU0/Registers/Reg_stack_reg[6][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.330ns  (logic 3.850ns (28.886%)  route 9.479ns (71.114%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.722     5.325    PC0/CPU0/pc/clk
    SLICE_X7Y89          FDCE                                         r  PC0/CPU0/pc/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  PC0/CPU0/pc/out_reg[5]/Q
                         net (fo=16, routed)          0.919     6.663    PC0/insMemory/address[5]
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.296     6.959 r  PC0/insMemory/InsOut[13]_INST_0/O
                         net (fo=14, routed)          0.690     7.649    PC0/CPU0/controller/ctrlIn[1]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.773 r  PC0/CPU0/controller/link_INST_0/O
                         net (fo=19, routed)          0.326     8.099    PC0/CPU0/mux6/select
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.223 r  PC0/CPU0/mux6/DataOut[2]_INST_0/O
                         net (fo=32, routed)          0.684     8.907    PC0/CPU0/Registers/ReadReg1[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     9.031 r  PC0/CPU0/Registers/Data1[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.031    PC0/CPU0/Registers/Data1[11]_INST_0_i_2_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     9.248 r  PC0/CPU0/Registers/Data1[11]_INST_0/O
                         net (fo=14, routed)          1.071    10.318    PC0/CPU0/ALU_0/A[11]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.299    10.617 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    10.617    PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_3/CO[3]
                         net (fo=16, routed)          1.065    12.232    PC0/CPU0/ALU_0/p_1_in
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.124    12.356 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.511    12.867    PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    12.991 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0/O
                         net (fo=257, routed)         1.573    14.565    PC0/Data/memory_reg_512_767_11_11/A1
    SLICE_X2Y98          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.226    14.791 r  PC0/Data/memory_reg_512_767_11_11/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.791    PC0/Data/memory_reg_512_767_11_11/OA
    SLICE_X2Y98          MUXF7 (Prop_muxf7_I1_O)      0.214    15.005 r  PC0/Data/memory_reg_512_767_11_11/F7.A/O
                         net (fo=1, routed)           0.000    15.005    PC0/Data/memory_reg_512_767_11_11/O1
    SLICE_X2Y98          MUXF8 (Prop_muxf8_I1_O)      0.088    15.093 r  PC0/Data/memory_reg_512_767_11_11/F8/O
                         net (fo=1, routed)           0.670    15.763    PC0/Data/memory_reg_512_767_11_11_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I1_O)        0.319    16.082 r  PC0/Data/dataOut[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.159    16.241    PC0/Data/dataOut0[11]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.124    16.365 r  PC0/Data/dataOut[11]_INST_0/O
                         net (fo=1, routed)           0.656    17.021    PC0/CPU0/mux4/D1[11]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.152    17.173 r  PC0/CPU0/mux4/DataOut[11]_INST_0/O
                         net (fo=1, routed)           0.292    17.465    PC0/CPU0/mux5/D0[11]
    SLICE_X7Y99          LUT3 (Prop_lut3_I1_O)        0.326    17.791 r  PC0/CPU0/mux5/DataOut[11]_INST_0/O
                         net (fo=7, routed)           0.864    18.654    PC0/CPU0/Registers/RegDataIn[11]
    SLICE_X1Y99          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.606    15.029    PC0/CPU0/Registers/clk
    SLICE_X1Y99          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[6][11]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)       -0.061    15.191    PC0/CPU0/Registers/Reg_stack_reg[6][11]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -18.654    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.447ns  (required time - arrival time)
  Source:                 PC0/CPU0/pc/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC0/CPU0/Registers/Reg_stack_reg[5][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.323ns  (logic 3.555ns (26.683%)  route 9.768ns (73.317%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.722     5.325    PC0/CPU0/pc/clk
    SLICE_X7Y89          FDCE                                         r  PC0/CPU0/pc/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  PC0/CPU0/pc/out_reg[5]/Q
                         net (fo=16, routed)          0.919     6.663    PC0/insMemory/address[5]
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.296     6.959 r  PC0/insMemory/InsOut[13]_INST_0/O
                         net (fo=14, routed)          0.690     7.649    PC0/CPU0/controller/ctrlIn[1]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.773 r  PC0/CPU0/controller/link_INST_0/O
                         net (fo=19, routed)          0.326     8.099    PC0/CPU0/mux6/select
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.223 r  PC0/CPU0/mux6/DataOut[2]_INST_0/O
                         net (fo=32, routed)          0.684     8.907    PC0/CPU0/Registers/ReadReg1[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     9.031 r  PC0/CPU0/Registers/Data1[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.031    PC0/CPU0/Registers/Data1[11]_INST_0_i_2_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     9.248 r  PC0/CPU0/Registers/Data1[11]_INST_0/O
                         net (fo=14, routed)          1.071    10.318    PC0/CPU0/ALU_0/A[11]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.299    10.617 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    10.617    PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_3/CO[3]
                         net (fo=16, routed)          1.065    12.232    PC0/CPU0/ALU_0/p_1_in
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.124    12.356 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.511    12.867    PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    12.991 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0/O
                         net (fo=257, routed)         1.601    14.592    PC0/Data/memory_reg_768_1023_15_15/A1
    SLICE_X8Y99          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.716 r  PC0/Data/memory_reg_768_1023_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.716    PC0/Data/memory_reg_768_1023_15_15/OD
    SLICE_X8Y99          MUXF7 (Prop_muxf7_I0_O)      0.241    14.957 r  PC0/Data/memory_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    14.957    PC0/Data/memory_reg_768_1023_15_15/O0
    SLICE_X8Y99          MUXF8 (Prop_muxf8_I0_O)      0.098    15.055 r  PC0/Data/memory_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           0.806    15.861    PC0/Data/memory_reg_768_1023_15_15_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.319    16.180 r  PC0/Data/dataOut[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.284    16.464    PC0/Data/dataOut0[15]
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124    16.588 r  PC0/Data/dataOut[15]_INST_0/O
                         net (fo=1, routed)           0.563    17.151    PC0/CPU0/mux4/D1[15]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.124    17.275 r  PC0/CPU0/mux4/DataOut[15]_INST_0/O
                         net (fo=1, routed)           0.537    17.813    PC0/CPU0/mux5/D0[15]
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.124    17.937 r  PC0/CPU0/mux5/DataOut[15]_INST_0/O
                         net (fo=7, routed)           0.711    18.648    PC0/CPU0/Registers/RegDataIn[15]
    SLICE_X5Y99          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.604    15.027    PC0/CPU0/Registers/clk
    SLICE_X5Y99          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[5][15]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y99          FDCE (Setup_fdce_C_D)       -0.067    15.200    PC0/CPU0/Registers/Reg_stack_reg[5][15]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -18.648    
  -------------------------------------------------------------------
                         slack                                 -3.447    

Slack (VIOLATED) :        -3.427ns  (required time - arrival time)
  Source:                 PC0/CPU0/pc/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC0/CPU0/Registers/Reg_stack_reg[6][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.297ns  (logic 3.555ns (26.735%)  route 9.742ns (73.265%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT6=5 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.722     5.325    PC0/CPU0/pc/clk
    SLICE_X7Y89          FDCE                                         r  PC0/CPU0/pc/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  PC0/CPU0/pc/out_reg[5]/Q
                         net (fo=16, routed)          0.919     6.663    PC0/insMemory/address[5]
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.296     6.959 r  PC0/insMemory/InsOut[13]_INST_0/O
                         net (fo=14, routed)          0.690     7.649    PC0/CPU0/controller/ctrlIn[1]
    SLICE_X4Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.773 r  PC0/CPU0/controller/link_INST_0/O
                         net (fo=19, routed)          0.326     8.099    PC0/CPU0/mux6/select
    SLICE_X5Y90          LUT3 (Prop_lut3_I1_O)        0.124     8.223 r  PC0/CPU0/mux6/DataOut[2]_INST_0/O
                         net (fo=32, routed)          0.684     8.907    PC0/CPU0/Registers/ReadReg1[2]
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.124     9.031 r  PC0/CPU0/Registers/Data1[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.031    PC0/CPU0/Registers/Data1[11]_INST_0_i_2_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     9.248 r  PC0/CPU0/Registers/Data1[11]_INST_0/O
                         net (fo=14, routed)          1.071    10.318    PC0/CPU0/ALU_0/A[11]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.299    10.617 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    10.617    PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_13_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.167 r  PC0/CPU0/ALU_0/ALUout[13]_INST_0_i_3/CO[3]
                         net (fo=16, routed)          1.065    12.232    PC0/CPU0/ALU_0/p_1_in
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.124    12.356 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.511    12.867    PC0/CPU0/ALU_0/ALUout[1]_INST_0_i_2_n_0
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.124    12.991 r  PC0/CPU0/ALU_0/ALUout[1]_INST_0/O
                         net (fo=257, routed)         1.601    14.592    PC0/Data/memory_reg_768_1023_15_15/A1
    SLICE_X8Y99          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.716 r  PC0/Data/memory_reg_768_1023_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.716    PC0/Data/memory_reg_768_1023_15_15/OD
    SLICE_X8Y99          MUXF7 (Prop_muxf7_I0_O)      0.241    14.957 r  PC0/Data/memory_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000    14.957    PC0/Data/memory_reg_768_1023_15_15/O0
    SLICE_X8Y99          MUXF8 (Prop_muxf8_I0_O)      0.098    15.055 r  PC0/Data/memory_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           0.806    15.861    PC0/Data/memory_reg_768_1023_15_15_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.319    16.180 r  PC0/Data/dataOut[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.284    16.464    PC0/Data/dataOut0[15]
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.124    16.588 r  PC0/Data/dataOut[15]_INST_0/O
                         net (fo=1, routed)           0.563    17.151    PC0/CPU0/mux4/D1[15]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.124    17.275 r  PC0/CPU0/mux4/DataOut[15]_INST_0/O
                         net (fo=1, routed)           0.537    17.813    PC0/CPU0/mux5/D0[15]
    SLICE_X7Y98          LUT3 (Prop_lut3_I1_O)        0.124    17.937 r  PC0/CPU0/mux5/DataOut[15]_INST_0/O
                         net (fo=7, routed)           0.685    18.622    PC0/CPU0/Registers/RegDataIn[15]
    SLICE_X1Y99          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.606    15.029    PC0/CPU0/Registers/clk
    SLICE_X1Y99          FDCE                                         r  PC0/CPU0/Registers/Reg_stack_reg[6][15]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)       -0.058    15.194    PC0/CPU0/Registers/Reg_stack_reg[6][15]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -18.622    
  -------------------------------------------------------------------
                         slack                                 -3.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Disp/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.600     1.519    Disp/clk
    SLICE_X3Y86          FDCE                                         r  Disp/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 f  Disp/count_reg[0]/Q
                         net (fo=2, routed)           0.167     1.827    Disp/count[0]
    SLICE_X3Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  Disp/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    Disp/p_0_in[0]
    SLICE_X3Y86          FDCE                                         r  Disp/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.872     2.037    Disp/clk
    SLICE_X3Y86          FDCE                                         r  Disp/count_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.091     1.610    Disp/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PC0/CPU0/pc/out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC0/CPU0/pc/out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.574     1.493    PC0/CPU0/pc/clk
    SLICE_X13Y91         FDCE                                         r  PC0/CPU0/pc/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  PC0/CPU0/pc/out_reg[14]/Q
                         net (fo=2, routed)           0.170     1.805    PC0/CPU0/mux_sp/D1[14]
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.850 r  PC0/CPU0/mux_sp/DataOut[14]_INST_0/O
                         net (fo=1, routed)           0.000     1.850    PC0/CPU0/pc/in[14]
    SLICE_X13Y91         FDCE                                         r  PC0/CPU0/pc/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.845     2.010    PC0/CPU0/pc/clk
    SLICE_X13Y91         FDCE                                         r  PC0/CPU0/pc/out_reg[14]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X13Y91         FDCE (Hold_fdce_C_D)         0.092     1.585    PC0/CPU0/pc/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 PC0/CPU0/pc/out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC0/CPU0/pc/out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.180%)  route 0.185ns (49.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.571     1.490    PC0/CPU0/pc/clk
    SLICE_X11Y85         FDCE                                         r  PC0/CPU0/pc/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  PC0/CPU0/pc/out_reg[6]/Q
                         net (fo=3, routed)           0.185     1.816    PC0/CPU0/mux_sp/D1[6]
    SLICE_X11Y85         LUT3 (Prop_lut3_I0_O)        0.045     1.861 r  PC0/CPU0/mux_sp/DataOut[6]_INST_0/O
                         net (fo=1, routed)           0.000     1.861    PC0/CPU0/pc/in[6]
    SLICE_X11Y85         FDCE                                         r  PC0/CPU0/pc/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.841     2.006    PC0/CPU0/pc/clk
    SLICE_X11Y85         FDCE                                         r  PC0/CPU0/pc/out_reg[6]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X11Y85         FDCE (Hold_fdce_C_D)         0.092     1.582    PC0/CPU0/pc/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Disp/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.299ns (70.143%)  route 0.127ns (29.857%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.600     1.519    Disp/clk
    SLICE_X3Y86          FDCE                                         r  Disp/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  Disp/count_reg[0]/Q
                         net (fo=2, routed)           0.127     1.788    Disp/count[0]
    SLICE_X2Y86          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.946 r  Disp/count_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     1.946    Disp/p_0_in[1]
    SLICE_X2Y86          FDCE                                         r  Disp/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.872     2.037    Disp/clk
    SLICE_X2Y86          FDCE                                         r  Disp/count_reg[1]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.134     1.666    Disp/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 PC0/CPU0/pc/out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC0/CPU0/pc/out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.787%)  route 0.195ns (48.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.574     1.493    PC0/CPU0/pc/clk
    SLICE_X12Y91         FDCE                                         r  PC0/CPU0/pc/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  PC0/CPU0/pc/out_reg[10]/Q
                         net (fo=2, routed)           0.195     1.852    PC0/CPU0/mux_sp/D1[10]
    SLICE_X12Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.897 r  PC0/CPU0/mux_sp/DataOut[10]_INST_0/O
                         net (fo=1, routed)           0.000     1.897    PC0/CPU0/pc/in[10]
    SLICE_X12Y91         FDCE                                         r  PC0/CPU0/pc/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.845     2.010    PC0/CPU0/pc/clk
    SLICE_X12Y91         FDCE                                         r  PC0/CPU0/pc/out_reg[10]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X12Y91         FDCE (Hold_fdce_C_D)         0.121     1.614    PC0/CPU0/pc/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Disp/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.602     1.521    Disp/clk
    SLICE_X2Y89          FDCE                                         r  Disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  Disp/count_reg[16]/Q
                         net (fo=9, routed)           0.149     1.835    Disp/count[16]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.045     1.880 r  Disp/count_reg0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.880    Disp/count_reg0_carry__2_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.944 r  Disp/count_reg0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.944    Disp/p_0_in[16]
    SLICE_X2Y89          FDCE                                         r  Disp/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.875     2.040    Disp/clk
    SLICE_X2Y89          FDCE                                         r  Disp/count_reg[16]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.134     1.655    Disp/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Disp/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.313ns (71.093%)  route 0.127ns (28.907%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.600     1.519    Disp/clk
    SLICE_X3Y86          FDCE                                         r  Disp/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  Disp/count_reg[0]/Q
                         net (fo=2, routed)           0.127     1.788    Disp/count[0]
    SLICE_X2Y86          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     1.960 r  Disp/count_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     1.960    Disp/p_0_in[3]
    SLICE_X2Y86          FDCE                                         r  Disp/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.872     2.037    Disp/clk
    SLICE_X2Y86          FDCE                                         r  Disp/count_reg[3]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.134     1.666    Disp/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 Disp/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.325ns (71.860%)  route 0.127ns (28.140%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.600     1.519    Disp/clk
    SLICE_X3Y86          FDCE                                         r  Disp/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  Disp/count_reg[0]/Q
                         net (fo=2, routed)           0.127     1.788    Disp/count[0]
    SLICE_X2Y86          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     1.972 r  Disp/count_reg0_carry/O[1]
                         net (fo=1, routed)           0.000     1.972    Disp/p_0_in[2]
    SLICE_X2Y86          FDCE                                         r  Disp/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.872     2.037    Disp/clk
    SLICE_X2Y86          FDCE                                         r  Disp/count_reg[2]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.134     1.666    Disp/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 Disp/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.602     1.521    Disp/clk
    SLICE_X2Y89          FDCE                                         r  Disp/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  Disp/count_reg[13]/Q
                         net (fo=1, routed)           0.163     1.848    Disp/count[13]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  Disp/count_reg0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.893    Disp/count_reg0_carry__2_i_4_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.963 r  Disp/count_reg0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.963    Disp/p_0_in[13]
    SLICE_X2Y89          FDCE                                         r  Disp/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.875     2.040    Disp/clk
    SLICE_X2Y89          FDCE                                         r  Disp/count_reg[13]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.134     1.655    Disp/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 Disp/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Disp/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.601     1.520    Disp/clk
    SLICE_X2Y87          FDCE                                         r  Disp/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  Disp/count_reg[5]/Q
                         net (fo=1, routed)           0.163     1.847    Disp/count[5]
    SLICE_X2Y87          LUT1 (Prop_lut1_I0_O)        0.045     1.892 r  Disp/count_reg0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.892    Disp/count_reg0_carry__0_i_4_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.962 r  Disp/count_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.962    Disp/p_0_in[5]
    SLICE_X2Y87          FDCE                                         r  Disp/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.873     2.038    Disp/clk
    SLICE_X2Y87          FDCE                                         r  Disp/count_reg[5]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDCE (Hold_fdce_C_D)         0.134     1.654    Disp/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y96     PC0/CPU0/Registers/Reg_stack_reg[1][14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y94     PC0/CPU0/Registers/Reg_stack_reg[1][15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X9Y89     PC0/CPU0/Registers/Reg_stack_reg[1][1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X9Y89     PC0/CPU0/Registers/Reg_stack_reg[1][2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X9Y89     PC0/CPU0/Registers/Reg_stack_reg[1][3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y90     PC0/CPU0/Registers/Reg_stack_reg[1][4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X7Y86     PC0/CPU0/Registers/Reg_stack_reg[1][5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X8Y87     PC0/CPU0/Registers/Reg_stack_reg[1][6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X8Y87     PC0/CPU0/Registers/Reg_stack_reg[1][7]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    PC0/Data/memory_reg_0_255_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    PC0/Data/memory_reg_0_255_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y94    PC0/Data/memory_reg_0_255_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y92     PC0/Data/memory_reg_512_767_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    PC0/Data/memory_reg_256_511_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y92     PC0/Data/memory_reg_512_767_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y92     PC0/Data/memory_reg_512_767_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y92     PC0/Data/memory_reg_512_767_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    PC0/Data/memory_reg_256_511_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    PC0/Data/memory_reg_256_511_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y98    PC0/Data/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y99    PC0/Data/memory_reg_0_255_9_9/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y99     PC0/Data/memory_reg_768_1023_15_15/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y99    PC0/Data/memory_reg_0_255_9_9/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y99    PC0/Data/memory_reg_0_255_9_9/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y99    PC0/Data/memory_reg_0_255_9_9/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    PC0/Data/memory_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    PC0/Data/memory_reg_256_511_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    PC0/Data/memory_reg_256_511_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y99     PC0/Data/memory_reg_768_1023_15_15/RAMS64E_B/CLK



