==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.19 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.41 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.15 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.3 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.66 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.96 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.81 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.38 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.11 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.3 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.6 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.89 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.58 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.74 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.37 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.62 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.051 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_dataset_0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.62 seconds. CPU system time: 0.84 seconds. Elapsed time: 6.84 seconds; current allocated memory: 259.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 27 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0.32 seconds. Elapsed time: 7.17 seconds; current allocated memory: 261.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 261.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.668 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 261.684 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 283.145 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 283.453 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 284.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 284.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 284.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 284.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_1' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_1'.
INFO: [RTMG 210-279] Implementing memory 'finn_feeder_chiplet_finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_1_g_imageset_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 285.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 285.832 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 289.570 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 299.668 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.2 seconds. CPU system time: 1.25 seconds. Elapsed time: 14.74 seconds; current allocated memory: 41.797 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.67 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.05 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.28 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.45 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.47 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.64 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 258.051 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_dataset_0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.8 seconds. CPU system time: 0.79 seconds. Elapsed time: 6.6 seconds; current allocated memory: 259.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 168 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.96 seconds. CPU system time: 0.33 seconds. Elapsed time: 6.94 seconds; current allocated memory: 261.320 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 261.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 262.066 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 262.066 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 283.809 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 284.289 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 285.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 285.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 285.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 285.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_1' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_1'.
INFO: [RTMG 210-279] Implementing memory 'finn_feeder_chiplet_finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_1_g_imageset_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 290.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'predicted_index' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 290.234 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 290.262 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 300.652 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 147.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.45 seconds. CPU system time: 1.2 seconds. Elapsed time: 14.31 seconds; current allocated memory: 42.789 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 10.97 seconds. CPU system time: 0.69 seconds. Elapsed time: 16.23 seconds; current allocated memory: 7.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.51 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.72 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 265.977 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_dataset_0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.79 seconds. CPU system time: 0.78 seconds. Elapsed time: 6.56 seconds; current allocated memory: 267.457 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.97 seconds. CPU system time: 0.33 seconds. Elapsed time: 6.95 seconds; current allocated memory: 270.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.484 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 292.215 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 292.707 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 293.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 293.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_28_1'.
INFO: [RTMG 210-279] Implementing memory 'finn_feeder_chiplet_finn_feeder_chiplet_Pipeline_VITIS_LOOP_28_1_g_imageset_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'predicted_index' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 295.500 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 299.246 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 309.945 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 147.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.52 seconds. CPU system time: 1.18 seconds. Elapsed time: 14.35 seconds; current allocated memory: 44.113 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.08 seconds. CPU system time: 0.39 seconds. Elapsed time: 13.55 seconds; current allocated memory: 7.180 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.5 seconds. CPU system time: 0.36 seconds. Elapsed time: 6.69 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.75 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.16 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 266.254 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.9 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.79 seconds; current allocated memory: 267.383 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.98 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.18 seconds; current allocated memory: 269.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 269.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 269.992 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.059 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 291.492 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 291.621 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_33_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 292.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 292.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 293.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_1' pipeline 'VITIS_LOOP_33_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 294.172 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 298.383 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 308.965 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 164.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.57 seconds. CPU system time: 0.97 seconds. Elapsed time: 11.82 seconds; current allocated memory: 42.859 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v1.1/feeder/finn_feeder_chiplet/ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: cosim_design -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 17.35 seconds. CPU system time: 1.78 seconds. Elapsed time: 19.66 seconds; current allocated memory: 18.859 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.02 seconds. CPU system time: 0.43 seconds. Elapsed time: 13.55 seconds; current allocated memory: 7.309 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.45 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.68 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 266.488 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.88 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.35 seconds; current allocated memory: 267.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'read_from_axi_master(unsigned char volatile*, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned int, unsigned int)' into 'finn_feeder_chiplet(hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned char volatile*, unsigned char volatile*, unsigned int, unsigned int, unsigned int)' (finn_feeder_chiplet.cpp:40:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0.33 seconds. Elapsed time: 6.97 seconds; current allocated memory: 270.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.344 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.457 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 291.953 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 292.070 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 293.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 293.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'ext_mem' to AXI-Lite port MASTER.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'initial_address', 'image_size', 'num_images' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 294.738 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 298.926 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 310.176 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 164.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.64 seconds. CPU system time: 0.86 seconds. Elapsed time: 11.15 seconds; current allocated memory: 43.836 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.16 seconds. CPU system time: 0.36 seconds. Elapsed time: 13.66 seconds; current allocated memory: 7.727 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 266.488 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.84 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.37 seconds; current allocated memory: 267.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'read_from_axi_master(unsigned char volatile*, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned int, unsigned int)' into 'finn_feeder_chiplet(hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned char volatile*, unsigned char volatile*, unsigned int, unsigned int, unsigned int)' (finn_feeder_chiplet.cpp:40:5)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.99 seconds. CPU system time: 0.36 seconds. Elapsed time: 6.98 seconds; current allocated memory: 270.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.344 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.590 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.199 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 292.406 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 293.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 296.426 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 300.391 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 312.375 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.75 seconds. CPU system time: 0.95 seconds. Elapsed time: 11.35 seconds; current allocated memory: 45.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.43 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.64 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.26 seconds. CPU system time: 0.44 seconds. Elapsed time: 13.85 seconds; current allocated memory: 8.348 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.488 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.94 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.36 seconds; current allocated memory: 267.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'read_from_axi_master(unsigned char volatile*, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned int, unsigned int)' into 'finn_feeder_chiplet(hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned char volatile*, unsigned char volatile*, unsigned int, unsigned int, unsigned int)' (finn_feeder_chiplet.cpp:40:5)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.02 seconds. CPU system time: 0.34 seconds. Elapsed time: 7 seconds; current allocated memory: 270.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.508 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.570 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.184 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.391 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 293.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 296.398 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 300.422 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 312.371 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.89 seconds. CPU system time: 0.84 seconds. Elapsed time: 11.37 seconds; current allocated memory: 45.961 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.488 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.92 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.37 seconds; current allocated memory: 267.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 65 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'read_from_axi_master(unsigned char volatile*, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned int, unsigned int)' into 'finn_feeder_chiplet(hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned char volatile*, unsigned char volatile*, unsigned int, unsigned int, unsigned int)' (finn_feeder_chiplet.cpp:40:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.02 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.97 seconds; current allocated memory: 270.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.336 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.547 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.609 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.168 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 292.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 293.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 293.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 296.430 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 300.145 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 312.379 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.87 seconds. CPU system time: 0.88 seconds. Elapsed time: 11.36 seconds; current allocated memory: 45.961 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 266.488 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.92 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.43 seconds; current allocated memory: 267.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 48 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'read_from_axi_master(unsigned char volatile*, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned int, unsigned int)' into 'finn_feeder_chiplet(hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned char volatile*, unsigned char volatile*, unsigned int, unsigned int, unsigned int)' (finn_feeder_chiplet.cpp:40:5)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.02 seconds. CPU system time: 0.32 seconds. Elapsed time: 6.98 seconds; current allocated memory: 270.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.344 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.590 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.199 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.406 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 293.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 293.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_7_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 296.426 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 300.391 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 312.375 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.87 seconds. CPU system time: 0.89 seconds. Elapsed time: 11.4 seconds; current allocated memory: 45.961 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.42 seconds. CPU system time: 0.4 seconds. Elapsed time: 13.91 seconds; current allocated memory: 8.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.16 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.39 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.21 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.35 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.75 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.12 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.45 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.66 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.54 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.71 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.44 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.71 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.488 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.97 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.45 seconds; current allocated memory: 267.727 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:24:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_2' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:44:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_2' (finn_feeder_chiplet.cpp:44:20) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.02 seconds; current allocated memory: 270.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.336 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.566 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.637 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.488 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.910 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46) and axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46) and axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46) and axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 14, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 294.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.098 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 300.801 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 312.996 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.94 seconds. CPU system time: 0.92 seconds. Elapsed time: 11.51 seconds; current allocated memory: 46.621 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.34 seconds. CPU system time: 0.51 seconds. Elapsed time: 13.95 seconds; current allocated memory: 8.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.8 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.25 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.82 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.12 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.46 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.68 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.45 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.66 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 266.488 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.94 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.82 seconds; current allocated memory: 267.727 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:24:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_2' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:44:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_2' (finn_feeder_chiplet.cpp:44:20) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.95 seconds. CPU system time: 0.45 seconds. Elapsed time: 7.22 seconds; current allocated memory: 270.359 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.359 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 270.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.637 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.480 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46) and axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46) and axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46) and axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 14, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 294.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.094 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 300.797 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 312.977 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.8 seconds. CPU system time: 1.05 seconds. Elapsed time: 12.13 seconds; current allocated memory: 46.602 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.44 seconds. CPU system time: 0.42 seconds. Elapsed time: 14.08 seconds; current allocated memory: 8.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.95 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.55 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.45 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.74 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.41 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.73 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.45 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.74 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.44 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.74 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.46 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.76 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.75 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.14 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.41 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.75 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.41 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.7 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.17 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.3 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.53 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.15 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.54 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.73 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.51 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.72 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.51 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.74 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.75 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.18 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -ldflags -DALLOW_EMPTY_HLS_STREAM_READS -argv -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.09 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.28 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.25 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.25 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.35 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.37 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.7 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.43 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.73 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.79 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.32 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.44 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.73 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.4 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.65 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.45 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.61 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.45 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.63 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.45 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.7 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.45 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.66 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.52 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.8 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.48 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.69 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.836 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.92 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.79 seconds; current allocated memory: 234.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 195 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 112 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:13:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:33:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_3' (finn_feeder_chiplet.cpp:33:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.03 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.24 seconds; current allocated memory: 236.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.719 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 236.969 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 237.062 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 259.164 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_1' (finn_feeder_chiplet.cpp:27:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 259.547 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_2'.
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_28_2' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln35', finn_feeder_chiplet.cpp:35) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:35) and axis write operation ('out_stream_V_data_V_write_ln35', finn_feeder_chiplet.cpp:35) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_28_2' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln35', finn_feeder_chiplet.cpp:35) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:35) and axis write operation ('out_stream_V_data_V_write_ln35', finn_feeder_chiplet.cpp:35) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_28_2' (loop 'VITIS_LOOP_28_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln35', finn_feeder_chiplet.cpp:35) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:35) and axis write operation ('out_stream_V_data_V_write_ln35', finn_feeder_chiplet.cpp:35) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:35).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 14, loop 'VITIS_LOOP_28_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 260.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 260.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 261.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 261.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_28_2' pipeline 'VITIS_LOOP_28_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_28_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 264.172 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 268.004 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 280.203 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.94 seconds. CPU system time: 0.94 seconds. Elapsed time: 12.16 seconds; current allocated memory: 47.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.46 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.66 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.42 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.74 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.45 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.71 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.55 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.72 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.5 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.71 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.81 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.22 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.11 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.19 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.09 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.46 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.76 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.1 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.18 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.43 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.68 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.45 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.74 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.44 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.7 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -argv -cflags -DALLOW_EMPTY_HLS_STREAM_READS -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.4 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.75 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.3 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.51 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.96 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.56 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.77 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.0/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.0 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 232.836 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.97 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.37 seconds; current allocated memory: 234.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:11:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:31:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_3' (finn_feeder_chiplet.cpp:31:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:11:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_37_4> at finn_feeder_chiplet.cpp:37:26 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.09 seconds. CPU system time: 0.35 seconds. Elapsed time: 7.05 seconds; current allocated memory: 236.699 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.699 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.965 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 237.047 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 259.121 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 269.105 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_2' (loop 'VITIS_LOOP_27_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln33', finn_feeder_chiplet.cpp:33) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:33) and axis write operation ('out_stream_V_data_V_write_ln33', finn_feeder_chiplet.cpp:33) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_2' (loop 'VITIS_LOOP_27_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln33', finn_feeder_chiplet.cpp:33) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:33) and axis write operation ('out_stream_V_data_V_write_ln33', finn_feeder_chiplet.cpp:33) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:33).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_2' (loop 'VITIS_LOOP_27_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln33', finn_feeder_chiplet.cpp:33) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:33) and axis write operation ('out_stream_V_data_V_write_ln33', finn_feeder_chiplet.cpp:33) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:33).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 14, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 270.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_37_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 271.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 271.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_2' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 271.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_37_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_37_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 272.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address' and 'image_size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 274.340 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 278.328 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 290.070 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.02 seconds. CPU system time: 0.86 seconds. Elapsed time: 11.51 seconds; current allocated memory: 57.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.29 seconds. CPU system time: 0.42 seconds. Elapsed time: 13.85 seconds; current allocated memory: 8.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.52 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.76 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 232.836 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.94 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.38 seconds; current allocated memory: 234.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 218 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:11:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:33:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_3' (finn_feeder_chiplet.cpp:33:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:11:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_39_4> at finn_feeder_chiplet.cpp:39:26 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.08 seconds. CPU system time: 0.3 seconds. Elapsed time: 6.99 seconds; current allocated memory: 236.734 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.734 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 237.078 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 259.152 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 269.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_2'.
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln35', finn_feeder_chiplet.cpp:35) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:35) and axis write operation ('out_stream_V_data_V_write_ln35', finn_feeder_chiplet.cpp:35) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln35', finn_feeder_chiplet.cpp:35) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:35) and axis write operation ('out_stream_V_data_V_write_ln35', finn_feeder_chiplet.cpp:35) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:35).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_29_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln35', finn_feeder_chiplet.cpp:35) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:35) and axis write operation ('out_stream_V_data_V_write_ln35', finn_feeder_chiplet.cpp:35) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:35).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 14, loop 'VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 270.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 271.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 271.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 271.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 271.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_29_2' pipeline 'VITIS_LOOP_29_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_29_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 271.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 272.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 274.422 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 278.449 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 290.488 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.05 seconds. CPU system time: 0.83 seconds. Elapsed time: 11.51 seconds; current allocated memory: 57.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.6 seconds. CPU system time: 0.4 seconds. Elapsed time: 14.22 seconds; current allocated memory: 8.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.89 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.35 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 266.484 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.95 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.8 seconds; current allocated memory: 267.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:24:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_2' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:44:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_2' (finn_feeder_chiplet.cpp:44:20) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.02 seconds. CPU system time: 0.33 seconds. Elapsed time: 7.18 seconds; current allocated memory: 270.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.406 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 270.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.645 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.508 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1'.
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46) and axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46) and axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' (loop 'VITIS_LOOP_39_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46) and axis write operation ('out_stream_V_data_V_write_ln46', finn_feeder_chiplet.cpp:46) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:46).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 14, loop 'VITIS_LOOP_39_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 294.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1' pipeline 'VITIS_LOOP_39_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.199 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 300.922 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.52 seconds; current allocated memory: 313.047 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.93 seconds. CPU system time: 0.91 seconds. Elapsed time: 12.09 seconds; current allocated memory: 46.676 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.47 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.75 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.72 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.08 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.38 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.63 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.38 seconds. CPU system time: 0.27 seconds. Elapsed time: 1.64 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.19 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.32 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.16 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.33 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.75 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.13 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.71 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.05 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.16 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.44 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.66 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.79 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.07 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.45 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.66 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.4 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.8 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.71 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.04 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.73 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.03 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.67 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.06 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.44 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.66 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.45 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.64 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.488 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.97 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.43 seconds; current allocated memory: 267.738 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:37:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_2' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:14:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_2' (finn_feeder_chiplet.cpp:14:26) in function 'send_image_bytes' completely with a factor of 4 (finn_feeder_chiplet.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'send_image_bytes(hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned int volatile*, unsigned int)' into 'finn_feeder_chiplet(hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned char volatile*, unsigned int volatile*, unsigned int, unsigned int, unsigned int)' (finn_feeder_chiplet.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'read_predicted_index(hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned char volatile*)' into 'finn_feeder_chiplet(hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned char volatile*, unsigned int volatile*, unsigned int, unsigned int, unsigned int)' (finn_feeder_chiplet.cpp:37:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.07 seconds. CPU system time: 0.3 seconds. Elapsed time: 6.99 seconds; current allocated memory: 270.371 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.371 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.680 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.609 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_48_1'(finn_feeder_chiplet.cpp:48:22) and 'VITIS_LOOP_9_1'(finn_feeder_chiplet.cpp:9:21) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_48_1' (finn_feeder_chiplet.cpp:48:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 293.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln16', finn_feeder_chiplet.cpp:16->finn_feeder_chiplet.cpp:49) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:16->finn_feeder_chiplet.cpp:49) and axis write operation ('out_stream_V_data_V_write_ln16', finn_feeder_chiplet.cpp:16->finn_feeder_chiplet.cpp:49) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:16->finn_feeder_chiplet.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln16', finn_feeder_chiplet.cpp:16->finn_feeder_chiplet.cpp:49) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:16->finn_feeder_chiplet.cpp:49) and axis write operation ('out_stream_V_data_V_write_ln16', finn_feeder_chiplet.cpp:16->finn_feeder_chiplet.cpp:49) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:16->finn_feeder_chiplet.cpp:49).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln16', finn_feeder_chiplet.cpp:16->finn_feeder_chiplet.cpp:49) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:16->finn_feeder_chiplet.cpp:49) and axis write operation ('out_stream_V_data_V_write_ln16', finn_feeder_chiplet.cpp:16->finn_feeder_chiplet.cpp:49) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:16->finn_feeder_chiplet.cpp:49).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 14, loop 'VITIS_LOOP_9_1'
WARNING: [HLS 200-871] Estimated clock period (7.660 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_9_1' consists of the following:
	'store' operation 0 bit ('p_write_ln6', finn_feeder_chiplet.cpp:6->finn_feeder_chiplet.cpp:49) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:6->finn_feeder_chiplet.cpp:49 [13]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:9->finn_feeder_chiplet.cpp:49) on local variable 'p', finn_feeder_chiplet.cpp:6->finn_feeder_chiplet.cpp:49 [16]  (0.000 ns)
	'add' operation 32 bit ('add_ln11', finn_feeder_chiplet.cpp:11->finn_feeder_chiplet.cpp:49) [26]  (2.552 ns)
	'add' operation 64 bit ('add_ln11_1', finn_feeder_chiplet.cpp:11->finn_feeder_chiplet.cpp:49) [29]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 294.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.660 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 301.637 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.53 seconds; current allocated memory: 313.672 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.01 seconds. CPU system time: 0.86 seconds. Elapsed time: 11.51 seconds; current allocated memory: 47.309 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.484 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.99 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.38 seconds; current allocated memory: 267.738 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:37:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_2' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:14:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_2' (finn_feeder_chiplet.cpp:14:26) in function 'send_image_bytes' completely with a factor of 4 (finn_feeder_chiplet.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'send_image_bytes(hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned int volatile*, unsigned int)' into 'finn_feeder_chiplet(hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned char volatile*, unsigned int volatile*, unsigned int, unsigned int, unsigned int)' (finn_feeder_chiplet.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'read_predicted_index(hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned char volatile*)' into 'finn_feeder_chiplet(hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, hls::stream<hls::axis<ap_uint<8>, 0ul, 0ul, 0ul, (unsigned char)0, false>, 0>&, unsigned char volatile*, unsigned int volatile*, unsigned int, unsigned int, unsigned int)' (finn_feeder_chiplet.cpp:37:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.04 seconds. CPU system time: 0.33 seconds. Elapsed time: 6.98 seconds; current allocated memory: 270.391 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.391 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.684 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.609 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_48_1'(finn_feeder_chiplet.cpp:48:22) and 'VITIS_LOOP_9_1'(finn_feeder_chiplet.cpp:9:21) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_48_1' (finn_feeder_chiplet.cpp:48:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 293.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_9_1'
WARNING: [HLS 200-871] Estimated clock period (7.660 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_9_1' consists of the following:
	'store' operation 0 bit ('p_write_ln6', finn_feeder_chiplet.cpp:6->finn_feeder_chiplet.cpp:49) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:6->finn_feeder_chiplet.cpp:49 [13]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:9->finn_feeder_chiplet.cpp:49) on local variable 'p', finn_feeder_chiplet.cpp:6->finn_feeder_chiplet.cpp:49 [16]  (0.000 ns)
	'add' operation 32 bit ('add_ln11', finn_feeder_chiplet.cpp:11->finn_feeder_chiplet.cpp:49) [26]  (2.552 ns)
	'add' operation 64 bit ('add_ln11_1', finn_feeder_chiplet.cpp:11->finn_feeder_chiplet.cpp:49) [29]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 294.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_current_image' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.605 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 301.293 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 313.633 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.02 seconds. CPU system time: 0.8 seconds. Elapsed time: 11.43 seconds; current allocated memory: 47.270 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.45 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.64 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.46 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.65 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.484 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.98 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.37 seconds; current allocated memory: 267.738 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:11:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_32_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:32:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_3' (finn_feeder_chiplet.cpp:32:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.03 seconds. CPU system time: 0.32 seconds. Elapsed time: 6.97 seconds; current allocated memory: 270.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.617 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.340 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_22_1'(finn_feeder_chiplet.cpp:22:22) and 'VITIS_LOOP_27_2'(finn_feeder_chiplet.cpp:27:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_22_1' (finn_feeder_chiplet.cpp:22:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_27_2'
WARNING: [HLS 200-871] Estimated clock period (7.660 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_2' consists of the following:
	'store' operation 0 bit ('p_write_ln23', finn_feeder_chiplet.cpp:23) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:23 [13]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:27) on local variable 'p', finn_feeder_chiplet.cpp:23 [16]  (0.000 ns)
	'add' operation 32 bit ('add_ln29', finn_feeder_chiplet.cpp:29) [26]  (2.552 ns)
	'add' operation 64 bit ('add_ln29_1', finn_feeder_chiplet.cpp:29) [29]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 294.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_2' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.316 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 301.250 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 313.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.95 seconds. CPU system time: 0.81 seconds. Elapsed time: 11.39 seconds; current allocated memory: 46.809 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.41 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.63 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.46 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.65 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.02 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.43 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:13:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:35:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (finn_feeder_chiplet.cpp:35:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.04 seconds. CPU system time: 0.33 seconds. Elapsed time: 6.97 seconds; current allocated memory: 270.145 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.145 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.664 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.414 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_25_1'(finn_feeder_chiplet.cpp:25:22) and 'VITIS_LOOP_30_2'(finn_feeder_chiplet.cpp:30:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 292.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 294.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' pipeline 'VITIS_LOOP_30_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.332 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 301.234 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 313.320 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.03 seconds. CPU system time: 0.8 seconds. Elapsed time: 11.46 seconds; current allocated memory: 46.914 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.484 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.98 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.41 seconds; current allocated memory: 267.723 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:13:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:35:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (finn_feeder_chiplet.cpp:35:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.01 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.98 seconds; current allocated memory: 270.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.535 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.629 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.324 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_25_1'(finn_feeder_chiplet.cpp:25:22) and 'VITIS_LOOP_30_2'(finn_feeder_chiplet.cpp:30:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_30_2'
WARNING: [HLS 200-871] Estimated clock period (7.660 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' consists of the following:
	'store' operation 0 bit ('p_write_ln26', finn_feeder_chiplet.cpp:26) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:26 [13]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:30) on local variable 'p', finn_feeder_chiplet.cpp:26 [16]  (0.000 ns)
	'add' operation 32 bit ('add_ln32', finn_feeder_chiplet.cpp:32) [26]  (2.552 ns)
	'add' operation 64 bit ('add_ln32_1', finn_feeder_chiplet.cpp:32) [29]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 294.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' pipeline 'VITIS_LOOP_30_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.320 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 300.996 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 313.203 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.98 seconds. CPU system time: 0.82 seconds. Elapsed time: 11.46 seconds; current allocated memory: 46.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.484 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.94 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.38 seconds; current allocated memory: 267.738 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:13:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:35:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (finn_feeder_chiplet.cpp:35:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.07 seconds. CPU system time: 0.29 seconds. Elapsed time: 6.97 seconds; current allocated memory: 270.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.605 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.340 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_25_1'(finn_feeder_chiplet.cpp:25:22) and 'VITIS_LOOP_30_2'(finn_feeder_chiplet.cpp:30:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.773 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln38', finn_feeder_chiplet.cpp:38) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:38) and axis write operation ('out_stream_V_data_V_write_ln38', finn_feeder_chiplet.cpp:38) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:38).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' (loop 'VITIS_LOOP_30_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln38', finn_feeder_chiplet.cpp:38) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:38) and axis write operation ('out_stream_V_data_V_write_ln38', finn_feeder_chiplet.cpp:38) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:38).
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 4, Depth = 14, loop 'VITIS_LOOP_30_2'
WARNING: [HLS 200-871] Estimated clock period (7.660 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' consists of the following:
	'store' operation 0 bit ('p_write_ln26', finn_feeder_chiplet.cpp:26) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:26 [13]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:30) on local variable 'p', finn_feeder_chiplet.cpp:26 [16]  (0.000 ns)
	'add' operation 32 bit ('add_ln32', finn_feeder_chiplet.cpp:32) [26]  (2.552 ns)
	'add' operation 64 bit ('add_ln32_1', finn_feeder_chiplet.cpp:32) [29]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 294.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' pipeline 'VITIS_LOOP_30_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.328 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 300.980 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 313.230 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.98 seconds. CPU system time: 0.81 seconds. Elapsed time: 11.4 seconds; current allocated memory: 46.848 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.94 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.38 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:13:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:35:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (finn_feeder_chiplet.cpp:35:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.08 seconds. CPU system time: 0.29 seconds. Elapsed time: 7 seconds; current allocated memory: 270.453 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.453 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.664 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.398 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_25_1'(finn_feeder_chiplet.cpp:25:22) and 'VITIS_LOOP_30_2'(finn_feeder_chiplet.cpp:30:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.836 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 294.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 294.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2' pipeline 'VITIS_LOOP_30_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_30_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.410 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 301.027 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 313.324 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.99 seconds. CPU system time: 0.83 seconds. Elapsed time: 11.45 seconds; current allocated memory: 46.918 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.7 seconds. CPU system time: 0.54 seconds. Elapsed time: 16.97 seconds; current allocated memory: 8.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.61 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.99 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.23 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.42 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.18 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.33 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.56 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.95 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.55 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.85 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.53 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.89 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.48 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.68 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.72 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.05 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.15 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.43 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.68 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.72 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.04 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.44 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.67 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.49 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.68 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.94 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.83 seconds; current allocated memory: 267.797 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 112 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_37_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:37:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_3' (finn_feeder_chiplet.cpp:37:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.08 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.23 seconds; current allocated memory: 270.441 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.441 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 270.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.688 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.465 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_26_1'(finn_feeder_chiplet.cpp:26:22) and 'VITIS_LOOP_32_2'(finn_feeder_chiplet.cpp:32:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_1' (finn_feeder_chiplet.cpp:26:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 294.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images', 'done_irq' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 297.520 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 301.422 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 313.535 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.01 seconds. CPU system time: 0.93 seconds. Elapsed time: 12.22 seconds; current allocated memory: 47.129 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.98 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.4 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_36_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:36:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_3' (finn_feeder_chiplet.cpp:36:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.05 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.99 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.660 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.434 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_25_1'(finn_feeder_chiplet.cpp:25:22) and 'VITIS_LOOP_31_2'(finn_feeder_chiplet.cpp:31:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_31_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 294.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 294.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' pipeline 'VITIS_LOOP_31_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.496 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 301.145 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 313.539 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 0.81 seconds. Elapsed time: 11.45 seconds; current allocated memory: 47.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.47 seconds. CPU system time: 0.67 seconds. Elapsed time: 16.69 seconds; current allocated memory: 8.613 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.94 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.45 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.55 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.83 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.44 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.66 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.43 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.64 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.93 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.81 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_36_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:36:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_3' (finn_feeder_chiplet.cpp:36:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.14 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.28 seconds; current allocated memory: 270.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 270.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.668 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.430 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_25_1'(finn_feeder_chiplet.cpp:25:22) and 'VITIS_LOOP_31_2'(finn_feeder_chiplet.cpp:31:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_31_2'
WARNING: [HLS 200-871] Estimated clock period (10.153 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 0.500 ns, effective delay budget: 9.500 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' consists of the following:
	'store' operation 0 bit ('p_write_ln26', finn_feeder_chiplet.cpp:26) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:26 [16]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:31) on local variable 'p', finn_feeder_chiplet.cpp:26 [19]  (0.000 ns)
	'add' operation 31 bit ('add_ln33_2', finn_feeder_chiplet.cpp:33) [29]  (2.493 ns)
	'add' operation 32 bit ('add_ln33', finn_feeder_chiplet.cpp:33) [31]  (2.552 ns)
	'add' operation 64 bit ('add_ln33_1', finn_feeder_chiplet.cpp:33) [34]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 294.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 295.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' pipeline 'VITIS_LOOP_31_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 297.641 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 301.613 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 313.770 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.50 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.09 seconds. CPU system time: 0.93 seconds. Elapsed time: 12.26 seconds; current allocated memory: 47.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 9.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.475ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 9.5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.95 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.51 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_36_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:36:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_3' (finn_feeder_chiplet.cpp:36:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.05 seconds. CPU system time: 0.35 seconds. Elapsed time: 7 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.688 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.434 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_25_1'(finn_feeder_chiplet.cpp:25:22) and 'VITIS_LOOP_31_2'(finn_feeder_chiplet.cpp:31:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 292.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_31_2'
WARNING: [HLS 200-871] Estimated clock period (10.153 ns) exceeds the target (target clock period: 9.500 ns, clock uncertainty: 0.475 ns, effective delay budget: 9.025 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' consists of the following:
	'store' operation 0 bit ('p_write_ln26', finn_feeder_chiplet.cpp:26) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:26 [16]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:31) on local variable 'p', finn_feeder_chiplet.cpp:26 [19]  (0.000 ns)
	'add' operation 31 bit ('add_ln33_2', finn_feeder_chiplet.cpp:33) [29]  (2.493 ns)
	'add' operation 32 bit ('add_ln33', finn_feeder_chiplet.cpp:33) [31]  (2.552 ns)
	'add' operation 64 bit ('add_ln33_1', finn_feeder_chiplet.cpp:33) [34]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 294.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' pipeline 'VITIS_LOOP_31_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 297.617 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 301.219 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.54 seconds; current allocated memory: 313.746 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.50 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.99 seconds. CPU system time: 0.87 seconds. Elapsed time: 11.74 seconds; current allocated memory: 47.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.96 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.42 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_36_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:36:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_3' (finn_feeder_chiplet.cpp:36:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.1 seconds. CPU system time: 0.29 seconds. Elapsed time: 6.98 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.676 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.434 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_25_1'(finn_feeder_chiplet.cpp:25:22) and 'VITIS_LOOP_31_2'(finn_feeder_chiplet.cpp:31:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_31_2'
WARNING: [HLS 200-871] Estimated clock period (10.153 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 0.000 ns, effective delay budget: 10.000 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' consists of the following:
	'store' operation 0 bit ('p_write_ln26', finn_feeder_chiplet.cpp:26) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:26 [16]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:31) on local variable 'p', finn_feeder_chiplet.cpp:26 [19]  (0.000 ns)
	'add' operation 31 bit ('add_ln33_2', finn_feeder_chiplet.cpp:33) [29]  (2.493 ns)
	'add' operation 32 bit ('add_ln33', finn_feeder_chiplet.cpp:33) [31]  (2.552 ns)
	'add' operation 64 bit ('add_ln33_1', finn_feeder_chiplet.cpp:33) [34]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 294.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' pipeline 'VITIS_LOOP_31_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 297.637 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 301.609 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 313.746 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.50 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.04 seconds. CPU system time: 0.83 seconds. Elapsed time: 11.49 seconds; current allocated memory: 47.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.4 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.62 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.97 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.41 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_36_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:36:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_3' (finn_feeder_chiplet.cpp:36:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.04 seconds. CPU system time: 0.34 seconds. Elapsed time: 6.98 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 270.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.676 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.422 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_25_1'(finn_feeder_chiplet.cpp:25:22) and 'VITIS_LOOP_31_2'(finn_feeder_chiplet.cpp:31:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.941 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 14, loop 'VITIS_LOOP_31_2'
WARNING: [HLS 200-871] Estimated clock period (10.153 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 0.000 ns, effective delay budget: 10.000 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' consists of the following:
	'store' operation 0 bit ('p_write_ln26', finn_feeder_chiplet.cpp:26) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:26 [16]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:31) on local variable 'p', finn_feeder_chiplet.cpp:26 [19]  (0.000 ns)
	'add' operation 31 bit ('add_ln33_2', finn_feeder_chiplet.cpp:33) [29]  (2.493 ns)
	'add' operation 32 bit ('add_ln33', finn_feeder_chiplet.cpp:33) [31]  (2.552 ns)
	'add' operation 64 bit ('add_ln33_1', finn_feeder_chiplet.cpp:33) [34]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 294.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' pipeline 'VITIS_LOOP_31_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.660 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 301.406 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 313.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.50 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 0.85 seconds. Elapsed time: 11.46 seconds; current allocated memory: 47.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.96 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.4 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_36_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:36:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_3' (finn_feeder_chiplet.cpp:36:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.05 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.03 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.676 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.438 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_25_1'(finn_feeder_chiplet.cpp:25:22) and 'VITIS_LOOP_31_2'(finn_feeder_chiplet.cpp:31:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 14, loop 'VITIS_LOOP_31_2'
WARNING: [HLS 200-871] Estimated clock period (10.153 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 0.500 ns, effective delay budget: 9.500 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' consists of the following:
	'store' operation 0 bit ('p_write_ln26', finn_feeder_chiplet.cpp:26) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:26 [16]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:31) on local variable 'p', finn_feeder_chiplet.cpp:26 [19]  (0.000 ns)
	'add' operation 31 bit ('add_ln33_2', finn_feeder_chiplet.cpp:33) [29]  (2.493 ns)
	'add' operation 32 bit ('add_ln33', finn_feeder_chiplet.cpp:33) [31]  (2.552 ns)
	'add' operation 64 bit ('add_ln33_1', finn_feeder_chiplet.cpp:33) [34]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 294.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' pipeline 'VITIS_LOOP_31_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.648 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 301.617 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 313.773 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.50 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.02 seconds. CPU system time: 0.89 seconds. Elapsed time: 11.51 seconds; current allocated memory: 47.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.98 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.43 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_36_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:36:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_3' (finn_feeder_chiplet.cpp:36:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.13 seconds. CPU system time: 0.3 seconds. Elapsed time: 7.04 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.676 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.422 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_25_1'(finn_feeder_chiplet.cpp:25:22) and 'VITIS_LOOP_31_2'(finn_feeder_chiplet.cpp:31:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.941 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 14, loop 'VITIS_LOOP_31_2'
WARNING: [HLS 200-871] Estimated clock period (10.153 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 0.500 ns, effective delay budget: 9.500 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' consists of the following:
	'store' operation 0 bit ('p_write_ln26', finn_feeder_chiplet.cpp:26) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:26 [16]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:31) on local variable 'p', finn_feeder_chiplet.cpp:26 [19]  (0.000 ns)
	'add' operation 31 bit ('add_ln33_2', finn_feeder_chiplet.cpp:33) [29]  (2.493 ns)
	'add' operation 32 bit ('add_ln33', finn_feeder_chiplet.cpp:33) [31]  (2.552 ns)
	'add' operation 64 bit ('add_ln33_1', finn_feeder_chiplet.cpp:33) [34]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 294.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 295.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' pipeline 'VITIS_LOOP_31_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.602 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 301.406 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 313.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.50 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.11 seconds. CPU system time: 0.85 seconds. Elapsed time: 11.59 seconds; current allocated memory: 47.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
ERROR: [HLS 207-1219] expected ';' at end of declaration (finn_feeder_chiplet.cpp:34:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'word' (finn_feeder_chiplet.cpp:38:31)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.64 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.8 seconds; current allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (finn_feeder_chiplet.cpp:27:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.96 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.41 seconds; current allocated memory: 267.875 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:44:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (finn_feeder_chiplet.cpp:44:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.08 seconds. CPU system time: 0.32 seconds. Elapsed time: 7.01 seconds; current allocated memory: 270.477 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.477 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.645 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.707 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.477 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_33_1'(finn_feeder_chiplet.cpp:33:22) and 'VITIS_LOOP_39_2'(finn_feeder_chiplet.cpp:39:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_1' (finn_feeder_chiplet.cpp:33:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 293.035 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_39_2'
WARNING: [HLS 200-871] Estimated clock period (10.153 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 0.500 ns, effective delay budget: 9.500 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_2' consists of the following:
	'store' operation 0 bit ('p_write_ln34', finn_feeder_chiplet.cpp:34) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:34 [16]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:39) on local variable 'p', finn_feeder_chiplet.cpp:34 [19]  (0.000 ns)
	'add' operation 31 bit ('add_ln41_2', finn_feeder_chiplet.cpp:41) [29]  (2.493 ns)
	'add' operation 32 bit ('add_ln41', finn_feeder_chiplet.cpp:41) [31]  (2.552 ns)
	'add' operation 64 bit ('add_ln41_1', finn_feeder_chiplet.cpp:41) [34]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 294.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.699 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 301.699 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 313.926 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.50 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.05 seconds. CPU system time: 0.87 seconds. Elapsed time: 11.53 seconds; current allocated memory: 47.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.95 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.39 seconds; current allocated memory: 267.797 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 192 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
ERROR: [HLS 214-274] In 'VITIS_LOOP_33_2', Pragma conflict happens on 'UNROLL' and 'PIPELINE' pragmas: Complete unroll will break the target of other loop pragmas (finn_feeder_chiplet.cpp:33:26)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.9 seconds. CPU system time: 0.66 seconds. Elapsed time: 10.42 seconds; current allocated memory: 2.930 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.97 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.4 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:39:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (finn_feeder_chiplet.cpp:39:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0.33 seconds. Elapsed time: 6.95 seconds; current allocated memory: 270.457 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.457 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.672 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.453 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_28_1'(finn_feeder_chiplet.cpp:28:22) and 'VITIS_LOOP_34_2'(finn_feeder_chiplet.cpp:34:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_28_1' (finn_feeder_chiplet.cpp:28:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.988 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_34_2'
WARNING: [HLS 200-871] Estimated clock period (10.153 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 0.500 ns, effective delay budget: 9.500 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' consists of the following:
	'store' operation 0 bit ('p_write_ln29', finn_feeder_chiplet.cpp:29) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:29 [16]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:34) on local variable 'p', finn_feeder_chiplet.cpp:29 [19]  (0.000 ns)
	'add' operation 31 bit ('add_ln36_2', finn_feeder_chiplet.cpp:36) [29]  (2.493 ns)
	'add' operation 32 bit ('add_ln36', finn_feeder_chiplet.cpp:36) [31]  (2.552 ns)
	'add' operation 64 bit ('add_ln36_1', finn_feeder_chiplet.cpp:36) [34]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 294.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' pipeline 'VITIS_LOOP_34_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.684 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 301.457 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 313.859 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.50 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.96 seconds. CPU system time: 0.85 seconds. Elapsed time: 11.43 seconds; current allocated memory: 47.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.97 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.44 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:39:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (finn_feeder_chiplet.cpp:39:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.09 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.06 seconds; current allocated memory: 270.449 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.449 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.684 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.441 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_28_1'(finn_feeder_chiplet.cpp:28:22) and 'VITIS_LOOP_34_2'(finn_feeder_chiplet.cpp:34:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_28_1' (finn_feeder_chiplet.cpp:28:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.977 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 16, loop 'VITIS_LOOP_34_2'
WARNING: [HLS 200-871] Estimated clock period (5.669 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 0.250 ns, effective delay budget: 4.750 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' consists of the following:
	'store' operation 0 bit ('p_write_ln29', finn_feeder_chiplet.cpp:29) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:29 [16]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:34) on local variable 'p', finn_feeder_chiplet.cpp:29 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln34', finn_feeder_chiplet.cpp:34) [21]  (2.493 ns)
	'store' operation 0 bit ('p_write_ln29', finn_feeder_chiplet.cpp:29) of variable 'add_ln34', finn_feeder_chiplet.cpp:34 on local variable 'p', finn_feeder_chiplet.cpp:29 [48]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 294.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' pipeline 'VITIS_LOOP_34_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.797 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 301.586 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.54 seconds; current allocated memory: 313.949 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 176.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.02 seconds. CPU system time: 0.94 seconds. Elapsed time: 11.57 seconds; current allocated memory: 47.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 7.5 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.95 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.39 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 191 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:40:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_3' (finn_feeder_chiplet.cpp:40:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.06 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.03 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.688 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.445 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_29_1'(finn_feeder_chiplet.cpp:29:22) and 'VITIS_LOOP_35_2'(finn_feeder_chiplet.cpp:35:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_29_1' (finn_feeder_chiplet.cpp:29:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.996 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 15, loop 'VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 294.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_35_2' pipeline 'VITIS_LOOP_35_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_35_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_28ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.723 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 301.598 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 313.980 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.02 seconds. CPU system time: 0.89 seconds. Elapsed time: 11.51 seconds; current allocated memory: 47.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.99 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.43 seconds; current allocated memory: 267.797 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 208 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'local_image_size'. (finn_feeder_chiplet.cpp:29:9)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'local_initial_address'. (finn_feeder_chiplet.cpp:28:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:44:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (finn_feeder_chiplet.cpp:44:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.11 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.07 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.645 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.707 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.477 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_33_1'(finn_feeder_chiplet.cpp:33:22) and 'VITIS_LOOP_39_2'(finn_feeder_chiplet.cpp:39:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_1' (finn_feeder_chiplet.cpp:33:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 293.016 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_39_2'
WARNING: [HLS 200-871] Estimated clock period (10.153 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 0.500 ns, effective delay budget: 9.500 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_2' consists of the following:
	'store' operation 0 bit ('p_write_ln34', finn_feeder_chiplet.cpp:34) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:34 [16]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:39) on local variable 'p', finn_feeder_chiplet.cpp:34 [19]  (0.000 ns)
	'add' operation 31 bit ('add_ln41_2', finn_feeder_chiplet.cpp:41) [29]  (2.493 ns)
	'add' operation 32 bit ('add_ln41', finn_feeder_chiplet.cpp:41) [31]  (2.552 ns)
	'add' operation 64 bit ('add_ln41_1', finn_feeder_chiplet.cpp:41) [34]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 294.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 295.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_2' pipeline 'VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_28ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.707 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 301.551 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 313.938 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.50 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.14 seconds. CPU system time: 0.87 seconds. Elapsed time: 11.63 seconds; current allocated memory: 47.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.99 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.44 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_36_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:36:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_3' (finn_feeder_chiplet.cpp:36:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.12 seconds. CPU system time: 0.28 seconds. Elapsed time: 7 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.676 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.418 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_25_1'(finn_feeder_chiplet.cpp:25:22) and 'VITIS_LOOP_31_2'(finn_feeder_chiplet.cpp:31:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.941 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 14, loop 'VITIS_LOOP_31_2'
WARNING: [HLS 200-871] Estimated clock period (10.153 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 0.500 ns, effective delay budget: 9.500 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' consists of the following:
	'store' operation 0 bit ('p_write_ln26', finn_feeder_chiplet.cpp:26) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:26 [16]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:31) on local variable 'p', finn_feeder_chiplet.cpp:26 [19]  (0.000 ns)
	'add' operation 31 bit ('add_ln33_2', finn_feeder_chiplet.cpp:33) [29]  (2.493 ns)
	'add' operation 32 bit ('add_ln33', finn_feeder_chiplet.cpp:33) [31]  (2.552 ns)
	'add' operation 64 bit ('add_ln33_1', finn_feeder_chiplet.cpp:33) [34]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 294.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2' pipeline 'VITIS_LOOP_31_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_31_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.664 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 301.613 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 313.770 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.50 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.1 seconds. CPU system time: 0.81 seconds. Elapsed time: 11.52 seconds; current allocated memory: 47.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.99 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.47 seconds; current allocated memory: 267.766 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 825 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 366 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 366 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 364 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 364 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 364 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 364 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 630 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 632 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 628 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 523 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 523 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 501 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 440 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_37_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:37:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:42:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_5' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:43:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_6' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:49:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_3' (finn_feeder_chiplet.cpp:37:30) in function 'finn_feeder_chiplet' completely with a factor of 32 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (finn_feeder_chiplet.cpp:42:30) in function 'finn_feeder_chiplet' completely with a factor of 32 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_5' (finn_feeder_chiplet.cpp:43:34) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_6' (finn_feeder_chiplet.cpp:49:30) in function 'finn_feeder_chiplet' completely with a factor of 32 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 0.33 seconds. Elapsed time: 7.36 seconds; current allocated memory: 271.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 271.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 271.797 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 271.855 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 295.523 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_28_1'(finn_feeder_chiplet.cpp:28:22) and 'VITIS_LOOP_34_2'(finn_feeder_chiplet.cpp:34:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_28_1' (finn_feeder_chiplet.cpp:28:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 295.523 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' (loop 'VITIS_LOOP_34_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln50', finn_feeder_chiplet.cpp:50) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:50) and axis write operation ('out_stream_V_data_V_write_ln50', finn_feeder_chiplet.cpp:50) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' (loop 'VITIS_LOOP_34_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln50', finn_feeder_chiplet.cpp:50) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:50) and axis write operation ('out_stream_V_data_V_write_ln50', finn_feeder_chiplet.cpp:50) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' (loop 'VITIS_LOOP_34_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln50', finn_feeder_chiplet.cpp:50) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:50) and axis write operation ('out_stream_V_data_V_write_ln50', finn_feeder_chiplet.cpp:50) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' (loop 'VITIS_LOOP_34_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln50', finn_feeder_chiplet.cpp:50) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:50) and axis write operation ('out_stream_V_data_V_write_ln50', finn_feeder_chiplet.cpp:50) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' (loop 'VITIS_LOOP_34_2'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln50', finn_feeder_chiplet.cpp:50) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:50) and axis write operation ('out_stream_V_data_V_write_ln50', finn_feeder_chiplet.cpp:50) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' (loop 'VITIS_LOOP_34_2'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln50', finn_feeder_chiplet.cpp:50) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:50) and axis write operation ('out_stream_V_data_V_write_ln50', finn_feeder_chiplet.cpp:50) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:50).
WARNING: [HLS 200-880] The II Violation in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' (loop 'VITIS_LOOP_34_2'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between axis write operation ('out_stream_V_data_V_write_ln50', finn_feeder_chiplet.cpp:50) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:50) and axis write operation ('out_stream_V_data_V_write_ln50', finn_feeder_chiplet.cpp:50) on port 'out_stream_V_data_V' (finn_feeder_chiplet.cpp:50).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 42, loop 'VITIS_LOOP_34_2'
WARNING: [HLS 200-871] Estimated clock period (10.153 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 0.500 ns, effective delay budget: 9.500 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' consists of the following:
	'store' operation 0 bit ('p_write_ln29', finn_feeder_chiplet.cpp:29) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:29 [17]  (1.588 ns)
	'load' operation 31 bit ('p') on local variable 'p', finn_feeder_chiplet.cpp:29 [20]  (0.000 ns)
	'add' operation 31 bit ('tmp') [30]  (2.493 ns)
	'add' operation 32 bit ('add8') [32]  (2.552 ns)
	'add' operation 64 bit ('add_ln38', finn_feeder_chiplet.cpp:38) [35]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 295.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 295.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 295.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' pipeline 'VITIS_LOOP_34_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 297.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 305.117 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 308.379 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 321.574 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.50 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.61 seconds. CPU system time: 0.9 seconds. Elapsed time: 12.95 seconds; current allocated memory: 55.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.91 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.46 seconds; current allocated memory: 267.766 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 825 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 366 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 366 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 364 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 364 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 364 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 364 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 630 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 632 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 628 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 523 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 523 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 501 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 440 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_37_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:37:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:42:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_5' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:43:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_6' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:49:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_3' (finn_feeder_chiplet.cpp:37:30) in function 'finn_feeder_chiplet' completely with a factor of 32 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (finn_feeder_chiplet.cpp:42:30) in function 'finn_feeder_chiplet' completely with a factor of 32 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_5' (finn_feeder_chiplet.cpp:43:34) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_6' (finn_feeder_chiplet.cpp:49:30) in function 'finn_feeder_chiplet' completely with a factor of 32 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.36 seconds; current allocated memory: 271.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 271.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 271.797 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 271.852 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 295.527 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_28_1'(finn_feeder_chiplet.cpp:28:22) and 'VITIS_LOOP_34_2'(finn_feeder_chiplet.cpp:34:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_28_1' (finn_feeder_chiplet.cpp:28:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 295.527 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 32, Depth = 42, loop 'VITIS_LOOP_34_2'
WARNING: [HLS 200-871] Estimated clock period (10.153 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 0.500 ns, effective delay budget: 9.500 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' consists of the following:
	'store' operation 0 bit ('p_write_ln29', finn_feeder_chiplet.cpp:29) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:29 [17]  (1.588 ns)
	'load' operation 31 bit ('p') on local variable 'p', finn_feeder_chiplet.cpp:29 [20]  (0.000 ns)
	'add' operation 31 bit ('tmp') [30]  (2.493 ns)
	'add' operation 32 bit ('add8') [32]  (2.552 ns)
	'add' operation 64 bit ('add_ln38', finn_feeder_chiplet.cpp:38) [35]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 295.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 295.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 295.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2' pipeline 'VITIS_LOOP_34_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 297.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 305.125 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 308.320 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 321.555 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.50 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.22 seconds. CPU system time: 0.98 seconds. Elapsed time: 12.64 seconds; current allocated memory: 55.074 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.81 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.14 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.46 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.69 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.83 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.12 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.18 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.39 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.61 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.84 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.58 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.96 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.57 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.78 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.45 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 394 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:38:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_3' (finn_feeder_chiplet.cpp:38:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.09 seconds. CPU system time: 0.32 seconds. Elapsed time: 7.01 seconds; current allocated memory: 270.148 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.148 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.781 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.527 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_25_1'(finn_feeder_chiplet.cpp:25:22) and 'VITIS_LOOP_33_2'(finn_feeder_chiplet.cpp:33:26) in function 'finn_feeder_chiplet' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 293.074 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_33_2'
WARNING: [HLS 200-871] Estimated clock period (10.153 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 0.500 ns, effective delay budget: 9.500 ns).
WARNING: [HLS 200-1016] The critical path in module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' consists of the following:
	'store' operation 0 bit ('p_write_ln26', finn_feeder_chiplet.cpp:26) of constant 0 on local variable 'p', finn_feeder_chiplet.cpp:26 [16]  (1.588 ns)
	'load' operation 30 bit ('p', finn_feeder_chiplet.cpp:33) on local variable 'p', finn_feeder_chiplet.cpp:26 [19]  (0.000 ns)
	'add' operation 31 bit ('add_ln35_2', finn_feeder_chiplet.cpp:35) [29]  (2.493 ns)
	'add' operation 32 bit ('add_ln35', finn_feeder_chiplet.cpp:35) [31]  (2.552 ns)
	'add' operation 64 bit ('add_ln35_1', finn_feeder_chiplet.cpp:35) [34]  (3.520 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 294.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' pipeline 'VITIS_LOOP_33_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.762 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 301.512 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 313.867 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.50 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.07 seconds. CPU system time: 0.87 seconds. Elapsed time: 11.54 seconds; current allocated memory: 47.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.05 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.52 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 603 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:38:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_3' (finn_feeder_chiplet.cpp:38:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.11 seconds. CPU system time: 0.31 seconds. Elapsed time: 7.01 seconds; current allocated memory: 270.430 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.430 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.676 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 292.723 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 293.293 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_33_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 294.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' pipeline 'VITIS_LOOP_33_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.949 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 301.742 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 314.094 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.16 seconds. CPU system time: 0.84 seconds. Elapsed time: 11.62 seconds; current allocated memory: 47.695 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.7 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.9 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.73 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.95 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.05 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.54 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 916 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 81 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 98 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:38:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_3' (finn_feeder_chiplet.cpp:38:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.22 seconds. CPU system time: 0.33 seconds. Elapsed time: 7.14 seconds; current allocated memory: 270.449 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.449 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.652 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.742 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 293.391 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_33_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 294.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' pipeline 'VITIS_LOOP_33_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_4s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 298.066 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 302.102 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 314.262 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.27 seconds. CPU system time: 0.9 seconds. Elapsed time: 11.78 seconds; current allocated memory: 47.855 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.71 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.94 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.480 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.17 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.63 seconds; current allocated memory: 267.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 603 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:38:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_3' (finn_feeder_chiplet.cpp:38:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.1 seconds. CPU system time: 0.38 seconds. Elapsed time: 7.05 seconds; current allocated memory: 270.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 270.434 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.676 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 292.723 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 293.289 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_33_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 294.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 295.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 295.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' pipeline 'VITIS_LOOP_33_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 295.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 297.977 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 301.742 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 314.078 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.24 seconds. CPU system time: 0.91 seconds. Elapsed time: 11.76 seconds; current allocated memory: 47.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.55 seconds. CPU system time: 0.46 seconds. Elapsed time: 14.16 seconds; current allocated memory: 8.625 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.62 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.52 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.26 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.98 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 232.832 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.17 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.95 seconds; current allocated memory: 234.148 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 604 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 76 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 95 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:38:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_3' (finn_feeder_chiplet.cpp:38:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.16 seconds. CPU system time: 0.39 seconds. Elapsed time: 7.31 seconds; current allocated memory: 236.543 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 236.984 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.043 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 259.090 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_1' (finn_feeder_chiplet.cpp:26:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 259.699 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_33_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 261.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' pipeline 'VITIS_LOOP_33_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images', 'done_irq' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 264.340 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 268.297 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 280.426 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.37 seconds. CPU system time: 0.92 seconds. Elapsed time: 12.47 seconds; current allocated memory: 47.723 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 232.832 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.17 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.67 seconds; current allocated memory: 234.148 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 604 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:38:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_3' (finn_feeder_chiplet.cpp:38:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.15 seconds. CPU system time: 0.35 seconds. Elapsed time: 7.07 seconds; current allocated memory: 236.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.988 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 237.043 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 259.078 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_1' (finn_feeder_chiplet.cpp:26:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 259.688 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_33_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 261.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 261.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' pipeline 'VITIS_LOOP_33_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images', 'done_irq' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 264.316 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 268.348 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 280.430 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.35 seconds. CPU system time: 0.94 seconds. Elapsed time: 11.95 seconds; current allocated memory: 47.691 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.12 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.88 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 232.832 MB.
INFO: [HLS 200-10] Analyzing design file 'finn_feeder_chiplet.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.15 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.62 seconds; current allocated memory: 234.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 603 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 74 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/finn_feeder_chiplet/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'ext_mem' for cosimulation. (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_3' is marked as complete unroll implied by the pipeline pragma (finn_feeder_chiplet.cpp:38:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_3' (finn_feeder_chiplet.cpp:38:30) in function 'finn_feeder_chiplet' completely with a factor of 4 (finn_feeder_chiplet.cpp:12:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.2 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.12 seconds; current allocated memory: 236.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 237.027 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 259.090 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_25_1' (finn_feeder_chiplet.cpp:25:22) in function 'finn_feeder_chiplet' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 259.660 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'finn_feeder_chiplet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop 'VITIS_LOOP_33_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 261.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 261.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 261.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2' pipeline 'VITIS_LOOP_33_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'finn_feeder_chiplet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/predicted_index' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/ext_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/initial_address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/image_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/num_images' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'finn_feeder_chiplet/done_irq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'finn_feeder_chiplet' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'predicted_index', 'ext_mem', 'initial_address', 'image_size', 'num_images' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'finn_feeder_chiplet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 264.301 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 268.094 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 280.449 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for finn_feeder_chiplet.
INFO: [VLOG 209-307] Generating Verilog RTL for finn_feeder_chiplet.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.39 seconds. CPU system time: 0.89 seconds. Elapsed time: 11.9 seconds; current allocated memory: 47.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name {FINN Feeder chiplet 8 bits}
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=2.1.1
INFO: [HLS 200-1464] Running solution command: config_cosim -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name FINN Feeder chiplet 8 bits -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/ip -rtl verilog -version 2.1.1 
INFO: [HLS 200-1510] Running: config_cosim -rtl vhdl -tool xsim 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 5% 
INFO: [HLS 200-1510] Running: source ./finn_feeder_chiplet/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name finn_feeder_chiplet finn_feeder_chiplet 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/artti/Desktop/finn_fpga/finn_chiplet_projects/finn_chiplet_v2.1b/feeder/finn_feeder_chiplet/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.89 seconds. CPU system time: 0.71 seconds. Elapsed time: 18.7 seconds; current allocated memory: 8.289 MB.
