
G431-MSC-Sensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d6f8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ed0  0800d8d8  0800d8d8  0000e8d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e7a8  0800e7a8  00010210  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e7a8  0800e7a8  0000f7a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e7b0  0800e7b0  00010210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e7b0  0800e7b0  0000f7b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e7b4  0800e7b4  0000f7b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000210  20000000  0800e7b8  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d8  20000210  0800e9c8  00010210  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005e8  0800e9c8  000105e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010210  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018cbb  00000000  00000000  00010240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003026  00000000  00000000  00028efb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e0  00000000  00000000  0002bf28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001085  00000000  00000000  0002d408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020920  00000000  00000000  0002e48d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019803  00000000  00000000  0004edad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc372  00000000  00000000  000685b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00134922  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007254  00000000  00000000  00134968  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0013bbbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000210 	.word	0x20000210
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d8c0 	.word	0x0800d8c0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000214 	.word	0x20000214
 800021c:	0800d8c0 	.word	0x0800d8c0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001074:	f5ad 7d5d 	sub.w	sp, sp, #884	@ 0x374
 8001078:	af0c      	add	r7, sp, #48	@ 0x30
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800107a:	f000 fdbe 	bl	8001bfa <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800107e:	f000 f9c5 	bl	800140c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001082:	f000 fae7 	bl	8001654 <MX_GPIO_Init>
	MX_I2C1_Init();
 8001086:	f000 fa0d 	bl	80014a4 <MX_I2C1_Init>
	MX_LPUART1_UART_Init();
 800108a:	f000 fa4b 	bl	8001524 <MX_LPUART1_UART_Init>
	MX_TIM2_Init();
 800108e:	f000 fa93 	bl	80015b8 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	setup();
 8001092:	f006 fbed 	bl	8007870 <setup>

	HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\n--- Initialisation du MPU9250 ---\r\n", 39, HAL_MAX_DELAY);
 8001096:	f04f 33ff 	mov.w	r3, #4294967295
 800109a:	2227      	movs	r2, #39	@ 0x27
 800109c:	49cb      	ldr	r1, [pc, #812]	@ (80013cc <main+0x35c>)
 800109e:	48cc      	ldr	r0, [pc, #816]	@ (80013d0 <main+0x360>)
 80010a0:	f003 fd58 	bl	8004b54 <HAL_UART_Transmit>
	checkMPU9250_ID();   // Vrifie le WHO_AM_I du MPU
 80010a4:	f004 fff4 	bl	8006090 <checkMPU9250_ID>
	InitSensors();       // Initialise les registres de base
 80010a8:	f005 f844 	bl	8006134 <InitSensors>

	// === Calibration du gyroscope ===
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\n\r\nDbut de la calibration du gyroscope...\r\n", 47, HAL_MAX_DELAY);
 80010ac:	f04f 33ff 	mov.w	r3, #4294967295
 80010b0:	222f      	movs	r2, #47	@ 0x2f
 80010b2:	49c8      	ldr	r1, [pc, #800]	@ (80013d4 <main+0x364>)
 80010b4:	48c6      	ldr	r0, [pc, #792]	@ (80013d0 <main+0x360>)
 80010b6:	f003 fd4d 	bl	8004b54 <HAL_UART_Transmit>
	GyrCalib(1000);  // Prend 1000 chantillons immobiles pour calculer les offsets
 80010ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010be:	f005 fc81 	bl	80069c4 <GyrCalib>
	ReadOffsetGyro();
 80010c2:	f005 fdb9 	bl	8006c38 <ReadOffsetGyro>

	// === Calibration  light  du magntomtre ===
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\nDbut de la calibration lite du magntomtre...\r\n", 52, HAL_MAX_DELAY);
 80010c6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ca:	2234      	movs	r2, #52	@ 0x34
 80010cc:	49c2      	ldr	r1, [pc, #776]	@ (80013d8 <main+0x368>)
 80010ce:	48c0      	ldr	r0, [pc, #768]	@ (80013d0 <main+0x360>)
 80010d0:	f003 fd40 	bl	8004b54 <HAL_UART_Transmit>
	MagCalibLite(300, 50);  // 300 mesures, 50 ms d'cart
 80010d4:	2132      	movs	r1, #50	@ 0x32
 80010d6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80010da:	f006 f8a3 	bl	8007224 <MagCalibLite>
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Calibration lite du magntomtre termine !\r\n", 49, HAL_MAX_DELAY);
 80010de:	f04f 33ff 	mov.w	r3, #4294967295
 80010e2:	2231      	movs	r2, #49	@ 0x31
 80010e4:	49bd      	ldr	r1, [pc, #756]	@ (80013dc <main+0x36c>)
 80010e6:	48ba      	ldr	r0, [pc, #744]	@ (80013d0 <main+0x360>)
 80010e8:	f003 fd34 	bl	8004b54 <HAL_UART_Transmit>

	// === Calibration plus pousse du magntomtre ===
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\nDbut de la calibration hard & soft iron magntomtre...\r\n", strlen("\r\nDbut de la calibration hard & soft iron magntomtre...\r\n"), HAL_MAX_DELAY);
 80010ec:	f04f 33ff 	mov.w	r3, #4294967295
 80010f0:	223f      	movs	r2, #63	@ 0x3f
 80010f2:	49bb      	ldr	r1, [pc, #748]	@ (80013e0 <main+0x370>)
 80010f4:	48b6      	ldr	r0, [pc, #728]	@ (80013d0 <main+0x360>)
 80010f6:	f003 fd2d 	bl	8004b54 <HAL_UART_Transmit>

	double mag_bias[3], mag_scale[3];
	MagCalib(&hi2c1, mag_bias, mag_scale);
 80010fa:	f507 7244 	add.w	r2, r7, #784	@ 0x310
 80010fe:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001102:	4619      	mov	r1, r3
 8001104:	48b7      	ldr	r0, [pc, #732]	@ (80013e4 <main+0x374>)
 8001106:	f006 f951 	bl	80073ac <MagCalib>

	// Affichage des rsultats de calibration
	char calib_msg[100];
	snprintf(calib_msg, sizeof(calib_msg),
 800110a:	e9d7 23ca 	ldrd	r2, r3, [r7, #808]	@ 0x328
 800110e:	e9d7 01cc 	ldrd	r0, r1, [r7, #816]	@ 0x330
 8001112:	e9d7 45ce 	ldrd	r4, r5, [r7, #824]	@ 0x338
 8001116:	e9d7 89c4 	ldrd	r8, r9, [r7, #784]	@ 0x310
 800111a:	e9d7 abc6 	ldrd	sl, fp, [r7, #792]	@ 0x318
 800111e:	ed97 7bc8 	vldr	d7, [r7, #800]	@ 0x320
 8001122:	f507 762b 	add.w	r6, r7, #684	@ 0x2ac
 8001126:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800112a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800112e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8001132:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001136:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800113a:	e9cd 2300 	strd	r2, r3, [sp]
 800113e:	4aaa      	ldr	r2, [pc, #680]	@ (80013e8 <main+0x378>)
 8001140:	2164      	movs	r1, #100	@ 0x64
 8001142:	4630      	mov	r0, r6
 8001144:	f007 fc22 	bl	800898c <sniprintf>
			"\r\nBias: X=%.3f | Y=%.3f | Z=%.3f\r\nScale: X=%.3f | Y=%.3f | Z=%.3f\r\n",
			mag_bias[0], mag_bias[1], mag_bias[2],
			mag_scale[0], mag_scale[1], mag_scale[2]);
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)calib_msg, strlen(calib_msg), HAL_MAX_DELAY);
 8001148:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff f8b7 	bl	80002c0 <strlen>
 8001152:	4603      	mov	r3, r0
 8001154:	b29a      	uxth	r2, r3
 8001156:	f507 712b 	add.w	r1, r7, #684	@ 0x2ac
 800115a:	f04f 33ff 	mov.w	r3, #4294967295
 800115e:	489c      	ldr	r0, [pc, #624]	@ (80013d0 <main+0x360>)
 8001160:	f003 fcf8 	bl	8004b54 <HAL_UART_Transmit>

	HAL_UART_Transmit(&hlpuart1,(uint8_t*)"Calibration hard & soft iron termine\r\n", strlen("Calibration hard & soft iron termine\r\n"), HAL_MAX_DELAY);
 8001164:	f04f 33ff 	mov.w	r3, #4294967295
 8001168:	2228      	movs	r2, #40	@ 0x28
 800116a:	49a0      	ldr	r1, [pc, #640]	@ (80013ec <main+0x37c>)
 800116c:	4898      	ldr	r0, [pc, #608]	@ (80013d0 <main+0x360>)
 800116e:	f003 fcf1 	bl	8004b54 <HAL_UART_Transmit>

	// --- Lecture d'une mesure magntomtre calibre ---
	double mag_results[3];
	char mag_msg[100];

	MagMeasureMsgCalib(mag_results, mag_msg, sizeof(mag_msg), mag_bias, mag_scale);
 8001172:	f507 724a 	add.w	r2, r7, #808	@ 0x328
 8001176:	f507 710b 	add.w	r1, r7, #556	@ 0x22c
 800117a:	f507 7024 	add.w	r0, r7, #656	@ 0x290
 800117e:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	4613      	mov	r3, r2
 8001186:	2264      	movs	r2, #100	@ 0x64
 8001188:	f006 fa98 	bl	80076bc <MagMeasureMsgCalib>
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)mag_msg, strlen(mag_msg), HAL_MAX_DELAY);
 800118c:	f507 730b 	add.w	r3, r7, #556	@ 0x22c
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff f895 	bl	80002c0 <strlen>
 8001196:	4603      	mov	r3, r0
 8001198:	b29a      	uxth	r2, r3
 800119a:	f507 710b 	add.w	r1, r7, #556	@ 0x22c
 800119e:	f04f 33ff 	mov.w	r3, #4294967295
 80011a2:	488b      	ldr	r0, [pc, #556]	@ (80013d0 <main+0x360>)
 80011a4:	f003 fcd6 	bl	8004b54 <HAL_UART_Transmit>

	// Demarrage du Timer
	HAL_TIM_Base_Start_IT(&htim2);
 80011a8:	4891      	ldr	r0, [pc, #580]	@ (80013f0 <main+0x380>)
 80011aa:	f002 ff9d 	bl	80040e8 <HAL_TIM_Base_Start_IT>
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Timer 100 Hz dmarr\r\n", 26, HAL_MAX_DELAY);
 80011ae:	f04f 33ff 	mov.w	r3, #4294967295
 80011b2:	221a      	movs	r2, #26
 80011b4:	498f      	ldr	r1, [pc, #572]	@ (80013f4 <main+0x384>)
 80011b6:	4886      	ldr	r0, [pc, #536]	@ (80013d0 <main+0x360>)
 80011b8:	f003 fccc 	bl	8004b54 <HAL_UART_Transmit>
		char acc_msg[100];
		char mag_msg[100];
		char compass_msg[100];

		double acc_data[3], gyro_data[3], mag_data[3];
		double roll = 0, pitch = 0, heading = 0;
 80011bc:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 80011c0:	4619      	mov	r1, r3
 80011c2:	f04f 0200 	mov.w	r2, #0
 80011c6:	f04f 0300 	mov.w	r3, #0
 80011ca:	e941 2302 	strd	r2, r3, [r1, #-8]
 80011ce:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80011d2:	4619      	mov	r1, r3
 80011d4:	f04f 0200 	mov.w	r2, #0
 80011d8:	f04f 0300 	mov.w	r3, #0
 80011dc:	e9c1 2300 	strd	r2, r3, [r1]
 80011e0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80011e4:	4619      	mov	r1, r3
 80011e6:	f04f 0200 	mov.w	r2, #0
 80011ea:	f04f 0300 	mov.w	r3, #0
 80011ee:	e941 2302 	strd	r2, r3, [r1, #-8]

		// Mesures
		TempMeasureMsg(temp_msg, sizeof(temp_msg));
 80011f2:	1d3b      	adds	r3, r7, #4
 80011f4:	2132      	movs	r1, #50	@ 0x32
 80011f6:	4618      	mov	r0, r3
 80011f8:	f005 f856 	bl	80062a8 <TempMeasureMsg>
		GyroMeasureMsg(gyro_data, gyro_msg, sizeof(gyro_msg));
 80011fc:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001200:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8001204:	2264      	movs	r2, #100	@ 0x64
 8001206:	4618      	mov	r0, r3
 8001208:	f005 fa60 	bl	80066cc <GyroMeasureMsg>
		AccMeasureMsg(acc_data, acc_msg, sizeof(acc_msg));
 800120c:	f107 019c 	add.w	r1, r7, #156	@ 0x9c
 8001210:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001214:	2264      	movs	r2, #100	@ 0x64
 8001216:	4618      	mov	r0, r3
 8001218:	f005 f92e 	bl	8006478 <AccMeasureMsg>
		MagMeasureMsgCalib(mag_data, mag_msg, sizeof(mag_msg), mag_bias, mag_scale);
 800121c:	f507 724a 	add.w	r2, r7, #808	@ 0x328
 8001220:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 8001224:	f507 70f0 	add.w	r0, r7, #480	@ 0x1e0
 8001228:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 800122c:	9300      	str	r3, [sp, #0]
 800122e:	4613      	mov	r3, r2
 8001230:	2264      	movs	r2, #100	@ 0x64
 8001232:	f006 fa43 	bl	80076bc <MagMeasureMsgCalib>

		// Boussole compense
		CompassMeasureMsg(acc_data, compass_msg, sizeof(compass_msg), &acc_calib);
 8001236:	f507 71b2 	add.w	r1, r7, #356	@ 0x164
 800123a:	f507 7004 	add.w	r0, r7, #528	@ 0x210
 800123e:	4b6e      	ldr	r3, [pc, #440]	@ (80013f8 <main+0x388>)
 8001240:	2264      	movs	r2, #100	@ 0x64
 8001242:	f004 fb55 	bl	80058f0 <CompassMeasureMsg>

		// Transmission UART dans l'ordre dsir
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)temp_msg, strlen(temp_msg), HAL_MAX_DELAY);
 8001246:	1d3b      	adds	r3, r7, #4
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff f839 	bl	80002c0 <strlen>
 800124e:	4603      	mov	r3, r0
 8001250:	b29a      	uxth	r2, r3
 8001252:	1d39      	adds	r1, r7, #4
 8001254:	f04f 33ff 	mov.w	r3, #4294967295
 8001258:	485d      	ldr	r0, [pc, #372]	@ (80013d0 <main+0x360>)
 800125a:	f003 fc7b 	bl	8004b54 <HAL_UART_Transmit>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)gyro_msg, strlen(gyro_msg), HAL_MAX_DELAY);
 800125e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff f82c 	bl	80002c0 <strlen>
 8001268:	4603      	mov	r3, r0
 800126a:	b29a      	uxth	r2, r3
 800126c:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001270:	f04f 33ff 	mov.w	r3, #4294967295
 8001274:	4856      	ldr	r0, [pc, #344]	@ (80013d0 <main+0x360>)
 8001276:	f003 fc6d 	bl	8004b54 <HAL_UART_Transmit>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)acc_msg, strlen(acc_msg), HAL_MAX_DELAY);
 800127a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff f81e 	bl	80002c0 <strlen>
 8001284:	4603      	mov	r3, r0
 8001286:	b29a      	uxth	r2, r3
 8001288:	f107 019c 	add.w	r1, r7, #156	@ 0x9c
 800128c:	f04f 33ff 	mov.w	r3, #4294967295
 8001290:	484f      	ldr	r0, [pc, #316]	@ (80013d0 <main+0x360>)
 8001292:	f003 fc5f 	bl	8004b54 <HAL_UART_Transmit>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)mag_msg, strlen(mag_msg), HAL_MAX_DELAY);
 8001296:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff f810 	bl	80002c0 <strlen>
 80012a0:	4603      	mov	r3, r0
 80012a2:	b29a      	uxth	r2, r3
 80012a4:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 80012a8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ac:	4848      	ldr	r0, [pc, #288]	@ (80013d0 <main+0x360>)
 80012ae:	f003 fc51 	bl	8004b54 <HAL_UART_Transmit>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\n", strlen("\r\n"), HAL_MAX_DELAY);
 80012b2:	f04f 33ff 	mov.w	r3, #4294967295
 80012b6:	2202      	movs	r2, #2
 80012b8:	4950      	ldr	r1, [pc, #320]	@ (80013fc <main+0x38c>)
 80012ba:	4845      	ldr	r0, [pc, #276]	@ (80013d0 <main+0x360>)
 80012bc:	f003 fc4a 	bl	8004b54 <HAL_UART_Transmit>

		// Calcul de l'orientation compense
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)compass_msg, strlen(compass_msg), HAL_MAX_DELAY);
 80012c0:	f507 73b2 	add.w	r3, r7, #356	@ 0x164
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7fe fffb 	bl	80002c0 <strlen>
 80012ca:	4603      	mov	r3, r0
 80012cc:	b29a      	uxth	r2, r3
 80012ce:	f507 71b2 	add.w	r1, r7, #356	@ 0x164
 80012d2:	f04f 33ff 	mov.w	r3, #4294967295
 80012d6:	483e      	ldr	r0, [pc, #248]	@ (80013d0 <main+0x360>)
 80012d8:	f003 fc3c 	bl	8004b54 <HAL_UART_Transmit>

		TiltCompensatedCompass(acc_data, mag_data, &roll, &pitch, &heading);
 80012dc:	f507 74e8 	add.w	r4, r7, #464	@ 0x1d0
 80012e0:	f507 72ec 	add.w	r2, r7, #472	@ 0x1d8
 80012e4:	f507 71f0 	add.w	r1, r7, #480	@ 0x1e0
 80012e8:	f507 7004 	add.w	r0, r7, #528	@ 0x210
 80012ec:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80012f0:	9300      	str	r3, [sp, #0]
 80012f2:	4623      	mov	r3, r4
 80012f4:	f004 fbc0 	bl	8005a78 <TiltCompensatedCompass>
		snprintf(compass_msg, sizeof(compass_msg),
 80012f8:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 80012fc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8001300:	f507 71e8 	add.w	r1, r7, #464	@ 0x1d0
 8001304:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001308:	f507 74e8 	add.w	r4, r7, #464	@ 0x1d0
 800130c:	e954 4502 	ldrd	r4, r5, [r4, #-8]
 8001310:	f507 76b2 	add.w	r6, r7, #356	@ 0x164
 8001314:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001318:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800131c:	e9cd 2300 	strd	r2, r3, [sp]
 8001320:	4a37      	ldr	r2, [pc, #220]	@ (8001400 <main+0x390>)
 8001322:	2164      	movs	r1, #100	@ 0x64
 8001324:	4630      	mov	r0, r6
 8001326:	f007 fb31 	bl	800898c <sniprintf>
				"Roulis = %.2f deg | Tangage = %.2f deg | NordMag = %.2f deg\r\n",
				roll, pitch, heading);
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)compass_msg, strlen(compass_msg), HAL_MAX_DELAY);
 800132a:	f507 73b2 	add.w	r3, r7, #356	@ 0x164
 800132e:	4618      	mov	r0, r3
 8001330:	f7fe ffc6 	bl	80002c0 <strlen>
 8001334:	4603      	mov	r3, r0
 8001336:	b29a      	uxth	r2, r3
 8001338:	f507 71b2 	add.w	r1, r7, #356	@ 0x164
 800133c:	f04f 33ff 	mov.w	r3, #4294967295
 8001340:	4823      	ldr	r0, [pc, #140]	@ (80013d0 <main+0x360>)
 8001342:	f003 fc07 	bl	8004b54 <HAL_UART_Transmit>

		TiltCompensatedCompassAngles(acc_data, mag_data, &roll, &pitch, &heading);
 8001346:	f507 74e8 	add.w	r4, r7, #464	@ 0x1d0
 800134a:	f507 72ec 	add.w	r2, r7, #472	@ 0x1d8
 800134e:	f507 71f0 	add.w	r1, r7, #480	@ 0x1e0
 8001352:	f507 7004 	add.w	r0, r7, #528	@ 0x210
 8001356:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	4623      	mov	r3, r4
 800135e:	f004 fcd3 	bl	8005d08 <TiltCompensatedCompassAngles>
		snprintf(compass_msg, sizeof(compass_msg),
 8001362:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8001366:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800136a:	f507 71e8 	add.w	r1, r7, #464	@ 0x1d0
 800136e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001372:	f507 74e8 	add.w	r4, r7, #464	@ 0x1d0
 8001376:	e954 4502 	ldrd	r4, r5, [r4, #-8]
 800137a:	f507 76b2 	add.w	r6, r7, #356	@ 0x164
 800137e:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001382:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001386:	e9cd 2300 	strd	r2, r3, [sp]
 800138a:	4a1e      	ldr	r2, [pc, #120]	@ (8001404 <main+0x394>)
 800138c:	2164      	movs	r1, #100	@ 0x64
 800138e:	4630      	mov	r0, r6
 8001390:	f007 fafc 	bl	800898c <sniprintf>
				"Roulis amlior = %.2f deg | Tangage amlior = %.2f deg | NordMag amlior = %.2f deg\r\n",
				roll, pitch, heading);
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)compass_msg, strlen(compass_msg), HAL_MAX_DELAY);
 8001394:	f507 73b2 	add.w	r3, r7, #356	@ 0x164
 8001398:	4618      	mov	r0, r3
 800139a:	f7fe ff91 	bl	80002c0 <strlen>
 800139e:	4603      	mov	r3, r0
 80013a0:	b29a      	uxth	r2, r3
 80013a2:	f507 71b2 	add.w	r1, r7, #356	@ 0x164
 80013a6:	f04f 33ff 	mov.w	r3, #4294967295
 80013aa:	4809      	ldr	r0, [pc, #36]	@ (80013d0 <main+0x360>)
 80013ac:	f003 fbd2 	bl	8004b54 <HAL_UART_Transmit>

		HAL_UART_Transmit(&hlpuart1, "\r\n===============================\r\n", strlen("\r\n================================\r\n"), HAL_MAX_DELAY);
 80013b0:	f04f 33ff 	mov.w	r3, #4294967295
 80013b4:	2224      	movs	r2, #36	@ 0x24
 80013b6:	4914      	ldr	r1, [pc, #80]	@ (8001408 <main+0x398>)
 80013b8:	4805      	ldr	r0, [pc, #20]	@ (80013d0 <main+0x360>)
 80013ba:	f003 fbcb 	bl	8004b54 <HAL_UART_Transmit>

		HAL_Delay(1000);
 80013be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013c2:	f000 fc8b 	bl	8001cdc <HAL_Delay>
	{
 80013c6:	bf00      	nop
 80013c8:	e6f8      	b.n	80011bc <main+0x14c>
 80013ca:	bf00      	nop
 80013cc:	0800d8d8 	.word	0x0800d8d8
 80013d0:	20000280 	.word	0x20000280
 80013d4:	0800d900 	.word	0x0800d900
 80013d8:	0800d930 	.word	0x0800d930
 80013dc:	0800d968 	.word	0x0800d968
 80013e0:	0800d99c 	.word	0x0800d99c
 80013e4:	2000022c 	.word	0x2000022c
 80013e8:	0800d9dc 	.word	0x0800d9dc
 80013ec:	0800da20 	.word	0x0800da20
 80013f0:	20000314 	.word	0x20000314
 80013f4:	0800da4c 	.word	0x0800da4c
 80013f8:	20000360 	.word	0x20000360
 80013fc:	0800da68 	.word	0x0800da68
 8001400:	0800da6c 	.word	0x0800da6c
 8001404:	0800daac 	.word	0x0800daac
 8001408:	0800db0c 	.word	0x0800db0c

0800140c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b094      	sub	sp, #80	@ 0x50
 8001410:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001412:	f107 0318 	add.w	r3, r7, #24
 8001416:	2238      	movs	r2, #56	@ 0x38
 8001418:	2100      	movs	r1, #0
 800141a:	4618      	mov	r0, r3
 800141c:	f007 fbe6 	bl	8008bec <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001420:	1d3b      	adds	r3, r7, #4
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	609a      	str	r2, [r3, #8]
 800142a:	60da      	str	r2, [r3, #12]
 800142c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800142e:	2000      	movs	r0, #0
 8001430:	f001 fe30 	bl	8003094 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001434:	2302      	movs	r3, #2
 8001436:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001438:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800143c:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800143e:	2340      	movs	r3, #64	@ 0x40
 8001440:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001442:	2302      	movs	r3, #2
 8001444:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001446:	2302      	movs	r3, #2
 8001448:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800144a:	2304      	movs	r3, #4
 800144c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 800144e:	2355      	movs	r3, #85	@ 0x55
 8001450:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001452:	2302      	movs	r3, #2
 8001454:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001456:	2302      	movs	r3, #2
 8001458:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800145a:	2302      	movs	r3, #2
 800145c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800145e:	f107 0318 	add.w	r3, r7, #24
 8001462:	4618      	mov	r0, r3
 8001464:	f001 feca 	bl	80031fc <HAL_RCC_OscConfig>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <SystemClock_Config+0x66>
	{
		Error_Handler();
 800146e:	f000 f96d 	bl	800174c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001472:	230f      	movs	r3, #15
 8001474:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001476:	2303      	movs	r3, #3
 8001478:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800147e:	2300      	movs	r3, #0
 8001480:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001482:	2300      	movs	r3, #0
 8001484:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001486:	1d3b      	adds	r3, r7, #4
 8001488:	2104      	movs	r1, #4
 800148a:	4618      	mov	r0, r3
 800148c:	f002 f9c8 	bl	8003820 <HAL_RCC_ClockConfig>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <SystemClock_Config+0x8e>
	{
		Error_Handler();
 8001496:	f000 f959 	bl	800174c <Error_Handler>
	}
}
 800149a:	bf00      	nop
 800149c:	3750      	adds	r7, #80	@ 0x50
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
	...

080014a4 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80014a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014aa:	4a1c      	ldr	r2, [pc, #112]	@ (800151c <MX_I2C1_Init+0x78>)
 80014ac:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x40B285C2;
 80014ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014b0:	4a1b      	ldr	r2, [pc, #108]	@ (8001520 <MX_I2C1_Init+0x7c>)
 80014b2:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 80014b4:	4b18      	ldr	r3, [pc, #96]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014ba:	4b17      	ldr	r3, [pc, #92]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014bc:	2201      	movs	r2, #1
 80014be:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014c0:	4b15      	ldr	r3, [pc, #84]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 80014c6:	4b14      	ldr	r3, [pc, #80]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014cc:	4b12      	ldr	r3, [pc, #72]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014d2:	4b11      	ldr	r3, [pc, #68]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014da:	2200      	movs	r2, #0
 80014dc:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014de:	480e      	ldr	r0, [pc, #56]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014e0:	f000 fec8 	bl	8002274 <HAL_I2C_Init>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 80014ea:	f000 f92f 	bl	800174c <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014ee:	2100      	movs	r1, #0
 80014f0:	4809      	ldr	r0, [pc, #36]	@ (8001518 <MX_I2C1_Init+0x74>)
 80014f2:	f001 fd37 	bl	8002f64 <HAL_I2CEx_ConfigAnalogFilter>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 80014fc:	f000 f926 	bl	800174c <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001500:	2100      	movs	r1, #0
 8001502:	4805      	ldr	r0, [pc, #20]	@ (8001518 <MX_I2C1_Init+0x74>)
 8001504:	f001 fd79 	bl	8002ffa <HAL_I2CEx_ConfigDigitalFilter>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 800150e:	f000 f91d 	bl	800174c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	2000022c 	.word	0x2000022c
 800151c:	40005400 	.word	0x40005400
 8001520:	40b285c2 	.word	0x40b285c2

08001524 <MX_LPUART1_UART_Init>:
 * @brief LPUART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPUART1_UART_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
	/* USER CODE END LPUART1_Init 0 */

	/* USER CODE BEGIN LPUART1_Init 1 */

	/* USER CODE END LPUART1_Init 1 */
	hlpuart1.Instance = LPUART1;
 8001528:	4b21      	ldr	r3, [pc, #132]	@ (80015b0 <MX_LPUART1_UART_Init+0x8c>)
 800152a:	4a22      	ldr	r2, [pc, #136]	@ (80015b4 <MX_LPUART1_UART_Init+0x90>)
 800152c:	601a      	str	r2, [r3, #0]
	hlpuart1.Init.BaudRate = 115200;
 800152e:	4b20      	ldr	r3, [pc, #128]	@ (80015b0 <MX_LPUART1_UART_Init+0x8c>)
 8001530:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001534:	605a      	str	r2, [r3, #4]
	hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001536:	4b1e      	ldr	r3, [pc, #120]	@ (80015b0 <MX_LPUART1_UART_Init+0x8c>)
 8001538:	2200      	movs	r2, #0
 800153a:	609a      	str	r2, [r3, #8]
	hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800153c:	4b1c      	ldr	r3, [pc, #112]	@ (80015b0 <MX_LPUART1_UART_Init+0x8c>)
 800153e:	2200      	movs	r2, #0
 8001540:	60da      	str	r2, [r3, #12]
	hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001542:	4b1b      	ldr	r3, [pc, #108]	@ (80015b0 <MX_LPUART1_UART_Init+0x8c>)
 8001544:	2200      	movs	r2, #0
 8001546:	611a      	str	r2, [r3, #16]
	hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001548:	4b19      	ldr	r3, [pc, #100]	@ (80015b0 <MX_LPUART1_UART_Init+0x8c>)
 800154a:	220c      	movs	r2, #12
 800154c:	615a      	str	r2, [r3, #20]
	hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800154e:	4b18      	ldr	r3, [pc, #96]	@ (80015b0 <MX_LPUART1_UART_Init+0x8c>)
 8001550:	2200      	movs	r2, #0
 8001552:	619a      	str	r2, [r3, #24]
	hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001554:	4b16      	ldr	r3, [pc, #88]	@ (80015b0 <MX_LPUART1_UART_Init+0x8c>)
 8001556:	2200      	movs	r2, #0
 8001558:	621a      	str	r2, [r3, #32]
	hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800155a:	4b15      	ldr	r3, [pc, #84]	@ (80015b0 <MX_LPUART1_UART_Init+0x8c>)
 800155c:	2200      	movs	r2, #0
 800155e:	625a      	str	r2, [r3, #36]	@ 0x24
	hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001560:	4b13      	ldr	r3, [pc, #76]	@ (80015b0 <MX_LPUART1_UART_Init+0x8c>)
 8001562:	2200      	movs	r2, #0
 8001564:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001566:	4812      	ldr	r0, [pc, #72]	@ (80015b0 <MX_LPUART1_UART_Init+0x8c>)
 8001568:	f003 faa4 	bl	8004ab4 <HAL_UART_Init>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_LPUART1_UART_Init+0x52>
	{
		Error_Handler();
 8001572:	f000 f8eb 	bl	800174c <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001576:	2100      	movs	r1, #0
 8001578:	480d      	ldr	r0, [pc, #52]	@ (80015b0 <MX_LPUART1_UART_Init+0x8c>)
 800157a:	f004 f89d 	bl	80056b8 <HAL_UARTEx_SetTxFifoThreshold>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_LPUART1_UART_Init+0x64>
	{
		Error_Handler();
 8001584:	f000 f8e2 	bl	800174c <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001588:	2100      	movs	r1, #0
 800158a:	4809      	ldr	r0, [pc, #36]	@ (80015b0 <MX_LPUART1_UART_Init+0x8c>)
 800158c:	f004 f8d2 	bl	8005734 <HAL_UARTEx_SetRxFifoThreshold>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_LPUART1_UART_Init+0x76>
	{
		Error_Handler();
 8001596:	f000 f8d9 	bl	800174c <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800159a:	4805      	ldr	r0, [pc, #20]	@ (80015b0 <MX_LPUART1_UART_Init+0x8c>)
 800159c:	f004 f853 	bl	8005646 <HAL_UARTEx_DisableFifoMode>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_LPUART1_UART_Init+0x86>
	{
		Error_Handler();
 80015a6:	f000 f8d1 	bl	800174c <Error_Handler>
	}
	/* USER CODE BEGIN LPUART1_Init 2 */

	/* USER CODE END LPUART1_Init 2 */

}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000280 	.word	0x20000280
 80015b4:	40008000 	.word	0x40008000

080015b8 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b088      	sub	sp, #32
 80015bc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015be:	f107 0310 	add.w	r3, r7, #16
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]
 80015c8:	609a      	str	r2, [r3, #8]
 80015ca:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	605a      	str	r2, [r3, #4]
 80015d4:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80015d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001650 <MX_TIM2_Init+0x98>)
 80015d8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015dc:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 17000-1;
 80015de:	4b1c      	ldr	r3, [pc, #112]	@ (8001650 <MX_TIM2_Init+0x98>)
 80015e0:	f244 2267 	movw	r2, #16999	@ 0x4267
 80015e4:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001650 <MX_TIM2_Init+0x98>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 99;
 80015ec:	4b18      	ldr	r3, [pc, #96]	@ (8001650 <MX_TIM2_Init+0x98>)
 80015ee:	2263      	movs	r2, #99	@ 0x63
 80015f0:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f2:	4b17      	ldr	r3, [pc, #92]	@ (8001650 <MX_TIM2_Init+0x98>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015f8:	4b15      	ldr	r3, [pc, #84]	@ (8001650 <MX_TIM2_Init+0x98>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015fe:	4814      	ldr	r0, [pc, #80]	@ (8001650 <MX_TIM2_Init+0x98>)
 8001600:	f002 fd1a 	bl	8004038 <HAL_TIM_Base_Init>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_TIM2_Init+0x56>
	{
		Error_Handler();
 800160a:	f000 f89f 	bl	800174c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800160e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001612:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001614:	f107 0310 	add.w	r3, r7, #16
 8001618:	4619      	mov	r1, r3
 800161a:	480d      	ldr	r0, [pc, #52]	@ (8001650 <MX_TIM2_Init+0x98>)
 800161c:	f002 ff1e 	bl	800445c <HAL_TIM_ConfigClockSource>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM2_Init+0x72>
	{
		Error_Handler();
 8001626:	f000 f891 	bl	800174c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800162a:	2300      	movs	r3, #0
 800162c:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800162e:	2300      	movs	r3, #0
 8001630:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001632:	1d3b      	adds	r3, r7, #4
 8001634:	4619      	mov	r1, r3
 8001636:	4806      	ldr	r0, [pc, #24]	@ (8001650 <MX_TIM2_Init+0x98>)
 8001638:	f003 f974 	bl	8004924 <HAL_TIMEx_MasterConfigSynchronization>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_TIM2_Init+0x8e>
	{
		Error_Handler();
 8001642:	f000 f883 	bl	800174c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001646:	bf00      	nop
 8001648:	3720      	adds	r7, #32
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000314 	.word	0x20000314

08001654 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b08a      	sub	sp, #40	@ 0x28
 8001658:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165a:	f107 0314 	add.w	r3, r7, #20
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	605a      	str	r2, [r3, #4]
 8001664:	609a      	str	r2, [r3, #8]
 8001666:	60da      	str	r2, [r3, #12]
 8001668:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800166a:	4b35      	ldr	r3, [pc, #212]	@ (8001740 <MX_GPIO_Init+0xec>)
 800166c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800166e:	4a34      	ldr	r2, [pc, #208]	@ (8001740 <MX_GPIO_Init+0xec>)
 8001670:	f043 0304 	orr.w	r3, r3, #4
 8001674:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001676:	4b32      	ldr	r3, [pc, #200]	@ (8001740 <MX_GPIO_Init+0xec>)
 8001678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800167a:	f003 0304 	and.w	r3, r3, #4
 800167e:	613b      	str	r3, [r7, #16]
 8001680:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001682:	4b2f      	ldr	r3, [pc, #188]	@ (8001740 <MX_GPIO_Init+0xec>)
 8001684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001686:	4a2e      	ldr	r2, [pc, #184]	@ (8001740 <MX_GPIO_Init+0xec>)
 8001688:	f043 0320 	orr.w	r3, r3, #32
 800168c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800168e:	4b2c      	ldr	r3, [pc, #176]	@ (8001740 <MX_GPIO_Init+0xec>)
 8001690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001692:	f003 0320 	and.w	r3, r3, #32
 8001696:	60fb      	str	r3, [r7, #12]
 8001698:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800169a:	4b29      	ldr	r3, [pc, #164]	@ (8001740 <MX_GPIO_Init+0xec>)
 800169c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800169e:	4a28      	ldr	r2, [pc, #160]	@ (8001740 <MX_GPIO_Init+0xec>)
 80016a0:	f043 0301 	orr.w	r3, r3, #1
 80016a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016a6:	4b26      	ldr	r3, [pc, #152]	@ (8001740 <MX_GPIO_Init+0xec>)
 80016a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	60bb      	str	r3, [r7, #8]
 80016b0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80016b2:	4b23      	ldr	r3, [pc, #140]	@ (8001740 <MX_GPIO_Init+0xec>)
 80016b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016b6:	4a22      	ldr	r2, [pc, #136]	@ (8001740 <MX_GPIO_Init+0xec>)
 80016b8:	f043 0302 	orr.w	r3, r3, #2
 80016bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016be:	4b20      	ldr	r3, [pc, #128]	@ (8001740 <MX_GPIO_Init+0xec>)
 80016c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c2:	f003 0302 	and.w	r3, r3, #2
 80016c6:	607b      	str	r3, [r7, #4]
 80016c8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80016ca:	2200      	movs	r2, #0
 80016cc:	2120      	movs	r1, #32
 80016ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016d2:	f000 fdb7 	bl	8002244 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80016d6:	2200      	movs	r2, #0
 80016d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016dc:	4819      	ldr	r0, [pc, #100]	@ (8001744 <MX_GPIO_Init+0xf0>)
 80016de:	f000 fdb1 	bl	8002244 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80016e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016e6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016e8:	2300      	movs	r3, #0
 80016ea:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016f0:	f107 0314 	add.w	r3, r7, #20
 80016f4:	4619      	mov	r1, r3
 80016f6:	4814      	ldr	r0, [pc, #80]	@ (8001748 <MX_GPIO_Init+0xf4>)
 80016f8:	f000 fc22 	bl	8001f40 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 80016fc:	2320      	movs	r3, #32
 80016fe:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001700:	2301      	movs	r3, #1
 8001702:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001708:	2300      	movs	r3, #0
 800170a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170c:	f107 0314 	add.w	r3, r7, #20
 8001710:	4619      	mov	r1, r3
 8001712:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001716:	f000 fc13 	bl	8001f40 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 800171a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800171e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001720:	2301      	movs	r3, #1
 8001722:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001724:	2300      	movs	r3, #0
 8001726:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001728:	2300      	movs	r3, #0
 800172a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800172c:	f107 0314 	add.w	r3, r7, #20
 8001730:	4619      	mov	r1, r3
 8001732:	4804      	ldr	r0, [pc, #16]	@ (8001744 <MX_GPIO_Init+0xf0>)
 8001734:	f000 fc04 	bl	8001f40 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001738:	bf00      	nop
 800173a:	3728      	adds	r7, #40	@ 0x28
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40021000 	.word	0x40021000
 8001744:	48000400 	.word	0x48000400
 8001748:	48000800 	.word	0x48000800

0800174c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001750:	b672      	cpsid	i
}
 8001752:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001754:	bf00      	nop
 8001756:	e7fd      	b.n	8001754 <Error_Handler+0x8>

08001758 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800175e:	4b0f      	ldr	r3, [pc, #60]	@ (800179c <HAL_MspInit+0x44>)
 8001760:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001762:	4a0e      	ldr	r2, [pc, #56]	@ (800179c <HAL_MspInit+0x44>)
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	6613      	str	r3, [r2, #96]	@ 0x60
 800176a:	4b0c      	ldr	r3, [pc, #48]	@ (800179c <HAL_MspInit+0x44>)
 800176c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800176e:	f003 0301 	and.w	r3, r3, #1
 8001772:	607b      	str	r3, [r7, #4]
 8001774:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001776:	4b09      	ldr	r3, [pc, #36]	@ (800179c <HAL_MspInit+0x44>)
 8001778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800177a:	4a08      	ldr	r2, [pc, #32]	@ (800179c <HAL_MspInit+0x44>)
 800177c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001780:	6593      	str	r3, [r2, #88]	@ 0x58
 8001782:	4b06      	ldr	r3, [pc, #24]	@ (800179c <HAL_MspInit+0x44>)
 8001784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001786:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800178a:	603b      	str	r3, [r7, #0]
 800178c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800178e:	f001 fd25 	bl	80031dc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40021000 	.word	0x40021000

080017a0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b09c      	sub	sp, #112	@ 0x70
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	60da      	str	r2, [r3, #12]
 80017b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017b8:	f107 0318 	add.w	r3, r7, #24
 80017bc:	2244      	movs	r2, #68	@ 0x44
 80017be:	2100      	movs	r1, #0
 80017c0:	4618      	mov	r0, r3
 80017c2:	f007 fa13 	bl	8008bec <memset>
  if(hi2c->Instance==I2C1)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a2d      	ldr	r2, [pc, #180]	@ (8001880 <HAL_I2C_MspInit+0xe0>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d153      	bne.n	8001878 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80017d0:	2340      	movs	r3, #64	@ 0x40
 80017d2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80017d4:	2300      	movs	r3, #0
 80017d6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017d8:	f107 0318 	add.w	r3, r7, #24
 80017dc:	4618      	mov	r0, r3
 80017de:	f002 fa3b 	bl	8003c58 <HAL_RCCEx_PeriphCLKConfig>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80017e8:	f7ff ffb0 	bl	800174c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ec:	4b25      	ldr	r3, [pc, #148]	@ (8001884 <HAL_I2C_MspInit+0xe4>)
 80017ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f0:	4a24      	ldr	r2, [pc, #144]	@ (8001884 <HAL_I2C_MspInit+0xe4>)
 80017f2:	f043 0301 	orr.w	r3, r3, #1
 80017f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017f8:	4b22      	ldr	r3, [pc, #136]	@ (8001884 <HAL_I2C_MspInit+0xe4>)
 80017fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fc:	f003 0301 	and.w	r3, r3, #1
 8001800:	617b      	str	r3, [r7, #20]
 8001802:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001804:	4b1f      	ldr	r3, [pc, #124]	@ (8001884 <HAL_I2C_MspInit+0xe4>)
 8001806:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001808:	4a1e      	ldr	r2, [pc, #120]	@ (8001884 <HAL_I2C_MspInit+0xe4>)
 800180a:	f043 0302 	orr.w	r3, r3, #2
 800180e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001810:	4b1c      	ldr	r3, [pc, #112]	@ (8001884 <HAL_I2C_MspInit+0xe4>)
 8001812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001814:	f003 0302 	and.w	r3, r3, #2
 8001818:	613b      	str	r3, [r7, #16]
 800181a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800181c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001820:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001822:	2312      	movs	r3, #18
 8001824:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182a:	2300      	movs	r3, #0
 800182c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800182e:	2304      	movs	r3, #4
 8001830:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001832:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001836:	4619      	mov	r1, r3
 8001838:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800183c:	f000 fb80 	bl	8001f40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001840:	2380      	movs	r3, #128	@ 0x80
 8001842:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001844:	2312      	movs	r3, #18
 8001846:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001848:	2300      	movs	r3, #0
 800184a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184c:	2300      	movs	r3, #0
 800184e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001850:	2304      	movs	r3, #4
 8001852:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001854:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001858:	4619      	mov	r1, r3
 800185a:	480b      	ldr	r0, [pc, #44]	@ (8001888 <HAL_I2C_MspInit+0xe8>)
 800185c:	f000 fb70 	bl	8001f40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001860:	4b08      	ldr	r3, [pc, #32]	@ (8001884 <HAL_I2C_MspInit+0xe4>)
 8001862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001864:	4a07      	ldr	r2, [pc, #28]	@ (8001884 <HAL_I2C_MspInit+0xe4>)
 8001866:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800186a:	6593      	str	r3, [r2, #88]	@ 0x58
 800186c:	4b05      	ldr	r3, [pc, #20]	@ (8001884 <HAL_I2C_MspInit+0xe4>)
 800186e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001870:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001874:	60fb      	str	r3, [r7, #12]
 8001876:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001878:	bf00      	nop
 800187a:	3770      	adds	r7, #112	@ 0x70
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	40005400 	.word	0x40005400
 8001884:	40021000 	.word	0x40021000
 8001888:	48000400 	.word	0x48000400

0800188c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b09a      	sub	sp, #104	@ 0x68
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001894:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
 80018a0:	60da      	str	r2, [r3, #12]
 80018a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018a4:	f107 0310 	add.w	r3, r7, #16
 80018a8:	2244      	movs	r2, #68	@ 0x44
 80018aa:	2100      	movs	r1, #0
 80018ac:	4618      	mov	r0, r3
 80018ae:	f007 f99d 	bl	8008bec <memset>
  if(huart->Instance==LPUART1)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a1f      	ldr	r2, [pc, #124]	@ (8001934 <HAL_UART_MspInit+0xa8>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d136      	bne.n	800192a <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80018bc:	2320      	movs	r3, #32
 80018be:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80018c0:	2300      	movs	r3, #0
 80018c2:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018c4:	f107 0310 	add.w	r3, r7, #16
 80018c8:	4618      	mov	r0, r3
 80018ca:	f002 f9c5 	bl	8003c58 <HAL_RCCEx_PeriphCLKConfig>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018d4:	f7ff ff3a 	bl	800174c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80018d8:	4b17      	ldr	r3, [pc, #92]	@ (8001938 <HAL_UART_MspInit+0xac>)
 80018da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018dc:	4a16      	ldr	r2, [pc, #88]	@ (8001938 <HAL_UART_MspInit+0xac>)
 80018de:	f043 0301 	orr.w	r3, r3, #1
 80018e2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80018e4:	4b14      	ldr	r3, [pc, #80]	@ (8001938 <HAL_UART_MspInit+0xac>)
 80018e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018e8:	f003 0301 	and.w	r3, r3, #1
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f0:	4b11      	ldr	r3, [pc, #68]	@ (8001938 <HAL_UART_MspInit+0xac>)
 80018f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f4:	4a10      	ldr	r2, [pc, #64]	@ (8001938 <HAL_UART_MspInit+0xac>)
 80018f6:	f043 0301 	orr.w	r3, r3, #1
 80018fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <HAL_UART_MspInit+0xac>)
 80018fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001900:	f003 0301 	and.w	r3, r3, #1
 8001904:	60bb      	str	r3, [r7, #8]
 8001906:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001908:	230c      	movs	r3, #12
 800190a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190c:	2302      	movs	r3, #2
 800190e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001914:	2300      	movs	r3, #0
 8001916:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001918:	230c      	movs	r3, #12
 800191a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800191c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001920:	4619      	mov	r1, r3
 8001922:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001926:	f000 fb0b 	bl	8001f40 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800192a:	bf00      	nop
 800192c:	3768      	adds	r7, #104	@ 0x68
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40008000 	.word	0x40008000
 8001938:	40021000 	.word	0x40021000

0800193c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800194c:	d113      	bne.n	8001976 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800194e:	4b0c      	ldr	r3, [pc, #48]	@ (8001980 <HAL_TIM_Base_MspInit+0x44>)
 8001950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001952:	4a0b      	ldr	r2, [pc, #44]	@ (8001980 <HAL_TIM_Base_MspInit+0x44>)
 8001954:	f043 0301 	orr.w	r3, r3, #1
 8001958:	6593      	str	r3, [r2, #88]	@ 0x58
 800195a:	4b09      	ldr	r3, [pc, #36]	@ (8001980 <HAL_TIM_Base_MspInit+0x44>)
 800195c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001966:	2200      	movs	r2, #0
 8001968:	2100      	movs	r1, #0
 800196a:	201c      	movs	r0, #28
 800196c:	f000 fab3 	bl	8001ed6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001970:	201c      	movs	r0, #28
 8001972:	f000 faca 	bl	8001f0a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001976:	bf00      	nop
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40021000 	.word	0x40021000

08001984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001988:	bf00      	nop
 800198a:	e7fd      	b.n	8001988 <NMI_Handler+0x4>

0800198c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001990:	bf00      	nop
 8001992:	e7fd      	b.n	8001990 <HardFault_Handler+0x4>

08001994 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001998:	bf00      	nop
 800199a:	e7fd      	b.n	8001998 <MemManage_Handler+0x4>

0800199c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019a0:	bf00      	nop
 80019a2:	e7fd      	b.n	80019a0 <BusFault_Handler+0x4>

080019a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <UsageFault_Handler+0x4>

080019ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019b0:	bf00      	nop
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr

080019ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019ba:	b480      	push	{r7}
 80019bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019be:	bf00      	nop
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019d6:	b580      	push	{r7, lr}
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019da:	f000 f961 	bl	8001ca0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
	...

080019e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019e8:	4802      	ldr	r0, [pc, #8]	@ (80019f4 <TIM2_IRQHandler+0x10>)
 80019ea:	f002 fbe7 	bl	80041bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	20000314 	.word	0x20000314

080019f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  return 1;
 80019fc:	2301      	movs	r3, #1
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <_kill>:

int _kill(int pid, int sig)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a12:	f007 f93d 	bl	8008c90 <__errno>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2216      	movs	r2, #22
 8001a1a:	601a      	str	r2, [r3, #0]
  return -1;
 8001a1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <_exit>:

void _exit (int status)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a30:	f04f 31ff 	mov.w	r1, #4294967295
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f7ff ffe7 	bl	8001a08 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a3a:	bf00      	nop
 8001a3c:	e7fd      	b.n	8001a3a <_exit+0x12>

08001a3e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b086      	sub	sp, #24
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	60f8      	str	r0, [r7, #12]
 8001a46:	60b9      	str	r1, [r7, #8]
 8001a48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	617b      	str	r3, [r7, #20]
 8001a4e:	e00a      	b.n	8001a66 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a50:	f3af 8000 	nop.w
 8001a54:	4601      	mov	r1, r0
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	1c5a      	adds	r2, r3, #1
 8001a5a:	60ba      	str	r2, [r7, #8]
 8001a5c:	b2ca      	uxtb	r2, r1
 8001a5e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	3301      	adds	r3, #1
 8001a64:	617b      	str	r3, [r7, #20]
 8001a66:	697a      	ldr	r2, [r7, #20]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	dbf0      	blt.n	8001a50 <_read+0x12>
  }

  return len;
 8001a6e:	687b      	ldr	r3, [r7, #4]
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3718      	adds	r7, #24
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b086      	sub	sp, #24
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a84:	2300      	movs	r3, #0
 8001a86:	617b      	str	r3, [r7, #20]
 8001a88:	e009      	b.n	8001a9e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	1c5a      	adds	r2, r3, #1
 8001a8e:	60ba      	str	r2, [r7, #8]
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	617b      	str	r3, [r7, #20]
 8001a9e:	697a      	ldr	r2, [r7, #20]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	dbf1      	blt.n	8001a8a <_write+0x12>
  }
  return len;
 8001aa6:	687b      	ldr	r3, [r7, #4]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3718      	adds	r7, #24
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <_close>:

int _close(int file)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ab8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ad8:	605a      	str	r2, [r3, #4]
  return 0;
 8001ada:	2300      	movs	r3, #0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <_isatty>:

int _isatty(int file)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001af0:	2301      	movs	r3, #1
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr

08001afe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001afe:	b480      	push	{r7}
 8001b00:	b085      	sub	sp, #20
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	60f8      	str	r0, [r7, #12]
 8001b06:	60b9      	str	r1, [r7, #8]
 8001b08:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b0a:	2300      	movs	r3, #0
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b20:	4a14      	ldr	r2, [pc, #80]	@ (8001b74 <_sbrk+0x5c>)
 8001b22:	4b15      	ldr	r3, [pc, #84]	@ (8001b78 <_sbrk+0x60>)
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b2c:	4b13      	ldr	r3, [pc, #76]	@ (8001b7c <_sbrk+0x64>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d102      	bne.n	8001b3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b34:	4b11      	ldr	r3, [pc, #68]	@ (8001b7c <_sbrk+0x64>)
 8001b36:	4a12      	ldr	r2, [pc, #72]	@ (8001b80 <_sbrk+0x68>)
 8001b38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b3a:	4b10      	ldr	r3, [pc, #64]	@ (8001b7c <_sbrk+0x64>)
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4413      	add	r3, r2
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d207      	bcs.n	8001b58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b48:	f007 f8a2 	bl	8008c90 <__errno>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	220c      	movs	r2, #12
 8001b50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b52:	f04f 33ff 	mov.w	r3, #4294967295
 8001b56:	e009      	b.n	8001b6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b58:	4b08      	ldr	r3, [pc, #32]	@ (8001b7c <_sbrk+0x64>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b5e:	4b07      	ldr	r3, [pc, #28]	@ (8001b7c <_sbrk+0x64>)
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4413      	add	r3, r2
 8001b66:	4a05      	ldr	r2, [pc, #20]	@ (8001b7c <_sbrk+0x64>)
 8001b68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3718      	adds	r7, #24
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	20008000 	.word	0x20008000
 8001b78:	00000400 	.word	0x00000400
 8001b7c:	20000390 	.word	0x20000390
 8001b80:	200005e8 	.word	0x200005e8

08001b84 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001b88:	4b06      	ldr	r3, [pc, #24]	@ (8001ba4 <SystemInit+0x20>)
 8001b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b8e:	4a05      	ldr	r2, [pc, #20]	@ (8001ba4 <SystemInit+0x20>)
 8001b90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	e000ed00 	.word	0xe000ed00

08001ba8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
	  ldr   r0, =_estack
 8001ba8:	480d      	ldr	r0, [pc, #52]	@ (8001be0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001baa:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bac:	f7ff ffea 	bl	8001b84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bb0:	480c      	ldr	r0, [pc, #48]	@ (8001be4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001bb2:	490d      	ldr	r1, [pc, #52]	@ (8001be8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001bb4:	4a0d      	ldr	r2, [pc, #52]	@ (8001bec <LoopForever+0xe>)
  movs r3, #0
 8001bb6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001bb8:	e002      	b.n	8001bc0 <LoopCopyDataInit>

08001bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bbe:	3304      	adds	r3, #4

08001bc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bc4:	d3f9      	bcc.n	8001bba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bc8:	4c0a      	ldr	r4, [pc, #40]	@ (8001bf4 <LoopForever+0x16>)
  movs r3, #0
 8001bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bcc:	e001      	b.n	8001bd2 <LoopFillZerobss>

08001bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bd0:	3204      	adds	r2, #4

08001bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bd4:	d3fb      	bcc.n	8001bce <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001bd6:	f007 f861 	bl	8008c9c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bda:	f7ff fa49 	bl	8001070 <main>

08001bde <LoopForever>:

LoopForever:
    b LoopForever
 8001bde:	e7fe      	b.n	8001bde <LoopForever>
	  ldr   r0, =_estack
 8001be0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001be4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001be8:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8001bec:	0800e7b8 	.word	0x0800e7b8
  ldr r2, =_sbss
 8001bf0:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8001bf4:	200005e8 	.word	0x200005e8

08001bf8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001bf8:	e7fe      	b.n	8001bf8 <ADC1_2_IRQHandler>

08001bfa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b082      	sub	sp, #8
 8001bfe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c00:	2300      	movs	r3, #0
 8001c02:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c04:	2003      	movs	r0, #3
 8001c06:	f000 f95b 	bl	8001ec0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c0a:	2000      	movs	r0, #0
 8001c0c:	f000 f80e 	bl	8001c2c <HAL_InitTick>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d002      	beq.n	8001c1c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	71fb      	strb	r3, [r7, #7]
 8001c1a:	e001      	b.n	8001c20 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c1c:	f7ff fd9c 	bl	8001758 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c20:	79fb      	ldrb	r3, [r7, #7]

}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
	...

08001c2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c34:	2300      	movs	r3, #0
 8001c36:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001c38:	4b16      	ldr	r3, [pc, #88]	@ (8001c94 <HAL_InitTick+0x68>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d022      	beq.n	8001c86 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001c40:	4b15      	ldr	r3, [pc, #84]	@ (8001c98 <HAL_InitTick+0x6c>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	4b13      	ldr	r3, [pc, #76]	@ (8001c94 <HAL_InitTick+0x68>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c4c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c54:	4618      	mov	r0, r3
 8001c56:	f000 f966 	bl	8001f26 <HAL_SYSTICK_Config>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d10f      	bne.n	8001c80 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2b0f      	cmp	r3, #15
 8001c64:	d809      	bhi.n	8001c7a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c66:	2200      	movs	r2, #0
 8001c68:	6879      	ldr	r1, [r7, #4]
 8001c6a:	f04f 30ff 	mov.w	r0, #4294967295
 8001c6e:	f000 f932 	bl	8001ed6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c72:	4a0a      	ldr	r2, [pc, #40]	@ (8001c9c <HAL_InitTick+0x70>)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6013      	str	r3, [r2, #0]
 8001c78:	e007      	b.n	8001c8a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	73fb      	strb	r3, [r7, #15]
 8001c7e:	e004      	b.n	8001c8a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	73fb      	strb	r3, [r7, #15]
 8001c84:	e001      	b.n	8001c8a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3710      	adds	r7, #16
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	20000008 	.word	0x20000008
 8001c98:	20000000 	.word	0x20000000
 8001c9c:	20000004 	.word	0x20000004

08001ca0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ca4:	4b05      	ldr	r3, [pc, #20]	@ (8001cbc <HAL_IncTick+0x1c>)
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	4b05      	ldr	r3, [pc, #20]	@ (8001cc0 <HAL_IncTick+0x20>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4413      	add	r3, r2
 8001cae:	4a03      	ldr	r2, [pc, #12]	@ (8001cbc <HAL_IncTick+0x1c>)
 8001cb0:	6013      	str	r3, [r2, #0]
}
 8001cb2:	bf00      	nop
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	20000394 	.word	0x20000394
 8001cc0:	20000008 	.word	0x20000008

08001cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc8:	4b03      	ldr	r3, [pc, #12]	@ (8001cd8 <HAL_GetTick+0x14>)
 8001cca:	681b      	ldr	r3, [r3, #0]
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	20000394 	.word	0x20000394

08001cdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ce4:	f7ff ffee 	bl	8001cc4 <HAL_GetTick>
 8001ce8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cf4:	d004      	beq.n	8001d00 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cf6:	4b09      	ldr	r3, [pc, #36]	@ (8001d1c <HAL_Delay+0x40>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d00:	bf00      	nop
 8001d02:	f7ff ffdf 	bl	8001cc4 <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	68fa      	ldr	r2, [r7, #12]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d8f7      	bhi.n	8001d02 <HAL_Delay+0x26>
  {
  }
}
 8001d12:	bf00      	nop
 8001d14:	bf00      	nop
 8001d16:	3710      	adds	r7, #16
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	20000008 	.word	0x20000008

08001d20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f003 0307 	and.w	r3, r3, #7
 8001d2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d30:	4b0c      	ldr	r3, [pc, #48]	@ (8001d64 <__NVIC_SetPriorityGrouping+0x44>)
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d36:	68ba      	ldr	r2, [r7, #8]
 8001d38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d52:	4a04      	ldr	r2, [pc, #16]	@ (8001d64 <__NVIC_SetPriorityGrouping+0x44>)
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	60d3      	str	r3, [r2, #12]
}
 8001d58:	bf00      	nop
 8001d5a:	3714      	adds	r7, #20
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr
 8001d64:	e000ed00 	.word	0xe000ed00

08001d68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d6c:	4b04      	ldr	r3, [pc, #16]	@ (8001d80 <__NVIC_GetPriorityGrouping+0x18>)
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	0a1b      	lsrs	r3, r3, #8
 8001d72:	f003 0307 	and.w	r3, r3, #7
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr
 8001d80:	e000ed00 	.word	0xe000ed00

08001d84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	db0b      	blt.n	8001dae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d96:	79fb      	ldrb	r3, [r7, #7]
 8001d98:	f003 021f 	and.w	r2, r3, #31
 8001d9c:	4907      	ldr	r1, [pc, #28]	@ (8001dbc <__NVIC_EnableIRQ+0x38>)
 8001d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da2:	095b      	lsrs	r3, r3, #5
 8001da4:	2001      	movs	r0, #1
 8001da6:	fa00 f202 	lsl.w	r2, r0, r2
 8001daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dae:	bf00      	nop
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	e000e100 	.word	0xe000e100

08001dc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	6039      	str	r1, [r7, #0]
 8001dca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	db0a      	blt.n	8001dea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	b2da      	uxtb	r2, r3
 8001dd8:	490c      	ldr	r1, [pc, #48]	@ (8001e0c <__NVIC_SetPriority+0x4c>)
 8001dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dde:	0112      	lsls	r2, r2, #4
 8001de0:	b2d2      	uxtb	r2, r2
 8001de2:	440b      	add	r3, r1
 8001de4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001de8:	e00a      	b.n	8001e00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	b2da      	uxtb	r2, r3
 8001dee:	4908      	ldr	r1, [pc, #32]	@ (8001e10 <__NVIC_SetPriority+0x50>)
 8001df0:	79fb      	ldrb	r3, [r7, #7]
 8001df2:	f003 030f 	and.w	r3, r3, #15
 8001df6:	3b04      	subs	r3, #4
 8001df8:	0112      	lsls	r2, r2, #4
 8001dfa:	b2d2      	uxtb	r2, r2
 8001dfc:	440b      	add	r3, r1
 8001dfe:	761a      	strb	r2, [r3, #24]
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr
 8001e0c:	e000e100 	.word	0xe000e100
 8001e10:	e000ed00 	.word	0xe000ed00

08001e14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b089      	sub	sp, #36	@ 0x24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	f003 0307 	and.w	r3, r3, #7
 8001e26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	f1c3 0307 	rsb	r3, r3, #7
 8001e2e:	2b04      	cmp	r3, #4
 8001e30:	bf28      	it	cs
 8001e32:	2304      	movcs	r3, #4
 8001e34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	3304      	adds	r3, #4
 8001e3a:	2b06      	cmp	r3, #6
 8001e3c:	d902      	bls.n	8001e44 <NVIC_EncodePriority+0x30>
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	3b03      	subs	r3, #3
 8001e42:	e000      	b.n	8001e46 <NVIC_EncodePriority+0x32>
 8001e44:	2300      	movs	r3, #0
 8001e46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e48:	f04f 32ff 	mov.w	r2, #4294967295
 8001e4c:	69bb      	ldr	r3, [r7, #24]
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	43da      	mvns	r2, r3
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	401a      	ands	r2, r3
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	fa01 f303 	lsl.w	r3, r1, r3
 8001e66:	43d9      	mvns	r1, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e6c:	4313      	orrs	r3, r2
         );
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3724      	adds	r7, #36	@ 0x24
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
	...

08001e7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	3b01      	subs	r3, #1
 8001e88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e8c:	d301      	bcc.n	8001e92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e00f      	b.n	8001eb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e92:	4a0a      	ldr	r2, [pc, #40]	@ (8001ebc <SysTick_Config+0x40>)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	3b01      	subs	r3, #1
 8001e98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e9a:	210f      	movs	r1, #15
 8001e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea0:	f7ff ff8e 	bl	8001dc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ea4:	4b05      	ldr	r3, [pc, #20]	@ (8001ebc <SysTick_Config+0x40>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eaa:	4b04      	ldr	r3, [pc, #16]	@ (8001ebc <SysTick_Config+0x40>)
 8001eac:	2207      	movs	r2, #7
 8001eae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	e000e010 	.word	0xe000e010

08001ec0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f7ff ff29 	bl	8001d20 <__NVIC_SetPriorityGrouping>
}
 8001ece:	bf00      	nop
 8001ed0:	3708      	adds	r7, #8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b086      	sub	sp, #24
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	4603      	mov	r3, r0
 8001ede:	60b9      	str	r1, [r7, #8]
 8001ee0:	607a      	str	r2, [r7, #4]
 8001ee2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ee4:	f7ff ff40 	bl	8001d68 <__NVIC_GetPriorityGrouping>
 8001ee8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	68b9      	ldr	r1, [r7, #8]
 8001eee:	6978      	ldr	r0, [r7, #20]
 8001ef0:	f7ff ff90 	bl	8001e14 <NVIC_EncodePriority>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001efa:	4611      	mov	r1, r2
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff ff5f 	bl	8001dc0 <__NVIC_SetPriority>
}
 8001f02:	bf00      	nop
 8001f04:	3718      	adds	r7, #24
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b082      	sub	sp, #8
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	4603      	mov	r3, r0
 8001f12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff ff33 	bl	8001d84 <__NVIC_EnableIRQ>
}
 8001f1e:	bf00      	nop
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}

08001f26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f26:	b580      	push	{r7, lr}
 8001f28:	b082      	sub	sp, #8
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f7ff ffa4 	bl	8001e7c <SysTick_Config>
 8001f34:	4603      	mov	r3, r0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
	...

08001f40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b087      	sub	sp, #28
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f4e:	e15a      	b.n	8002206 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	2101      	movs	r1, #1
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f000 814c 	beq.w	8002200 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f003 0303 	and.w	r3, r3, #3
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d005      	beq.n	8001f80 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d130      	bne.n	8001fe2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	2203      	movs	r2, #3
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	43db      	mvns	r3, r3
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	4013      	ands	r3, r2
 8001f96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	68da      	ldr	r2, [r3, #12]
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa4:	693a      	ldr	r2, [r7, #16]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	693a      	ldr	r2, [r7, #16]
 8001fae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbe:	43db      	mvns	r3, r3
 8001fc0:	693a      	ldr	r2, [r7, #16]
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	091b      	lsrs	r3, r3, #4
 8001fcc:	f003 0201 	and.w	r2, r3, #1
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd6:	693a      	ldr	r2, [r7, #16]
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f003 0303 	and.w	r3, r3, #3
 8001fea:	2b03      	cmp	r3, #3
 8001fec:	d017      	beq.n	800201e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	68db      	ldr	r3, [r3, #12]
 8001ff2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	2203      	movs	r2, #3
 8001ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffe:	43db      	mvns	r3, r3
 8002000:	693a      	ldr	r2, [r7, #16]
 8002002:	4013      	ands	r3, r2
 8002004:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	689a      	ldr	r2, [r3, #8]
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	693a      	ldr	r2, [r7, #16]
 8002014:	4313      	orrs	r3, r2
 8002016:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f003 0303 	and.w	r3, r3, #3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d123      	bne.n	8002072 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	08da      	lsrs	r2, r3, #3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	3208      	adds	r2, #8
 8002032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002036:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	220f      	movs	r2, #15
 8002042:	fa02 f303 	lsl.w	r3, r2, r3
 8002046:	43db      	mvns	r3, r3
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	4013      	ands	r3, r2
 800204c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	691a      	ldr	r2, [r3, #16]
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	f003 0307 	and.w	r3, r3, #7
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	fa02 f303 	lsl.w	r3, r2, r3
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	4313      	orrs	r3, r2
 8002062:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	08da      	lsrs	r2, r3, #3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3208      	adds	r2, #8
 800206c:	6939      	ldr	r1, [r7, #16]
 800206e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	2203      	movs	r2, #3
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	43db      	mvns	r3, r3
 8002084:	693a      	ldr	r2, [r7, #16]
 8002086:	4013      	ands	r3, r2
 8002088:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f003 0203 	and.w	r2, r3, #3
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	693a      	ldr	r2, [r7, #16]
 800209c:	4313      	orrs	r3, r2
 800209e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	f000 80a6 	beq.w	8002200 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020b4:	4b5b      	ldr	r3, [pc, #364]	@ (8002224 <HAL_GPIO_Init+0x2e4>)
 80020b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020b8:	4a5a      	ldr	r2, [pc, #360]	@ (8002224 <HAL_GPIO_Init+0x2e4>)
 80020ba:	f043 0301 	orr.w	r3, r3, #1
 80020be:	6613      	str	r3, [r2, #96]	@ 0x60
 80020c0:	4b58      	ldr	r3, [pc, #352]	@ (8002224 <HAL_GPIO_Init+0x2e4>)
 80020c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020c4:	f003 0301 	and.w	r3, r3, #1
 80020c8:	60bb      	str	r3, [r7, #8]
 80020ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020cc:	4a56      	ldr	r2, [pc, #344]	@ (8002228 <HAL_GPIO_Init+0x2e8>)
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	089b      	lsrs	r3, r3, #2
 80020d2:	3302      	adds	r3, #2
 80020d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	f003 0303 	and.w	r3, r3, #3
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	220f      	movs	r2, #15
 80020e4:	fa02 f303 	lsl.w	r3, r2, r3
 80020e8:	43db      	mvns	r3, r3
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4013      	ands	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80020f6:	d01f      	beq.n	8002138 <HAL_GPIO_Init+0x1f8>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4a4c      	ldr	r2, [pc, #304]	@ (800222c <HAL_GPIO_Init+0x2ec>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d019      	beq.n	8002134 <HAL_GPIO_Init+0x1f4>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	4a4b      	ldr	r2, [pc, #300]	@ (8002230 <HAL_GPIO_Init+0x2f0>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d013      	beq.n	8002130 <HAL_GPIO_Init+0x1f0>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4a4a      	ldr	r2, [pc, #296]	@ (8002234 <HAL_GPIO_Init+0x2f4>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d00d      	beq.n	800212c <HAL_GPIO_Init+0x1ec>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4a49      	ldr	r2, [pc, #292]	@ (8002238 <HAL_GPIO_Init+0x2f8>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d007      	beq.n	8002128 <HAL_GPIO_Init+0x1e8>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a48      	ldr	r2, [pc, #288]	@ (800223c <HAL_GPIO_Init+0x2fc>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d101      	bne.n	8002124 <HAL_GPIO_Init+0x1e4>
 8002120:	2305      	movs	r3, #5
 8002122:	e00a      	b.n	800213a <HAL_GPIO_Init+0x1fa>
 8002124:	2306      	movs	r3, #6
 8002126:	e008      	b.n	800213a <HAL_GPIO_Init+0x1fa>
 8002128:	2304      	movs	r3, #4
 800212a:	e006      	b.n	800213a <HAL_GPIO_Init+0x1fa>
 800212c:	2303      	movs	r3, #3
 800212e:	e004      	b.n	800213a <HAL_GPIO_Init+0x1fa>
 8002130:	2302      	movs	r3, #2
 8002132:	e002      	b.n	800213a <HAL_GPIO_Init+0x1fa>
 8002134:	2301      	movs	r3, #1
 8002136:	e000      	b.n	800213a <HAL_GPIO_Init+0x1fa>
 8002138:	2300      	movs	r3, #0
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	f002 0203 	and.w	r2, r2, #3
 8002140:	0092      	lsls	r2, r2, #2
 8002142:	4093      	lsls	r3, r2
 8002144:	693a      	ldr	r2, [r7, #16]
 8002146:	4313      	orrs	r3, r2
 8002148:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800214a:	4937      	ldr	r1, [pc, #220]	@ (8002228 <HAL_GPIO_Init+0x2e8>)
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	089b      	lsrs	r3, r3, #2
 8002150:	3302      	adds	r3, #2
 8002152:	693a      	ldr	r2, [r7, #16]
 8002154:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002158:	4b39      	ldr	r3, [pc, #228]	@ (8002240 <HAL_GPIO_Init+0x300>)
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	43db      	mvns	r3, r3
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	4013      	ands	r3, r2
 8002166:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d003      	beq.n	800217c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	4313      	orrs	r3, r2
 800217a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800217c:	4a30      	ldr	r2, [pc, #192]	@ (8002240 <HAL_GPIO_Init+0x300>)
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002182:	4b2f      	ldr	r3, [pc, #188]	@ (8002240 <HAL_GPIO_Init+0x300>)
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	43db      	mvns	r3, r3
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	4013      	ands	r3, r2
 8002190:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d003      	beq.n	80021a6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800219e:	693a      	ldr	r2, [r7, #16]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80021a6:	4a26      	ldr	r2, [pc, #152]	@ (8002240 <HAL_GPIO_Init+0x300>)
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80021ac:	4b24      	ldr	r3, [pc, #144]	@ (8002240 <HAL_GPIO_Init+0x300>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	43db      	mvns	r3, r3
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	4013      	ands	r3, r2
 80021ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d003      	beq.n	80021d0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80021d0:	4a1b      	ldr	r2, [pc, #108]	@ (8002240 <HAL_GPIO_Init+0x300>)
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80021d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002240 <HAL_GPIO_Init+0x300>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	43db      	mvns	r3, r3
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	4013      	ands	r3, r2
 80021e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d003      	beq.n	80021fa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80021fa:	4a11      	ldr	r2, [pc, #68]	@ (8002240 <HAL_GPIO_Init+0x300>)
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	3301      	adds	r3, #1
 8002204:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	fa22 f303 	lsr.w	r3, r2, r3
 8002210:	2b00      	cmp	r3, #0
 8002212:	f47f ae9d 	bne.w	8001f50 <HAL_GPIO_Init+0x10>
  }
}
 8002216:	bf00      	nop
 8002218:	bf00      	nop
 800221a:	371c      	adds	r7, #28
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr
 8002224:	40021000 	.word	0x40021000
 8002228:	40010000 	.word	0x40010000
 800222c:	48000400 	.word	0x48000400
 8002230:	48000800 	.word	0x48000800
 8002234:	48000c00 	.word	0x48000c00
 8002238:	48001000 	.word	0x48001000
 800223c:	48001400 	.word	0x48001400
 8002240:	40010400 	.word	0x40010400

08002244 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	460b      	mov	r3, r1
 800224e:	807b      	strh	r3, [r7, #2]
 8002250:	4613      	mov	r3, r2
 8002252:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002254:	787b      	ldrb	r3, [r7, #1]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d003      	beq.n	8002262 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800225a:	887a      	ldrh	r2, [r7, #2]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002260:	e002      	b.n	8002268 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002262:	887a      	ldrh	r2, [r7, #2]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e08d      	b.n	80023a2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b00      	cmp	r3, #0
 8002290:	d106      	bne.n	80022a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f7ff fa80 	bl	80017a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2224      	movs	r2, #36	@ 0x24
 80022a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f022 0201 	bic.w	r2, r2, #1
 80022b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	685a      	ldr	r2, [r3, #4]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80022c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d107      	bne.n	80022ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	689a      	ldr	r2, [r3, #8]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80022ea:	609a      	str	r2, [r3, #8]
 80022ec:	e006      	b.n	80022fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80022fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	2b02      	cmp	r3, #2
 8002302:	d108      	bne.n	8002316 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	685a      	ldr	r2, [r3, #4]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002312:	605a      	str	r2, [r3, #4]
 8002314:	e007      	b.n	8002326 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	685a      	ldr	r2, [r3, #4]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002324:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	6812      	ldr	r2, [r2, #0]
 8002330:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002334:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002338:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	68da      	ldr	r2, [r3, #12]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002348:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	691a      	ldr	r2, [r3, #16]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	699b      	ldr	r3, [r3, #24]
 800235a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	430a      	orrs	r2, r1
 8002362:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	69d9      	ldr	r1, [r3, #28]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6a1a      	ldr	r2, [r3, #32]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	430a      	orrs	r2, r1
 8002372:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f042 0201 	orr.w	r2, r2, #1
 8002382:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2220      	movs	r2, #32
 800238e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
	...

080023ac <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b088      	sub	sp, #32
 80023b0:	af02      	add	r7, sp, #8
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	4608      	mov	r0, r1
 80023b6:	4611      	mov	r1, r2
 80023b8:	461a      	mov	r2, r3
 80023ba:	4603      	mov	r3, r0
 80023bc:	817b      	strh	r3, [r7, #10]
 80023be:	460b      	mov	r3, r1
 80023c0:	813b      	strh	r3, [r7, #8]
 80023c2:	4613      	mov	r3, r2
 80023c4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	2b20      	cmp	r3, #32
 80023d0:	f040 80f9 	bne.w	80025c6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80023d4:	6a3b      	ldr	r3, [r7, #32]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d002      	beq.n	80023e0 <HAL_I2C_Mem_Write+0x34>
 80023da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d105      	bne.n	80023ec <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023e6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e0ed      	b.n	80025c8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d101      	bne.n	80023fa <HAL_I2C_Mem_Write+0x4e>
 80023f6:	2302      	movs	r3, #2
 80023f8:	e0e6      	b.n	80025c8 <HAL_I2C_Mem_Write+0x21c>
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2201      	movs	r2, #1
 80023fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002402:	f7ff fc5f 	bl	8001cc4 <HAL_GetTick>
 8002406:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	9300      	str	r3, [sp, #0]
 800240c:	2319      	movs	r3, #25
 800240e:	2201      	movs	r2, #1
 8002410:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002414:	68f8      	ldr	r0, [r7, #12]
 8002416:	f000 fbaf 	bl	8002b78 <I2C_WaitOnFlagUntilTimeout>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e0d1      	b.n	80025c8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2221      	movs	r2, #33	@ 0x21
 8002428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	2240      	movs	r2, #64	@ 0x40
 8002430:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2200      	movs	r2, #0
 8002438:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	6a3a      	ldr	r2, [r7, #32]
 800243e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002444:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2200      	movs	r2, #0
 800244a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800244c:	88f8      	ldrh	r0, [r7, #6]
 800244e:	893a      	ldrh	r2, [r7, #8]
 8002450:	8979      	ldrh	r1, [r7, #10]
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	9301      	str	r3, [sp, #4]
 8002456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002458:	9300      	str	r3, [sp, #0]
 800245a:	4603      	mov	r3, r0
 800245c:	68f8      	ldr	r0, [r7, #12]
 800245e:	f000 fabf 	bl	80029e0 <I2C_RequestMemoryWrite>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d005      	beq.n	8002474 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2200      	movs	r2, #0
 800246c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e0a9      	b.n	80025c8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002478:	b29b      	uxth	r3, r3
 800247a:	2bff      	cmp	r3, #255	@ 0xff
 800247c:	d90e      	bls.n	800249c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	22ff      	movs	r2, #255	@ 0xff
 8002482:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002488:	b2da      	uxtb	r2, r3
 800248a:	8979      	ldrh	r1, [r7, #10]
 800248c:	2300      	movs	r3, #0
 800248e:	9300      	str	r3, [sp, #0]
 8002490:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002494:	68f8      	ldr	r0, [r7, #12]
 8002496:	f000 fd33 	bl	8002f00 <I2C_TransferConfig>
 800249a:	e00f      	b.n	80024bc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024aa:	b2da      	uxtb	r2, r3
 80024ac:	8979      	ldrh	r1, [r7, #10]
 80024ae:	2300      	movs	r3, #0
 80024b0:	9300      	str	r3, [sp, #0]
 80024b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80024b6:	68f8      	ldr	r0, [r7, #12]
 80024b8:	f000 fd22 	bl	8002f00 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024bc:	697a      	ldr	r2, [r7, #20]
 80024be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024c0:	68f8      	ldr	r0, [r7, #12]
 80024c2:	f000 fbb2 	bl	8002c2a <I2C_WaitOnTXISFlagUntilTimeout>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e07b      	b.n	80025c8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d4:	781a      	ldrb	r2, [r3, #0]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e0:	1c5a      	adds	r2, r3, #1
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	3b01      	subs	r3, #1
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024f8:	3b01      	subs	r3, #1
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002504:	b29b      	uxth	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d034      	beq.n	8002574 <HAL_I2C_Mem_Write+0x1c8>
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800250e:	2b00      	cmp	r3, #0
 8002510:	d130      	bne.n	8002574 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	9300      	str	r3, [sp, #0]
 8002516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002518:	2200      	movs	r2, #0
 800251a:	2180      	movs	r1, #128	@ 0x80
 800251c:	68f8      	ldr	r0, [r7, #12]
 800251e:	f000 fb2b 	bl	8002b78 <I2C_WaitOnFlagUntilTimeout>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e04d      	b.n	80025c8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002530:	b29b      	uxth	r3, r3
 8002532:	2bff      	cmp	r3, #255	@ 0xff
 8002534:	d90e      	bls.n	8002554 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	22ff      	movs	r2, #255	@ 0xff
 800253a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002540:	b2da      	uxtb	r2, r3
 8002542:	8979      	ldrh	r1, [r7, #10]
 8002544:	2300      	movs	r3, #0
 8002546:	9300      	str	r3, [sp, #0]
 8002548:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800254c:	68f8      	ldr	r0, [r7, #12]
 800254e:	f000 fcd7 	bl	8002f00 <I2C_TransferConfig>
 8002552:	e00f      	b.n	8002574 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002558:	b29a      	uxth	r2, r3
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002562:	b2da      	uxtb	r2, r3
 8002564:	8979      	ldrh	r1, [r7, #10]
 8002566:	2300      	movs	r3, #0
 8002568:	9300      	str	r3, [sp, #0]
 800256a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800256e:	68f8      	ldr	r0, [r7, #12]
 8002570:	f000 fcc6 	bl	8002f00 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002578:	b29b      	uxth	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	d19e      	bne.n	80024bc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800257e:	697a      	ldr	r2, [r7, #20]
 8002580:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002582:	68f8      	ldr	r0, [r7, #12]
 8002584:	f000 fb98 	bl	8002cb8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e01a      	b.n	80025c8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2220      	movs	r2, #32
 8002598:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	6859      	ldr	r1, [r3, #4]
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	4b0a      	ldr	r3, [pc, #40]	@ (80025d0 <HAL_I2C_Mem_Write+0x224>)
 80025a6:	400b      	ands	r3, r1
 80025a8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2220      	movs	r2, #32
 80025ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2200      	movs	r2, #0
 80025b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2200      	movs	r2, #0
 80025be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80025c2:	2300      	movs	r3, #0
 80025c4:	e000      	b.n	80025c8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80025c6:	2302      	movs	r3, #2
  }
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3718      	adds	r7, #24
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	fe00e800 	.word	0xfe00e800

080025d4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b088      	sub	sp, #32
 80025d8:	af02      	add	r7, sp, #8
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	4608      	mov	r0, r1
 80025de:	4611      	mov	r1, r2
 80025e0:	461a      	mov	r2, r3
 80025e2:	4603      	mov	r3, r0
 80025e4:	817b      	strh	r3, [r7, #10]
 80025e6:	460b      	mov	r3, r1
 80025e8:	813b      	strh	r3, [r7, #8]
 80025ea:	4613      	mov	r3, r2
 80025ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b20      	cmp	r3, #32
 80025f8:	f040 80fd 	bne.w	80027f6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80025fc:	6a3b      	ldr	r3, [r7, #32]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d002      	beq.n	8002608 <HAL_I2C_Mem_Read+0x34>
 8002602:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002604:	2b00      	cmp	r3, #0
 8002606:	d105      	bne.n	8002614 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800260e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e0f1      	b.n	80027f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800261a:	2b01      	cmp	r3, #1
 800261c:	d101      	bne.n	8002622 <HAL_I2C_Mem_Read+0x4e>
 800261e:	2302      	movs	r3, #2
 8002620:	e0ea      	b.n	80027f8 <HAL_I2C_Mem_Read+0x224>
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2201      	movs	r2, #1
 8002626:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800262a:	f7ff fb4b 	bl	8001cc4 <HAL_GetTick>
 800262e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	9300      	str	r3, [sp, #0]
 8002634:	2319      	movs	r3, #25
 8002636:	2201      	movs	r2, #1
 8002638:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800263c:	68f8      	ldr	r0, [r7, #12]
 800263e:	f000 fa9b 	bl	8002b78 <I2C_WaitOnFlagUntilTimeout>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e0d5      	b.n	80027f8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2222      	movs	r2, #34	@ 0x22
 8002650:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2240      	movs	r2, #64	@ 0x40
 8002658:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2200      	movs	r2, #0
 8002660:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	6a3a      	ldr	r2, [r7, #32]
 8002666:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800266c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2200      	movs	r2, #0
 8002672:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002674:	88f8      	ldrh	r0, [r7, #6]
 8002676:	893a      	ldrh	r2, [r7, #8]
 8002678:	8979      	ldrh	r1, [r7, #10]
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	9301      	str	r3, [sp, #4]
 800267e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	4603      	mov	r3, r0
 8002684:	68f8      	ldr	r0, [r7, #12]
 8002686:	f000 f9ff 	bl	8002a88 <I2C_RequestMemoryRead>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d005      	beq.n	800269c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2200      	movs	r2, #0
 8002694:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e0ad      	b.n	80027f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	2bff      	cmp	r3, #255	@ 0xff
 80026a4:	d90e      	bls.n	80026c4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	22ff      	movs	r2, #255	@ 0xff
 80026aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026b0:	b2da      	uxtb	r2, r3
 80026b2:	8979      	ldrh	r1, [r7, #10]
 80026b4:	4b52      	ldr	r3, [pc, #328]	@ (8002800 <HAL_I2C_Mem_Read+0x22c>)
 80026b6:	9300      	str	r3, [sp, #0]
 80026b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f000 fc1f 	bl	8002f00 <I2C_TransferConfig>
 80026c2:	e00f      	b.n	80026e4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026d2:	b2da      	uxtb	r2, r3
 80026d4:	8979      	ldrh	r1, [r7, #10]
 80026d6:	4b4a      	ldr	r3, [pc, #296]	@ (8002800 <HAL_I2C_Mem_Read+0x22c>)
 80026d8:	9300      	str	r3, [sp, #0]
 80026da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026de:	68f8      	ldr	r0, [r7, #12]
 80026e0:	f000 fc0e 	bl	8002f00 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	9300      	str	r3, [sp, #0]
 80026e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026ea:	2200      	movs	r2, #0
 80026ec:	2104      	movs	r1, #4
 80026ee:	68f8      	ldr	r0, [r7, #12]
 80026f0:	f000 fa42 	bl	8002b78 <I2C_WaitOnFlagUntilTimeout>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d001      	beq.n	80026fe <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e07c      	b.n	80027f8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002708:	b2d2      	uxtb	r2, r2
 800270a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002710:	1c5a      	adds	r2, r3, #1
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800271a:	3b01      	subs	r3, #1
 800271c:	b29a      	uxth	r2, r3
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002726:	b29b      	uxth	r3, r3
 8002728:	3b01      	subs	r3, #1
 800272a:	b29a      	uxth	r2, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002734:	b29b      	uxth	r3, r3
 8002736:	2b00      	cmp	r3, #0
 8002738:	d034      	beq.n	80027a4 <HAL_I2C_Mem_Read+0x1d0>
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800273e:	2b00      	cmp	r3, #0
 8002740:	d130      	bne.n	80027a4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002748:	2200      	movs	r2, #0
 800274a:	2180      	movs	r1, #128	@ 0x80
 800274c:	68f8      	ldr	r0, [r7, #12]
 800274e:	f000 fa13 	bl	8002b78 <I2C_WaitOnFlagUntilTimeout>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e04d      	b.n	80027f8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002760:	b29b      	uxth	r3, r3
 8002762:	2bff      	cmp	r3, #255	@ 0xff
 8002764:	d90e      	bls.n	8002784 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	22ff      	movs	r2, #255	@ 0xff
 800276a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002770:	b2da      	uxtb	r2, r3
 8002772:	8979      	ldrh	r1, [r7, #10]
 8002774:	2300      	movs	r3, #0
 8002776:	9300      	str	r3, [sp, #0]
 8002778:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800277c:	68f8      	ldr	r0, [r7, #12]
 800277e:	f000 fbbf 	bl	8002f00 <I2C_TransferConfig>
 8002782:	e00f      	b.n	80027a4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002788:	b29a      	uxth	r2, r3
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002792:	b2da      	uxtb	r2, r3
 8002794:	8979      	ldrh	r1, [r7, #10]
 8002796:	2300      	movs	r3, #0
 8002798:	9300      	str	r3, [sp, #0]
 800279a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800279e:	68f8      	ldr	r0, [r7, #12]
 80027a0:	f000 fbae 	bl	8002f00 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d19a      	bne.n	80026e4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027ae:	697a      	ldr	r2, [r7, #20]
 80027b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027b2:	68f8      	ldr	r0, [r7, #12]
 80027b4:	f000 fa80 	bl	8002cb8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e01a      	b.n	80027f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2220      	movs	r2, #32
 80027c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	6859      	ldr	r1, [r3, #4]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002804 <HAL_I2C_Mem_Read+0x230>)
 80027d6:	400b      	ands	r3, r1
 80027d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2220      	movs	r2, #32
 80027de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80027f2:	2300      	movs	r3, #0
 80027f4:	e000      	b.n	80027f8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80027f6:	2302      	movs	r3, #2
  }
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3718      	adds	r7, #24
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	80002400 	.word	0x80002400
 8002804:	fe00e800 	.word	0xfe00e800

08002808 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b08a      	sub	sp, #40	@ 0x28
 800280c:	af02      	add	r7, sp, #8
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	607a      	str	r2, [r7, #4]
 8002812:	603b      	str	r3, [r7, #0]
 8002814:	460b      	mov	r3, r1
 8002816:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002818:	2300      	movs	r3, #0
 800281a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002822:	b2db      	uxtb	r3, r3
 8002824:	2b20      	cmp	r3, #32
 8002826:	f040 80d6 	bne.w	80029d6 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002834:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002838:	d101      	bne.n	800283e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800283a:	2302      	movs	r3, #2
 800283c:	e0cc      	b.n	80029d8 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002844:	2b01      	cmp	r3, #1
 8002846:	d101      	bne.n	800284c <HAL_I2C_IsDeviceReady+0x44>
 8002848:	2302      	movs	r3, #2
 800284a:	e0c5      	b.n	80029d8 <HAL_I2C_IsDeviceReady+0x1d0>
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2224      	movs	r2, #36	@ 0x24
 8002858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2200      	movs	r2, #0
 8002860:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	2b01      	cmp	r3, #1
 8002868:	d107      	bne.n	800287a <HAL_I2C_IsDeviceReady+0x72>
 800286a:	897b      	ldrh	r3, [r7, #10]
 800286c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002870:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002874:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002878:	e006      	b.n	8002888 <HAL_I2C_IsDeviceReady+0x80>
 800287a:	897b      	ldrh	r3, [r7, #10]
 800287c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002880:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002884:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8002888:	68fa      	ldr	r2, [r7, #12]
 800288a:	6812      	ldr	r2, [r2, #0]
 800288c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800288e:	f7ff fa19 	bl	8001cc4 <HAL_GetTick>
 8002892:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	f003 0320 	and.w	r3, r3, #32
 800289e:	2b20      	cmp	r3, #32
 80028a0:	bf0c      	ite	eq
 80028a2:	2301      	moveq	r3, #1
 80028a4:	2300      	movne	r3, #0
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	f003 0310 	and.w	r3, r3, #16
 80028b4:	2b10      	cmp	r3, #16
 80028b6:	bf0c      	ite	eq
 80028b8:	2301      	moveq	r3, #1
 80028ba:	2300      	movne	r3, #0
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80028c0:	e034      	b.n	800292c <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c8:	d01a      	beq.n	8002900 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80028ca:	f7ff f9fb 	bl	8001cc4 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	683a      	ldr	r2, [r7, #0]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d302      	bcc.n	80028e0 <HAL_I2C_IsDeviceReady+0xd8>
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d10f      	bne.n	8002900 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2220      	movs	r2, #32
 80028e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ec:	f043 0220 	orr.w	r2, r3, #32
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e06b      	b.n	80029d8 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	f003 0320 	and.w	r3, r3, #32
 800290a:	2b20      	cmp	r3, #32
 800290c:	bf0c      	ite	eq
 800290e:	2301      	moveq	r3, #1
 8002910:	2300      	movne	r3, #0
 8002912:	b2db      	uxtb	r3, r3
 8002914:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	699b      	ldr	r3, [r3, #24]
 800291c:	f003 0310 	and.w	r3, r3, #16
 8002920:	2b10      	cmp	r3, #16
 8002922:	bf0c      	ite	eq
 8002924:	2301      	moveq	r3, #1
 8002926:	2300      	movne	r3, #0
 8002928:	b2db      	uxtb	r3, r3
 800292a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800292c:	7ffb      	ldrb	r3, [r7, #31]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d102      	bne.n	8002938 <HAL_I2C_IsDeviceReady+0x130>
 8002932:	7fbb      	ldrb	r3, [r7, #30]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d0c4      	beq.n	80028c2 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	f003 0310 	and.w	r3, r3, #16
 8002942:	2b10      	cmp	r3, #16
 8002944:	d01a      	beq.n	800297c <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	9300      	str	r3, [sp, #0]
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	2200      	movs	r2, #0
 800294e:	2120      	movs	r1, #32
 8002950:	68f8      	ldr	r0, [r7, #12]
 8002952:	f000 f911 	bl	8002b78 <I2C_WaitOnFlagUntilTimeout>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d001      	beq.n	8002960 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e03b      	b.n	80029d8 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2220      	movs	r2, #32
 8002966:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2220      	movs	r2, #32
 800296c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8002978:	2300      	movs	r3, #0
 800297a:	e02d      	b.n	80029d8 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	2200      	movs	r2, #0
 8002984:	2120      	movs	r1, #32
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f000 f8f6 	bl	8002b78 <I2C_WaitOnFlagUntilTimeout>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e020      	b.n	80029d8 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2210      	movs	r2, #16
 800299c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2220      	movs	r2, #32
 80029a4:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	3301      	adds	r3, #1
 80029aa:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	f63f af56 	bhi.w	8002862 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2220      	movs	r2, #32
 80029ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c2:	f043 0220 	orr.w	r2, r3, #32
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2200      	movs	r2, #0
 80029ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e000      	b.n	80029d8 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 80029d6:	2302      	movs	r3, #2
  }
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3720      	adds	r7, #32
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b086      	sub	sp, #24
 80029e4:	af02      	add	r7, sp, #8
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	4608      	mov	r0, r1
 80029ea:	4611      	mov	r1, r2
 80029ec:	461a      	mov	r2, r3
 80029ee:	4603      	mov	r3, r0
 80029f0:	817b      	strh	r3, [r7, #10]
 80029f2:	460b      	mov	r3, r1
 80029f4:	813b      	strh	r3, [r7, #8]
 80029f6:	4613      	mov	r3, r2
 80029f8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80029fa:	88fb      	ldrh	r3, [r7, #6]
 80029fc:	b2da      	uxtb	r2, r3
 80029fe:	8979      	ldrh	r1, [r7, #10]
 8002a00:	4b20      	ldr	r3, [pc, #128]	@ (8002a84 <I2C_RequestMemoryWrite+0xa4>)
 8002a02:	9300      	str	r3, [sp, #0]
 8002a04:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a08:	68f8      	ldr	r0, [r7, #12]
 8002a0a:	f000 fa79 	bl	8002f00 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a0e:	69fa      	ldr	r2, [r7, #28]
 8002a10:	69b9      	ldr	r1, [r7, #24]
 8002a12:	68f8      	ldr	r0, [r7, #12]
 8002a14:	f000 f909 	bl	8002c2a <I2C_WaitOnTXISFlagUntilTimeout>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e02c      	b.n	8002a7c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a22:	88fb      	ldrh	r3, [r7, #6]
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d105      	bne.n	8002a34 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a28:	893b      	ldrh	r3, [r7, #8]
 8002a2a:	b2da      	uxtb	r2, r3
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a32:	e015      	b.n	8002a60 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002a34:	893b      	ldrh	r3, [r7, #8]
 8002a36:	0a1b      	lsrs	r3, r3, #8
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	b2da      	uxtb	r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a42:	69fa      	ldr	r2, [r7, #28]
 8002a44:	69b9      	ldr	r1, [r7, #24]
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f000 f8ef 	bl	8002c2a <I2C_WaitOnTXISFlagUntilTimeout>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e012      	b.n	8002a7c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a56:	893b      	ldrh	r3, [r7, #8]
 8002a58:	b2da      	uxtb	r2, r3
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002a60:	69fb      	ldr	r3, [r7, #28]
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	2200      	movs	r2, #0
 8002a68:	2180      	movs	r1, #128	@ 0x80
 8002a6a:	68f8      	ldr	r0, [r7, #12]
 8002a6c:	f000 f884 	bl	8002b78 <I2C_WaitOnFlagUntilTimeout>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d001      	beq.n	8002a7a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e000      	b.n	8002a7c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3710      	adds	r7, #16
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	80002000 	.word	0x80002000

08002a88 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b086      	sub	sp, #24
 8002a8c:	af02      	add	r7, sp, #8
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	4608      	mov	r0, r1
 8002a92:	4611      	mov	r1, r2
 8002a94:	461a      	mov	r2, r3
 8002a96:	4603      	mov	r3, r0
 8002a98:	817b      	strh	r3, [r7, #10]
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	813b      	strh	r3, [r7, #8]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002aa2:	88fb      	ldrh	r3, [r7, #6]
 8002aa4:	b2da      	uxtb	r2, r3
 8002aa6:	8979      	ldrh	r1, [r7, #10]
 8002aa8:	4b20      	ldr	r3, [pc, #128]	@ (8002b2c <I2C_RequestMemoryRead+0xa4>)
 8002aaa:	9300      	str	r3, [sp, #0]
 8002aac:	2300      	movs	r3, #0
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	f000 fa26 	bl	8002f00 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ab4:	69fa      	ldr	r2, [r7, #28]
 8002ab6:	69b9      	ldr	r1, [r7, #24]
 8002ab8:	68f8      	ldr	r0, [r7, #12]
 8002aba:	f000 f8b6 	bl	8002c2a <I2C_WaitOnTXISFlagUntilTimeout>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d001      	beq.n	8002ac8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e02c      	b.n	8002b22 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ac8:	88fb      	ldrh	r3, [r7, #6]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d105      	bne.n	8002ada <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ace:	893b      	ldrh	r3, [r7, #8]
 8002ad0:	b2da      	uxtb	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ad8:	e015      	b.n	8002b06 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ada:	893b      	ldrh	r3, [r7, #8]
 8002adc:	0a1b      	lsrs	r3, r3, #8
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	b2da      	uxtb	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ae8:	69fa      	ldr	r2, [r7, #28]
 8002aea:	69b9      	ldr	r1, [r7, #24]
 8002aec:	68f8      	ldr	r0, [r7, #12]
 8002aee:	f000 f89c 	bl	8002c2a <I2C_WaitOnTXISFlagUntilTimeout>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d001      	beq.n	8002afc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e012      	b.n	8002b22 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002afc:	893b      	ldrh	r3, [r7, #8]
 8002afe:	b2da      	uxtb	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	9300      	str	r3, [sp, #0]
 8002b0a:	69bb      	ldr	r3, [r7, #24]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	2140      	movs	r1, #64	@ 0x40
 8002b10:	68f8      	ldr	r0, [r7, #12]
 8002b12:	f000 f831 	bl	8002b78 <I2C_WaitOnFlagUntilTimeout>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d001      	beq.n	8002b20 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e000      	b.n	8002b22 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	80002000 	.word	0x80002000

08002b30 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d103      	bne.n	8002b4e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	699b      	ldr	r3, [r3, #24]
 8002b54:	f003 0301 	and.w	r3, r3, #1
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d007      	beq.n	8002b6c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	699a      	ldr	r2, [r3, #24]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f042 0201 	orr.w	r2, r2, #1
 8002b6a:	619a      	str	r2, [r3, #24]
  }
}
 8002b6c:	bf00      	nop
 8002b6e:	370c      	adds	r7, #12
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr

08002b78 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	60b9      	str	r1, [r7, #8]
 8002b82:	603b      	str	r3, [r7, #0]
 8002b84:	4613      	mov	r3, r2
 8002b86:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b88:	e03b      	b.n	8002c02 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	6839      	ldr	r1, [r7, #0]
 8002b8e:	68f8      	ldr	r0, [r7, #12]
 8002b90:	f000 f8d6 	bl	8002d40 <I2C_IsErrorOccurred>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e041      	b.n	8002c22 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba4:	d02d      	beq.n	8002c02 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ba6:	f7ff f88d 	bl	8001cc4 <HAL_GetTick>
 8002baa:	4602      	mov	r2, r0
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	683a      	ldr	r2, [r7, #0]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d302      	bcc.n	8002bbc <I2C_WaitOnFlagUntilTimeout+0x44>
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d122      	bne.n	8002c02 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	699a      	ldr	r2, [r3, #24]
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	68ba      	ldr	r2, [r7, #8]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	bf0c      	ite	eq
 8002bcc:	2301      	moveq	r3, #1
 8002bce:	2300      	movne	r3, #0
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	79fb      	ldrb	r3, [r7, #7]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d113      	bne.n	8002c02 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bde:	f043 0220 	orr.w	r2, r3, #32
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2220      	movs	r2, #32
 8002bea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e00f      	b.n	8002c22 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	699a      	ldr	r2, [r3, #24]
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	68ba      	ldr	r2, [r7, #8]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	bf0c      	ite	eq
 8002c12:	2301      	moveq	r3, #1
 8002c14:	2300      	movne	r3, #0
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	461a      	mov	r2, r3
 8002c1a:	79fb      	ldrb	r3, [r7, #7]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d0b4      	beq.n	8002b8a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3710      	adds	r7, #16
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c2a:	b580      	push	{r7, lr}
 8002c2c:	b084      	sub	sp, #16
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	60f8      	str	r0, [r7, #12]
 8002c32:	60b9      	str	r1, [r7, #8]
 8002c34:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c36:	e033      	b.n	8002ca0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	68b9      	ldr	r1, [r7, #8]
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f000 f87f 	bl	8002d40 <I2C_IsErrorOccurred>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d001      	beq.n	8002c4c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e031      	b.n	8002cb0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c52:	d025      	beq.n	8002ca0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c54:	f7ff f836 	bl	8001cc4 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	68ba      	ldr	r2, [r7, #8]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d302      	bcc.n	8002c6a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d11a      	bne.n	8002ca0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	699b      	ldr	r3, [r3, #24]
 8002c70:	f003 0302 	and.w	r3, r3, #2
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d013      	beq.n	8002ca0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c7c:	f043 0220 	orr.w	r2, r3, #32
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2220      	movs	r2, #32
 8002c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e007      	b.n	8002cb0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d1c4      	bne.n	8002c38 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002cae:	2300      	movs	r3, #0
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	60f8      	str	r0, [r7, #12]
 8002cc0:	60b9      	str	r1, [r7, #8]
 8002cc2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cc4:	e02f      	b.n	8002d26 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	68b9      	ldr	r1, [r7, #8]
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f000 f838 	bl	8002d40 <I2C_IsErrorOccurred>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e02d      	b.n	8002d36 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cda:	f7fe fff3 	bl	8001cc4 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	68ba      	ldr	r2, [r7, #8]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d302      	bcc.n	8002cf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d11a      	bne.n	8002d26 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	f003 0320 	and.w	r3, r3, #32
 8002cfa:	2b20      	cmp	r3, #32
 8002cfc:	d013      	beq.n	8002d26 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d02:	f043 0220 	orr.w	r2, r3, #32
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2220      	movs	r2, #32
 8002d0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e007      	b.n	8002d36 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	f003 0320 	and.w	r3, r3, #32
 8002d30:	2b20      	cmp	r3, #32
 8002d32:	d1c8      	bne.n	8002cc6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3710      	adds	r7, #16
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
	...

08002d40 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b08a      	sub	sp, #40	@ 0x28
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	60f8      	str	r0, [r7, #12]
 8002d48:	60b9      	str	r1, [r7, #8]
 8002d4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002d62:	69bb      	ldr	r3, [r7, #24]
 8002d64:	f003 0310 	and.w	r3, r3, #16
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d068      	beq.n	8002e3e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2210      	movs	r2, #16
 8002d72:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d74:	e049      	b.n	8002e0a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d7c:	d045      	beq.n	8002e0a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d7e:	f7fe ffa1 	bl	8001cc4 <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	68ba      	ldr	r2, [r7, #8]
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d302      	bcc.n	8002d94 <I2C_IsErrorOccurred+0x54>
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d13a      	bne.n	8002e0a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d9e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002da6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	699b      	ldr	r3, [r3, #24]
 8002dae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002db2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002db6:	d121      	bne.n	8002dfc <I2C_IsErrorOccurred+0xbc>
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002dbe:	d01d      	beq.n	8002dfc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002dc0:	7cfb      	ldrb	r3, [r7, #19]
 8002dc2:	2b20      	cmp	r3, #32
 8002dc4:	d01a      	beq.n	8002dfc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002dd4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002dd6:	f7fe ff75 	bl	8001cc4 <HAL_GetTick>
 8002dda:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ddc:	e00e      	b.n	8002dfc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002dde:	f7fe ff71 	bl	8001cc4 <HAL_GetTick>
 8002de2:	4602      	mov	r2, r0
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	1ad3      	subs	r3, r2, r3
 8002de8:	2b19      	cmp	r3, #25
 8002dea:	d907      	bls.n	8002dfc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002dec:	6a3b      	ldr	r3, [r7, #32]
 8002dee:	f043 0320 	orr.w	r3, r3, #32
 8002df2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002dfa:	e006      	b.n	8002e0a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	f003 0320 	and.w	r3, r3, #32
 8002e06:	2b20      	cmp	r3, #32
 8002e08:	d1e9      	bne.n	8002dde <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	699b      	ldr	r3, [r3, #24]
 8002e10:	f003 0320 	and.w	r3, r3, #32
 8002e14:	2b20      	cmp	r3, #32
 8002e16:	d003      	beq.n	8002e20 <I2C_IsErrorOccurred+0xe0>
 8002e18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d0aa      	beq.n	8002d76 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002e20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d103      	bne.n	8002e30 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2220      	movs	r2, #32
 8002e2e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002e30:	6a3b      	ldr	r3, [r7, #32]
 8002e32:	f043 0304 	orr.w	r3, r3, #4
 8002e36:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d00b      	beq.n	8002e68 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002e50:	6a3b      	ldr	r3, [r7, #32]
 8002e52:	f043 0301 	orr.w	r3, r3, #1
 8002e56:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e60:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d00b      	beq.n	8002e8a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002e72:	6a3b      	ldr	r3, [r7, #32]
 8002e74:	f043 0308 	orr.w	r3, r3, #8
 8002e78:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e82:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002e8a:	69bb      	ldr	r3, [r7, #24]
 8002e8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d00b      	beq.n	8002eac <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e94:	6a3b      	ldr	r3, [r7, #32]
 8002e96:	f043 0302 	orr.w	r3, r3, #2
 8002e9a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ea4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002eac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d01c      	beq.n	8002eee <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002eb4:	68f8      	ldr	r0, [r7, #12]
 8002eb6:	f7ff fe3b 	bl	8002b30 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6859      	ldr	r1, [r3, #4]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	4b0d      	ldr	r3, [pc, #52]	@ (8002efc <I2C_IsErrorOccurred+0x1bc>)
 8002ec6:	400b      	ands	r3, r1
 8002ec8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002ece:	6a3b      	ldr	r3, [r7, #32]
 8002ed0:	431a      	orrs	r2, r3
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2220      	movs	r2, #32
 8002eda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002eee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3728      	adds	r7, #40	@ 0x28
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	fe00e800 	.word	0xfe00e800

08002f00 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b087      	sub	sp, #28
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	607b      	str	r3, [r7, #4]
 8002f0a:	460b      	mov	r3, r1
 8002f0c:	817b      	strh	r3, [r7, #10]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f12:	897b      	ldrh	r3, [r7, #10]
 8002f14:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f18:	7a7b      	ldrb	r3, [r7, #9]
 8002f1a:	041b      	lsls	r3, r3, #16
 8002f1c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f20:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f26:	6a3b      	ldr	r3, [r7, #32]
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f2e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	685a      	ldr	r2, [r3, #4]
 8002f36:	6a3b      	ldr	r3, [r7, #32]
 8002f38:	0d5b      	lsrs	r3, r3, #21
 8002f3a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002f3e:	4b08      	ldr	r3, [pc, #32]	@ (8002f60 <I2C_TransferConfig+0x60>)
 8002f40:	430b      	orrs	r3, r1
 8002f42:	43db      	mvns	r3, r3
 8002f44:	ea02 0103 	and.w	r1, r2, r3
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	697a      	ldr	r2, [r7, #20]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002f52:	bf00      	nop
 8002f54:	371c      	adds	r7, #28
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	03ff63ff 	.word	0x03ff63ff

08002f64 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	2b20      	cmp	r3, #32
 8002f78:	d138      	bne.n	8002fec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d101      	bne.n	8002f88 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f84:	2302      	movs	r3, #2
 8002f86:	e032      	b.n	8002fee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2224      	movs	r2, #36	@ 0x24
 8002f94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 0201 	bic.w	r2, r2, #1
 8002fa6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002fb6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6819      	ldr	r1, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f042 0201 	orr.w	r2, r2, #1
 8002fd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2220      	movs	r2, #32
 8002fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	e000      	b.n	8002fee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002fec:	2302      	movs	r3, #2
  }
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	370c      	adds	r7, #12
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr

08002ffa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ffa:	b480      	push	{r7}
 8002ffc:	b085      	sub	sp, #20
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	6078      	str	r0, [r7, #4]
 8003002:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800300a:	b2db      	uxtb	r3, r3
 800300c:	2b20      	cmp	r3, #32
 800300e:	d139      	bne.n	8003084 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003016:	2b01      	cmp	r3, #1
 8003018:	d101      	bne.n	800301e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800301a:	2302      	movs	r3, #2
 800301c:	e033      	b.n	8003086 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2201      	movs	r2, #1
 8003022:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2224      	movs	r2, #36	@ 0x24
 800302a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f022 0201 	bic.w	r2, r2, #1
 800303c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800304c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	021b      	lsls	r3, r3, #8
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	4313      	orrs	r3, r2
 8003056:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68fa      	ldr	r2, [r7, #12]
 800305e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f042 0201 	orr.w	r2, r2, #1
 800306e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2220      	movs	r2, #32
 8003074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003080:	2300      	movs	r3, #0
 8003082:	e000      	b.n	8003086 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003084:	2302      	movs	r3, #2
  }
}
 8003086:	4618      	mov	r0, r3
 8003088:	3714      	adds	r7, #20
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
	...

08003094 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003094:	b480      	push	{r7}
 8003096:	b085      	sub	sp, #20
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d141      	bne.n	8003126 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80030a2:	4b4b      	ldr	r3, [pc, #300]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030ae:	d131      	bne.n	8003114 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80030b0:	4b47      	ldr	r3, [pc, #284]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030b6:	4a46      	ldr	r2, [pc, #280]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030c0:	4b43      	ldr	r3, [pc, #268]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80030c8:	4a41      	ldr	r2, [pc, #260]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80030d0:	4b40      	ldr	r3, [pc, #256]	@ (80031d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2232      	movs	r2, #50	@ 0x32
 80030d6:	fb02 f303 	mul.w	r3, r2, r3
 80030da:	4a3f      	ldr	r2, [pc, #252]	@ (80031d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80030dc:	fba2 2303 	umull	r2, r3, r2, r3
 80030e0:	0c9b      	lsrs	r3, r3, #18
 80030e2:	3301      	adds	r3, #1
 80030e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030e6:	e002      	b.n	80030ee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	3b01      	subs	r3, #1
 80030ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030ee:	4b38      	ldr	r3, [pc, #224]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030fa:	d102      	bne.n	8003102 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1f2      	bne.n	80030e8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003102:	4b33      	ldr	r3, [pc, #204]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800310a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800310e:	d158      	bne.n	80031c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e057      	b.n	80031c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003114:	4b2e      	ldr	r3, [pc, #184]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003116:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800311a:	4a2d      	ldr	r2, [pc, #180]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800311c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003120:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003124:	e04d      	b.n	80031c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800312c:	d141      	bne.n	80031b2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800312e:	4b28      	ldr	r3, [pc, #160]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003136:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800313a:	d131      	bne.n	80031a0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800313c:	4b24      	ldr	r3, [pc, #144]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800313e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003142:	4a23      	ldr	r2, [pc, #140]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003148:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800314c:	4b20      	ldr	r3, [pc, #128]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003154:	4a1e      	ldr	r2, [pc, #120]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003156:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800315a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800315c:	4b1d      	ldr	r3, [pc, #116]	@ (80031d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2232      	movs	r2, #50	@ 0x32
 8003162:	fb02 f303 	mul.w	r3, r2, r3
 8003166:	4a1c      	ldr	r2, [pc, #112]	@ (80031d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003168:	fba2 2303 	umull	r2, r3, r2, r3
 800316c:	0c9b      	lsrs	r3, r3, #18
 800316e:	3301      	adds	r3, #1
 8003170:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003172:	e002      	b.n	800317a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	3b01      	subs	r3, #1
 8003178:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800317a:	4b15      	ldr	r3, [pc, #84]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003182:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003186:	d102      	bne.n	800318e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1f2      	bne.n	8003174 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800318e:	4b10      	ldr	r3, [pc, #64]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003190:	695b      	ldr	r3, [r3, #20]
 8003192:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003196:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800319a:	d112      	bne.n	80031c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e011      	b.n	80031c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031a0:	4b0b      	ldr	r3, [pc, #44]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031a6:	4a0a      	ldr	r2, [pc, #40]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80031b0:	e007      	b.n	80031c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80031b2:	4b07      	ldr	r3, [pc, #28]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031ba:	4a05      	ldr	r2, [pc, #20]	@ (80031d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031bc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80031c0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80031c2:	2300      	movs	r3, #0
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3714      	adds	r7, #20
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr
 80031d0:	40007000 	.word	0x40007000
 80031d4:	20000000 	.word	0x20000000
 80031d8:	431bde83 	.word	0x431bde83

080031dc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80031e0:	4b05      	ldr	r3, [pc, #20]	@ (80031f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	4a04      	ldr	r2, [pc, #16]	@ (80031f8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80031e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031ea:	6093      	str	r3, [r2, #8]
}
 80031ec:	bf00      	nop
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr
 80031f6:	bf00      	nop
 80031f8:	40007000 	.word	0x40007000

080031fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b088      	sub	sp, #32
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e2fe      	b.n	800380c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	2b00      	cmp	r3, #0
 8003218:	d075      	beq.n	8003306 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800321a:	4b97      	ldr	r3, [pc, #604]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f003 030c 	and.w	r3, r3, #12
 8003222:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003224:	4b94      	ldr	r3, [pc, #592]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	f003 0303 	and.w	r3, r3, #3
 800322c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	2b0c      	cmp	r3, #12
 8003232:	d102      	bne.n	800323a <HAL_RCC_OscConfig+0x3e>
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	2b03      	cmp	r3, #3
 8003238:	d002      	beq.n	8003240 <HAL_RCC_OscConfig+0x44>
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	2b08      	cmp	r3, #8
 800323e:	d10b      	bne.n	8003258 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003240:	4b8d      	ldr	r3, [pc, #564]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d05b      	beq.n	8003304 <HAL_RCC_OscConfig+0x108>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d157      	bne.n	8003304 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e2d9      	b.n	800380c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003260:	d106      	bne.n	8003270 <HAL_RCC_OscConfig+0x74>
 8003262:	4b85      	ldr	r3, [pc, #532]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a84      	ldr	r2, [pc, #528]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 8003268:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800326c:	6013      	str	r3, [r2, #0]
 800326e:	e01d      	b.n	80032ac <HAL_RCC_OscConfig+0xb0>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003278:	d10c      	bne.n	8003294 <HAL_RCC_OscConfig+0x98>
 800327a:	4b7f      	ldr	r3, [pc, #508]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a7e      	ldr	r2, [pc, #504]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 8003280:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003284:	6013      	str	r3, [r2, #0]
 8003286:	4b7c      	ldr	r3, [pc, #496]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a7b      	ldr	r2, [pc, #492]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 800328c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003290:	6013      	str	r3, [r2, #0]
 8003292:	e00b      	b.n	80032ac <HAL_RCC_OscConfig+0xb0>
 8003294:	4b78      	ldr	r3, [pc, #480]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a77      	ldr	r2, [pc, #476]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 800329a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800329e:	6013      	str	r3, [r2, #0]
 80032a0:	4b75      	ldr	r3, [pc, #468]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a74      	ldr	r2, [pc, #464]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 80032a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d013      	beq.n	80032dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b4:	f7fe fd06 	bl	8001cc4 <HAL_GetTick>
 80032b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032ba:	e008      	b.n	80032ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032bc:	f7fe fd02 	bl	8001cc4 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b64      	cmp	r3, #100	@ 0x64
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e29e      	b.n	800380c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032ce:	4b6a      	ldr	r3, [pc, #424]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d0f0      	beq.n	80032bc <HAL_RCC_OscConfig+0xc0>
 80032da:	e014      	b.n	8003306 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032dc:	f7fe fcf2 	bl	8001cc4 <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032e2:	e008      	b.n	80032f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032e4:	f7fe fcee 	bl	8001cc4 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b64      	cmp	r3, #100	@ 0x64
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e28a      	b.n	800380c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032f6:	4b60      	ldr	r3, [pc, #384]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1f0      	bne.n	80032e4 <HAL_RCC_OscConfig+0xe8>
 8003302:	e000      	b.n	8003306 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003304:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d075      	beq.n	80033fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003312:	4b59      	ldr	r3, [pc, #356]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f003 030c 	and.w	r3, r3, #12
 800331a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800331c:	4b56      	ldr	r3, [pc, #344]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	f003 0303 	and.w	r3, r3, #3
 8003324:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	2b0c      	cmp	r3, #12
 800332a:	d102      	bne.n	8003332 <HAL_RCC_OscConfig+0x136>
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	2b02      	cmp	r3, #2
 8003330:	d002      	beq.n	8003338 <HAL_RCC_OscConfig+0x13c>
 8003332:	69bb      	ldr	r3, [r7, #24]
 8003334:	2b04      	cmp	r3, #4
 8003336:	d11f      	bne.n	8003378 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003338:	4b4f      	ldr	r3, [pc, #316]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003340:	2b00      	cmp	r3, #0
 8003342:	d005      	beq.n	8003350 <HAL_RCC_OscConfig+0x154>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d101      	bne.n	8003350 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e25d      	b.n	800380c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003350:	4b49      	ldr	r3, [pc, #292]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	691b      	ldr	r3, [r3, #16]
 800335c:	061b      	lsls	r3, r3, #24
 800335e:	4946      	ldr	r1, [pc, #280]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 8003360:	4313      	orrs	r3, r2
 8003362:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003364:	4b45      	ldr	r3, [pc, #276]	@ (800347c <HAL_RCC_OscConfig+0x280>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4618      	mov	r0, r3
 800336a:	f7fe fc5f 	bl	8001c2c <HAL_InitTick>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d043      	beq.n	80033fc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e249      	b.n	800380c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d023      	beq.n	80033c8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003380:	4b3d      	ldr	r3, [pc, #244]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a3c      	ldr	r2, [pc, #240]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 8003386:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800338a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800338c:	f7fe fc9a 	bl	8001cc4 <HAL_GetTick>
 8003390:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003392:	e008      	b.n	80033a6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003394:	f7fe fc96 	bl	8001cc4 <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e232      	b.n	800380c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033a6:	4b34      	ldr	r3, [pc, #208]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d0f0      	beq.n	8003394 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033b2:	4b31      	ldr	r3, [pc, #196]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	691b      	ldr	r3, [r3, #16]
 80033be:	061b      	lsls	r3, r3, #24
 80033c0:	492d      	ldr	r1, [pc, #180]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	604b      	str	r3, [r1, #4]
 80033c6:	e01a      	b.n	80033fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033c8:	4b2b      	ldr	r3, [pc, #172]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a2a      	ldr	r2, [pc, #168]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 80033ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d4:	f7fe fc76 	bl	8001cc4 <HAL_GetTick>
 80033d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033da:	e008      	b.n	80033ee <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033dc:	f7fe fc72 	bl	8001cc4 <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d901      	bls.n	80033ee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e20e      	b.n	800380c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033ee:	4b22      	ldr	r3, [pc, #136]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1f0      	bne.n	80033dc <HAL_RCC_OscConfig+0x1e0>
 80033fa:	e000      	b.n	80033fe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033fc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0308 	and.w	r3, r3, #8
 8003406:	2b00      	cmp	r3, #0
 8003408:	d041      	beq.n	800348e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	695b      	ldr	r3, [r3, #20]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d01c      	beq.n	800344c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003412:	4b19      	ldr	r3, [pc, #100]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 8003414:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003418:	4a17      	ldr	r2, [pc, #92]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 800341a:	f043 0301 	orr.w	r3, r3, #1
 800341e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003422:	f7fe fc4f 	bl	8001cc4 <HAL_GetTick>
 8003426:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003428:	e008      	b.n	800343c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800342a:	f7fe fc4b 	bl	8001cc4 <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	2b02      	cmp	r3, #2
 8003436:	d901      	bls.n	800343c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	e1e7      	b.n	800380c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800343c:	4b0e      	ldr	r3, [pc, #56]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 800343e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d0ef      	beq.n	800342a <HAL_RCC_OscConfig+0x22e>
 800344a:	e020      	b.n	800348e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800344c:	4b0a      	ldr	r3, [pc, #40]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 800344e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003452:	4a09      	ldr	r2, [pc, #36]	@ (8003478 <HAL_RCC_OscConfig+0x27c>)
 8003454:	f023 0301 	bic.w	r3, r3, #1
 8003458:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800345c:	f7fe fc32 	bl	8001cc4 <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003462:	e00d      	b.n	8003480 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003464:	f7fe fc2e 	bl	8001cc4 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b02      	cmp	r3, #2
 8003470:	d906      	bls.n	8003480 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e1ca      	b.n	800380c <HAL_RCC_OscConfig+0x610>
 8003476:	bf00      	nop
 8003478:	40021000 	.word	0x40021000
 800347c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003480:	4b8c      	ldr	r3, [pc, #560]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 8003482:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d1ea      	bne.n	8003464 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0304 	and.w	r3, r3, #4
 8003496:	2b00      	cmp	r3, #0
 8003498:	f000 80a6 	beq.w	80035e8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800349c:	2300      	movs	r3, #0
 800349e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80034a0:	4b84      	ldr	r3, [pc, #528]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 80034a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d101      	bne.n	80034b0 <HAL_RCC_OscConfig+0x2b4>
 80034ac:	2301      	movs	r3, #1
 80034ae:	e000      	b.n	80034b2 <HAL_RCC_OscConfig+0x2b6>
 80034b0:	2300      	movs	r3, #0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d00d      	beq.n	80034d2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034b6:	4b7f      	ldr	r3, [pc, #508]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 80034b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ba:	4a7e      	ldr	r2, [pc, #504]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 80034bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80034c2:	4b7c      	ldr	r3, [pc, #496]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 80034c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ca:	60fb      	str	r3, [r7, #12]
 80034cc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80034ce:	2301      	movs	r3, #1
 80034d0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034d2:	4b79      	ldr	r3, [pc, #484]	@ (80036b8 <HAL_RCC_OscConfig+0x4bc>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d118      	bne.n	8003510 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034de:	4b76      	ldr	r3, [pc, #472]	@ (80036b8 <HAL_RCC_OscConfig+0x4bc>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a75      	ldr	r2, [pc, #468]	@ (80036b8 <HAL_RCC_OscConfig+0x4bc>)
 80034e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034ea:	f7fe fbeb 	bl	8001cc4 <HAL_GetTick>
 80034ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034f0:	e008      	b.n	8003504 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034f2:	f7fe fbe7 	bl	8001cc4 <HAL_GetTick>
 80034f6:	4602      	mov	r2, r0
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d901      	bls.n	8003504 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003500:	2303      	movs	r3, #3
 8003502:	e183      	b.n	800380c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003504:	4b6c      	ldr	r3, [pc, #432]	@ (80036b8 <HAL_RCC_OscConfig+0x4bc>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800350c:	2b00      	cmp	r3, #0
 800350e:	d0f0      	beq.n	80034f2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	2b01      	cmp	r3, #1
 8003516:	d108      	bne.n	800352a <HAL_RCC_OscConfig+0x32e>
 8003518:	4b66      	ldr	r3, [pc, #408]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 800351a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800351e:	4a65      	ldr	r2, [pc, #404]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 8003520:	f043 0301 	orr.w	r3, r3, #1
 8003524:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003528:	e024      	b.n	8003574 <HAL_RCC_OscConfig+0x378>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	2b05      	cmp	r3, #5
 8003530:	d110      	bne.n	8003554 <HAL_RCC_OscConfig+0x358>
 8003532:	4b60      	ldr	r3, [pc, #384]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 8003534:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003538:	4a5e      	ldr	r2, [pc, #376]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 800353a:	f043 0304 	orr.w	r3, r3, #4
 800353e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003542:	4b5c      	ldr	r3, [pc, #368]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 8003544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003548:	4a5a      	ldr	r2, [pc, #360]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 800354a:	f043 0301 	orr.w	r3, r3, #1
 800354e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003552:	e00f      	b.n	8003574 <HAL_RCC_OscConfig+0x378>
 8003554:	4b57      	ldr	r3, [pc, #348]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 8003556:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800355a:	4a56      	ldr	r2, [pc, #344]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 800355c:	f023 0301 	bic.w	r3, r3, #1
 8003560:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003564:	4b53      	ldr	r3, [pc, #332]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 8003566:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800356a:	4a52      	ldr	r2, [pc, #328]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 800356c:	f023 0304 	bic.w	r3, r3, #4
 8003570:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d016      	beq.n	80035aa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800357c:	f7fe fba2 	bl	8001cc4 <HAL_GetTick>
 8003580:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003582:	e00a      	b.n	800359a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003584:	f7fe fb9e 	bl	8001cc4 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003592:	4293      	cmp	r3, r2
 8003594:	d901      	bls.n	800359a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e138      	b.n	800380c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800359a:	4b46      	ldr	r3, [pc, #280]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 800359c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d0ed      	beq.n	8003584 <HAL_RCC_OscConfig+0x388>
 80035a8:	e015      	b.n	80035d6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035aa:	f7fe fb8b 	bl	8001cc4 <HAL_GetTick>
 80035ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035b0:	e00a      	b.n	80035c8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035b2:	f7fe fb87 	bl	8001cc4 <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d901      	bls.n	80035c8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e121      	b.n	800380c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80035c8:	4b3a      	ldr	r3, [pc, #232]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 80035ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1ed      	bne.n	80035b2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80035d6:	7ffb      	ldrb	r3, [r7, #31]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d105      	bne.n	80035e8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035dc:	4b35      	ldr	r3, [pc, #212]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 80035de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035e0:	4a34      	ldr	r2, [pc, #208]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 80035e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035e6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0320 	and.w	r3, r3, #32
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d03c      	beq.n	800366e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d01c      	beq.n	8003636 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80035fc:	4b2d      	ldr	r3, [pc, #180]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 80035fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003602:	4a2c      	ldr	r2, [pc, #176]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 8003604:	f043 0301 	orr.w	r3, r3, #1
 8003608:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800360c:	f7fe fb5a 	bl	8001cc4 <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003612:	e008      	b.n	8003626 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003614:	f7fe fb56 	bl	8001cc4 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b02      	cmp	r3, #2
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e0f2      	b.n	800380c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003626:	4b23      	ldr	r3, [pc, #140]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 8003628:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800362c:	f003 0302 	and.w	r3, r3, #2
 8003630:	2b00      	cmp	r3, #0
 8003632:	d0ef      	beq.n	8003614 <HAL_RCC_OscConfig+0x418>
 8003634:	e01b      	b.n	800366e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003636:	4b1f      	ldr	r3, [pc, #124]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 8003638:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800363c:	4a1d      	ldr	r2, [pc, #116]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 800363e:	f023 0301 	bic.w	r3, r3, #1
 8003642:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003646:	f7fe fb3d 	bl	8001cc4 <HAL_GetTick>
 800364a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800364c:	e008      	b.n	8003660 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800364e:	f7fe fb39 	bl	8001cc4 <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	2b02      	cmp	r3, #2
 800365a:	d901      	bls.n	8003660 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	e0d5      	b.n	800380c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003660:	4b14      	ldr	r3, [pc, #80]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 8003662:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003666:	f003 0302 	and.w	r3, r3, #2
 800366a:	2b00      	cmp	r3, #0
 800366c:	d1ef      	bne.n	800364e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	69db      	ldr	r3, [r3, #28]
 8003672:	2b00      	cmp	r3, #0
 8003674:	f000 80c9 	beq.w	800380a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003678:	4b0e      	ldr	r3, [pc, #56]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	f003 030c 	and.w	r3, r3, #12
 8003680:	2b0c      	cmp	r3, #12
 8003682:	f000 8083 	beq.w	800378c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	69db      	ldr	r3, [r3, #28]
 800368a:	2b02      	cmp	r3, #2
 800368c:	d15e      	bne.n	800374c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800368e:	4b09      	ldr	r3, [pc, #36]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a08      	ldr	r2, [pc, #32]	@ (80036b4 <HAL_RCC_OscConfig+0x4b8>)
 8003694:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003698:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800369a:	f7fe fb13 	bl	8001cc4 <HAL_GetTick>
 800369e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036a0:	e00c      	b.n	80036bc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036a2:	f7fe fb0f 	bl	8001cc4 <HAL_GetTick>
 80036a6:	4602      	mov	r2, r0
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	d905      	bls.n	80036bc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e0ab      	b.n	800380c <HAL_RCC_OscConfig+0x610>
 80036b4:	40021000 	.word	0x40021000
 80036b8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036bc:	4b55      	ldr	r3, [pc, #340]	@ (8003814 <HAL_RCC_OscConfig+0x618>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d1ec      	bne.n	80036a2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036c8:	4b52      	ldr	r3, [pc, #328]	@ (8003814 <HAL_RCC_OscConfig+0x618>)
 80036ca:	68da      	ldr	r2, [r3, #12]
 80036cc:	4b52      	ldr	r3, [pc, #328]	@ (8003818 <HAL_RCC_OscConfig+0x61c>)
 80036ce:	4013      	ands	r3, r2
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	6a11      	ldr	r1, [r2, #32]
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80036d8:	3a01      	subs	r2, #1
 80036da:	0112      	lsls	r2, r2, #4
 80036dc:	4311      	orrs	r1, r2
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80036e2:	0212      	lsls	r2, r2, #8
 80036e4:	4311      	orrs	r1, r2
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80036ea:	0852      	lsrs	r2, r2, #1
 80036ec:	3a01      	subs	r2, #1
 80036ee:	0552      	lsls	r2, r2, #21
 80036f0:	4311      	orrs	r1, r2
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80036f6:	0852      	lsrs	r2, r2, #1
 80036f8:	3a01      	subs	r2, #1
 80036fa:	0652      	lsls	r2, r2, #25
 80036fc:	4311      	orrs	r1, r2
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003702:	06d2      	lsls	r2, r2, #27
 8003704:	430a      	orrs	r2, r1
 8003706:	4943      	ldr	r1, [pc, #268]	@ (8003814 <HAL_RCC_OscConfig+0x618>)
 8003708:	4313      	orrs	r3, r2
 800370a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800370c:	4b41      	ldr	r3, [pc, #260]	@ (8003814 <HAL_RCC_OscConfig+0x618>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a40      	ldr	r2, [pc, #256]	@ (8003814 <HAL_RCC_OscConfig+0x618>)
 8003712:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003716:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003718:	4b3e      	ldr	r3, [pc, #248]	@ (8003814 <HAL_RCC_OscConfig+0x618>)
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	4a3d      	ldr	r2, [pc, #244]	@ (8003814 <HAL_RCC_OscConfig+0x618>)
 800371e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003722:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003724:	f7fe face 	bl	8001cc4 <HAL_GetTick>
 8003728:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800372a:	e008      	b.n	800373e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800372c:	f7fe faca 	bl	8001cc4 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	2b02      	cmp	r3, #2
 8003738:	d901      	bls.n	800373e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e066      	b.n	800380c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800373e:	4b35      	ldr	r3, [pc, #212]	@ (8003814 <HAL_RCC_OscConfig+0x618>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d0f0      	beq.n	800372c <HAL_RCC_OscConfig+0x530>
 800374a:	e05e      	b.n	800380a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800374c:	4b31      	ldr	r3, [pc, #196]	@ (8003814 <HAL_RCC_OscConfig+0x618>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a30      	ldr	r2, [pc, #192]	@ (8003814 <HAL_RCC_OscConfig+0x618>)
 8003752:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003756:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003758:	f7fe fab4 	bl	8001cc4 <HAL_GetTick>
 800375c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800375e:	e008      	b.n	8003772 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003760:	f7fe fab0 	bl	8001cc4 <HAL_GetTick>
 8003764:	4602      	mov	r2, r0
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	2b02      	cmp	r3, #2
 800376c:	d901      	bls.n	8003772 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e04c      	b.n	800380c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003772:	4b28      	ldr	r3, [pc, #160]	@ (8003814 <HAL_RCC_OscConfig+0x618>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1f0      	bne.n	8003760 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800377e:	4b25      	ldr	r3, [pc, #148]	@ (8003814 <HAL_RCC_OscConfig+0x618>)
 8003780:	68da      	ldr	r2, [r3, #12]
 8003782:	4924      	ldr	r1, [pc, #144]	@ (8003814 <HAL_RCC_OscConfig+0x618>)
 8003784:	4b25      	ldr	r3, [pc, #148]	@ (800381c <HAL_RCC_OscConfig+0x620>)
 8003786:	4013      	ands	r3, r2
 8003788:	60cb      	str	r3, [r1, #12]
 800378a:	e03e      	b.n	800380a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	69db      	ldr	r3, [r3, #28]
 8003790:	2b01      	cmp	r3, #1
 8003792:	d101      	bne.n	8003798 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e039      	b.n	800380c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003798:	4b1e      	ldr	r3, [pc, #120]	@ (8003814 <HAL_RCC_OscConfig+0x618>)
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	f003 0203 	and.w	r2, r3, #3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a1b      	ldr	r3, [r3, #32]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d12c      	bne.n	8003806 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b6:	3b01      	subs	r3, #1
 80037b8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d123      	bne.n	8003806 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d11b      	bne.n	8003806 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80037da:	429a      	cmp	r2, r3
 80037dc:	d113      	bne.n	8003806 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e8:	085b      	lsrs	r3, r3, #1
 80037ea:	3b01      	subs	r3, #1
 80037ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d109      	bne.n	8003806 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037fc:	085b      	lsrs	r3, r3, #1
 80037fe:	3b01      	subs	r3, #1
 8003800:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003802:	429a      	cmp	r2, r3
 8003804:	d001      	beq.n	800380a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e000      	b.n	800380c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	3720      	adds	r7, #32
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	40021000 	.word	0x40021000
 8003818:	019f800c 	.word	0x019f800c
 800381c:	feeefffc 	.word	0xfeeefffc

08003820 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b086      	sub	sp, #24
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800382a:	2300      	movs	r3, #0
 800382c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d101      	bne.n	8003838 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e11e      	b.n	8003a76 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003838:	4b91      	ldr	r3, [pc, #580]	@ (8003a80 <HAL_RCC_ClockConfig+0x260>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 030f 	and.w	r3, r3, #15
 8003840:	683a      	ldr	r2, [r7, #0]
 8003842:	429a      	cmp	r2, r3
 8003844:	d910      	bls.n	8003868 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003846:	4b8e      	ldr	r3, [pc, #568]	@ (8003a80 <HAL_RCC_ClockConfig+0x260>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f023 020f 	bic.w	r2, r3, #15
 800384e:	498c      	ldr	r1, [pc, #560]	@ (8003a80 <HAL_RCC_ClockConfig+0x260>)
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	4313      	orrs	r3, r2
 8003854:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003856:	4b8a      	ldr	r3, [pc, #552]	@ (8003a80 <HAL_RCC_ClockConfig+0x260>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 030f 	and.w	r3, r3, #15
 800385e:	683a      	ldr	r2, [r7, #0]
 8003860:	429a      	cmp	r2, r3
 8003862:	d001      	beq.n	8003868 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e106      	b.n	8003a76 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0301 	and.w	r3, r3, #1
 8003870:	2b00      	cmp	r3, #0
 8003872:	d073      	beq.n	800395c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	2b03      	cmp	r3, #3
 800387a:	d129      	bne.n	80038d0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800387c:	4b81      	ldr	r3, [pc, #516]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d101      	bne.n	800388c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e0f4      	b.n	8003a76 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800388c:	f000 f99e 	bl	8003bcc <RCC_GetSysClockFreqFromPLLSource>
 8003890:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	4a7c      	ldr	r2, [pc, #496]	@ (8003a88 <HAL_RCC_ClockConfig+0x268>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d93f      	bls.n	800391a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800389a:	4b7a      	ldr	r3, [pc, #488]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d009      	beq.n	80038ba <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d033      	beq.n	800391a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d12f      	bne.n	800391a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80038ba:	4b72      	ldr	r3, [pc, #456]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038c2:	4a70      	ldr	r2, [pc, #448]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 80038c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038c8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80038ca:	2380      	movs	r3, #128	@ 0x80
 80038cc:	617b      	str	r3, [r7, #20]
 80038ce:	e024      	b.n	800391a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d107      	bne.n	80038e8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038d8:	4b6a      	ldr	r3, [pc, #424]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d109      	bne.n	80038f8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e0c6      	b.n	8003a76 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038e8:	4b66      	ldr	r3, [pc, #408]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d101      	bne.n	80038f8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e0be      	b.n	8003a76 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80038f8:	f000 f8ce 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 80038fc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	4a61      	ldr	r2, [pc, #388]	@ (8003a88 <HAL_RCC_ClockConfig+0x268>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d909      	bls.n	800391a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003906:	4b5f      	ldr	r3, [pc, #380]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800390e:	4a5d      	ldr	r2, [pc, #372]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 8003910:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003914:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003916:	2380      	movs	r3, #128	@ 0x80
 8003918:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800391a:	4b5a      	ldr	r3, [pc, #360]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	f023 0203 	bic.w	r2, r3, #3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	4957      	ldr	r1, [pc, #348]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 8003928:	4313      	orrs	r3, r2
 800392a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800392c:	f7fe f9ca 	bl	8001cc4 <HAL_GetTick>
 8003930:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003932:	e00a      	b.n	800394a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003934:	f7fe f9c6 	bl	8001cc4 <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003942:	4293      	cmp	r3, r2
 8003944:	d901      	bls.n	800394a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e095      	b.n	8003a76 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800394a:	4b4e      	ldr	r3, [pc, #312]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f003 020c 	and.w	r2, r3, #12
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	429a      	cmp	r2, r3
 800395a:	d1eb      	bne.n	8003934 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0302 	and.w	r3, r3, #2
 8003964:	2b00      	cmp	r3, #0
 8003966:	d023      	beq.n	80039b0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0304 	and.w	r3, r3, #4
 8003970:	2b00      	cmp	r3, #0
 8003972:	d005      	beq.n	8003980 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003974:	4b43      	ldr	r3, [pc, #268]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	4a42      	ldr	r2, [pc, #264]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 800397a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800397e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0308 	and.w	r3, r3, #8
 8003988:	2b00      	cmp	r3, #0
 800398a:	d007      	beq.n	800399c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800398c:	4b3d      	ldr	r3, [pc, #244]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003994:	4a3b      	ldr	r2, [pc, #236]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 8003996:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800399a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800399c:	4b39      	ldr	r3, [pc, #228]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	4936      	ldr	r1, [pc, #216]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	608b      	str	r3, [r1, #8]
 80039ae:	e008      	b.n	80039c2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	2b80      	cmp	r3, #128	@ 0x80
 80039b4:	d105      	bne.n	80039c2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80039b6:	4b33      	ldr	r3, [pc, #204]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	4a32      	ldr	r2, [pc, #200]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 80039bc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80039c0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039c2:	4b2f      	ldr	r3, [pc, #188]	@ (8003a80 <HAL_RCC_ClockConfig+0x260>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 030f 	and.w	r3, r3, #15
 80039ca:	683a      	ldr	r2, [r7, #0]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d21d      	bcs.n	8003a0c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039d0:	4b2b      	ldr	r3, [pc, #172]	@ (8003a80 <HAL_RCC_ClockConfig+0x260>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f023 020f 	bic.w	r2, r3, #15
 80039d8:	4929      	ldr	r1, [pc, #164]	@ (8003a80 <HAL_RCC_ClockConfig+0x260>)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	4313      	orrs	r3, r2
 80039de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80039e0:	f7fe f970 	bl	8001cc4 <HAL_GetTick>
 80039e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039e6:	e00a      	b.n	80039fe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039e8:	f7fe f96c 	bl	8001cc4 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e03b      	b.n	8003a76 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039fe:	4b20      	ldr	r3, [pc, #128]	@ (8003a80 <HAL_RCC_ClockConfig+0x260>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 030f 	and.w	r3, r3, #15
 8003a06:	683a      	ldr	r2, [r7, #0]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d1ed      	bne.n	80039e8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0304 	and.w	r3, r3, #4
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d008      	beq.n	8003a2a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a18:	4b1a      	ldr	r3, [pc, #104]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	4917      	ldr	r1, [pc, #92]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0308 	and.w	r3, r3, #8
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d009      	beq.n	8003a4a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a36:	4b13      	ldr	r3, [pc, #76]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	490f      	ldr	r1, [pc, #60]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a4a:	f000 f825 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	4b0c      	ldr	r3, [pc, #48]	@ (8003a84 <HAL_RCC_ClockConfig+0x264>)
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	091b      	lsrs	r3, r3, #4
 8003a56:	f003 030f 	and.w	r3, r3, #15
 8003a5a:	490c      	ldr	r1, [pc, #48]	@ (8003a8c <HAL_RCC_ClockConfig+0x26c>)
 8003a5c:	5ccb      	ldrb	r3, [r1, r3]
 8003a5e:	f003 031f 	and.w	r3, r3, #31
 8003a62:	fa22 f303 	lsr.w	r3, r2, r3
 8003a66:	4a0a      	ldr	r2, [pc, #40]	@ (8003a90 <HAL_RCC_ClockConfig+0x270>)
 8003a68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003a6a:	4b0a      	ldr	r3, [pc, #40]	@ (8003a94 <HAL_RCC_ClockConfig+0x274>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fe f8dc 	bl	8001c2c <HAL_InitTick>
 8003a74:	4603      	mov	r3, r0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3718      	adds	r7, #24
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	40022000 	.word	0x40022000
 8003a84:	40021000 	.word	0x40021000
 8003a88:	04c4b400 	.word	0x04c4b400
 8003a8c:	0800e0e4 	.word	0x0800e0e4
 8003a90:	20000000 	.word	0x20000000
 8003a94:	20000004 	.word	0x20000004

08003a98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b087      	sub	sp, #28
 8003a9c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003a9e:	4b2c      	ldr	r3, [pc, #176]	@ (8003b50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f003 030c 	and.w	r3, r3, #12
 8003aa6:	2b04      	cmp	r3, #4
 8003aa8:	d102      	bne.n	8003ab0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003aaa:	4b2a      	ldr	r3, [pc, #168]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003aac:	613b      	str	r3, [r7, #16]
 8003aae:	e047      	b.n	8003b40 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003ab0:	4b27      	ldr	r3, [pc, #156]	@ (8003b50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	f003 030c 	and.w	r3, r3, #12
 8003ab8:	2b08      	cmp	r3, #8
 8003aba:	d102      	bne.n	8003ac2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003abc:	4b26      	ldr	r3, [pc, #152]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003abe:	613b      	str	r3, [r7, #16]
 8003ac0:	e03e      	b.n	8003b40 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003ac2:	4b23      	ldr	r3, [pc, #140]	@ (8003b50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f003 030c 	and.w	r3, r3, #12
 8003aca:	2b0c      	cmp	r3, #12
 8003acc:	d136      	bne.n	8003b3c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003ace:	4b20      	ldr	r3, [pc, #128]	@ (8003b50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	f003 0303 	and.w	r3, r3, #3
 8003ad6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ad8:	4b1d      	ldr	r3, [pc, #116]	@ (8003b50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	091b      	lsrs	r3, r3, #4
 8003ade:	f003 030f 	and.w	r3, r3, #15
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2b03      	cmp	r3, #3
 8003aea:	d10c      	bne.n	8003b06 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003aec:	4a1a      	ldr	r2, [pc, #104]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af4:	4a16      	ldr	r2, [pc, #88]	@ (8003b50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003af6:	68d2      	ldr	r2, [r2, #12]
 8003af8:	0a12      	lsrs	r2, r2, #8
 8003afa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003afe:	fb02 f303 	mul.w	r3, r2, r3
 8003b02:	617b      	str	r3, [r7, #20]
      break;
 8003b04:	e00c      	b.n	8003b20 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b06:	4a13      	ldr	r2, [pc, #76]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b0e:	4a10      	ldr	r2, [pc, #64]	@ (8003b50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b10:	68d2      	ldr	r2, [r2, #12]
 8003b12:	0a12      	lsrs	r2, r2, #8
 8003b14:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b18:	fb02 f303 	mul.w	r3, r2, r3
 8003b1c:	617b      	str	r3, [r7, #20]
      break;
 8003b1e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b20:	4b0b      	ldr	r3, [pc, #44]	@ (8003b50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	0e5b      	lsrs	r3, r3, #25
 8003b26:	f003 0303 	and.w	r3, r3, #3
 8003b2a:	3301      	adds	r3, #1
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003b30:	697a      	ldr	r2, [r7, #20]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b38:	613b      	str	r3, [r7, #16]
 8003b3a:	e001      	b.n	8003b40 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003b40:	693b      	ldr	r3, [r7, #16]
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	371c      	adds	r7, #28
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	40021000 	.word	0x40021000
 8003b54:	00f42400 	.word	0x00f42400
 8003b58:	016e3600 	.word	0x016e3600

08003b5c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b60:	4b03      	ldr	r3, [pc, #12]	@ (8003b70 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b62:	681b      	ldr	r3, [r3, #0]
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	20000000 	.word	0x20000000

08003b74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b78:	f7ff fff0 	bl	8003b5c <HAL_RCC_GetHCLKFreq>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	4b06      	ldr	r3, [pc, #24]	@ (8003b98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	0a1b      	lsrs	r3, r3, #8
 8003b84:	f003 0307 	and.w	r3, r3, #7
 8003b88:	4904      	ldr	r1, [pc, #16]	@ (8003b9c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b8a:	5ccb      	ldrb	r3, [r1, r3]
 8003b8c:	f003 031f 	and.w	r3, r3, #31
 8003b90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	40021000 	.word	0x40021000
 8003b9c:	0800e0f4 	.word	0x0800e0f4

08003ba0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003ba4:	f7ff ffda 	bl	8003b5c <HAL_RCC_GetHCLKFreq>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	4b06      	ldr	r3, [pc, #24]	@ (8003bc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	0adb      	lsrs	r3, r3, #11
 8003bb0:	f003 0307 	and.w	r3, r3, #7
 8003bb4:	4904      	ldr	r1, [pc, #16]	@ (8003bc8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003bb6:	5ccb      	ldrb	r3, [r1, r3]
 8003bb8:	f003 031f 	and.w	r3, r3, #31
 8003bbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	40021000 	.word	0x40021000
 8003bc8:	0800e0f4 	.word	0x0800e0f4

08003bcc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b087      	sub	sp, #28
 8003bd0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003bd2:	4b1e      	ldr	r3, [pc, #120]	@ (8003c4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	f003 0303 	and.w	r3, r3, #3
 8003bda:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8003c4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	091b      	lsrs	r3, r3, #4
 8003be2:	f003 030f 	and.w	r3, r3, #15
 8003be6:	3301      	adds	r3, #1
 8003be8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	2b03      	cmp	r3, #3
 8003bee:	d10c      	bne.n	8003c0a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003bf0:	4a17      	ldr	r2, [pc, #92]	@ (8003c50 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf8:	4a14      	ldr	r2, [pc, #80]	@ (8003c4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003bfa:	68d2      	ldr	r2, [r2, #12]
 8003bfc:	0a12      	lsrs	r2, r2, #8
 8003bfe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003c02:	fb02 f303 	mul.w	r3, r2, r3
 8003c06:	617b      	str	r3, [r7, #20]
    break;
 8003c08:	e00c      	b.n	8003c24 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c0a:	4a12      	ldr	r2, [pc, #72]	@ (8003c54 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c12:	4a0e      	ldr	r2, [pc, #56]	@ (8003c4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c14:	68d2      	ldr	r2, [r2, #12]
 8003c16:	0a12      	lsrs	r2, r2, #8
 8003c18:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003c1c:	fb02 f303 	mul.w	r3, r2, r3
 8003c20:	617b      	str	r3, [r7, #20]
    break;
 8003c22:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c24:	4b09      	ldr	r3, [pc, #36]	@ (8003c4c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	0e5b      	lsrs	r3, r3, #25
 8003c2a:	f003 0303 	and.w	r3, r3, #3
 8003c2e:	3301      	adds	r3, #1
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003c34:	697a      	ldr	r2, [r7, #20]
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c3c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003c3e:	687b      	ldr	r3, [r7, #4]
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	371c      	adds	r7, #28
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr
 8003c4c:	40021000 	.word	0x40021000
 8003c50:	016e3600 	.word	0x016e3600
 8003c54:	00f42400 	.word	0x00f42400

08003c58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b086      	sub	sp, #24
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c60:	2300      	movs	r3, #0
 8003c62:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c64:	2300      	movs	r3, #0
 8003c66:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	f000 8098 	beq.w	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c76:	2300      	movs	r3, #0
 8003c78:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c7a:	4b43      	ldr	r3, [pc, #268]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10d      	bne.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c86:	4b40      	ldr	r3, [pc, #256]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c8a:	4a3f      	ldr	r2, [pc, #252]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c90:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c92:	4b3d      	ldr	r3, [pc, #244]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c9a:	60bb      	str	r3, [r7, #8]
 8003c9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ca2:	4b3a      	ldr	r3, [pc, #232]	@ (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a39      	ldr	r2, [pc, #228]	@ (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003ca8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003cae:	f7fe f809 	bl	8001cc4 <HAL_GetTick>
 8003cb2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003cb4:	e009      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cb6:	f7fe f805 	bl	8001cc4 <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d902      	bls.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003cc4:	2303      	movs	r3, #3
 8003cc6:	74fb      	strb	r3, [r7, #19]
        break;
 8003cc8:	e005      	b.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003cca:	4b30      	ldr	r3, [pc, #192]	@ (8003d8c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d0ef      	beq.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003cd6:	7cfb      	ldrb	r3, [r7, #19]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d159      	bne.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003cdc:	4b2a      	ldr	r3, [pc, #168]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ce6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d01e      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d019      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003cf8:	4b23      	ldr	r3, [pc, #140]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d02:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d04:	4b20      	ldr	r3, [pc, #128]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d0a:	4a1f      	ldr	r2, [pc, #124]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d14:	4b1c      	ldr	r3, [pc, #112]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d1a:	4a1b      	ldr	r2, [pc, #108]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d24:	4a18      	ldr	r2, [pc, #96]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	f003 0301 	and.w	r3, r3, #1
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d016      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d36:	f7fd ffc5 	bl	8001cc4 <HAL_GetTick>
 8003d3a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d3c:	e00b      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d3e:	f7fd ffc1 	bl	8001cc4 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d902      	bls.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003d50:	2303      	movs	r3, #3
 8003d52:	74fb      	strb	r3, [r7, #19]
            break;
 8003d54:	e006      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d56:	4b0c      	ldr	r3, [pc, #48]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d5c:	f003 0302 	and.w	r3, r3, #2
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d0ec      	beq.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003d64:	7cfb      	ldrb	r3, [r7, #19]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d10b      	bne.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d6a:	4b07      	ldr	r3, [pc, #28]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d78:	4903      	ldr	r1, [pc, #12]	@ (8003d88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003d80:	e008      	b.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d82:	7cfb      	ldrb	r3, [r7, #19]
 8003d84:	74bb      	strb	r3, [r7, #18]
 8003d86:	e005      	b.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d90:	7cfb      	ldrb	r3, [r7, #19]
 8003d92:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d94:	7c7b      	ldrb	r3, [r7, #17]
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d105      	bne.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d9a:	4ba6      	ldr	r3, [pc, #664]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d9e:	4aa5      	ldr	r2, [pc, #660]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003da0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003da4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00a      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003db2:	4ba0      	ldr	r3, [pc, #640]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003db8:	f023 0203 	bic.w	r2, r3, #3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	499c      	ldr	r1, [pc, #624]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0302 	and.w	r3, r3, #2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00a      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003dd4:	4b97      	ldr	r3, [pc, #604]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dda:	f023 020c 	bic.w	r2, r3, #12
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	4994      	ldr	r1, [pc, #592]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0304 	and.w	r3, r3, #4
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00a      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003df6:	4b8f      	ldr	r3, [pc, #572]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dfc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	498b      	ldr	r1, [pc, #556]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0308 	and.w	r3, r3, #8
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00a      	beq.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e18:	4b86      	ldr	r3, [pc, #536]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e1e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	4983      	ldr	r1, [pc, #524]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0320 	and.w	r3, r3, #32
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d00a      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e3a:	4b7e      	ldr	r3, [pc, #504]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e40:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	497a      	ldr	r1, [pc, #488]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00a      	beq.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e5c:	4b75      	ldr	r3, [pc, #468]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e62:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	699b      	ldr	r3, [r3, #24]
 8003e6a:	4972      	ldr	r1, [pc, #456]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d00a      	beq.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003e7e:	4b6d      	ldr	r3, [pc, #436]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e84:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	69db      	ldr	r3, [r3, #28]
 8003e8c:	4969      	ldr	r1, [pc, #420]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d00a      	beq.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ea0:	4b64      	ldr	r3, [pc, #400]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ea6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	4961      	ldr	r1, [pc, #388]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d00a      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ec2:	4b5c      	ldr	r3, [pc, #368]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ec8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed0:	4958      	ldr	r1, [pc, #352]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d015      	beq.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ee4:	4b53      	ldr	r3, [pc, #332]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef2:	4950      	ldr	r1, [pc, #320]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003efe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f02:	d105      	bne.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f04:	4b4b      	ldr	r3, [pc, #300]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	4a4a      	ldr	r2, [pc, #296]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f0e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d015      	beq.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003f1c:	4b45      	ldr	r3, [pc, #276]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f22:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f2a:	4942      	ldr	r1, [pc, #264]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f3a:	d105      	bne.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f3c:	4b3d      	ldr	r3, [pc, #244]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	4a3c      	ldr	r2, [pc, #240]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f46:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d015      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003f54:	4b37      	ldr	r3, [pc, #220]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f5a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f62:	4934      	ldr	r1, [pc, #208]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f72:	d105      	bne.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f74:	4b2f      	ldr	r3, [pc, #188]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	4a2e      	ldr	r2, [pc, #184]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f7e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d015      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f8c:	4b29      	ldr	r3, [pc, #164]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f92:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f9a:	4926      	ldr	r1, [pc, #152]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fa6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003faa:	d105      	bne.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fac:	4b21      	ldr	r3, [pc, #132]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	4a20      	ldr	r2, [pc, #128]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fb6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d015      	beq.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fd2:	4918      	ldr	r1, [pc, #96]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fe2:	d105      	bne.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fe4:	4b13      	ldr	r3, [pc, #76]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	4a12      	ldr	r2, [pc, #72]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fee:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d015      	beq.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003ffc:	4b0d      	ldr	r3, [pc, #52]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004002:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800400a:	490a      	ldr	r1, [pc, #40]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800400c:	4313      	orrs	r3, r2
 800400e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004016:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800401a:	d105      	bne.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800401c:	4b05      	ldr	r3, [pc, #20]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	4a04      	ldr	r2, [pc, #16]	@ (8004034 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004022:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004026:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004028:	7cbb      	ldrb	r3, [r7, #18]
}
 800402a:	4618      	mov	r0, r3
 800402c:	3718      	adds	r7, #24
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	40021000 	.word	0x40021000

08004038 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e049      	b.n	80040de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004050:	b2db      	uxtb	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d106      	bne.n	8004064 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f7fd fc6c 	bl	800193c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2202      	movs	r2, #2
 8004068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	3304      	adds	r3, #4
 8004074:	4619      	mov	r1, r3
 8004076:	4610      	mov	r0, r2
 8004078:	f000 fb1c 	bl	80046b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3708      	adds	r7, #8
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
	...

080040e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d001      	beq.n	8004100 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e04a      	b.n	8004196 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2202      	movs	r2, #2
 8004104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	68da      	ldr	r2, [r3, #12]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f042 0201 	orr.w	r2, r2, #1
 8004116:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a21      	ldr	r2, [pc, #132]	@ (80041a4 <HAL_TIM_Base_Start_IT+0xbc>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d018      	beq.n	8004154 <HAL_TIM_Base_Start_IT+0x6c>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800412a:	d013      	beq.n	8004154 <HAL_TIM_Base_Start_IT+0x6c>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a1d      	ldr	r2, [pc, #116]	@ (80041a8 <HAL_TIM_Base_Start_IT+0xc0>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d00e      	beq.n	8004154 <HAL_TIM_Base_Start_IT+0x6c>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a1c      	ldr	r2, [pc, #112]	@ (80041ac <HAL_TIM_Base_Start_IT+0xc4>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d009      	beq.n	8004154 <HAL_TIM_Base_Start_IT+0x6c>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a1a      	ldr	r2, [pc, #104]	@ (80041b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d004      	beq.n	8004154 <HAL_TIM_Base_Start_IT+0x6c>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a19      	ldr	r2, [pc, #100]	@ (80041b4 <HAL_TIM_Base_Start_IT+0xcc>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d115      	bne.n	8004180 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	689a      	ldr	r2, [r3, #8]
 800415a:	4b17      	ldr	r3, [pc, #92]	@ (80041b8 <HAL_TIM_Base_Start_IT+0xd0>)
 800415c:	4013      	ands	r3, r2
 800415e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2b06      	cmp	r3, #6
 8004164:	d015      	beq.n	8004192 <HAL_TIM_Base_Start_IT+0xaa>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800416c:	d011      	beq.n	8004192 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f042 0201 	orr.w	r2, r2, #1
 800417c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800417e:	e008      	b.n	8004192 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f042 0201 	orr.w	r2, r2, #1
 800418e:	601a      	str	r2, [r3, #0]
 8004190:	e000      	b.n	8004194 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004192:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004194:	2300      	movs	r3, #0
}
 8004196:	4618      	mov	r0, r3
 8004198:	3714      	adds	r7, #20
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop
 80041a4:	40012c00 	.word	0x40012c00
 80041a8:	40000400 	.word	0x40000400
 80041ac:	40000800 	.word	0x40000800
 80041b0:	40013400 	.word	0x40013400
 80041b4:	40014000 	.word	0x40014000
 80041b8:	00010007 	.word	0x00010007

080041bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	691b      	ldr	r3, [r3, #16]
 80041d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	f003 0302 	and.w	r3, r3, #2
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d020      	beq.n	8004220 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f003 0302 	and.w	r3, r3, #2
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d01b      	beq.n	8004220 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f06f 0202 	mvn.w	r2, #2
 80041f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2201      	movs	r2, #1
 80041f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	699b      	ldr	r3, [r3, #24]
 80041fe:	f003 0303 	and.w	r3, r3, #3
 8004202:	2b00      	cmp	r3, #0
 8004204:	d003      	beq.n	800420e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 fa36 	bl	8004678 <HAL_TIM_IC_CaptureCallback>
 800420c:	e005      	b.n	800421a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f000 fa28 	bl	8004664 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 fa39 	bl	800468c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	f003 0304 	and.w	r3, r3, #4
 8004226:	2b00      	cmp	r3, #0
 8004228:	d020      	beq.n	800426c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f003 0304 	and.w	r3, r3, #4
 8004230:	2b00      	cmp	r3, #0
 8004232:	d01b      	beq.n	800426c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f06f 0204 	mvn.w	r2, #4
 800423c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2202      	movs	r2, #2
 8004242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	699b      	ldr	r3, [r3, #24]
 800424a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800424e:	2b00      	cmp	r3, #0
 8004250:	d003      	beq.n	800425a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 fa10 	bl	8004678 <HAL_TIM_IC_CaptureCallback>
 8004258:	e005      	b.n	8004266 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f000 fa02 	bl	8004664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f000 fa13 	bl	800468c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	f003 0308 	and.w	r3, r3, #8
 8004272:	2b00      	cmp	r3, #0
 8004274:	d020      	beq.n	80042b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f003 0308 	and.w	r3, r3, #8
 800427c:	2b00      	cmp	r3, #0
 800427e:	d01b      	beq.n	80042b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f06f 0208 	mvn.w	r2, #8
 8004288:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2204      	movs	r2, #4
 800428e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	69db      	ldr	r3, [r3, #28]
 8004296:	f003 0303 	and.w	r3, r3, #3
 800429a:	2b00      	cmp	r3, #0
 800429c:	d003      	beq.n	80042a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 f9ea 	bl	8004678 <HAL_TIM_IC_CaptureCallback>
 80042a4:	e005      	b.n	80042b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f000 f9dc 	bl	8004664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f000 f9ed 	bl	800468c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	f003 0310 	and.w	r3, r3, #16
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d020      	beq.n	8004304 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f003 0310 	and.w	r3, r3, #16
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d01b      	beq.n	8004304 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f06f 0210 	mvn.w	r2, #16
 80042d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2208      	movs	r2, #8
 80042da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	69db      	ldr	r3, [r3, #28]
 80042e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d003      	beq.n	80042f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 f9c4 	bl	8004678 <HAL_TIM_IC_CaptureCallback>
 80042f0:	e005      	b.n	80042fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f000 f9b6 	bl	8004664 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f000 f9c7 	bl	800468c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	f003 0301 	and.w	r3, r3, #1
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00c      	beq.n	8004328 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f003 0301 	and.w	r3, r3, #1
 8004314:	2b00      	cmp	r3, #0
 8004316:	d007      	beq.n	8004328 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f06f 0201 	mvn.w	r2, #1
 8004320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 f994 	bl	8004650 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800432e:	2b00      	cmp	r3, #0
 8004330:	d104      	bne.n	800433c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004338:	2b00      	cmp	r3, #0
 800433a:	d00c      	beq.n	8004356 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004342:	2b00      	cmp	r3, #0
 8004344:	d007      	beq.n	8004356 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800434e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f000 fb73 	bl	8004a3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800435c:	2b00      	cmp	r3, #0
 800435e:	d00c      	beq.n	800437a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004366:	2b00      	cmp	r3, #0
 8004368:	d007      	beq.n	800437a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004372:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f000 fb6b 	bl	8004a50 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004380:	2b00      	cmp	r3, #0
 8004382:	d00c      	beq.n	800439e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800438a:	2b00      	cmp	r3, #0
 800438c:	d007      	beq.n	800439e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004396:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 f981 	bl	80046a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	f003 0320 	and.w	r3, r3, #32
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d00c      	beq.n	80043c2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f003 0320 	and.w	r3, r3, #32
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d007      	beq.n	80043c2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f06f 0220 	mvn.w	r2, #32
 80043ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f000 fb33 	bl	8004a28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00c      	beq.n	80043e6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d007      	beq.n	80043e6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80043de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f000 fb3f 	bl	8004a64 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d00c      	beq.n	800440a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d007      	beq.n	800440a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004402:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f000 fb37 	bl	8004a78 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004410:	2b00      	cmp	r3, #0
 8004412:	d00c      	beq.n	800442e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d007      	beq.n	800442e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004426:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f000 fb2f 	bl	8004a8c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d00c      	beq.n	8004452 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d007      	beq.n	8004452 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800444a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f000 fb27 	bl	8004aa0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004452:	bf00      	nop
 8004454:	3710      	adds	r7, #16
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
	...

0800445c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004466:	2300      	movs	r3, #0
 8004468:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004470:	2b01      	cmp	r3, #1
 8004472:	d101      	bne.n	8004478 <HAL_TIM_ConfigClockSource+0x1c>
 8004474:	2302      	movs	r3, #2
 8004476:	e0de      	b.n	8004636 <HAL_TIM_ConfigClockSource+0x1da>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2202      	movs	r2, #2
 8004484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004496:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800449a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80044a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	68ba      	ldr	r2, [r7, #8]
 80044aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a63      	ldr	r2, [pc, #396]	@ (8004640 <HAL_TIM_ConfigClockSource+0x1e4>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	f000 80a9 	beq.w	800460a <HAL_TIM_ConfigClockSource+0x1ae>
 80044b8:	4a61      	ldr	r2, [pc, #388]	@ (8004640 <HAL_TIM_ConfigClockSource+0x1e4>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	f200 80ae 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x1c0>
 80044c0:	4a60      	ldr	r2, [pc, #384]	@ (8004644 <HAL_TIM_ConfigClockSource+0x1e8>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	f000 80a1 	beq.w	800460a <HAL_TIM_ConfigClockSource+0x1ae>
 80044c8:	4a5e      	ldr	r2, [pc, #376]	@ (8004644 <HAL_TIM_ConfigClockSource+0x1e8>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	f200 80a6 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x1c0>
 80044d0:	4a5d      	ldr	r2, [pc, #372]	@ (8004648 <HAL_TIM_ConfigClockSource+0x1ec>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	f000 8099 	beq.w	800460a <HAL_TIM_ConfigClockSource+0x1ae>
 80044d8:	4a5b      	ldr	r2, [pc, #364]	@ (8004648 <HAL_TIM_ConfigClockSource+0x1ec>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	f200 809e 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x1c0>
 80044e0:	4a5a      	ldr	r2, [pc, #360]	@ (800464c <HAL_TIM_ConfigClockSource+0x1f0>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	f000 8091 	beq.w	800460a <HAL_TIM_ConfigClockSource+0x1ae>
 80044e8:	4a58      	ldr	r2, [pc, #352]	@ (800464c <HAL_TIM_ConfigClockSource+0x1f0>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	f200 8096 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x1c0>
 80044f0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80044f4:	f000 8089 	beq.w	800460a <HAL_TIM_ConfigClockSource+0x1ae>
 80044f8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80044fc:	f200 808e 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x1c0>
 8004500:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004504:	d03e      	beq.n	8004584 <HAL_TIM_ConfigClockSource+0x128>
 8004506:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800450a:	f200 8087 	bhi.w	800461c <HAL_TIM_ConfigClockSource+0x1c0>
 800450e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004512:	f000 8086 	beq.w	8004622 <HAL_TIM_ConfigClockSource+0x1c6>
 8004516:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800451a:	d87f      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x1c0>
 800451c:	2b70      	cmp	r3, #112	@ 0x70
 800451e:	d01a      	beq.n	8004556 <HAL_TIM_ConfigClockSource+0xfa>
 8004520:	2b70      	cmp	r3, #112	@ 0x70
 8004522:	d87b      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x1c0>
 8004524:	2b60      	cmp	r3, #96	@ 0x60
 8004526:	d050      	beq.n	80045ca <HAL_TIM_ConfigClockSource+0x16e>
 8004528:	2b60      	cmp	r3, #96	@ 0x60
 800452a:	d877      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x1c0>
 800452c:	2b50      	cmp	r3, #80	@ 0x50
 800452e:	d03c      	beq.n	80045aa <HAL_TIM_ConfigClockSource+0x14e>
 8004530:	2b50      	cmp	r3, #80	@ 0x50
 8004532:	d873      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x1c0>
 8004534:	2b40      	cmp	r3, #64	@ 0x40
 8004536:	d058      	beq.n	80045ea <HAL_TIM_ConfigClockSource+0x18e>
 8004538:	2b40      	cmp	r3, #64	@ 0x40
 800453a:	d86f      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x1c0>
 800453c:	2b30      	cmp	r3, #48	@ 0x30
 800453e:	d064      	beq.n	800460a <HAL_TIM_ConfigClockSource+0x1ae>
 8004540:	2b30      	cmp	r3, #48	@ 0x30
 8004542:	d86b      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x1c0>
 8004544:	2b20      	cmp	r3, #32
 8004546:	d060      	beq.n	800460a <HAL_TIM_ConfigClockSource+0x1ae>
 8004548:	2b20      	cmp	r3, #32
 800454a:	d867      	bhi.n	800461c <HAL_TIM_ConfigClockSource+0x1c0>
 800454c:	2b00      	cmp	r3, #0
 800454e:	d05c      	beq.n	800460a <HAL_TIM_ConfigClockSource+0x1ae>
 8004550:	2b10      	cmp	r3, #16
 8004552:	d05a      	beq.n	800460a <HAL_TIM_ConfigClockSource+0x1ae>
 8004554:	e062      	b.n	800461c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004566:	f000 f9bd 	bl	80048e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004578:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	609a      	str	r2, [r3, #8]
      break;
 8004582:	e04f      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004594:	f000 f9a6 	bl	80048e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	689a      	ldr	r2, [r3, #8]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80045a6:	609a      	str	r2, [r3, #8]
      break;
 80045a8:	e03c      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045b6:	461a      	mov	r2, r3
 80045b8:	f000 f918 	bl	80047ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2150      	movs	r1, #80	@ 0x50
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 f971 	bl	80048aa <TIM_ITRx_SetConfig>
      break;
 80045c8:	e02c      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045d6:	461a      	mov	r2, r3
 80045d8:	f000 f937 	bl	800484a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2160      	movs	r1, #96	@ 0x60
 80045e2:	4618      	mov	r0, r3
 80045e4:	f000 f961 	bl	80048aa <TIM_ITRx_SetConfig>
      break;
 80045e8:	e01c      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045f6:	461a      	mov	r2, r3
 80045f8:	f000 f8f8 	bl	80047ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2140      	movs	r1, #64	@ 0x40
 8004602:	4618      	mov	r0, r3
 8004604:	f000 f951 	bl	80048aa <TIM_ITRx_SetConfig>
      break;
 8004608:	e00c      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4619      	mov	r1, r3
 8004614:	4610      	mov	r0, r2
 8004616:	f000 f948 	bl	80048aa <TIM_ITRx_SetConfig>
      break;
 800461a:	e003      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	73fb      	strb	r3, [r7, #15]
      break;
 8004620:	e000      	b.n	8004624 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8004622:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004634:	7bfb      	ldrb	r3, [r7, #15]
}
 8004636:	4618      	mov	r0, r3
 8004638:	3710      	adds	r7, #16
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	00100070 	.word	0x00100070
 8004644:	00100040 	.word	0x00100040
 8004648:	00100030 	.word	0x00100030
 800464c:	00100020 	.word	0x00100020

08004650 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800466c:	bf00      	nop
 800466e:	370c      	adds	r7, #12
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr

08004678 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4a42      	ldr	r2, [pc, #264]	@ (80047d0 <TIM_Base_SetConfig+0x11c>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d00f      	beq.n	80046ec <TIM_Base_SetConfig+0x38>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046d2:	d00b      	beq.n	80046ec <TIM_Base_SetConfig+0x38>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a3f      	ldr	r2, [pc, #252]	@ (80047d4 <TIM_Base_SetConfig+0x120>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d007      	beq.n	80046ec <TIM_Base_SetConfig+0x38>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a3e      	ldr	r2, [pc, #248]	@ (80047d8 <TIM_Base_SetConfig+0x124>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d003      	beq.n	80046ec <TIM_Base_SetConfig+0x38>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a3d      	ldr	r2, [pc, #244]	@ (80047dc <TIM_Base_SetConfig+0x128>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d108      	bne.n	80046fe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	68fa      	ldr	r2, [r7, #12]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a33      	ldr	r2, [pc, #204]	@ (80047d0 <TIM_Base_SetConfig+0x11c>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d01b      	beq.n	800473e <TIM_Base_SetConfig+0x8a>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800470c:	d017      	beq.n	800473e <TIM_Base_SetConfig+0x8a>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a30      	ldr	r2, [pc, #192]	@ (80047d4 <TIM_Base_SetConfig+0x120>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d013      	beq.n	800473e <TIM_Base_SetConfig+0x8a>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a2f      	ldr	r2, [pc, #188]	@ (80047d8 <TIM_Base_SetConfig+0x124>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d00f      	beq.n	800473e <TIM_Base_SetConfig+0x8a>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a2e      	ldr	r2, [pc, #184]	@ (80047dc <TIM_Base_SetConfig+0x128>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d00b      	beq.n	800473e <TIM_Base_SetConfig+0x8a>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a2d      	ldr	r2, [pc, #180]	@ (80047e0 <TIM_Base_SetConfig+0x12c>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d007      	beq.n	800473e <TIM_Base_SetConfig+0x8a>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a2c      	ldr	r2, [pc, #176]	@ (80047e4 <TIM_Base_SetConfig+0x130>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d003      	beq.n	800473e <TIM_Base_SetConfig+0x8a>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a2b      	ldr	r2, [pc, #172]	@ (80047e8 <TIM_Base_SetConfig+0x134>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d108      	bne.n	8004750 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004744:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	4313      	orrs	r3, r2
 800474e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	4313      	orrs	r3, r2
 800475c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	689a      	ldr	r2, [r3, #8]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	4a16      	ldr	r2, [pc, #88]	@ (80047d0 <TIM_Base_SetConfig+0x11c>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d00f      	beq.n	800479c <TIM_Base_SetConfig+0xe8>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	4a17      	ldr	r2, [pc, #92]	@ (80047dc <TIM_Base_SetConfig+0x128>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d00b      	beq.n	800479c <TIM_Base_SetConfig+0xe8>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	4a16      	ldr	r2, [pc, #88]	@ (80047e0 <TIM_Base_SetConfig+0x12c>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d007      	beq.n	800479c <TIM_Base_SetConfig+0xe8>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	4a15      	ldr	r2, [pc, #84]	@ (80047e4 <TIM_Base_SetConfig+0x130>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d003      	beq.n	800479c <TIM_Base_SetConfig+0xe8>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	4a14      	ldr	r2, [pc, #80]	@ (80047e8 <TIM_Base_SetConfig+0x134>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d103      	bne.n	80047a4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	691a      	ldr	r2, [r3, #16]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	f003 0301 	and.w	r3, r3, #1
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d105      	bne.n	80047c2 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	691b      	ldr	r3, [r3, #16]
 80047ba:	f023 0201 	bic.w	r2, r3, #1
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	611a      	str	r2, [r3, #16]
  }
}
 80047c2:	bf00      	nop
 80047c4:	3714      	adds	r7, #20
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	40012c00 	.word	0x40012c00
 80047d4:	40000400 	.word	0x40000400
 80047d8:	40000800 	.word	0x40000800
 80047dc:	40013400 	.word	0x40013400
 80047e0:	40014000 	.word	0x40014000
 80047e4:	40014400 	.word	0x40014400
 80047e8:	40014800 	.word	0x40014800

080047ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b087      	sub	sp, #28
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	60f8      	str	r0, [r7, #12]
 80047f4:	60b9      	str	r1, [r7, #8]
 80047f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6a1b      	ldr	r3, [r3, #32]
 8004802:	f023 0201 	bic.w	r2, r3, #1
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	699b      	ldr	r3, [r3, #24]
 800480e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004816:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	011b      	lsls	r3, r3, #4
 800481c:	693a      	ldr	r2, [r7, #16]
 800481e:	4313      	orrs	r3, r2
 8004820:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	f023 030a 	bic.w	r3, r3, #10
 8004828:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800482a:	697a      	ldr	r2, [r7, #20]
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	4313      	orrs	r3, r2
 8004830:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	697a      	ldr	r2, [r7, #20]
 800483c:	621a      	str	r2, [r3, #32]
}
 800483e:	bf00      	nop
 8004840:	371c      	adds	r7, #28
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr

0800484a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800484a:	b480      	push	{r7}
 800484c:	b087      	sub	sp, #28
 800484e:	af00      	add	r7, sp, #0
 8004850:	60f8      	str	r0, [r7, #12]
 8004852:	60b9      	str	r1, [r7, #8]
 8004854:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6a1b      	ldr	r3, [r3, #32]
 8004860:	f023 0210 	bic.w	r2, r3, #16
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004874:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	031b      	lsls	r3, r3, #12
 800487a:	693a      	ldr	r2, [r7, #16]
 800487c:	4313      	orrs	r3, r2
 800487e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004886:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	011b      	lsls	r3, r3, #4
 800488c:	697a      	ldr	r2, [r7, #20]
 800488e:	4313      	orrs	r3, r2
 8004890:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	693a      	ldr	r2, [r7, #16]
 8004896:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	697a      	ldr	r2, [r7, #20]
 800489c:	621a      	str	r2, [r3, #32]
}
 800489e:	bf00      	nop
 80048a0:	371c      	adds	r7, #28
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr

080048aa <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80048aa:	b480      	push	{r7}
 80048ac:	b085      	sub	sp, #20
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
 80048b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80048c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048c6:	683a      	ldr	r2, [r7, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	f043 0307 	orr.w	r3, r3, #7
 80048d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	609a      	str	r2, [r3, #8]
}
 80048d8:	bf00      	nop
 80048da:	3714      	adds	r7, #20
 80048dc:	46bd      	mov	sp, r7
 80048de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e2:	4770      	bx	lr

080048e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b087      	sub	sp, #28
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	60f8      	str	r0, [r7, #12]
 80048ec:	60b9      	str	r1, [r7, #8]
 80048ee:	607a      	str	r2, [r7, #4]
 80048f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	021a      	lsls	r2, r3, #8
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	431a      	orrs	r2, r3
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	4313      	orrs	r3, r2
 800490c:	697a      	ldr	r2, [r7, #20]
 800490e:	4313      	orrs	r3, r2
 8004910:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	697a      	ldr	r2, [r7, #20]
 8004916:	609a      	str	r2, [r3, #8]
}
 8004918:	bf00      	nop
 800491a:	371c      	adds	r7, #28
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004924:	b480      	push	{r7}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004934:	2b01      	cmp	r3, #1
 8004936:	d101      	bne.n	800493c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004938:	2302      	movs	r3, #2
 800493a:	e065      	b.n	8004a08 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2202      	movs	r2, #2
 8004948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a2c      	ldr	r2, [pc, #176]	@ (8004a14 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d004      	beq.n	8004970 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a2b      	ldr	r2, [pc, #172]	@ (8004a18 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d108      	bne.n	8004982 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004976:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	4313      	orrs	r3, r2
 8004980:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004988:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800498c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	68fa      	ldr	r2, [r7, #12]
 8004994:	4313      	orrs	r3, r2
 8004996:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a1b      	ldr	r2, [pc, #108]	@ (8004a14 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d018      	beq.n	80049dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049b2:	d013      	beq.n	80049dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a18      	ldr	r2, [pc, #96]	@ (8004a1c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d00e      	beq.n	80049dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a17      	ldr	r2, [pc, #92]	@ (8004a20 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d009      	beq.n	80049dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a12      	ldr	r2, [pc, #72]	@ (8004a18 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d004      	beq.n	80049dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a13      	ldr	r2, [pc, #76]	@ (8004a24 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d10c      	bne.n	80049f6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68ba      	ldr	r2, [r7, #8]
 80049f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2201      	movs	r2, #1
 80049fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004a06:	2300      	movs	r3, #0
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3714      	adds	r7, #20
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a12:	4770      	bx	lr
 8004a14:	40012c00 	.word	0x40012c00
 8004a18:	40013400 	.word	0x40013400
 8004a1c:	40000400 	.word	0x40000400
 8004a20:	40000800 	.word	0x40000800
 8004a24:	40014000 	.word	0x40014000

08004a28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a30:	bf00      	nop
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a44:	bf00      	nop
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr

08004a50 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004a58:	bf00      	nop
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b083      	sub	sp, #12
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004a94:	bf00      	nop
 8004a96:	370c      	adds	r7, #12
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr

08004aa0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d101      	bne.n	8004ac6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e042      	b.n	8004b4c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d106      	bne.n	8004ade <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f7fc fed7 	bl	800188c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2224      	movs	r2, #36	@ 0x24
 8004ae2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f022 0201 	bic.w	r2, r2, #1
 8004af4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d002      	beq.n	8004b04 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f000 fb82 	bl	8005208 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 f8b3 	bl	8004c70 <UART_SetConfig>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d101      	bne.n	8004b14 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e01b      	b.n	8004b4c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	685a      	ldr	r2, [r3, #4]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	689a      	ldr	r2, [r3, #8]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f042 0201 	orr.w	r2, r2, #1
 8004b42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 fc01 	bl	800534c <UART_CheckIdleState>
 8004b4a:	4603      	mov	r3, r0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3708      	adds	r7, #8
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b08a      	sub	sp, #40	@ 0x28
 8004b58:	af02      	add	r7, sp, #8
 8004b5a:	60f8      	str	r0, [r7, #12]
 8004b5c:	60b9      	str	r1, [r7, #8]
 8004b5e:	603b      	str	r3, [r7, #0]
 8004b60:	4613      	mov	r3, r2
 8004b62:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b6a:	2b20      	cmp	r3, #32
 8004b6c:	d17b      	bne.n	8004c66 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d002      	beq.n	8004b7a <HAL_UART_Transmit+0x26>
 8004b74:	88fb      	ldrh	r3, [r7, #6]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d101      	bne.n	8004b7e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e074      	b.n	8004c68 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2221      	movs	r2, #33	@ 0x21
 8004b8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b8e:	f7fd f899 	bl	8001cc4 <HAL_GetTick>
 8004b92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	88fa      	ldrh	r2, [r7, #6]
 8004b98:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	88fa      	ldrh	r2, [r7, #6]
 8004ba0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bac:	d108      	bne.n	8004bc0 <HAL_UART_Transmit+0x6c>
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d104      	bne.n	8004bc0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	61bb      	str	r3, [r7, #24]
 8004bbe:	e003      	b.n	8004bc8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004bc8:	e030      	b.n	8004c2c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	2180      	movs	r1, #128	@ 0x80
 8004bd4:	68f8      	ldr	r0, [r7, #12]
 8004bd6:	f000 fc63 	bl	80054a0 <UART_WaitOnFlagUntilTimeout>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d005      	beq.n	8004bec <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2220      	movs	r2, #32
 8004be4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	e03d      	b.n	8004c68 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d10b      	bne.n	8004c0a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	881b      	ldrh	r3, [r3, #0]
 8004bf6:	461a      	mov	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c00:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	3302      	adds	r3, #2
 8004c06:	61bb      	str	r3, [r7, #24]
 8004c08:	e007      	b.n	8004c1a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	781a      	ldrb	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004c14:	69fb      	ldr	r3, [r7, #28]
 8004c16:	3301      	adds	r3, #1
 8004c18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	3b01      	subs	r3, #1
 8004c24:	b29a      	uxth	r2, r3
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d1c8      	bne.n	8004bca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	9300      	str	r3, [sp, #0]
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	2140      	movs	r1, #64	@ 0x40
 8004c42:	68f8      	ldr	r0, [r7, #12]
 8004c44:	f000 fc2c 	bl	80054a0 <UART_WaitOnFlagUntilTimeout>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d005      	beq.n	8004c5a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2220      	movs	r2, #32
 8004c52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	e006      	b.n	8004c68 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2220      	movs	r2, #32
 8004c5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004c62:	2300      	movs	r3, #0
 8004c64:	e000      	b.n	8004c68 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004c66:	2302      	movs	r3, #2
  }
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3720      	adds	r7, #32
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c74:	b08c      	sub	sp, #48	@ 0x30
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	689a      	ldr	r2, [r3, #8]
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	691b      	ldr	r3, [r3, #16]
 8004c88:	431a      	orrs	r2, r3
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	431a      	orrs	r2, r3
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	69db      	ldr	r3, [r3, #28]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	4bab      	ldr	r3, [pc, #684]	@ (8004f4c <UART_SetConfig+0x2dc>)
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	697a      	ldr	r2, [r7, #20]
 8004ca4:	6812      	ldr	r2, [r2, #0]
 8004ca6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ca8:	430b      	orrs	r3, r1
 8004caa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	68da      	ldr	r2, [r3, #12]
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	699b      	ldr	r3, [r3, #24]
 8004cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4aa0      	ldr	r2, [pc, #640]	@ (8004f50 <UART_SetConfig+0x2e0>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d004      	beq.n	8004cdc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	6a1b      	ldr	r3, [r3, #32]
 8004cd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004ce6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	6812      	ldr	r2, [r2, #0]
 8004cee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004cf0:	430b      	orrs	r3, r1
 8004cf2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cfa:	f023 010f 	bic.w	r1, r3, #15
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	430a      	orrs	r2, r1
 8004d08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a91      	ldr	r2, [pc, #580]	@ (8004f54 <UART_SetConfig+0x2e4>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d125      	bne.n	8004d60 <UART_SetConfig+0xf0>
 8004d14:	4b90      	ldr	r3, [pc, #576]	@ (8004f58 <UART_SetConfig+0x2e8>)
 8004d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d1a:	f003 0303 	and.w	r3, r3, #3
 8004d1e:	2b03      	cmp	r3, #3
 8004d20:	d81a      	bhi.n	8004d58 <UART_SetConfig+0xe8>
 8004d22:	a201      	add	r2, pc, #4	@ (adr r2, 8004d28 <UART_SetConfig+0xb8>)
 8004d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d28:	08004d39 	.word	0x08004d39
 8004d2c:	08004d49 	.word	0x08004d49
 8004d30:	08004d41 	.word	0x08004d41
 8004d34:	08004d51 	.word	0x08004d51
 8004d38:	2301      	movs	r3, #1
 8004d3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d3e:	e0d6      	b.n	8004eee <UART_SetConfig+0x27e>
 8004d40:	2302      	movs	r3, #2
 8004d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d46:	e0d2      	b.n	8004eee <UART_SetConfig+0x27e>
 8004d48:	2304      	movs	r3, #4
 8004d4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d4e:	e0ce      	b.n	8004eee <UART_SetConfig+0x27e>
 8004d50:	2308      	movs	r3, #8
 8004d52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d56:	e0ca      	b.n	8004eee <UART_SetConfig+0x27e>
 8004d58:	2310      	movs	r3, #16
 8004d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004d5e:	e0c6      	b.n	8004eee <UART_SetConfig+0x27e>
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a7d      	ldr	r2, [pc, #500]	@ (8004f5c <UART_SetConfig+0x2ec>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d138      	bne.n	8004ddc <UART_SetConfig+0x16c>
 8004d6a:	4b7b      	ldr	r3, [pc, #492]	@ (8004f58 <UART_SetConfig+0x2e8>)
 8004d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d70:	f003 030c 	and.w	r3, r3, #12
 8004d74:	2b0c      	cmp	r3, #12
 8004d76:	d82d      	bhi.n	8004dd4 <UART_SetConfig+0x164>
 8004d78:	a201      	add	r2, pc, #4	@ (adr r2, 8004d80 <UART_SetConfig+0x110>)
 8004d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d7e:	bf00      	nop
 8004d80:	08004db5 	.word	0x08004db5
 8004d84:	08004dd5 	.word	0x08004dd5
 8004d88:	08004dd5 	.word	0x08004dd5
 8004d8c:	08004dd5 	.word	0x08004dd5
 8004d90:	08004dc5 	.word	0x08004dc5
 8004d94:	08004dd5 	.word	0x08004dd5
 8004d98:	08004dd5 	.word	0x08004dd5
 8004d9c:	08004dd5 	.word	0x08004dd5
 8004da0:	08004dbd 	.word	0x08004dbd
 8004da4:	08004dd5 	.word	0x08004dd5
 8004da8:	08004dd5 	.word	0x08004dd5
 8004dac:	08004dd5 	.word	0x08004dd5
 8004db0:	08004dcd 	.word	0x08004dcd
 8004db4:	2300      	movs	r3, #0
 8004db6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dba:	e098      	b.n	8004eee <UART_SetConfig+0x27e>
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dc2:	e094      	b.n	8004eee <UART_SetConfig+0x27e>
 8004dc4:	2304      	movs	r3, #4
 8004dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dca:	e090      	b.n	8004eee <UART_SetConfig+0x27e>
 8004dcc:	2308      	movs	r3, #8
 8004dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dd2:	e08c      	b.n	8004eee <UART_SetConfig+0x27e>
 8004dd4:	2310      	movs	r3, #16
 8004dd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004dda:	e088      	b.n	8004eee <UART_SetConfig+0x27e>
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a5f      	ldr	r2, [pc, #380]	@ (8004f60 <UART_SetConfig+0x2f0>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d125      	bne.n	8004e32 <UART_SetConfig+0x1c2>
 8004de6:	4b5c      	ldr	r3, [pc, #368]	@ (8004f58 <UART_SetConfig+0x2e8>)
 8004de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dec:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004df0:	2b30      	cmp	r3, #48	@ 0x30
 8004df2:	d016      	beq.n	8004e22 <UART_SetConfig+0x1b2>
 8004df4:	2b30      	cmp	r3, #48	@ 0x30
 8004df6:	d818      	bhi.n	8004e2a <UART_SetConfig+0x1ba>
 8004df8:	2b20      	cmp	r3, #32
 8004dfa:	d00a      	beq.n	8004e12 <UART_SetConfig+0x1a2>
 8004dfc:	2b20      	cmp	r3, #32
 8004dfe:	d814      	bhi.n	8004e2a <UART_SetConfig+0x1ba>
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d002      	beq.n	8004e0a <UART_SetConfig+0x19a>
 8004e04:	2b10      	cmp	r3, #16
 8004e06:	d008      	beq.n	8004e1a <UART_SetConfig+0x1aa>
 8004e08:	e00f      	b.n	8004e2a <UART_SetConfig+0x1ba>
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e10:	e06d      	b.n	8004eee <UART_SetConfig+0x27e>
 8004e12:	2302      	movs	r3, #2
 8004e14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e18:	e069      	b.n	8004eee <UART_SetConfig+0x27e>
 8004e1a:	2304      	movs	r3, #4
 8004e1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e20:	e065      	b.n	8004eee <UART_SetConfig+0x27e>
 8004e22:	2308      	movs	r3, #8
 8004e24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e28:	e061      	b.n	8004eee <UART_SetConfig+0x27e>
 8004e2a:	2310      	movs	r3, #16
 8004e2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e30:	e05d      	b.n	8004eee <UART_SetConfig+0x27e>
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a4b      	ldr	r2, [pc, #300]	@ (8004f64 <UART_SetConfig+0x2f4>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d125      	bne.n	8004e88 <UART_SetConfig+0x218>
 8004e3c:	4b46      	ldr	r3, [pc, #280]	@ (8004f58 <UART_SetConfig+0x2e8>)
 8004e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e42:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004e46:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e48:	d016      	beq.n	8004e78 <UART_SetConfig+0x208>
 8004e4a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e4c:	d818      	bhi.n	8004e80 <UART_SetConfig+0x210>
 8004e4e:	2b80      	cmp	r3, #128	@ 0x80
 8004e50:	d00a      	beq.n	8004e68 <UART_SetConfig+0x1f8>
 8004e52:	2b80      	cmp	r3, #128	@ 0x80
 8004e54:	d814      	bhi.n	8004e80 <UART_SetConfig+0x210>
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d002      	beq.n	8004e60 <UART_SetConfig+0x1f0>
 8004e5a:	2b40      	cmp	r3, #64	@ 0x40
 8004e5c:	d008      	beq.n	8004e70 <UART_SetConfig+0x200>
 8004e5e:	e00f      	b.n	8004e80 <UART_SetConfig+0x210>
 8004e60:	2300      	movs	r3, #0
 8004e62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e66:	e042      	b.n	8004eee <UART_SetConfig+0x27e>
 8004e68:	2302      	movs	r3, #2
 8004e6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e6e:	e03e      	b.n	8004eee <UART_SetConfig+0x27e>
 8004e70:	2304      	movs	r3, #4
 8004e72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e76:	e03a      	b.n	8004eee <UART_SetConfig+0x27e>
 8004e78:	2308      	movs	r3, #8
 8004e7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e7e:	e036      	b.n	8004eee <UART_SetConfig+0x27e>
 8004e80:	2310      	movs	r3, #16
 8004e82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e86:	e032      	b.n	8004eee <UART_SetConfig+0x27e>
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a30      	ldr	r2, [pc, #192]	@ (8004f50 <UART_SetConfig+0x2e0>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d12a      	bne.n	8004ee8 <UART_SetConfig+0x278>
 8004e92:	4b31      	ldr	r3, [pc, #196]	@ (8004f58 <UART_SetConfig+0x2e8>)
 8004e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e98:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004e9c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ea0:	d01a      	beq.n	8004ed8 <UART_SetConfig+0x268>
 8004ea2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ea6:	d81b      	bhi.n	8004ee0 <UART_SetConfig+0x270>
 8004ea8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004eac:	d00c      	beq.n	8004ec8 <UART_SetConfig+0x258>
 8004eae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004eb2:	d815      	bhi.n	8004ee0 <UART_SetConfig+0x270>
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d003      	beq.n	8004ec0 <UART_SetConfig+0x250>
 8004eb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ebc:	d008      	beq.n	8004ed0 <UART_SetConfig+0x260>
 8004ebe:	e00f      	b.n	8004ee0 <UART_SetConfig+0x270>
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ec6:	e012      	b.n	8004eee <UART_SetConfig+0x27e>
 8004ec8:	2302      	movs	r3, #2
 8004eca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ece:	e00e      	b.n	8004eee <UART_SetConfig+0x27e>
 8004ed0:	2304      	movs	r3, #4
 8004ed2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ed6:	e00a      	b.n	8004eee <UART_SetConfig+0x27e>
 8004ed8:	2308      	movs	r3, #8
 8004eda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ede:	e006      	b.n	8004eee <UART_SetConfig+0x27e>
 8004ee0:	2310      	movs	r3, #16
 8004ee2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ee6:	e002      	b.n	8004eee <UART_SetConfig+0x27e>
 8004ee8:	2310      	movs	r3, #16
 8004eea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a17      	ldr	r2, [pc, #92]	@ (8004f50 <UART_SetConfig+0x2e0>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	f040 80a8 	bne.w	800504a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004efa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004efe:	2b08      	cmp	r3, #8
 8004f00:	d834      	bhi.n	8004f6c <UART_SetConfig+0x2fc>
 8004f02:	a201      	add	r2, pc, #4	@ (adr r2, 8004f08 <UART_SetConfig+0x298>)
 8004f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f08:	08004f2d 	.word	0x08004f2d
 8004f0c:	08004f6d 	.word	0x08004f6d
 8004f10:	08004f35 	.word	0x08004f35
 8004f14:	08004f6d 	.word	0x08004f6d
 8004f18:	08004f3b 	.word	0x08004f3b
 8004f1c:	08004f6d 	.word	0x08004f6d
 8004f20:	08004f6d 	.word	0x08004f6d
 8004f24:	08004f6d 	.word	0x08004f6d
 8004f28:	08004f43 	.word	0x08004f43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f2c:	f7fe fe22 	bl	8003b74 <HAL_RCC_GetPCLK1Freq>
 8004f30:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004f32:	e021      	b.n	8004f78 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f34:	4b0c      	ldr	r3, [pc, #48]	@ (8004f68 <UART_SetConfig+0x2f8>)
 8004f36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004f38:	e01e      	b.n	8004f78 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f3a:	f7fe fdad 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8004f3e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004f40:	e01a      	b.n	8004f78 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004f48:	e016      	b.n	8004f78 <UART_SetConfig+0x308>
 8004f4a:	bf00      	nop
 8004f4c:	cfff69f3 	.word	0xcfff69f3
 8004f50:	40008000 	.word	0x40008000
 8004f54:	40013800 	.word	0x40013800
 8004f58:	40021000 	.word	0x40021000
 8004f5c:	40004400 	.word	0x40004400
 8004f60:	40004800 	.word	0x40004800
 8004f64:	40004c00 	.word	0x40004c00
 8004f68:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004f76:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	f000 812a 	beq.w	80051d4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f84:	4a9e      	ldr	r2, [pc, #632]	@ (8005200 <UART_SetConfig+0x590>)
 8004f86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f92:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	685a      	ldr	r2, [r3, #4]
 8004f98:	4613      	mov	r3, r2
 8004f9a:	005b      	lsls	r3, r3, #1
 8004f9c:	4413      	add	r3, r2
 8004f9e:	69ba      	ldr	r2, [r7, #24]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d305      	bcc.n	8004fb0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004faa:	69ba      	ldr	r2, [r7, #24]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d903      	bls.n	8004fb8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004fb6:	e10d      	b.n	80051d4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fba:	2200      	movs	r2, #0
 8004fbc:	60bb      	str	r3, [r7, #8]
 8004fbe:	60fa      	str	r2, [r7, #12]
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc4:	4a8e      	ldr	r2, [pc, #568]	@ (8005200 <UART_SetConfig+0x590>)
 8004fc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	2200      	movs	r2, #0
 8004fce:	603b      	str	r3, [r7, #0]
 8004fd0:	607a      	str	r2, [r7, #4]
 8004fd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fd6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004fda:	f7fb fe7d 	bl	8000cd8 <__aeabi_uldivmod>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	460b      	mov	r3, r1
 8004fe2:	4610      	mov	r0, r2
 8004fe4:	4619      	mov	r1, r3
 8004fe6:	f04f 0200 	mov.w	r2, #0
 8004fea:	f04f 0300 	mov.w	r3, #0
 8004fee:	020b      	lsls	r3, r1, #8
 8004ff0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004ff4:	0202      	lsls	r2, r0, #8
 8004ff6:	6979      	ldr	r1, [r7, #20]
 8004ff8:	6849      	ldr	r1, [r1, #4]
 8004ffa:	0849      	lsrs	r1, r1, #1
 8004ffc:	2000      	movs	r0, #0
 8004ffe:	460c      	mov	r4, r1
 8005000:	4605      	mov	r5, r0
 8005002:	eb12 0804 	adds.w	r8, r2, r4
 8005006:	eb43 0905 	adc.w	r9, r3, r5
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	469a      	mov	sl, r3
 8005012:	4693      	mov	fp, r2
 8005014:	4652      	mov	r2, sl
 8005016:	465b      	mov	r3, fp
 8005018:	4640      	mov	r0, r8
 800501a:	4649      	mov	r1, r9
 800501c:	f7fb fe5c 	bl	8000cd8 <__aeabi_uldivmod>
 8005020:	4602      	mov	r2, r0
 8005022:	460b      	mov	r3, r1
 8005024:	4613      	mov	r3, r2
 8005026:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005028:	6a3b      	ldr	r3, [r7, #32]
 800502a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800502e:	d308      	bcc.n	8005042 <UART_SetConfig+0x3d2>
 8005030:	6a3b      	ldr	r3, [r7, #32]
 8005032:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005036:	d204      	bcs.n	8005042 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6a3a      	ldr	r2, [r7, #32]
 800503e:	60da      	str	r2, [r3, #12]
 8005040:	e0c8      	b.n	80051d4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005048:	e0c4      	b.n	80051d4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	69db      	ldr	r3, [r3, #28]
 800504e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005052:	d167      	bne.n	8005124 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8005054:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005058:	2b08      	cmp	r3, #8
 800505a:	d828      	bhi.n	80050ae <UART_SetConfig+0x43e>
 800505c:	a201      	add	r2, pc, #4	@ (adr r2, 8005064 <UART_SetConfig+0x3f4>)
 800505e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005062:	bf00      	nop
 8005064:	08005089 	.word	0x08005089
 8005068:	08005091 	.word	0x08005091
 800506c:	08005099 	.word	0x08005099
 8005070:	080050af 	.word	0x080050af
 8005074:	0800509f 	.word	0x0800509f
 8005078:	080050af 	.word	0x080050af
 800507c:	080050af 	.word	0x080050af
 8005080:	080050af 	.word	0x080050af
 8005084:	080050a7 	.word	0x080050a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005088:	f7fe fd74 	bl	8003b74 <HAL_RCC_GetPCLK1Freq>
 800508c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800508e:	e014      	b.n	80050ba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005090:	f7fe fd86 	bl	8003ba0 <HAL_RCC_GetPCLK2Freq>
 8005094:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005096:	e010      	b.n	80050ba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005098:	4b5a      	ldr	r3, [pc, #360]	@ (8005204 <UART_SetConfig+0x594>)
 800509a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800509c:	e00d      	b.n	80050ba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800509e:	f7fe fcfb 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 80050a2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80050a4:	e009      	b.n	80050ba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80050ac:	e005      	b.n	80050ba <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80050ae:	2300      	movs	r3, #0
 80050b0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80050b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80050ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050bc:	2b00      	cmp	r3, #0
 80050be:	f000 8089 	beq.w	80051d4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c6:	4a4e      	ldr	r2, [pc, #312]	@ (8005200 <UART_SetConfig+0x590>)
 80050c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050cc:	461a      	mov	r2, r3
 80050ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80050d4:	005a      	lsls	r2, r3, #1
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	085b      	lsrs	r3, r3, #1
 80050dc:	441a      	add	r2, r3
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050e8:	6a3b      	ldr	r3, [r7, #32]
 80050ea:	2b0f      	cmp	r3, #15
 80050ec:	d916      	bls.n	800511c <UART_SetConfig+0x4ac>
 80050ee:	6a3b      	ldr	r3, [r7, #32]
 80050f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050f4:	d212      	bcs.n	800511c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80050f6:	6a3b      	ldr	r3, [r7, #32]
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	f023 030f 	bic.w	r3, r3, #15
 80050fe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005100:	6a3b      	ldr	r3, [r7, #32]
 8005102:	085b      	lsrs	r3, r3, #1
 8005104:	b29b      	uxth	r3, r3
 8005106:	f003 0307 	and.w	r3, r3, #7
 800510a:	b29a      	uxth	r2, r3
 800510c:	8bfb      	ldrh	r3, [r7, #30]
 800510e:	4313      	orrs	r3, r2
 8005110:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	8bfa      	ldrh	r2, [r7, #30]
 8005118:	60da      	str	r2, [r3, #12]
 800511a:	e05b      	b.n	80051d4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005122:	e057      	b.n	80051d4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005124:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005128:	2b08      	cmp	r3, #8
 800512a:	d828      	bhi.n	800517e <UART_SetConfig+0x50e>
 800512c:	a201      	add	r2, pc, #4	@ (adr r2, 8005134 <UART_SetConfig+0x4c4>)
 800512e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005132:	bf00      	nop
 8005134:	08005159 	.word	0x08005159
 8005138:	08005161 	.word	0x08005161
 800513c:	08005169 	.word	0x08005169
 8005140:	0800517f 	.word	0x0800517f
 8005144:	0800516f 	.word	0x0800516f
 8005148:	0800517f 	.word	0x0800517f
 800514c:	0800517f 	.word	0x0800517f
 8005150:	0800517f 	.word	0x0800517f
 8005154:	08005177 	.word	0x08005177
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005158:	f7fe fd0c 	bl	8003b74 <HAL_RCC_GetPCLK1Freq>
 800515c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800515e:	e014      	b.n	800518a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005160:	f7fe fd1e 	bl	8003ba0 <HAL_RCC_GetPCLK2Freq>
 8005164:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005166:	e010      	b.n	800518a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005168:	4b26      	ldr	r3, [pc, #152]	@ (8005204 <UART_SetConfig+0x594>)
 800516a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800516c:	e00d      	b.n	800518a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800516e:	f7fe fc93 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8005172:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005174:	e009      	b.n	800518a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005176:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800517a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800517c:	e005      	b.n	800518a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800517e:	2300      	movs	r3, #0
 8005180:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005188:	bf00      	nop
    }

    if (pclk != 0U)
 800518a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800518c:	2b00      	cmp	r3, #0
 800518e:	d021      	beq.n	80051d4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005194:	4a1a      	ldr	r2, [pc, #104]	@ (8005200 <UART_SetConfig+0x590>)
 8005196:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800519a:	461a      	mov	r2, r3
 800519c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519e:	fbb3 f2f2 	udiv	r2, r3, r2
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	085b      	lsrs	r3, r3, #1
 80051a8:	441a      	add	r2, r3
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80051b2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051b4:	6a3b      	ldr	r3, [r7, #32]
 80051b6:	2b0f      	cmp	r3, #15
 80051b8:	d909      	bls.n	80051ce <UART_SetConfig+0x55e>
 80051ba:	6a3b      	ldr	r3, [r7, #32]
 80051bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051c0:	d205      	bcs.n	80051ce <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80051c2:	6a3b      	ldr	r3, [r7, #32]
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	60da      	str	r2, [r3, #12]
 80051cc:	e002      	b.n	80051d4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	2201      	movs	r2, #1
 80051e0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	2200      	movs	r2, #0
 80051e8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	2200      	movs	r2, #0
 80051ee:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80051f0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80051f4:	4618      	mov	r0, r3
 80051f6:	3730      	adds	r7, #48	@ 0x30
 80051f8:	46bd      	mov	sp, r7
 80051fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051fe:	bf00      	nop
 8005200:	0800e0fc 	.word	0x0800e0fc
 8005204:	00f42400 	.word	0x00f42400

08005208 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005214:	f003 0308 	and.w	r3, r3, #8
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00a      	beq.n	8005232 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	430a      	orrs	r2, r1
 8005230:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005236:	f003 0301 	and.w	r3, r3, #1
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00a      	beq.n	8005254 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	430a      	orrs	r2, r1
 8005252:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005258:	f003 0302 	and.w	r3, r3, #2
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00a      	beq.n	8005276 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	430a      	orrs	r2, r1
 8005274:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800527a:	f003 0304 	and.w	r3, r3, #4
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00a      	beq.n	8005298 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	430a      	orrs	r2, r1
 8005296:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800529c:	f003 0310 	and.w	r3, r3, #16
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00a      	beq.n	80052ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	430a      	orrs	r2, r1
 80052b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052be:	f003 0320 	and.w	r3, r3, #32
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00a      	beq.n	80052dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	430a      	orrs	r2, r1
 80052da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d01a      	beq.n	800531e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	430a      	orrs	r2, r1
 80052fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005302:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005306:	d10a      	bne.n	800531e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	430a      	orrs	r2, r1
 800531c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005322:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00a      	beq.n	8005340 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	430a      	orrs	r2, r1
 800533e:	605a      	str	r2, [r3, #4]
  }
}
 8005340:	bf00      	nop
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b098      	sub	sp, #96	@ 0x60
 8005350:	af02      	add	r7, sp, #8
 8005352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800535c:	f7fc fcb2 	bl	8001cc4 <HAL_GetTick>
 8005360:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 0308 	and.w	r3, r3, #8
 800536c:	2b08      	cmp	r3, #8
 800536e:	d12f      	bne.n	80053d0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005370:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005378:	2200      	movs	r2, #0
 800537a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f88e 	bl	80054a0 <UART_WaitOnFlagUntilTimeout>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d022      	beq.n	80053d0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005392:	e853 3f00 	ldrex	r3, [r3]
 8005396:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800539a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800539e:	653b      	str	r3, [r7, #80]	@ 0x50
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	461a      	mov	r2, r3
 80053a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80053aa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80053ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053b0:	e841 2300 	strex	r3, r2, [r1]
 80053b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80053b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d1e6      	bne.n	800538a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2220      	movs	r2, #32
 80053c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e063      	b.n	8005498 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 0304 	and.w	r3, r3, #4
 80053da:	2b04      	cmp	r3, #4
 80053dc:	d149      	bne.n	8005472 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053de:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80053e2:	9300      	str	r3, [sp, #0]
 80053e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053e6:	2200      	movs	r2, #0
 80053e8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f000 f857 	bl	80054a0 <UART_WaitOnFlagUntilTimeout>
 80053f2:	4603      	mov	r3, r0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d03c      	beq.n	8005472 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005400:	e853 3f00 	ldrex	r3, [r3]
 8005404:	623b      	str	r3, [r7, #32]
   return(result);
 8005406:	6a3b      	ldr	r3, [r7, #32]
 8005408:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800540c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	461a      	mov	r2, r3
 8005414:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005416:	633b      	str	r3, [r7, #48]	@ 0x30
 8005418:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800541a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800541c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800541e:	e841 2300 	strex	r3, r2, [r1]
 8005422:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005426:	2b00      	cmp	r3, #0
 8005428:	d1e6      	bne.n	80053f8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	3308      	adds	r3, #8
 8005430:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	e853 3f00 	ldrex	r3, [r3]
 8005438:	60fb      	str	r3, [r7, #12]
   return(result);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f023 0301 	bic.w	r3, r3, #1
 8005440:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	3308      	adds	r3, #8
 8005448:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800544a:	61fa      	str	r2, [r7, #28]
 800544c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800544e:	69b9      	ldr	r1, [r7, #24]
 8005450:	69fa      	ldr	r2, [r7, #28]
 8005452:	e841 2300 	strex	r3, r2, [r1]
 8005456:	617b      	str	r3, [r7, #20]
   return(result);
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d1e5      	bne.n	800542a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2220      	movs	r2, #32
 8005462:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800546e:	2303      	movs	r3, #3
 8005470:	e012      	b.n	8005498 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2220      	movs	r2, #32
 8005476:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2220      	movs	r2, #32
 800547e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005496:	2300      	movs	r3, #0
}
 8005498:	4618      	mov	r0, r3
 800549a:	3758      	adds	r7, #88	@ 0x58
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b084      	sub	sp, #16
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	603b      	str	r3, [r7, #0]
 80054ac:	4613      	mov	r3, r2
 80054ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054b0:	e04f      	b.n	8005552 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054b2:	69bb      	ldr	r3, [r7, #24]
 80054b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b8:	d04b      	beq.n	8005552 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054ba:	f7fc fc03 	bl	8001cc4 <HAL_GetTick>
 80054be:	4602      	mov	r2, r0
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	69ba      	ldr	r2, [r7, #24]
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d302      	bcc.n	80054d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80054ca:	69bb      	ldr	r3, [r7, #24]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d101      	bne.n	80054d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80054d0:	2303      	movs	r3, #3
 80054d2:	e04e      	b.n	8005572 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 0304 	and.w	r3, r3, #4
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d037      	beq.n	8005552 <UART_WaitOnFlagUntilTimeout+0xb2>
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	2b80      	cmp	r3, #128	@ 0x80
 80054e6:	d034      	beq.n	8005552 <UART_WaitOnFlagUntilTimeout+0xb2>
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	2b40      	cmp	r3, #64	@ 0x40
 80054ec:	d031      	beq.n	8005552 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	69db      	ldr	r3, [r3, #28]
 80054f4:	f003 0308 	and.w	r3, r3, #8
 80054f8:	2b08      	cmp	r3, #8
 80054fa:	d110      	bne.n	800551e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	2208      	movs	r2, #8
 8005502:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005504:	68f8      	ldr	r0, [r7, #12]
 8005506:	f000 f838 	bl	800557a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2208      	movs	r2, #8
 800550e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e029      	b.n	8005572 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	69db      	ldr	r3, [r3, #28]
 8005524:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005528:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800552c:	d111      	bne.n	8005552 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005536:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005538:	68f8      	ldr	r0, [r7, #12]
 800553a:	f000 f81e 	bl	800557a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2220      	movs	r2, #32
 8005542:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	e00f      	b.n	8005572 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	69da      	ldr	r2, [r3, #28]
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	4013      	ands	r3, r2
 800555c:	68ba      	ldr	r2, [r7, #8]
 800555e:	429a      	cmp	r2, r3
 8005560:	bf0c      	ite	eq
 8005562:	2301      	moveq	r3, #1
 8005564:	2300      	movne	r3, #0
 8005566:	b2db      	uxtb	r3, r3
 8005568:	461a      	mov	r2, r3
 800556a:	79fb      	ldrb	r3, [r7, #7]
 800556c:	429a      	cmp	r2, r3
 800556e:	d0a0      	beq.n	80054b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005570:	2300      	movs	r3, #0
}
 8005572:	4618      	mov	r0, r3
 8005574:	3710      	adds	r7, #16
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}

0800557a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800557a:	b480      	push	{r7}
 800557c:	b095      	sub	sp, #84	@ 0x54
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800558a:	e853 3f00 	ldrex	r3, [r3]
 800558e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005592:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005596:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	461a      	mov	r2, r3
 800559e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80055a2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80055a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80055a8:	e841 2300 	strex	r3, r2, [r1]
 80055ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80055ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d1e6      	bne.n	8005582 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	3308      	adds	r3, #8
 80055ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055bc:	6a3b      	ldr	r3, [r7, #32]
 80055be:	e853 3f00 	ldrex	r3, [r3]
 80055c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055ca:	f023 0301 	bic.w	r3, r3, #1
 80055ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	3308      	adds	r3, #8
 80055d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80055da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055e0:	e841 2300 	strex	r3, r2, [r1]
 80055e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80055e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d1e3      	bne.n	80055b4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d118      	bne.n	8005626 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	e853 3f00 	ldrex	r3, [r3]
 8005600:	60bb      	str	r3, [r7, #8]
   return(result);
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	f023 0310 	bic.w	r3, r3, #16
 8005608:	647b      	str	r3, [r7, #68]	@ 0x44
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	461a      	mov	r2, r3
 8005610:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005612:	61bb      	str	r3, [r7, #24]
 8005614:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005616:	6979      	ldr	r1, [r7, #20]
 8005618:	69ba      	ldr	r2, [r7, #24]
 800561a:	e841 2300 	strex	r3, r2, [r1]
 800561e:	613b      	str	r3, [r7, #16]
   return(result);
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d1e6      	bne.n	80055f4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2220      	movs	r2, #32
 800562a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800563a:	bf00      	nop
 800563c:	3754      	adds	r7, #84	@ 0x54
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr

08005646 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005646:	b480      	push	{r7}
 8005648:	b085      	sub	sp, #20
 800564a:	af00      	add	r7, sp, #0
 800564c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005654:	2b01      	cmp	r3, #1
 8005656:	d101      	bne.n	800565c <HAL_UARTEx_DisableFifoMode+0x16>
 8005658:	2302      	movs	r3, #2
 800565a:	e027      	b.n	80056ac <HAL_UARTEx_DisableFifoMode+0x66>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2224      	movs	r2, #36	@ 0x24
 8005668:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f022 0201 	bic.w	r2, r2, #1
 8005682:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800568a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2200      	movs	r2, #0
 8005690:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68fa      	ldr	r2, [r7, #12]
 8005698:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2220      	movs	r2, #32
 800569e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80056aa:	2300      	movs	r3, #0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3714      	adds	r7, #20
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b084      	sub	sp, #16
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d101      	bne.n	80056d0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80056cc:	2302      	movs	r3, #2
 80056ce:	e02d      	b.n	800572c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2224      	movs	r2, #36	@ 0x24
 80056dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f022 0201 	bic.w	r2, r2, #1
 80056f6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	683a      	ldr	r2, [r7, #0]
 8005708:	430a      	orrs	r2, r1
 800570a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f000 f84f 	bl	80057b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	68fa      	ldr	r2, [r7, #12]
 8005718:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2220      	movs	r2, #32
 800571e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800572a:	2300      	movs	r3, #0
}
 800572c:	4618      	mov	r0, r3
 800572e:	3710      	adds	r7, #16
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}

08005734 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005744:	2b01      	cmp	r3, #1
 8005746:	d101      	bne.n	800574c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005748:	2302      	movs	r3, #2
 800574a:	e02d      	b.n	80057a8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2224      	movs	r2, #36	@ 0x24
 8005758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f022 0201 	bic.w	r2, r2, #1
 8005772:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	683a      	ldr	r2, [r7, #0]
 8005784:	430a      	orrs	r2, r1
 8005786:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f000 f811 	bl	80057b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2220      	movs	r2, #32
 800579a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3710      	adds	r7, #16
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b085      	sub	sp, #20
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d108      	bne.n	80057d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2201      	movs	r2, #1
 80057c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2201      	movs	r2, #1
 80057cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80057d0:	e031      	b.n	8005836 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80057d2:	2308      	movs	r3, #8
 80057d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80057d6:	2308      	movs	r3, #8
 80057d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	0e5b      	lsrs	r3, r3, #25
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	f003 0307 	and.w	r3, r3, #7
 80057e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	0f5b      	lsrs	r3, r3, #29
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	f003 0307 	and.w	r3, r3, #7
 80057f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80057fa:	7bbb      	ldrb	r3, [r7, #14]
 80057fc:	7b3a      	ldrb	r2, [r7, #12]
 80057fe:	4911      	ldr	r1, [pc, #68]	@ (8005844 <UARTEx_SetNbDataToProcess+0x94>)
 8005800:	5c8a      	ldrb	r2, [r1, r2]
 8005802:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005806:	7b3a      	ldrb	r2, [r7, #12]
 8005808:	490f      	ldr	r1, [pc, #60]	@ (8005848 <UARTEx_SetNbDataToProcess+0x98>)
 800580a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800580c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005810:	b29a      	uxth	r2, r3
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005818:	7bfb      	ldrb	r3, [r7, #15]
 800581a:	7b7a      	ldrb	r2, [r7, #13]
 800581c:	4909      	ldr	r1, [pc, #36]	@ (8005844 <UARTEx_SetNbDataToProcess+0x94>)
 800581e:	5c8a      	ldrb	r2, [r1, r2]
 8005820:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005824:	7b7a      	ldrb	r2, [r7, #13]
 8005826:	4908      	ldr	r1, [pc, #32]	@ (8005848 <UARTEx_SetNbDataToProcess+0x98>)
 8005828:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800582a:	fb93 f3f2 	sdiv	r3, r3, r2
 800582e:	b29a      	uxth	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005836:	bf00      	nop
 8005838:	3714      	adds	r7, #20
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	0800e114 	.word	0x0800e114
 8005848:	0800e11c 	.word	0x0800e11c
 800584c:	00000000 	.word	0x00000000

08005850 <CompassInitParameters>:
#define PI 3.14159265358979323846
#endif

/* Initialise K si ncessaire (appel paresseux) */
static void CompassInitParameters(void)
{
 8005850:	b5b0      	push	{r4, r5, r7, lr}
 8005852:	af00      	add	r7, sp, #0
    if (K == 0.0) {
 8005854:	4b22      	ldr	r3, [pc, #136]	@ (80058e0 <CompassInitParameters+0x90>)
 8005856:	e9d3 0100 	ldrd	r0, r1, [r3]
 800585a:	f04f 0200 	mov.w	r2, #0
 800585e:	f04f 0300 	mov.w	r3, #0
 8005862:	f7fb f959 	bl	8000b18 <__aeabi_dcmpeq>
 8005866:	4603      	mov	r3, r0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d100      	bne.n	800586e <CompassInitParameters+0x1e>
        } else {
            /* fallback pour viter div0 */
            K = 0.98;
        }
    }
}
 800586c:	e031      	b.n	80058d2 <CompassInitParameters+0x82>
        if ((tau + Te) != 0.0) {
 800586e:	4b1d      	ldr	r3, [pc, #116]	@ (80058e4 <CompassInitParameters+0x94>)
 8005870:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005874:	4b1c      	ldr	r3, [pc, #112]	@ (80058e8 <CompassInitParameters+0x98>)
 8005876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587a:	f7fa fd2f 	bl	80002dc <__adddf3>
 800587e:	4602      	mov	r2, r0
 8005880:	460b      	mov	r3, r1
 8005882:	4610      	mov	r0, r2
 8005884:	4619      	mov	r1, r3
 8005886:	f04f 0200 	mov.w	r2, #0
 800588a:	f04f 0300 	mov.w	r3, #0
 800588e:	f7fb f943 	bl	8000b18 <__aeabi_dcmpeq>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d116      	bne.n	80058c6 <CompassInitParameters+0x76>
            K = tau / (tau + Te);
 8005898:	4b12      	ldr	r3, [pc, #72]	@ (80058e4 <CompassInitParameters+0x94>)
 800589a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800589e:	4b11      	ldr	r3, [pc, #68]	@ (80058e4 <CompassInitParameters+0x94>)
 80058a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80058a4:	4b10      	ldr	r3, [pc, #64]	@ (80058e8 <CompassInitParameters+0x98>)
 80058a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058aa:	f7fa fd17 	bl	80002dc <__adddf3>
 80058ae:	4602      	mov	r2, r0
 80058b0:	460b      	mov	r3, r1
 80058b2:	4620      	mov	r0, r4
 80058b4:	4629      	mov	r1, r5
 80058b6:	f7fa fff1 	bl	800089c <__aeabi_ddiv>
 80058ba:	4602      	mov	r2, r0
 80058bc:	460b      	mov	r3, r1
 80058be:	4908      	ldr	r1, [pc, #32]	@ (80058e0 <CompassInitParameters+0x90>)
 80058c0:	e9c1 2300 	strd	r2, r3, [r1]
}
 80058c4:	e005      	b.n	80058d2 <CompassInitParameters+0x82>
            K = 0.98;
 80058c6:	4906      	ldr	r1, [pc, #24]	@ (80058e0 <CompassInitParameters+0x90>)
 80058c8:	a303      	add	r3, pc, #12	@ (adr r3, 80058d8 <CompassInitParameters+0x88>)
 80058ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ce:	e9c1 2300 	strd	r2, r3, [r1]
}
 80058d2:	bf00      	nop
 80058d4:	bdb0      	pop	{r4, r5, r7, pc}
 80058d6:	bf00      	nop
 80058d8:	f5c28f5c 	.word	0xf5c28f5c
 80058dc:	3fef5c28 	.word	0x3fef5c28
 80058e0:	20000398 	.word	0x20000398
 80058e4:	20000018 	.word	0x20000018
 80058e8:	20000010 	.word	0x20000010
 80058ec:	00000000 	.word	0x00000000

080058f0 <CompassMeasureMsg>:

/**
 * @brief Calcule et formate les angles d'inclinaison  partir des donnes de l'acclromtre.
 */
void CompassMeasureMsg(const double acc[3], char *msg, size_t msg_len, CompassCalib_t *calib)
{
 80058f0:	b5b0      	push	{r4, r5, r7, lr}
 80058f2:	b096      	sub	sp, #88	@ 0x58
 80058f4:	af06      	add	r7, sp, #24
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]
 80058fc:	603b      	str	r3, [r7, #0]
    double ax = (acc[0] - calib->offset[0]) * calib->gain[0];
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800590a:	f7fa fce5 	bl	80002d8 <__aeabi_dsub>
 800590e:	4602      	mov	r2, r0
 8005910:	460b      	mov	r3, r1
 8005912:	4610      	mov	r0, r2
 8005914:	4619      	mov	r1, r3
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800591c:	f7fa fe94 	bl	8000648 <__aeabi_dmul>
 8005920:	4602      	mov	r2, r0
 8005922:	460b      	mov	r3, r1
 8005924:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double ay = (acc[1] - calib->offset[1]) * calib->gain[1];
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	3308      	adds	r3, #8
 800592c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005936:	f7fa fccf 	bl	80002d8 <__aeabi_dsub>
 800593a:	4602      	mov	r2, r0
 800593c:	460b      	mov	r3, r1
 800593e:	4610      	mov	r0, r2
 8005940:	4619      	mov	r1, r3
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005948:	f7fa fe7e 	bl	8000648 <__aeabi_dmul>
 800594c:	4602      	mov	r2, r0
 800594e:	460b      	mov	r3, r1
 8005950:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    double az = (acc[2] - calib->offset[2]) * calib->gain[2];
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	3310      	adds	r3, #16
 8005958:	e9d3 0100 	ldrd	r0, r1, [r3]
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005962:	f7fa fcb9 	bl	80002d8 <__aeabi_dsub>
 8005966:	4602      	mov	r2, r0
 8005968:	460b      	mov	r3, r1
 800596a:	4610      	mov	r0, r2
 800596c:	4619      	mov	r1, r3
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8005974:	f7fa fe68 	bl	8000648 <__aeabi_dmul>
 8005978:	4602      	mov	r2, r0
 800597a:	460b      	mov	r3, r1
 800597c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    // Calcul des angles (radians)
    double theta = atan2(ay, ax);                      // Plan (XY)
 8005980:	ed97 1b0e 	vldr	d1, [r7, #56]	@ 0x38
 8005984:	ed97 0b0c 	vldr	d0, [r7, #48]	@ 0x30
 8005988:	f006 fbba 	bl	800c100 <atan2>
 800598c:	ed87 0b08 	vstr	d0, [r7, #32]
    double psi   = atan2(ax, az);                      // Plan (XZ)
 8005990:	ed97 1b0a 	vldr	d1, [r7, #40]	@ 0x28
 8005994:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8005998:	f006 fbb2 	bl	800c100 <atan2>
 800599c:	ed87 0b06 	vstr	d0, [r7, #24]
    double phi   = atan2(sqrt(ax*ax + ay*ay), az);     // Rotation par rapport  Z
 80059a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80059a4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80059a8:	f7fa fe4e 	bl	8000648 <__aeabi_dmul>
 80059ac:	4602      	mov	r2, r0
 80059ae:	460b      	mov	r3, r1
 80059b0:	4614      	mov	r4, r2
 80059b2:	461d      	mov	r5, r3
 80059b4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80059b8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80059bc:	f7fa fe44 	bl	8000648 <__aeabi_dmul>
 80059c0:	4602      	mov	r2, r0
 80059c2:	460b      	mov	r3, r1
 80059c4:	4620      	mov	r0, r4
 80059c6:	4629      	mov	r1, r5
 80059c8:	f7fa fc88 	bl	80002dc <__adddf3>
 80059cc:	4602      	mov	r2, r0
 80059ce:	460b      	mov	r3, r1
 80059d0:	ec43 2b17 	vmov	d7, r2, r3
 80059d4:	eeb0 0a47 	vmov.f32	s0, s14
 80059d8:	eef0 0a67 	vmov.f32	s1, s15
 80059dc:	f006 fb92 	bl	800c104 <sqrt>
 80059e0:	eeb0 7a40 	vmov.f32	s14, s0
 80059e4:	eef0 7a60 	vmov.f32	s15, s1
 80059e8:	ed97 1b0a 	vldr	d1, [r7, #40]	@ 0x28
 80059ec:	eeb0 0a47 	vmov.f32	s0, s14
 80059f0:	eef0 0a67 	vmov.f32	s1, s15
 80059f4:	f006 fb84 	bl	800c100 <atan2>
 80059f8:	ed87 0b04 	vstr	d0, [r7, #16]

    // Conversion en degrs
    theta *= (180.0 / PI);
 80059fc:	a31b      	add	r3, pc, #108	@ (adr r3, 8005a6c <CompassMeasureMsg+0x17c>)
 80059fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a02:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005a06:	f7fa fe1f 	bl	8000648 <__aeabi_dmul>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	460b      	mov	r3, r1
 8005a0e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    psi   *= (180.0 / PI);
 8005a12:	a316      	add	r3, pc, #88	@ (adr r3, 8005a6c <CompassMeasureMsg+0x17c>)
 8005a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a18:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005a1c:	f7fa fe14 	bl	8000648 <__aeabi_dmul>
 8005a20:	4602      	mov	r2, r0
 8005a22:	460b      	mov	r3, r1
 8005a24:	e9c7 2306 	strd	r2, r3, [r7, #24]
    phi   *= (180.0 / PI);
 8005a28:	a310      	add	r3, pc, #64	@ (adr r3, 8005a6c <CompassMeasureMsg+0x17c>)
 8005a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005a32:	f7fa fe09 	bl	8000648 <__aeabi_dmul>
 8005a36:	4602      	mov	r2, r0
 8005a38:	460b      	mov	r3, r1
 8005a3a:	e9c7 2304 	strd	r2, r3, [r7, #16]

    // Affichage
    snprintf(msg, msg_len,
 8005a3e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005a42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005a46:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a4a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a52:	e9cd 2300 	strd	r2, r3, [sp]
 8005a56:	4a04      	ldr	r2, [pc, #16]	@ (8005a68 <CompassMeasureMsg+0x178>)
 8005a58:	6879      	ldr	r1, [r7, #4]
 8005a5a:	68b8      	ldr	r0, [r7, #8]
 8005a5c:	f002 ff96 	bl	800898c <sniprintf>
             "Theta(XY) = %.2f deg | Psi(XZ) = %.2f deg | Phi(Z) = %.2f deg\r\n",
             theta, psi, phi);
}
 8005a60:	bf00      	nop
 8005a62:	3740      	adds	r7, #64	@ 0x40
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bdb0      	pop	{r4, r5, r7, pc}
 8005a68:	0800db30 	.word	0x0800db30
 8005a6c:	61d59ae7 	.word	0x61d59ae7
 8005a70:	404ca994 	.word	0x404ca994
 8005a74:	00000000 	.word	0x00000000

08005a78 <TiltCompensatedCompass>:
/**
 * @brief  Calcule l'orientation complte compense en inclinaison (acc + mag)
 *         (identique  ta version, conserve)
 */
void TiltCompensatedCompass(const double acc[3], const double mag[3],
                            double *roll, double *pitch, double *heading){
 8005a78:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005a7c:	b08c      	sub	sp, #48	@ 0x30
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	60f8      	str	r0, [r7, #12]
 8005a82:	60b9      	str	r1, [r7, #8]
 8005a84:	607a      	str	r2, [r7, #4]
 8005a86:	603b      	str	r3, [r7, #0]
    /* Roulis et tangage depuis acc (deg) */
    *roll  = atan2(acc[1], acc[2]) * (180.0 / PI);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	3308      	adds	r3, #8
 8005a8c:	ed93 7b00 	vldr	d7, [r3]
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	3310      	adds	r3, #16
 8005a94:	ed93 6b00 	vldr	d6, [r3]
 8005a98:	eeb0 1a46 	vmov.f32	s2, s12
 8005a9c:	eef0 1a66 	vmov.f32	s3, s13
 8005aa0:	eeb0 0a47 	vmov.f32	s0, s14
 8005aa4:	eef0 0a67 	vmov.f32	s1, s15
 8005aa8:	f006 fb2a 	bl	800c100 <atan2>
 8005aac:	ec51 0b10 	vmov	r0, r1, d0
 8005ab0:	a390      	add	r3, pc, #576	@ (adr r3, 8005cf4 <TiltCompensatedCompass+0x27c>)
 8005ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab6:	f7fa fdc7 	bl	8000648 <__aeabi_dmul>
 8005aba:	4602      	mov	r2, r0
 8005abc:	460b      	mov	r3, r1
 8005abe:	6879      	ldr	r1, [r7, #4]
 8005ac0:	e9c1 2300 	strd	r2, r3, [r1]
    *pitch = atan2(-acc[0], sqrt(acc[1]*acc[1] + acc[2]*acc[2])) * (180.0 / PI);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aca:	4690      	mov	r8, r2
 8005acc:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	3308      	adds	r3, #8
 8005ad4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	3308      	adds	r3, #8
 8005adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae0:	f7fa fdb2 	bl	8000648 <__aeabi_dmul>
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	460b      	mov	r3, r1
 8005ae8:	4614      	mov	r4, r2
 8005aea:	461d      	mov	r5, r3
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	3310      	adds	r3, #16
 8005af0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	3310      	adds	r3, #16
 8005af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005afc:	f7fa fda4 	bl	8000648 <__aeabi_dmul>
 8005b00:	4602      	mov	r2, r0
 8005b02:	460b      	mov	r3, r1
 8005b04:	4620      	mov	r0, r4
 8005b06:	4629      	mov	r1, r5
 8005b08:	f7fa fbe8 	bl	80002dc <__adddf3>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	460b      	mov	r3, r1
 8005b10:	ec43 2b17 	vmov	d7, r2, r3
 8005b14:	eeb0 0a47 	vmov.f32	s0, s14
 8005b18:	eef0 0a67 	vmov.f32	s1, s15
 8005b1c:	f006 faf2 	bl	800c104 <sqrt>
 8005b20:	eeb0 7a40 	vmov.f32	s14, s0
 8005b24:	eef0 7a60 	vmov.f32	s15, s1
 8005b28:	eeb0 1a47 	vmov.f32	s2, s14
 8005b2c:	eef0 1a67 	vmov.f32	s3, s15
 8005b30:	ec49 8b10 	vmov	d0, r8, r9
 8005b34:	f006 fae4 	bl	800c100 <atan2>
 8005b38:	ec51 0b10 	vmov	r0, r1, d0
 8005b3c:	a36d      	add	r3, pc, #436	@ (adr r3, 8005cf4 <TiltCompensatedCompass+0x27c>)
 8005b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b42:	f7fa fd81 	bl	8000648 <__aeabi_dmul>
 8005b46:	4602      	mov	r2, r0
 8005b48:	460b      	mov	r3, r1
 8005b4a:	6839      	ldr	r1, [r7, #0]
 8005b4c:	e9c1 2300 	strd	r2, r3, [r1]

    /* conversion en rad pour compensation magntomtre */
    double roll_rad  = *roll  * (PI / 180.0);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005b56:	a369      	add	r3, pc, #420	@ (adr r3, 8005cfc <TiltCompensatedCompass+0x284>)
 8005b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5c:	f7fa fd74 	bl	8000648 <__aeabi_dmul>
 8005b60:	4602      	mov	r2, r0
 8005b62:	460b      	mov	r3, r1
 8005b64:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    double pitch_rad = *pitch * (PI / 180.0);
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005b6e:	a363      	add	r3, pc, #396	@ (adr r3, 8005cfc <TiltCompensatedCompass+0x284>)
 8005b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b74:	f7fa fd68 	bl	8000648 <__aeabi_dmul>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	460b      	mov	r3, r1
 8005b7c:	e9c7 2308 	strd	r2, r3, [r7, #32]

    double Xh = mag[0]*cos(pitch_rad) + mag[2]*sin(pitch_rad);
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005b86:	ed97 0b08 	vldr	d0, [r7, #32]
 8005b8a:	f006 fae9 	bl	800c160 <cos>
 8005b8e:	ec53 2b10 	vmov	r2, r3, d0
 8005b92:	4620      	mov	r0, r4
 8005b94:	4629      	mov	r1, r5
 8005b96:	f7fa fd57 	bl	8000648 <__aeabi_dmul>
 8005b9a:	4602      	mov	r2, r0
 8005b9c:	460b      	mov	r3, r1
 8005b9e:	4690      	mov	r8, r2
 8005ba0:	4699      	mov	r9, r3
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	3310      	adds	r3, #16
 8005ba6:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005baa:	ed97 0b08 	vldr	d0, [r7, #32]
 8005bae:	f006 fb2b 	bl	800c208 <sin>
 8005bb2:	ec53 2b10 	vmov	r2, r3, d0
 8005bb6:	4620      	mov	r0, r4
 8005bb8:	4629      	mov	r1, r5
 8005bba:	f7fa fd45 	bl	8000648 <__aeabi_dmul>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	460b      	mov	r3, r1
 8005bc2:	4640      	mov	r0, r8
 8005bc4:	4649      	mov	r1, r9
 8005bc6:	f7fa fb89 	bl	80002dc <__adddf3>
 8005bca:	4602      	mov	r2, r0
 8005bcc:	460b      	mov	r3, r1
 8005bce:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double Yh = mag[0]*sin(roll_rad)*sin(pitch_rad) + mag[1]*cos(roll_rad) - mag[2]*sin(roll_rad)*cos(pitch_rad);
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005bd8:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 8005bdc:	f006 fb14 	bl	800c208 <sin>
 8005be0:	ec53 2b10 	vmov	r2, r3, d0
 8005be4:	4620      	mov	r0, r4
 8005be6:	4629      	mov	r1, r5
 8005be8:	f7fa fd2e 	bl	8000648 <__aeabi_dmul>
 8005bec:	4602      	mov	r2, r0
 8005bee:	460b      	mov	r3, r1
 8005bf0:	4614      	mov	r4, r2
 8005bf2:	461d      	mov	r5, r3
 8005bf4:	ed97 0b08 	vldr	d0, [r7, #32]
 8005bf8:	f006 fb06 	bl	800c208 <sin>
 8005bfc:	ec53 2b10 	vmov	r2, r3, d0
 8005c00:	4620      	mov	r0, r4
 8005c02:	4629      	mov	r1, r5
 8005c04:	f7fa fd20 	bl	8000648 <__aeabi_dmul>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	460b      	mov	r3, r1
 8005c0c:	4690      	mov	r8, r2
 8005c0e:	4699      	mov	r9, r3
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	3308      	adds	r3, #8
 8005c14:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005c18:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 8005c1c:	f006 faa0 	bl	800c160 <cos>
 8005c20:	ec53 2b10 	vmov	r2, r3, d0
 8005c24:	4620      	mov	r0, r4
 8005c26:	4629      	mov	r1, r5
 8005c28:	f7fa fd0e 	bl	8000648 <__aeabi_dmul>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	460b      	mov	r3, r1
 8005c30:	4640      	mov	r0, r8
 8005c32:	4649      	mov	r1, r9
 8005c34:	f7fa fb52 	bl	80002dc <__adddf3>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	4690      	mov	r8, r2
 8005c3e:	4699      	mov	r9, r3
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	3310      	adds	r3, #16
 8005c44:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005c48:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 8005c4c:	f006 fadc 	bl	800c208 <sin>
 8005c50:	ec53 2b10 	vmov	r2, r3, d0
 8005c54:	4620      	mov	r0, r4
 8005c56:	4629      	mov	r1, r5
 8005c58:	f7fa fcf6 	bl	8000648 <__aeabi_dmul>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	460b      	mov	r3, r1
 8005c60:	4614      	mov	r4, r2
 8005c62:	461d      	mov	r5, r3
 8005c64:	ed97 0b08 	vldr	d0, [r7, #32]
 8005c68:	f006 fa7a 	bl	800c160 <cos>
 8005c6c:	ec53 2b10 	vmov	r2, r3, d0
 8005c70:	4620      	mov	r0, r4
 8005c72:	4629      	mov	r1, r5
 8005c74:	f7fa fce8 	bl	8000648 <__aeabi_dmul>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	460b      	mov	r3, r1
 8005c7c:	4640      	mov	r0, r8
 8005c7e:	4649      	mov	r1, r9
 8005c80:	f7fa fb2a 	bl	80002d8 <__aeabi_dsub>
 8005c84:	4602      	mov	r2, r0
 8005c86:	460b      	mov	r3, r1
 8005c88:	e9c7 2304 	strd	r2, r3, [r7, #16]

    *heading = atan2(Yh, Xh) * (180.0 / PI);
 8005c8c:	ed97 1b06 	vldr	d1, [r7, #24]
 8005c90:	ed97 0b04 	vldr	d0, [r7, #16]
 8005c94:	f006 fa34 	bl	800c100 <atan2>
 8005c98:	ec51 0b10 	vmov	r0, r1, d0
 8005c9c:	a315      	add	r3, pc, #84	@ (adr r3, 8005cf4 <TiltCompensatedCompass+0x27c>)
 8005c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca2:	f7fa fcd1 	bl	8000648 <__aeabi_dmul>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	460b      	mov	r3, r1
 8005caa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005cac:	e9c1 2300 	strd	r2, r3, [r1]
    if(*heading < 0.0) *heading += 360.0;
 8005cb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cb2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005cb6:	f04f 0200 	mov.w	r2, #0
 8005cba:	f04f 0300 	mov.w	r3, #0
 8005cbe:	f7fa ff35 	bl	8000b2c <__aeabi_dcmplt>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d100      	bne.n	8005cca <TiltCompensatedCompass+0x252>
}
 8005cc8:	e00c      	b.n	8005ce4 <TiltCompensatedCompass+0x26c>
    if(*heading < 0.0) *heading += 360.0;
 8005cca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ccc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005cd0:	f04f 0200 	mov.w	r2, #0
 8005cd4:	4b06      	ldr	r3, [pc, #24]	@ (8005cf0 <TiltCompensatedCompass+0x278>)
 8005cd6:	f7fa fb01 	bl	80002dc <__adddf3>
 8005cda:	4602      	mov	r2, r0
 8005cdc:	460b      	mov	r3, r1
 8005cde:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005ce0:	e9c1 2300 	strd	r2, r3, [r1]
}
 8005ce4:	bf00      	nop
 8005ce6:	3730      	adds	r7, #48	@ 0x30
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005cee:	bf00      	nop
 8005cf0:	40768000 	.word	0x40768000
 8005cf4:	61d59ae7 	.word	0x61d59ae7
 8005cf8:	404ca994 	.word	0x404ca994
 8005cfc:	d98b0955 	.word	0xd98b0955
 8005d00:	3f91dcf4 	.word	0x3f91dcf4
 8005d04:	00000000 	.word	0x00000000

08005d08 <TiltCompensatedCompassAngles>:
 *
 *         Pour un vrai filtre complmentaire (acc+gyro) utilise la fonction
 *         TiltCompensatedComplementary(...) ci-dessus.
 */
void TiltCompensatedCompassAngles(const double acc[3], const double mag[3],
                                  double *roll, double *pitch, double *heading) {
 8005d08:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005d0c:	b092      	sub	sp, #72	@ 0x48
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	60f8      	str	r0, [r7, #12]
 8005d12:	60b9      	str	r1, [r7, #8]
 8005d14:	607a      	str	r2, [r7, #4]
 8005d16:	603b      	str	r3, [r7, #0]
    static double roll_prev = 0.0;
    static double pitch_prev = 0.0;

    /* angles depuis acc (deg) */
    double roll_acc  = atan2(acc[1], acc[2]) * (180.0 / PI);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	3308      	adds	r3, #8
 8005d1c:	ed93 7b00 	vldr	d7, [r3]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	3310      	adds	r3, #16
 8005d24:	ed93 6b00 	vldr	d6, [r3]
 8005d28:	eeb0 1a46 	vmov.f32	s2, s12
 8005d2c:	eef0 1a66 	vmov.f32	s3, s13
 8005d30:	eeb0 0a47 	vmov.f32	s0, s14
 8005d34:	eef0 0a67 	vmov.f32	s1, s15
 8005d38:	f006 f9e2 	bl	800c100 <atan2>
 8005d3c:	ec51 0b10 	vmov	r0, r1, d0
 8005d40:	a3cb      	add	r3, pc, #812	@ (adr r3, 8006070 <TiltCompensatedCompassAngles+0x368>)
 8005d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d46:	f7fa fc7f 	bl	8000648 <__aeabi_dmul>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    double pitch_acc = atan2(-acc[0], sqrt(acc[1]*acc[1] + acc[2]*acc[2])) * (180.0 / PI);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d58:	4690      	mov	r8, r2
 8005d5a:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	3308      	adds	r3, #8
 8005d62:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	3308      	adds	r3, #8
 8005d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d6e:	f7fa fc6b 	bl	8000648 <__aeabi_dmul>
 8005d72:	4602      	mov	r2, r0
 8005d74:	460b      	mov	r3, r1
 8005d76:	4614      	mov	r4, r2
 8005d78:	461d      	mov	r5, r3
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	3310      	adds	r3, #16
 8005d7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	3310      	adds	r3, #16
 8005d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d8a:	f7fa fc5d 	bl	8000648 <__aeabi_dmul>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	460b      	mov	r3, r1
 8005d92:	4620      	mov	r0, r4
 8005d94:	4629      	mov	r1, r5
 8005d96:	f7fa faa1 	bl	80002dc <__adddf3>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	ec43 2b17 	vmov	d7, r2, r3
 8005da2:	eeb0 0a47 	vmov.f32	s0, s14
 8005da6:	eef0 0a67 	vmov.f32	s1, s15
 8005daa:	f006 f9ab 	bl	800c104 <sqrt>
 8005dae:	eeb0 7a40 	vmov.f32	s14, s0
 8005db2:	eef0 7a60 	vmov.f32	s15, s1
 8005db6:	eeb0 1a47 	vmov.f32	s2, s14
 8005dba:	eef0 1a67 	vmov.f32	s3, s15
 8005dbe:	ec49 8b10 	vmov	d0, r8, r9
 8005dc2:	f006 f99d 	bl	800c100 <atan2>
 8005dc6:	ec51 0b10 	vmov	r0, r1, d0
 8005dca:	a3a9      	add	r3, pc, #676	@ (adr r3, 8006070 <TiltCompensatedCompassAngles+0x368>)
 8005dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd0:	f7fa fc3a 	bl	8000648 <__aeabi_dmul>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	460b      	mov	r3, r1
 8005dd8:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

    /* utilisation d'un simple alpha pour lisser (exponential smoothing) */
    CompassInitParameters(); /* rcupre K (on peut rutiliser K comme alpha si tu veux) */
 8005ddc:	f7ff fd38 	bl	8005850 <CompassInitParameters>
    double alpha = 1.0 - K; /* si tau grand -> K proche de 1 -> alpha petit -> plus lissage */
 8005de0:	4ba5      	ldr	r3, [pc, #660]	@ (8006078 <TiltCompensatedCompassAngles+0x370>)
 8005de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de6:	f04f 0000 	mov.w	r0, #0
 8005dea:	49a4      	ldr	r1, [pc, #656]	@ (800607c <TiltCompensatedCompassAngles+0x374>)
 8005dec:	f7fa fa74 	bl	80002d8 <__aeabi_dsub>
 8005df0:	4602      	mov	r2, r0
 8005df2:	460b      	mov	r3, r1
 8005df4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    *roll  = alpha * roll_acc  + (1.0 - alpha) * roll_prev;
 8005df8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005dfc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8005e00:	f7fa fc22 	bl	8000648 <__aeabi_dmul>
 8005e04:	4602      	mov	r2, r0
 8005e06:	460b      	mov	r3, r1
 8005e08:	4614      	mov	r4, r2
 8005e0a:	461d      	mov	r5, r3
 8005e0c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8005e10:	f04f 0000 	mov.w	r0, #0
 8005e14:	4999      	ldr	r1, [pc, #612]	@ (800607c <TiltCompensatedCompassAngles+0x374>)
 8005e16:	f7fa fa5f 	bl	80002d8 <__aeabi_dsub>
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	460b      	mov	r3, r1
 8005e1e:	4610      	mov	r0, r2
 8005e20:	4619      	mov	r1, r3
 8005e22:	4b97      	ldr	r3, [pc, #604]	@ (8006080 <TiltCompensatedCompassAngles+0x378>)
 8005e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e28:	f7fa fc0e 	bl	8000648 <__aeabi_dmul>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	460b      	mov	r3, r1
 8005e30:	4620      	mov	r0, r4
 8005e32:	4629      	mov	r1, r5
 8005e34:	f7fa fa52 	bl	80002dc <__adddf3>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	460b      	mov	r3, r1
 8005e3c:	6879      	ldr	r1, [r7, #4]
 8005e3e:	e9c1 2300 	strd	r2, r3, [r1]
    *pitch = alpha * pitch_acc + (1.0 - alpha) * pitch_prev;
 8005e42:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005e46:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8005e4a:	f7fa fbfd 	bl	8000648 <__aeabi_dmul>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	460b      	mov	r3, r1
 8005e52:	4614      	mov	r4, r2
 8005e54:	461d      	mov	r5, r3
 8005e56:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8005e5a:	f04f 0000 	mov.w	r0, #0
 8005e5e:	4987      	ldr	r1, [pc, #540]	@ (800607c <TiltCompensatedCompassAngles+0x374>)
 8005e60:	f7fa fa3a 	bl	80002d8 <__aeabi_dsub>
 8005e64:	4602      	mov	r2, r0
 8005e66:	460b      	mov	r3, r1
 8005e68:	4610      	mov	r0, r2
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	4b85      	ldr	r3, [pc, #532]	@ (8006084 <TiltCompensatedCompassAngles+0x37c>)
 8005e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e72:	f7fa fbe9 	bl	8000648 <__aeabi_dmul>
 8005e76:	4602      	mov	r2, r0
 8005e78:	460b      	mov	r3, r1
 8005e7a:	4620      	mov	r0, r4
 8005e7c:	4629      	mov	r1, r5
 8005e7e:	f7fa fa2d 	bl	80002dc <__adddf3>
 8005e82:	4602      	mov	r2, r0
 8005e84:	460b      	mov	r3, r1
 8005e86:	6839      	ldr	r1, [r7, #0]
 8005e88:	e9c1 2300 	strd	r2, r3, [r1]

    roll_prev  = *roll;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e92:	497b      	ldr	r1, [pc, #492]	@ (8006080 <TiltCompensatedCompassAngles+0x378>)
 8005e94:	e9c1 2300 	strd	r2, r3, [r1]
    pitch_prev = *pitch;
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9e:	4979      	ldr	r1, [pc, #484]	@ (8006084 <TiltCompensatedCompassAngles+0x37c>)
 8005ea0:	e9c1 2300 	strd	r2, r3, [r1]

    /* heading via mag si disponible */
    if (mag != NULL && heading != NULL) {
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	f000 80cf 	beq.w	800604a <TiltCompensatedCompassAngles+0x342>
 8005eac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	f000 80cb 	beq.w	800604a <TiltCompensatedCompassAngles+0x342>
        double roll_rad  = (*roll)  * (PI / 180.0);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005eba:	a36b      	add	r3, pc, #428	@ (adr r3, 8006068 <TiltCompensatedCompassAngles+0x360>)
 8005ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec0:	f7fa fbc2 	bl	8000648 <__aeabi_dmul>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	460b      	mov	r3, r1
 8005ec8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
        double pitch_rad = (*pitch) * (PI / 180.0);
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005ed2:	a365      	add	r3, pc, #404	@ (adr r3, 8006068 <TiltCompensatedCompassAngles+0x360>)
 8005ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ed8:	f7fa fbb6 	bl	8000648 <__aeabi_dmul>
 8005edc:	4602      	mov	r2, r0
 8005ede:	460b      	mov	r3, r1
 8005ee0:	e9c7 2308 	strd	r2, r3, [r7, #32]

        double Xh = mag[0]*cos(pitch_rad) + mag[2]*sin(pitch_rad);
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005eea:	ed97 0b08 	vldr	d0, [r7, #32]
 8005eee:	f006 f937 	bl	800c160 <cos>
 8005ef2:	ec53 2b10 	vmov	r2, r3, d0
 8005ef6:	4620      	mov	r0, r4
 8005ef8:	4629      	mov	r1, r5
 8005efa:	f7fa fba5 	bl	8000648 <__aeabi_dmul>
 8005efe:	4602      	mov	r2, r0
 8005f00:	460b      	mov	r3, r1
 8005f02:	4690      	mov	r8, r2
 8005f04:	4699      	mov	r9, r3
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	3310      	adds	r3, #16
 8005f0a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005f0e:	ed97 0b08 	vldr	d0, [r7, #32]
 8005f12:	f006 f979 	bl	800c208 <sin>
 8005f16:	ec53 2b10 	vmov	r2, r3, d0
 8005f1a:	4620      	mov	r0, r4
 8005f1c:	4629      	mov	r1, r5
 8005f1e:	f7fa fb93 	bl	8000648 <__aeabi_dmul>
 8005f22:	4602      	mov	r2, r0
 8005f24:	460b      	mov	r3, r1
 8005f26:	4640      	mov	r0, r8
 8005f28:	4649      	mov	r1, r9
 8005f2a:	f7fa f9d7 	bl	80002dc <__adddf3>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	460b      	mov	r3, r1
 8005f32:	e9c7 2306 	strd	r2, r3, [r7, #24]
        double Yh = mag[0]*sin(roll_rad)*sin(pitch_rad) + mag[1]*cos(roll_rad) - mag[2]*sin(roll_rad)*cos(pitch_rad);
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005f3c:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 8005f40:	f006 f962 	bl	800c208 <sin>
 8005f44:	ec53 2b10 	vmov	r2, r3, d0
 8005f48:	4620      	mov	r0, r4
 8005f4a:	4629      	mov	r1, r5
 8005f4c:	f7fa fb7c 	bl	8000648 <__aeabi_dmul>
 8005f50:	4602      	mov	r2, r0
 8005f52:	460b      	mov	r3, r1
 8005f54:	4614      	mov	r4, r2
 8005f56:	461d      	mov	r5, r3
 8005f58:	ed97 0b08 	vldr	d0, [r7, #32]
 8005f5c:	f006 f954 	bl	800c208 <sin>
 8005f60:	ec53 2b10 	vmov	r2, r3, d0
 8005f64:	4620      	mov	r0, r4
 8005f66:	4629      	mov	r1, r5
 8005f68:	f7fa fb6e 	bl	8000648 <__aeabi_dmul>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	460b      	mov	r3, r1
 8005f70:	4690      	mov	r8, r2
 8005f72:	4699      	mov	r9, r3
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	3308      	adds	r3, #8
 8005f78:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005f7c:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 8005f80:	f006 f8ee 	bl	800c160 <cos>
 8005f84:	ec53 2b10 	vmov	r2, r3, d0
 8005f88:	4620      	mov	r0, r4
 8005f8a:	4629      	mov	r1, r5
 8005f8c:	f7fa fb5c 	bl	8000648 <__aeabi_dmul>
 8005f90:	4602      	mov	r2, r0
 8005f92:	460b      	mov	r3, r1
 8005f94:	4640      	mov	r0, r8
 8005f96:	4649      	mov	r1, r9
 8005f98:	f7fa f9a0 	bl	80002dc <__adddf3>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	460b      	mov	r3, r1
 8005fa0:	4690      	mov	r8, r2
 8005fa2:	4699      	mov	r9, r3
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	3310      	adds	r3, #16
 8005fa8:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005fac:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 8005fb0:	f006 f92a 	bl	800c208 <sin>
 8005fb4:	ec53 2b10 	vmov	r2, r3, d0
 8005fb8:	4620      	mov	r0, r4
 8005fba:	4629      	mov	r1, r5
 8005fbc:	f7fa fb44 	bl	8000648 <__aeabi_dmul>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	4614      	mov	r4, r2
 8005fc6:	461d      	mov	r5, r3
 8005fc8:	ed97 0b08 	vldr	d0, [r7, #32]
 8005fcc:	f006 f8c8 	bl	800c160 <cos>
 8005fd0:	ec53 2b10 	vmov	r2, r3, d0
 8005fd4:	4620      	mov	r0, r4
 8005fd6:	4629      	mov	r1, r5
 8005fd8:	f7fa fb36 	bl	8000648 <__aeabi_dmul>
 8005fdc:	4602      	mov	r2, r0
 8005fde:	460b      	mov	r3, r1
 8005fe0:	4640      	mov	r0, r8
 8005fe2:	4649      	mov	r1, r9
 8005fe4:	f7fa f978 	bl	80002d8 <__aeabi_dsub>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	460b      	mov	r3, r1
 8005fec:	e9c7 2304 	strd	r2, r3, [r7, #16]

        *heading = atan2(Yh, Xh) * (180.0 / PI);
 8005ff0:	ed97 1b06 	vldr	d1, [r7, #24]
 8005ff4:	ed97 0b04 	vldr	d0, [r7, #16]
 8005ff8:	f006 f882 	bl	800c100 <atan2>
 8005ffc:	ec51 0b10 	vmov	r0, r1, d0
 8006000:	a31b      	add	r3, pc, #108	@ (adr r3, 8006070 <TiltCompensatedCompassAngles+0x368>)
 8006002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006006:	f7fa fb1f 	bl	8000648 <__aeabi_dmul>
 800600a:	4602      	mov	r2, r0
 800600c:	460b      	mov	r3, r1
 800600e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8006010:	e9c1 2300 	strd	r2, r3, [r1]
        if (*heading < 0.0) *heading += 360.0;
 8006014:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006016:	e9d3 0100 	ldrd	r0, r1, [r3]
 800601a:	f04f 0200 	mov.w	r2, #0
 800601e:	f04f 0300 	mov.w	r3, #0
 8006022:	f7fa fd83 	bl	8000b2c <__aeabi_dcmplt>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d100      	bne.n	800602e <TiltCompensatedCompassAngles+0x326>
    if (mag != NULL && heading != NULL) {
 800602c:	e017      	b.n	800605e <TiltCompensatedCompassAngles+0x356>
        if (*heading < 0.0) *heading += 360.0;
 800602e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006030:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006034:	f04f 0200 	mov.w	r2, #0
 8006038:	4b13      	ldr	r3, [pc, #76]	@ (8006088 <TiltCompensatedCompassAngles+0x380>)
 800603a:	f7fa f94f 	bl	80002dc <__adddf3>
 800603e:	4602      	mov	r2, r0
 8006040:	460b      	mov	r3, r1
 8006042:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8006044:	e9c1 2300 	strd	r2, r3, [r1]
    if (mag != NULL && heading != NULL) {
 8006048:	e009      	b.n	800605e <TiltCompensatedCompassAngles+0x356>
    } else if (heading != NULL) {
 800604a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800604c:	2b00      	cmp	r3, #0
 800604e:	d006      	beq.n	800605e <TiltCompensatedCompassAngles+0x356>
        *heading = NAN;
 8006050:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8006052:	f04f 0200 	mov.w	r2, #0
 8006056:	4b0d      	ldr	r3, [pc, #52]	@ (800608c <TiltCompensatedCompassAngles+0x384>)
 8006058:	e9c1 2300 	strd	r2, r3, [r1]
    }
}
 800605c:	e7ff      	b.n	800605e <TiltCompensatedCompassAngles+0x356>
 800605e:	bf00      	nop
 8006060:	3748      	adds	r7, #72	@ 0x48
 8006062:	46bd      	mov	sp, r7
 8006064:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006068:	d98b0955 	.word	0xd98b0955
 800606c:	3f91dcf4 	.word	0x3f91dcf4
 8006070:	61d59ae7 	.word	0x61d59ae7
 8006074:	404ca994 	.word	0x404ca994
 8006078:	20000398 	.word	0x20000398
 800607c:	3ff00000 	.word	0x3ff00000
 8006080:	200003a0 	.word	0x200003a0
 8006084:	200003a8 	.word	0x200003a8
 8006088:	40768000 	.word	0x40768000
 800608c:	7ff80000 	.word	0x7ff80000

08006090 <checkMPU9250_ID>:
 * Affiche la valeur lue sur le terminal et allume la LED rouge en cas derreur.
 *
 * @param none
 * @retval none
 */
void checkMPU9250_ID(void) {
 8006090:	b580      	push	{r7, lr}
 8006092:	b086      	sub	sp, #24
 8006094:	af04      	add	r7, sp, #16
	uint8_t who_am_i = 0;
 8006096:	2300      	movs	r3, #0
 8006098:	71fb      	strb	r3, [r7, #7]

	// Lecture du registre WHO_AM_I (adresse 0x75)
	if (HAL_I2C_Mem_Read(&hi2c1, 0x68 << 1, 0x75, 1, &who_am_i, 1, HAL_MAX_DELAY) != HAL_OK) {
 800609a:	f04f 33ff 	mov.w	r3, #4294967295
 800609e:	9302      	str	r3, [sp, #8]
 80060a0:	2301      	movs	r3, #1
 80060a2:	9301      	str	r3, [sp, #4]
 80060a4:	1dfb      	adds	r3, r7, #7
 80060a6:	9300      	str	r3, [sp, #0]
 80060a8:	2301      	movs	r3, #1
 80060aa:	2275      	movs	r2, #117	@ 0x75
 80060ac:	21d0      	movs	r1, #208	@ 0xd0
 80060ae:	481b      	ldr	r0, [pc, #108]	@ (800611c <checkMPU9250_ID+0x8c>)
 80060b0:	f7fc fa90 	bl	80025d4 <HAL_I2C_Mem_Read>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d001      	beq.n	80060be <checkMPU9250_ID+0x2e>
		Error_Handler();
 80060ba:	f7fb fb47 	bl	800174c <Error_Handler>
	}


	memset(message, 0, sizeof(message));
 80060be:	2264      	movs	r2, #100	@ 0x64
 80060c0:	2100      	movs	r1, #0
 80060c2:	4817      	ldr	r0, [pc, #92]	@ (8006120 <checkMPU9250_ID+0x90>)
 80060c4:	f002 fd92 	bl	8008bec <memset>
	snprintf((char*)message, sizeof(message), "MPU9250 WHO_AM_I = 0x%02X\r\n", who_am_i);
 80060c8:	79fb      	ldrb	r3, [r7, #7]
 80060ca:	4a16      	ldr	r2, [pc, #88]	@ (8006124 <checkMPU9250_ID+0x94>)
 80060cc:	2164      	movs	r1, #100	@ 0x64
 80060ce:	4814      	ldr	r0, [pc, #80]	@ (8006120 <checkMPU9250_ID+0x90>)
 80060d0:	f002 fc5c 	bl	800898c <sniprintf>
	HAL_UART_Transmit(&hlpuart1, message, strlen((char*)message), HAL_MAX_DELAY);
 80060d4:	4812      	ldr	r0, [pc, #72]	@ (8006120 <checkMPU9250_ID+0x90>)
 80060d6:	f7fa f8f3 	bl	80002c0 <strlen>
 80060da:	4603      	mov	r3, r0
 80060dc:	b29a      	uxth	r2, r3
 80060de:	f04f 33ff 	mov.w	r3, #4294967295
 80060e2:	490f      	ldr	r1, [pc, #60]	@ (8006120 <checkMPU9250_ID+0x90>)
 80060e4:	4810      	ldr	r0, [pc, #64]	@ (8006128 <checkMPU9250_ID+0x98>)
 80060e6:	f7fe fd35 	bl	8004b54 <HAL_UART_Transmit>

	// Vrification de l'identifiant
	if (who_am_i != 0x71) {
 80060ea:	79fb      	ldrb	r3, [r7, #7]
 80060ec:	2b71      	cmp	r3, #113	@ 0x71
 80060ee:	d009      	beq.n	8006104 <checkMPU9250_ID+0x74>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Erreur MPU-9250\r\n", 18, HAL_MAX_DELAY);
 80060f0:	f04f 33ff 	mov.w	r3, #4294967295
 80060f4:	2212      	movs	r2, #18
 80060f6:	490d      	ldr	r1, [pc, #52]	@ (800612c <checkMPU9250_ID+0x9c>)
 80060f8:	480b      	ldr	r0, [pc, #44]	@ (8006128 <checkMPU9250_ID+0x98>)
 80060fa:	f7fe fd2b 	bl	8004b54 <HAL_UART_Transmit>
		Error_Handler();
 80060fe:	f7fb fb25 	bl	800174c <Error_Handler>
	} else {
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"MPU-9250 dtect avec succs.\r\n", 36, HAL_MAX_DELAY);
	}
}
 8006102:	e006      	b.n	8006112 <checkMPU9250_ID+0x82>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"MPU-9250 dtect avec succs.\r\n", 36, HAL_MAX_DELAY);
 8006104:	f04f 33ff 	mov.w	r3, #4294967295
 8006108:	2224      	movs	r2, #36	@ 0x24
 800610a:	4909      	ldr	r1, [pc, #36]	@ (8006130 <checkMPU9250_ID+0xa0>)
 800610c:	4806      	ldr	r0, [pc, #24]	@ (8006128 <checkMPU9250_ID+0x98>)
 800610e:	f7fe fd21 	bl	8004b54 <HAL_UART_Transmit>
}
 8006112:	bf00      	nop
 8006114:	3708      	adds	r7, #8
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	2000022c 	.word	0x2000022c
 8006120:	200003b4 	.word	0x200003b4
 8006124:	0800db70 	.word	0x0800db70
 8006128:	20000280 	.word	0x20000280
 800612c:	0800db8c 	.word	0x0800db8c
 8006130:	0800dba0 	.word	0x0800dba0

08006134 <InitSensors>:
 * 7. Configuration du magntomtre : 16 bits, Continuous Measurement Mode 2 (100 Hz)
 *
 * @note LODR du MPU-9250 est fixe  sa plus faible valeur (3,91 Hz)
 *       en utilisant SMPLRT_DIV = 255 et DLPF_CFG = 6.
 */
void InitSensors(void) {
 8006134:	b580      	push	{r7, lr}
 8006136:	b09e      	sub	sp, #120	@ 0x78
 8006138:	af04      	add	r7, sp, #16
	uint8_t data;

	// === Reset du MPU-9250 ===
	data = 0x80; // bit7 = H_RESET
 800613a:	2380      	movs	r3, #128	@ 0x80
 800613c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x6B, 1, &data, 1, HAL_MAX_DELAY);
 8006140:	f04f 33ff 	mov.w	r3, #4294967295
 8006144:	9302      	str	r3, [sp, #8]
 8006146:	2301      	movs	r3, #1
 8006148:	9301      	str	r3, [sp, #4]
 800614a:	f107 0367 	add.w	r3, r7, #103	@ 0x67
 800614e:	9300      	str	r3, [sp, #0]
 8006150:	2301      	movs	r3, #1
 8006152:	226b      	movs	r2, #107	@ 0x6b
 8006154:	21d0      	movs	r1, #208	@ 0xd0
 8006156:	484f      	ldr	r0, [pc, #316]	@ (8006294 <InitSensors+0x160>)
 8006158:	f7fc f928 	bl	80023ac <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 800615c:	2064      	movs	r0, #100	@ 0x64
 800615e:	f7fb fdbd 	bl	8001cdc <HAL_Delay>

	// === Slection horloge PLL ===
	data = 0x01; // PLL_X_CLK
 8006162:	2301      	movs	r3, #1
 8006164:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x6B, 1, &data, 1, HAL_MAX_DELAY);
 8006168:	f04f 33ff 	mov.w	r3, #4294967295
 800616c:	9302      	str	r3, [sp, #8]
 800616e:	2301      	movs	r3, #1
 8006170:	9301      	str	r3, [sp, #4]
 8006172:	f107 0367 	add.w	r3, r7, #103	@ 0x67
 8006176:	9300      	str	r3, [sp, #0]
 8006178:	2301      	movs	r3, #1
 800617a:	226b      	movs	r2, #107	@ 0x6b
 800617c:	21d0      	movs	r1, #208	@ 0xd0
 800617e:	4845      	ldr	r0, [pc, #276]	@ (8006294 <InitSensors+0x160>)
 8006180:	f7fc f914 	bl	80023ac <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8006184:	200a      	movs	r0, #10
 8006186:	f7fb fda9 	bl	8001cdc <HAL_Delay>

	// === Configuration DLPF pour ODR faible ===
	data = 0x06;  // DLPF_CFG = 6  acclro et gyro  1 kHz interne
 800618a:	2306      	movs	r3, #6
 800618c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x1A, 1, &data, 1, HAL_MAX_DELAY);
 8006190:	f04f 33ff 	mov.w	r3, #4294967295
 8006194:	9302      	str	r3, [sp, #8]
 8006196:	2301      	movs	r3, #1
 8006198:	9301      	str	r3, [sp, #4]
 800619a:	f107 0367 	add.w	r3, r7, #103	@ 0x67
 800619e:	9300      	str	r3, [sp, #0]
 80061a0:	2301      	movs	r3, #1
 80061a2:	221a      	movs	r2, #26
 80061a4:	21d0      	movs	r1, #208	@ 0xd0
 80061a6:	483b      	ldr	r0, [pc, #236]	@ (8006294 <InitSensors+0x160>)
 80061a8:	f7fc f900 	bl	80023ac <HAL_I2C_Mem_Write>

	// === Sample Rate Divider pour 3,91 Hz ===
	data = 255;   // SMPLRT_DIV = 255  f_s  1000 / (1+255)  3,91 Hz
 80061ac:	23ff      	movs	r3, #255	@ 0xff
 80061ae:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x19, 1, &data, 1, HAL_MAX_DELAY);
 80061b2:	f04f 33ff 	mov.w	r3, #4294967295
 80061b6:	9302      	str	r3, [sp, #8]
 80061b8:	2301      	movs	r3, #1
 80061ba:	9301      	str	r3, [sp, #4]
 80061bc:	f107 0367 	add.w	r3, r7, #103	@ 0x67
 80061c0:	9300      	str	r3, [sp, #0]
 80061c2:	2301      	movs	r3, #1
 80061c4:	2219      	movs	r2, #25
 80061c6:	21d0      	movs	r1, #208	@ 0xd0
 80061c8:	4832      	ldr	r0, [pc, #200]	@ (8006294 <InitSensors+0x160>)
 80061ca:	f7fc f8ef 	bl	80023ac <HAL_I2C_Mem_Write>

	// === Activation du BYPASS (connexion du magntomtre AK8963) ===
	data = 0x02; // Bit1 = BYPASS_EN
 80061ce:	2302      	movs	r3, #2
 80061d0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x37, 1, &data, 1, HAL_MAX_DELAY);
 80061d4:	f04f 33ff 	mov.w	r3, #4294967295
 80061d8:	9302      	str	r3, [sp, #8]
 80061da:	2301      	movs	r3, #1
 80061dc:	9301      	str	r3, [sp, #4]
 80061de:	f107 0367 	add.w	r3, r7, #103	@ 0x67
 80061e2:	9300      	str	r3, [sp, #0]
 80061e4:	2301      	movs	r3, #1
 80061e6:	2237      	movs	r2, #55	@ 0x37
 80061e8:	21d0      	movs	r1, #208	@ 0xd0
 80061ea:	482a      	ldr	r0, [pc, #168]	@ (8006294 <InitSensors+0x160>)
 80061ec:	f7fc f8de 	bl	80023ac <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 80061f0:	200a      	movs	r0, #10
 80061f2:	f7fb fd73 	bl	8001cdc <HAL_Delay>

	// === Vrification WHO_AM_I du magntomtre AK8963 ===
	uint8_t who_am_i_mag = 0;
 80061f6:	2300      	movs	r3, #0
 80061f8:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	HAL_I2C_Mem_Read(&hi2c1, 0x0C << 1, 0x00, 1, &who_am_i_mag, 1, HAL_MAX_DELAY);
 80061fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006200:	9302      	str	r3, [sp, #8]
 8006202:	2301      	movs	r3, #1
 8006204:	9301      	str	r3, [sp, #4]
 8006206:	f107 0366 	add.w	r3, r7, #102	@ 0x66
 800620a:	9300      	str	r3, [sp, #0]
 800620c:	2301      	movs	r3, #1
 800620e:	2200      	movs	r2, #0
 8006210:	2118      	movs	r1, #24
 8006212:	4820      	ldr	r0, [pc, #128]	@ (8006294 <InitSensors+0x160>)
 8006214:	f7fc f9de 	bl	80025d4 <HAL_I2C_Mem_Read>

	char msg[100];
	snprintf(msg, sizeof(msg), "AK8963 WHO_AM_I = 0x%02X\r\n", who_am_i_mag);
 8006218:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800621c:	4638      	mov	r0, r7
 800621e:	4a1e      	ldr	r2, [pc, #120]	@ (8006298 <InitSensors+0x164>)
 8006220:	2164      	movs	r1, #100	@ 0x64
 8006222:	f002 fbb3 	bl	800898c <sniprintf>
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8006226:	463b      	mov	r3, r7
 8006228:	4618      	mov	r0, r3
 800622a:	f7fa f849 	bl	80002c0 <strlen>
 800622e:	4603      	mov	r3, r0
 8006230:	b29a      	uxth	r2, r3
 8006232:	4639      	mov	r1, r7
 8006234:	f04f 33ff 	mov.w	r3, #4294967295
 8006238:	4818      	ldr	r0, [pc, #96]	@ (800629c <InitSensors+0x168>)
 800623a:	f7fe fc8b 	bl	8004b54 <HAL_UART_Transmit>

	if (who_am_i_mag != 0x48) {
 800623e:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8006242:	2b48      	cmp	r3, #72	@ 0x48
 8006244:	d009      	beq.n	800625a <InitSensors+0x126>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Erreur magntomtre AK8963\r\n", 29, HAL_MAX_DELAY);
 8006246:	f04f 33ff 	mov.w	r3, #4294967295
 800624a:	221d      	movs	r2, #29
 800624c:	4914      	ldr	r1, [pc, #80]	@ (80062a0 <InitSensors+0x16c>)
 800624e:	4813      	ldr	r0, [pc, #76]	@ (800629c <InitSensors+0x168>)
 8006250:	f7fe fc80 	bl	8004b54 <HAL_UART_Transmit>
		Error_Handler();
 8006254:	f7fb fa7a 	bl	800174c <Error_Handler>
 8006258:	e006      	b.n	8006268 <InitSensors+0x134>
	} else {
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Magntomtre dtect avec succs.\r\n", 38, HAL_MAX_DELAY);
 800625a:	f04f 33ff 	mov.w	r3, #4294967295
 800625e:	2226      	movs	r2, #38	@ 0x26
 8006260:	4910      	ldr	r1, [pc, #64]	@ (80062a4 <InitSensors+0x170>)
 8006262:	480e      	ldr	r0, [pc, #56]	@ (800629c <InitSensors+0x168>)
 8006264:	f7fe fc76 	bl	8004b54 <HAL_UART_Transmit>
	}

	// === Configuration du magntomtre : 16-bit output + mode continu 2 (100Hz) ===
	data = 0x16; // 0b00010110 : 16-bit (bit4=1) + mode2 (bits[3:0]=0110)
 8006268:	2316      	movs	r3, #22
 800626a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	HAL_I2C_Mem_Write(&hi2c1, 0x0C << 1, 0x0A, 1, &data, 1, HAL_MAX_DELAY);
 800626e:	f04f 33ff 	mov.w	r3, #4294967295
 8006272:	9302      	str	r3, [sp, #8]
 8006274:	2301      	movs	r3, #1
 8006276:	9301      	str	r3, [sp, #4]
 8006278:	f107 0367 	add.w	r3, r7, #103	@ 0x67
 800627c:	9300      	str	r3, [sp, #0]
 800627e:	2301      	movs	r3, #1
 8006280:	220a      	movs	r2, #10
 8006282:	2118      	movs	r1, #24
 8006284:	4803      	ldr	r0, [pc, #12]	@ (8006294 <InitSensors+0x160>)
 8006286:	f7fc f891 	bl	80023ac <HAL_I2C_Mem_Write>
}
 800628a:	bf00      	nop
 800628c:	3768      	adds	r7, #104	@ 0x68
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}
 8006292:	bf00      	nop
 8006294:	2000022c 	.word	0x2000022c
 8006298:	0800dbc4 	.word	0x0800dbc4
 800629c:	20000280 	.word	0x20000280
 80062a0:	0800dbe0 	.word	0x0800dbe0
 80062a4:	0800dc00 	.word	0x0800dc00

080062a8 <TempMeasureMsg>:
 *
 * @param buffer pointeur vers char[] pour recevoir le message
 * @param size taille du buffer
 * @return double temprature en C
 */
double TempMeasureMsg(char *buffer, size_t size) {
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b08c      	sub	sp, #48	@ 0x30
 80062ac:	af04      	add	r7, sp, #16
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
	uint8_t data[2];
	int16_t raw;
	double temperature;

	if(HAL_I2C_Mem_Read(&hi2c1, 0x68 << 1, 0x41, 1, data, 2, HAL_MAX_DELAY) != HAL_OK)
 80062b2:	f04f 33ff 	mov.w	r3, #4294967295
 80062b6:	9302      	str	r3, [sp, #8]
 80062b8:	2302      	movs	r3, #2
 80062ba:	9301      	str	r3, [sp, #4]
 80062bc:	f107 0308 	add.w	r3, r7, #8
 80062c0:	9300      	str	r3, [sp, #0]
 80062c2:	2301      	movs	r3, #1
 80062c4:	2241      	movs	r2, #65	@ 0x41
 80062c6:	21d0      	movs	r1, #208	@ 0xd0
 80062c8:	4837      	ldr	r0, [pc, #220]	@ (80063a8 <TempMeasureMsg+0x100>)
 80062ca:	f7fc f983 	bl	80025d4 <HAL_I2C_Mem_Read>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d001      	beq.n	80062d8 <TempMeasureMsg+0x30>
		Error_Handler();
 80062d4:	f7fb fa3a 	bl	800174c <Error_Handler>

	raw = (int16_t)((data[0]<<8)|data[1]);
 80062d8:	7a3b      	ldrb	r3, [r7, #8]
 80062da:	b21b      	sxth	r3, r3
 80062dc:	021b      	lsls	r3, r3, #8
 80062de:	b21a      	sxth	r2, r3
 80062e0:	7a7b      	ldrb	r3, [r7, #9]
 80062e2:	b21b      	sxth	r3, r3
 80062e4:	4313      	orrs	r3, r2
 80062e6:	837b      	strh	r3, [r7, #26]
	temperature = ((double)raw - TEMP_OFFSET)/333.87 + 21.0;
 80062e8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80062ec:	4618      	mov	r0, r3
 80062ee:	f7fa f941 	bl	8000574 <__aeabi_i2d>
 80062f2:	f04f 0200 	mov.w	r2, #0
 80062f6:	4b2d      	ldr	r3, [pc, #180]	@ (80063ac <TempMeasureMsg+0x104>)
 80062f8:	f7f9 ffee 	bl	80002d8 <__aeabi_dsub>
 80062fc:	4602      	mov	r2, r0
 80062fe:	460b      	mov	r3, r1
 8006300:	4610      	mov	r0, r2
 8006302:	4619      	mov	r1, r3
 8006304:	a326      	add	r3, pc, #152	@ (adr r3, 80063a0 <TempMeasureMsg+0xf8>)
 8006306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800630a:	f7fa fac7 	bl	800089c <__aeabi_ddiv>
 800630e:	4602      	mov	r2, r0
 8006310:	460b      	mov	r3, r1
 8006312:	4610      	mov	r0, r2
 8006314:	4619      	mov	r1, r3
 8006316:	f04f 0200 	mov.w	r2, #0
 800631a:	4b25      	ldr	r3, [pc, #148]	@ (80063b0 <TempMeasureMsg+0x108>)
 800631c:	f7f9 ffde 	bl	80002dc <__adddf3>
 8006320:	4602      	mov	r2, r0
 8006322:	460b      	mov	r3, r1
 8006324:	e9c7 2304 	strd	r2, r3, [r7, #16]

	int temp_int = (int)temperature;
 8006328:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800632c:	f7fa fc3c 	bl	8000ba8 <__aeabi_d2iz>
 8006330:	4603      	mov	r3, r0
 8006332:	60fb      	str	r3, [r7, #12]
	int temp_frac = (int)((temperature - temp_int)*100);
 8006334:	68f8      	ldr	r0, [r7, #12]
 8006336:	f7fa f91d 	bl	8000574 <__aeabi_i2d>
 800633a:	4602      	mov	r2, r0
 800633c:	460b      	mov	r3, r1
 800633e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006342:	f7f9 ffc9 	bl	80002d8 <__aeabi_dsub>
 8006346:	4602      	mov	r2, r0
 8006348:	460b      	mov	r3, r1
 800634a:	4610      	mov	r0, r2
 800634c:	4619      	mov	r1, r3
 800634e:	f04f 0200 	mov.w	r2, #0
 8006352:	4b18      	ldr	r3, [pc, #96]	@ (80063b4 <TempMeasureMsg+0x10c>)
 8006354:	f7fa f978 	bl	8000648 <__aeabi_dmul>
 8006358:	4602      	mov	r2, r0
 800635a:	460b      	mov	r3, r1
 800635c:	4610      	mov	r0, r2
 800635e:	4619      	mov	r1, r3
 8006360:	f7fa fc22 	bl	8000ba8 <__aeabi_d2iz>
 8006364:	4603      	mov	r3, r0
 8006366:	61fb      	str	r3, [r7, #28]
	if(temp_frac<0) temp_frac=-temp_frac;
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	2b00      	cmp	r3, #0
 800636c:	da02      	bge.n	8006374 <TempMeasureMsg+0xcc>
 800636e:	69fb      	ldr	r3, [r7, #28]
 8006370:	425b      	negs	r3, r3
 8006372:	61fb      	str	r3, [r7, #28]
	temp_int -= 5; // Mesure exprimentale
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	3b05      	subs	r3, #5
 8006378:	60fb      	str	r3, [r7, #12]

	snprintf(buffer, size, "\r\nTemperature = %d.%02d C\r\n", temp_int, temp_frac);
 800637a:	69fb      	ldr	r3, [r7, #28]
 800637c:	9300      	str	r3, [sp, #0]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	4a0d      	ldr	r2, [pc, #52]	@ (80063b8 <TempMeasureMsg+0x110>)
 8006382:	6839      	ldr	r1, [r7, #0]
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	f002 fb01 	bl	800898c <sniprintf>
	return temperature;
 800638a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800638e:	ec43 2b17 	vmov	d7, r2, r3
}
 8006392:	eeb0 0a47 	vmov.f32	s0, s14
 8006396:	eef0 0a67 	vmov.f32	s1, s15
 800639a:	3720      	adds	r7, #32
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}
 80063a0:	851eb852 	.word	0x851eb852
 80063a4:	4074ddeb 	.word	0x4074ddeb
 80063a8:	2000022c 	.word	0x2000022c
 80063ac:	40310000 	.word	0x40310000
 80063b0:	40350000 	.word	0x40350000
 80063b4:	40590000 	.word	0x40590000
 80063b8:	0800dc2c 	.word	0x0800dc2c

080063bc <ReadAccelSensitivity>:
 * Lit le registre ACCEL_CONFIG et retourne le facteur de conversion
 * en LSB/g pour la plage configure.
 *
 * @return double Sensibilit (LSB/g)
 */
double ReadAccelSensitivity(void) {
 80063bc:	b580      	push	{r7, lr}
 80063be:	b088      	sub	sp, #32
 80063c0:	af04      	add	r7, sp, #16
	uint8_t reg;
	double factor;

	// Lecture du registre ACCEL_CONFIG
	if (HAL_I2C_Mem_Read(&hi2c1, 0x68 << 1, 0x1C, 1, &reg, 1, HAL_MAX_DELAY) != HAL_OK)
 80063c2:	f04f 33ff 	mov.w	r3, #4294967295
 80063c6:	9302      	str	r3, [sp, #8]
 80063c8:	2301      	movs	r3, #1
 80063ca:	9301      	str	r3, [sp, #4]
 80063cc:	1dfb      	adds	r3, r7, #7
 80063ce:	9300      	str	r3, [sp, #0]
 80063d0:	2301      	movs	r3, #1
 80063d2:	221c      	movs	r2, #28
 80063d4:	21d0      	movs	r1, #208	@ 0xd0
 80063d6:	4823      	ldr	r0, [pc, #140]	@ (8006464 <ReadAccelSensitivity+0xa8>)
 80063d8:	f7fc f8fc 	bl	80025d4 <HAL_I2C_Mem_Read>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d001      	beq.n	80063e6 <ReadAccelSensitivity+0x2a>
		Error_Handler();
 80063e2:	f7fb f9b3 	bl	800174c <Error_Handler>

	// Bits [4:3] : FS_SEL
	reg = (reg >> 3) & 0x03;
 80063e6:	79fb      	ldrb	r3, [r7, #7]
 80063e8:	08db      	lsrs	r3, r3, #3
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	f003 0303 	and.w	r3, r3, #3
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	71fb      	strb	r3, [r7, #7]

	switch(reg) {
 80063f4:	79fb      	ldrb	r3, [r7, #7]
 80063f6:	2b03      	cmp	r3, #3
 80063f8:	d822      	bhi.n	8006440 <ReadAccelSensitivity+0x84>
 80063fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006400 <ReadAccelSensitivity+0x44>)
 80063fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006400:	08006411 	.word	0x08006411
 8006404:	0800641d 	.word	0x0800641d
 8006408:	08006429 	.word	0x08006429
 800640c:	08006435 	.word	0x08006435
	case 0: factor = 16384.0; break; // 2g
 8006410:	f04f 0200 	mov.w	r2, #0
 8006414:	4b14      	ldr	r3, [pc, #80]	@ (8006468 <ReadAccelSensitivity+0xac>)
 8006416:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800641a:	e017      	b.n	800644c <ReadAccelSensitivity+0x90>
	case 1: factor = 8192.0;  break; // 4g
 800641c:	f04f 0200 	mov.w	r2, #0
 8006420:	4b12      	ldr	r3, [pc, #72]	@ (800646c <ReadAccelSensitivity+0xb0>)
 8006422:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8006426:	e011      	b.n	800644c <ReadAccelSensitivity+0x90>
	case 2: factor = 4096.0;  break; // 8g
 8006428:	f04f 0200 	mov.w	r2, #0
 800642c:	4b10      	ldr	r3, [pc, #64]	@ (8006470 <ReadAccelSensitivity+0xb4>)
 800642e:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8006432:	e00b      	b.n	800644c <ReadAccelSensitivity+0x90>
	case 3: factor = 2048.0;  break; // 16g
 8006434:	f04f 0200 	mov.w	r2, #0
 8006438:	4b0e      	ldr	r3, [pc, #56]	@ (8006474 <ReadAccelSensitivity+0xb8>)
 800643a:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800643e:	e005      	b.n	800644c <ReadAccelSensitivity+0x90>
	default: factor = 16384.0; break;
 8006440:	f04f 0200 	mov.w	r2, #0
 8006444:	4b08      	ldr	r3, [pc, #32]	@ (8006468 <ReadAccelSensitivity+0xac>)
 8006446:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800644a:	bf00      	nop
	}

	return factor;
 800644c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006450:	ec43 2b17 	vmov	d7, r2, r3
}
 8006454:	eeb0 0a47 	vmov.f32	s0, s14
 8006458:	eef0 0a67 	vmov.f32	s1, s15
 800645c:	3710      	adds	r7, #16
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop
 8006464:	2000022c 	.word	0x2000022c
 8006468:	40d00000 	.word	0x40d00000
 800646c:	40c00000 	.word	0x40c00000
 8006470:	40b00000 	.word	0x40b00000
 8006474:	40a00000 	.word	0x40a00000

08006478 <AccMeasureMsg>:
 * La fonction affiche galement les valeurs mesures sur le terminal UART.
 *
 * @param acc_data Pointeur vers un tableau de 3 doubles
 *                 pour stocker [ax, ay, az] en g.
 */
void AccMeasureMsg(double *acc_data, char *buffer, size_t size) {
 8006478:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800647c:	b094      	sub	sp, #80	@ 0x50
 800647e:	af08      	add	r7, sp, #32
 8006480:	60f8      	str	r0, [r7, #12]
 8006482:	60b9      	str	r1, [r7, #8]
 8006484:	607a      	str	r2, [r7, #4]
	uint8_t raw[6];
	int16_t ax_raw, ay_raw, az_raw;
	double sensitivity = ReadAccelSensitivity();
 8006486:	f7ff ff99 	bl	80063bc <ReadAccelSensitivity>
 800648a:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28

	if(HAL_I2C_Mem_Read(&hi2c1, 0x68<<1, 0x3B, 1, raw, 6, HAL_MAX_DELAY) != HAL_OK)
 800648e:	f04f 33ff 	mov.w	r3, #4294967295
 8006492:	9302      	str	r3, [sp, #8]
 8006494:	2306      	movs	r3, #6
 8006496:	9301      	str	r3, [sp, #4]
 8006498:	f107 0310 	add.w	r3, r7, #16
 800649c:	9300      	str	r3, [sp, #0]
 800649e:	2301      	movs	r3, #1
 80064a0:	223b      	movs	r2, #59	@ 0x3b
 80064a2:	21d0      	movs	r1, #208	@ 0xd0
 80064a4:	4854      	ldr	r0, [pc, #336]	@ (80065f8 <AccMeasureMsg+0x180>)
 80064a6:	f7fc f895 	bl	80025d4 <HAL_I2C_Mem_Read>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d001      	beq.n	80064b4 <AccMeasureMsg+0x3c>
		Error_Handler();
 80064b0:	f7fb f94c 	bl	800174c <Error_Handler>

	ax_raw = (int16_t)((raw[0]<<8)|raw[1]);
 80064b4:	7c3b      	ldrb	r3, [r7, #16]
 80064b6:	b21b      	sxth	r3, r3
 80064b8:	021b      	lsls	r3, r3, #8
 80064ba:	b21a      	sxth	r2, r3
 80064bc:	7c7b      	ldrb	r3, [r7, #17]
 80064be:	b21b      	sxth	r3, r3
 80064c0:	4313      	orrs	r3, r2
 80064c2:	84fb      	strh	r3, [r7, #38]	@ 0x26
	ay_raw = (int16_t)((raw[2]<<8)|raw[3]);
 80064c4:	7cbb      	ldrb	r3, [r7, #18]
 80064c6:	b21b      	sxth	r3, r3
 80064c8:	021b      	lsls	r3, r3, #8
 80064ca:	b21a      	sxth	r2, r3
 80064cc:	7cfb      	ldrb	r3, [r7, #19]
 80064ce:	b21b      	sxth	r3, r3
 80064d0:	4313      	orrs	r3, r2
 80064d2:	84bb      	strh	r3, [r7, #36]	@ 0x24
	az_raw = (int16_t)((raw[4]<<8)|raw[5]);
 80064d4:	7d3b      	ldrb	r3, [r7, #20]
 80064d6:	b21b      	sxth	r3, r3
 80064d8:	021b      	lsls	r3, r3, #8
 80064da:	b21a      	sxth	r2, r3
 80064dc:	7d7b      	ldrb	r3, [r7, #21]
 80064de:	b21b      	sxth	r3, r3
 80064e0:	4313      	orrs	r3, r2
 80064e2:	847b      	strh	r3, [r7, #34]	@ 0x22

	acc_data[0] = (double)ax_raw / sensitivity;
 80064e4:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80064e8:	4618      	mov	r0, r3
 80064ea:	f7fa f843 	bl	8000574 <__aeabi_i2d>
 80064ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80064f2:	f7fa f9d3 	bl	800089c <__aeabi_ddiv>
 80064f6:	4602      	mov	r2, r0
 80064f8:	460b      	mov	r3, r1
 80064fa:	68f9      	ldr	r1, [r7, #12]
 80064fc:	e9c1 2300 	strd	r2, r3, [r1]
	acc_data[1] = (double)ay_raw / sensitivity;
 8006500:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8006504:	4618      	mov	r0, r3
 8006506:	f7fa f835 	bl	8000574 <__aeabi_i2d>
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	f103 0408 	add.w	r4, r3, #8
 8006510:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006514:	f7fa f9c2 	bl	800089c <__aeabi_ddiv>
 8006518:	4602      	mov	r2, r0
 800651a:	460b      	mov	r3, r1
 800651c:	e9c4 2300 	strd	r2, r3, [r4]
	acc_data[2] = (double)az_raw / sensitivity;
 8006520:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8006524:	4618      	mov	r0, r3
 8006526:	f7fa f825 	bl	8000574 <__aeabi_i2d>
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f103 0410 	add.w	r4, r3, #16
 8006530:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006534:	f7fa f9b2 	bl	800089c <__aeabi_ddiv>
 8006538:	4602      	mov	r2, r0
 800653a:	460b      	mov	r3, r1
 800653c:	e9c4 2300 	strd	r2, r3, [r4]

	double norm = sqrt(acc_data[0]*acc_data[0] + acc_data[1]*acc_data[1] + acc_data[2]*acc_data[2]);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800654c:	f7fa f87c 	bl	8000648 <__aeabi_dmul>
 8006550:	4602      	mov	r2, r0
 8006552:	460b      	mov	r3, r1
 8006554:	4614      	mov	r4, r2
 8006556:	461d      	mov	r5, r3
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	3308      	adds	r3, #8
 800655c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	3308      	adds	r3, #8
 8006564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006568:	f7fa f86e 	bl	8000648 <__aeabi_dmul>
 800656c:	4602      	mov	r2, r0
 800656e:	460b      	mov	r3, r1
 8006570:	4620      	mov	r0, r4
 8006572:	4629      	mov	r1, r5
 8006574:	f7f9 feb2 	bl	80002dc <__adddf3>
 8006578:	4602      	mov	r2, r0
 800657a:	460b      	mov	r3, r1
 800657c:	4614      	mov	r4, r2
 800657e:	461d      	mov	r5, r3
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	3310      	adds	r3, #16
 8006584:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	3310      	adds	r3, #16
 800658c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006590:	f7fa f85a 	bl	8000648 <__aeabi_dmul>
 8006594:	4602      	mov	r2, r0
 8006596:	460b      	mov	r3, r1
 8006598:	4620      	mov	r0, r4
 800659a:	4629      	mov	r1, r5
 800659c:	f7f9 fe9e 	bl	80002dc <__adddf3>
 80065a0:	4602      	mov	r2, r0
 80065a2:	460b      	mov	r3, r1
 80065a4:	ec43 2b17 	vmov	d7, r2, r3
 80065a8:	eeb0 0a47 	vmov.f32	s0, s14
 80065ac:	eef0 0a67 	vmov.f32	s1, s15
 80065b0:	f005 fda8 	bl	800c104 <sqrt>
 80065b4:	ed87 0b06 	vstr	d0, [r7, #24]
	snprintf(buffer, size, "Accel - X: %.3f g, Y: %.3f g, Z: %.3f g\r\n||A|| = %.3f g\r\n",
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	e9d3 2300 	ldrd	r2, r3, [r3]
			acc_data[0], acc_data[1], acc_data[2], norm);
 80065be:	68f9      	ldr	r1, [r7, #12]
 80065c0:	3108      	adds	r1, #8
	snprintf(buffer, size, "Accel - X: %.3f g, Y: %.3f g, Z: %.3f g\r\n||A|| = %.3f g\r\n",
 80065c2:	e9d1 0100 	ldrd	r0, r1, [r1]
			acc_data[0], acc_data[1], acc_data[2], norm);
 80065c6:	68fc      	ldr	r4, [r7, #12]
 80065c8:	3410      	adds	r4, #16
	snprintf(buffer, size, "Accel - X: %.3f g, Y: %.3f g, Z: %.3f g\r\n||A|| = %.3f g\r\n",
 80065ca:	e9d4 4500 	ldrd	r4, r5, [r4]
 80065ce:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80065d2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80065d6:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80065da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065de:	e9cd 2300 	strd	r2, r3, [sp]
 80065e2:	4a06      	ldr	r2, [pc, #24]	@ (80065fc <AccMeasureMsg+0x184>)
 80065e4:	6879      	ldr	r1, [r7, #4]
 80065e6:	68b8      	ldr	r0, [r7, #8]
 80065e8:	f002 f9d0 	bl	800898c <sniprintf>
}
 80065ec:	bf00      	nop
 80065ee:	3730      	adds	r7, #48	@ 0x30
 80065f0:	46bd      	mov	sp, r7
 80065f2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80065f6:	bf00      	nop
 80065f8:	2000022c 	.word	0x2000022c
 80065fc:	0800dc4c 	.word	0x0800dc4c

08006600 <ReadGyroSensitivity>:
/**
 * @brief Lit la sensibilit relle du gyroscope MPU-9250
 *
 * @return double Sensibilit (LSB/(/s)) selon la plage configure
 */
double ReadGyroSensitivity(void) {
 8006600:	b580      	push	{r7, lr}
 8006602:	b088      	sub	sp, #32
 8006604:	af04      	add	r7, sp, #16
	uint8_t reg;
	double factor;

	if(HAL_I2C_Mem_Read(&hi2c1, 0x68 << 1, 0x1B, 1, &reg, 1, HAL_MAX_DELAY) != HAL_OK)
 8006606:	f04f 33ff 	mov.w	r3, #4294967295
 800660a:	9302      	str	r3, [sp, #8]
 800660c:	2301      	movs	r3, #1
 800660e:	9301      	str	r3, [sp, #4]
 8006610:	1dfb      	adds	r3, r7, #7
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	2301      	movs	r3, #1
 8006616:	221b      	movs	r2, #27
 8006618:	21d0      	movs	r1, #208	@ 0xd0
 800661a:	482b      	ldr	r0, [pc, #172]	@ (80066c8 <ReadGyroSensitivity+0xc8>)
 800661c:	f7fb ffda 	bl	80025d4 <HAL_I2C_Mem_Read>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d001      	beq.n	800662a <ReadGyroSensitivity+0x2a>
		Error_Handler();
 8006626:	f7fb f891 	bl	800174c <Error_Handler>

	reg = (reg >> 3) & 0x03; // Bits FS_SEL
 800662a:	79fb      	ldrb	r3, [r7, #7]
 800662c:	08db      	lsrs	r3, r3, #3
 800662e:	b2db      	uxtb	r3, r3
 8006630:	f003 0303 	and.w	r3, r3, #3
 8006634:	b2db      	uxtb	r3, r3
 8006636:	71fb      	strb	r3, [r7, #7]
	switch(reg) {
 8006638:	79fb      	ldrb	r3, [r7, #7]
 800663a:	2b03      	cmp	r3, #3
 800663c:	d822      	bhi.n	8006684 <ReadGyroSensitivity+0x84>
 800663e:	a201      	add	r2, pc, #4	@ (adr r2, 8006644 <ReadGyroSensitivity+0x44>)
 8006640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006644:	08006655 	.word	0x08006655
 8006648:	08006661 	.word	0x08006661
 800664c:	0800666d 	.word	0x0800666d
 8006650:	08006679 	.word	0x08006679
	case 0: factor = 131.0; break;    // 250 /s
 8006654:	a314      	add	r3, pc, #80	@ (adr r3, 80066a8 <ReadGyroSensitivity+0xa8>)
 8006656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800665a:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800665e:	e017      	b.n	8006690 <ReadGyroSensitivity+0x90>
	case 1: factor = 65.5;  break;    // 500 /s
 8006660:	a313      	add	r3, pc, #76	@ (adr r3, 80066b0 <ReadGyroSensitivity+0xb0>)
 8006662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006666:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800666a:	e011      	b.n	8006690 <ReadGyroSensitivity+0x90>
	case 2: factor = 32.8;  break;    // 1000 /s
 800666c:	a312      	add	r3, pc, #72	@ (adr r3, 80066b8 <ReadGyroSensitivity+0xb8>)
 800666e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006672:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8006676:	e00b      	b.n	8006690 <ReadGyroSensitivity+0x90>
	case 3: factor = 16.4;  break;    // 2000 /s
 8006678:	a311      	add	r3, pc, #68	@ (adr r3, 80066c0 <ReadGyroSensitivity+0xc0>)
 800667a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800667e:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8006682:	e005      	b.n	8006690 <ReadGyroSensitivity+0x90>
	default: factor = 131.0; break;
 8006684:	a308      	add	r3, pc, #32	@ (adr r3, 80066a8 <ReadGyroSensitivity+0xa8>)
 8006686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800668a:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800668e:	bf00      	nop
	}
	return factor;
 8006690:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006694:	ec43 2b17 	vmov	d7, r2, r3
}
 8006698:	eeb0 0a47 	vmov.f32	s0, s14
 800669c:	eef0 0a67 	vmov.f32	s1, s15
 80066a0:	3710      	adds	r7, #16
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}
 80066a6:	bf00      	nop
 80066a8:	00000000 	.word	0x00000000
 80066ac:	40606000 	.word	0x40606000
 80066b0:	00000000 	.word	0x00000000
 80066b4:	40506000 	.word	0x40506000
 80066b8:	66666666 	.word	0x66666666
 80066bc:	40406666 	.word	0x40406666
 80066c0:	66666666 	.word	0x66666666
 80066c4:	40306666 	.word	0x40306666
 80066c8:	2000022c 	.word	0x2000022c

080066cc <GyroMeasureMsg>:
 * Lit les registres GYRO_XOUT_H/L, GYRO_YOUT_H/L, GYRO_ZOUT_H/L
 * et convertit les valeurs brutes en /s.
 *
 * @param gyro_data Pointeur vers un tableau de 3 doubles [gx, gy, gz] en /s
 */
void GyroMeasureMsg(double *gyro_data, char *buffer, size_t size) {
 80066cc:	b5b0      	push	{r4, r5, r7, lr}
 80066ce:	b090      	sub	sp, #64	@ 0x40
 80066d0:	af06      	add	r7, sp, #24
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	607a      	str	r2, [r7, #4]
	uint8_t raw[6];
	int16_t gx_raw, gy_raw, gz_raw;
	double sensitivity = ReadGyroSensitivity();
 80066d8:	f7ff ff92 	bl	8006600 <ReadGyroSensitivity>
 80066dc:	ed87 0b08 	vstr	d0, [r7, #32]

	if(HAL_I2C_Mem_Read(&hi2c1, 0x68<<1, 0x43, 1, raw, 6, HAL_MAX_DELAY) != HAL_OK)
 80066e0:	f04f 33ff 	mov.w	r3, #4294967295
 80066e4:	9302      	str	r3, [sp, #8]
 80066e6:	2306      	movs	r3, #6
 80066e8:	9301      	str	r3, [sp, #4]
 80066ea:	f107 0314 	add.w	r3, r7, #20
 80066ee:	9300      	str	r3, [sp, #0]
 80066f0:	2301      	movs	r3, #1
 80066f2:	2243      	movs	r2, #67	@ 0x43
 80066f4:	21d0      	movs	r1, #208	@ 0xd0
 80066f6:	4834      	ldr	r0, [pc, #208]	@ (80067c8 <GyroMeasureMsg+0xfc>)
 80066f8:	f7fb ff6c 	bl	80025d4 <HAL_I2C_Mem_Read>
 80066fc:	4603      	mov	r3, r0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d001      	beq.n	8006706 <GyroMeasureMsg+0x3a>
		Error_Handler();
 8006702:	f7fb f823 	bl	800174c <Error_Handler>

	gx_raw = (int16_t)((raw[0]<<8)|raw[1]);
 8006706:	7d3b      	ldrb	r3, [r7, #20]
 8006708:	b21b      	sxth	r3, r3
 800670a:	021b      	lsls	r3, r3, #8
 800670c:	b21a      	sxth	r2, r3
 800670e:	7d7b      	ldrb	r3, [r7, #21]
 8006710:	b21b      	sxth	r3, r3
 8006712:	4313      	orrs	r3, r2
 8006714:	83fb      	strh	r3, [r7, #30]
	gy_raw = (int16_t)((raw[2]<<8)|raw[3]);
 8006716:	7dbb      	ldrb	r3, [r7, #22]
 8006718:	b21b      	sxth	r3, r3
 800671a:	021b      	lsls	r3, r3, #8
 800671c:	b21a      	sxth	r2, r3
 800671e:	7dfb      	ldrb	r3, [r7, #23]
 8006720:	b21b      	sxth	r3, r3
 8006722:	4313      	orrs	r3, r2
 8006724:	83bb      	strh	r3, [r7, #28]
	gz_raw = (int16_t)((raw[4]<<8)|raw[5]);
 8006726:	7e3b      	ldrb	r3, [r7, #24]
 8006728:	b21b      	sxth	r3, r3
 800672a:	021b      	lsls	r3, r3, #8
 800672c:	b21a      	sxth	r2, r3
 800672e:	7e7b      	ldrb	r3, [r7, #25]
 8006730:	b21b      	sxth	r3, r3
 8006732:	4313      	orrs	r3, r2
 8006734:	837b      	strh	r3, [r7, #26]

	gyro_data[0] = (double)gx_raw / sensitivity;
 8006736:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800673a:	4618      	mov	r0, r3
 800673c:	f7f9 ff1a 	bl	8000574 <__aeabi_i2d>
 8006740:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006744:	f7fa f8aa 	bl	800089c <__aeabi_ddiv>
 8006748:	4602      	mov	r2, r0
 800674a:	460b      	mov	r3, r1
 800674c:	68f9      	ldr	r1, [r7, #12]
 800674e:	e9c1 2300 	strd	r2, r3, [r1]
	gyro_data[1] = (double)gy_raw / sensitivity;
 8006752:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8006756:	4618      	mov	r0, r3
 8006758:	f7f9 ff0c 	bl	8000574 <__aeabi_i2d>
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f103 0408 	add.w	r4, r3, #8
 8006762:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006766:	f7fa f899 	bl	800089c <__aeabi_ddiv>
 800676a:	4602      	mov	r2, r0
 800676c:	460b      	mov	r3, r1
 800676e:	e9c4 2300 	strd	r2, r3, [r4]
	gyro_data[2] = (double)gz_raw / sensitivity;
 8006772:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8006776:	4618      	mov	r0, r3
 8006778:	f7f9 fefc 	bl	8000574 <__aeabi_i2d>
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f103 0410 	add.w	r4, r3, #16
 8006782:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006786:	f7fa f889 	bl	800089c <__aeabi_ddiv>
 800678a:	4602      	mov	r2, r0
 800678c:	460b      	mov	r3, r1
 800678e:	e9c4 2300 	strd	r2, r3, [r4]

	snprintf(buffer, size, "Gyro - X: %.2f /s, Y: %.2f /s, Z: %.2f /s\r\n",
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	e9d3 2300 	ldrd	r2, r3, [r3]
			gyro_data[0], gyro_data[1], gyro_data[2]);
 8006798:	68f9      	ldr	r1, [r7, #12]
 800679a:	3108      	adds	r1, #8
	snprintf(buffer, size, "Gyro - X: %.2f /s, Y: %.2f /s, Z: %.2f /s\r\n",
 800679c:	e9d1 0100 	ldrd	r0, r1, [r1]
			gyro_data[0], gyro_data[1], gyro_data[2]);
 80067a0:	68fc      	ldr	r4, [r7, #12]
 80067a2:	3410      	adds	r4, #16
	snprintf(buffer, size, "Gyro - X: %.2f /s, Y: %.2f /s, Z: %.2f /s\r\n",
 80067a4:	e9d4 4500 	ldrd	r4, r5, [r4]
 80067a8:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80067ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067b0:	e9cd 2300 	strd	r2, r3, [sp]
 80067b4:	4a05      	ldr	r2, [pc, #20]	@ (80067cc <GyroMeasureMsg+0x100>)
 80067b6:	6879      	ldr	r1, [r7, #4]
 80067b8:	68b8      	ldr	r0, [r7, #8]
 80067ba:	f002 f8e7 	bl	800898c <sniprintf>
}
 80067be:	bf00      	nop
 80067c0:	3728      	adds	r7, #40	@ 0x28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bdb0      	pop	{r4, r5, r7, pc}
 80067c6:	bf00      	nop
 80067c8:	2000022c 	.word	0x2000022c
 80067cc:	0800dd1c 	.word	0x0800dd1c

080067d0 <Average>:
 * @brief Calcule la moyenne de N mesures gyroscopiques.
 * @param data Tableau contenant les mesures (X, Y, Z)
 * @param N Nombre dchantillons
 * @param avg Tableau de sortie [3] pour stocker les moyennes
 */
void Average(float data[][3], int N, float avg[3]) {
 80067d0:	b480      	push	{r7}
 80067d2:	b087      	sub	sp, #28
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	60b9      	str	r1, [r7, #8]
 80067da:	607a      	str	r2, [r7, #4]
	avg[0] = avg[1] = avg[2] = 0.0f;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f103 0208 	add.w	r2, r3, #8
 80067e2:	f04f 0300 	mov.w	r3, #0
 80067e6:	6013      	str	r3, [r2, #0]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	3304      	adds	r3, #4
 80067ec:	6812      	ldr	r2, [r2, #0]
 80067ee:	601a      	str	r2, [r3, #0]
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < N; i++) {
 80067f6:	2300      	movs	r3, #0
 80067f8:	617b      	str	r3, [r7, #20]
 80067fa:	e03c      	b.n	8006876 <Average+0xa6>
		avg[0] += data[i][0];
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	ed93 7a00 	vldr	s14, [r3]
 8006802:	697a      	ldr	r2, [r7, #20]
 8006804:	4613      	mov	r3, r2
 8006806:	005b      	lsls	r3, r3, #1
 8006808:	4413      	add	r3, r2
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	461a      	mov	r2, r3
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	4413      	add	r3, r2
 8006812:	edd3 7a00 	vldr	s15, [r3]
 8006816:	ee77 7a27 	vadd.f32	s15, s14, s15
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	edc3 7a00 	vstr	s15, [r3]
		avg[1] += data[i][1];
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	3304      	adds	r3, #4
 8006824:	ed93 7a00 	vldr	s14, [r3]
 8006828:	697a      	ldr	r2, [r7, #20]
 800682a:	4613      	mov	r3, r2
 800682c:	005b      	lsls	r3, r3, #1
 800682e:	4413      	add	r3, r2
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	461a      	mov	r2, r3
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	4413      	add	r3, r2
 8006838:	edd3 7a01 	vldr	s15, [r3, #4]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	3304      	adds	r3, #4
 8006840:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006844:	edc3 7a00 	vstr	s15, [r3]
		avg[2] += data[i][2];
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	3308      	adds	r3, #8
 800684c:	ed93 7a00 	vldr	s14, [r3]
 8006850:	697a      	ldr	r2, [r7, #20]
 8006852:	4613      	mov	r3, r2
 8006854:	005b      	lsls	r3, r3, #1
 8006856:	4413      	add	r3, r2
 8006858:	009b      	lsls	r3, r3, #2
 800685a:	461a      	mov	r2, r3
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	4413      	add	r3, r2
 8006860:	edd3 7a02 	vldr	s15, [r3, #8]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	3308      	adds	r3, #8
 8006868:	ee77 7a27 	vadd.f32	s15, s14, s15
 800686c:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < N; i++) {
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	3301      	adds	r3, #1
 8006874:	617b      	str	r3, [r7, #20]
 8006876:	697a      	ldr	r2, [r7, #20]
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	429a      	cmp	r2, r3
 800687c:	dbbe      	blt.n	80067fc <Average+0x2c>
	}
	avg[0] /= N;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	edd3 6a00 	vldr	s13, [r3]
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	ee07 3a90 	vmov	s15, r3
 800688a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800688e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	edc3 7a00 	vstr	s15, [r3]
	avg[1] /= N;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	3304      	adds	r3, #4
 800689c:	edd3 6a00 	vldr	s13, [r3]
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	ee07 3a90 	vmov	s15, r3
 80068a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	3304      	adds	r3, #4
 80068ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068b2:	edc3 7a00 	vstr	s15, [r3]
	avg[2] /= N;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	3308      	adds	r3, #8
 80068ba:	edd3 6a00 	vldr	s13, [r3]
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	ee07 3a90 	vmov	s15, r3
 80068c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	3308      	adds	r3, #8
 80068cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068d0:	edc3 7a00 	vstr	s15, [r3]
}
 80068d4:	bf00      	nop
 80068d6:	371c      	adds	r7, #28
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr

080068e0 <ReadGyro>:
 *
 * @param gx Pointeur vers la valeur X
 * @param gy Pointeur vers la valeur Y
 * @param gz Pointeur vers la valeur Z
 */
void ReadGyro(float *gx, float *gy, float *gz) {
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b08e      	sub	sp, #56	@ 0x38
 80068e4:	af04      	add	r7, sp, #16
 80068e6:	60f8      	str	r0, [r7, #12]
 80068e8:	60b9      	str	r1, [r7, #8]
 80068ea:	607a      	str	r2, [r7, #4]
	uint8_t raw[6];
	int16_t gx_raw, gy_raw, gz_raw;
	double sensitivity = ReadGyroSensitivity();
 80068ec:	f7ff fe88 	bl	8006600 <ReadGyroSensitivity>
 80068f0:	ed87 0b08 	vstr	d0, [r7, #32]

	if (HAL_I2C_Mem_Read(&hi2c1, 0x68 << 1, 0x43, 1, raw, 6, HAL_MAX_DELAY) != HAL_OK)
 80068f4:	f04f 33ff 	mov.w	r3, #4294967295
 80068f8:	9302      	str	r3, [sp, #8]
 80068fa:	2306      	movs	r3, #6
 80068fc:	9301      	str	r3, [sp, #4]
 80068fe:	f107 0314 	add.w	r3, r7, #20
 8006902:	9300      	str	r3, [sp, #0]
 8006904:	2301      	movs	r3, #1
 8006906:	2243      	movs	r2, #67	@ 0x43
 8006908:	21d0      	movs	r1, #208	@ 0xd0
 800690a:	482d      	ldr	r0, [pc, #180]	@ (80069c0 <ReadGyro+0xe0>)
 800690c:	f7fb fe62 	bl	80025d4 <HAL_I2C_Mem_Read>
 8006910:	4603      	mov	r3, r0
 8006912:	2b00      	cmp	r3, #0
 8006914:	d001      	beq.n	800691a <ReadGyro+0x3a>
		Error_Handler();
 8006916:	f7fa ff19 	bl	800174c <Error_Handler>

	gx_raw = (int16_t)((raw[0] << 8) | raw[1]);
 800691a:	7d3b      	ldrb	r3, [r7, #20]
 800691c:	b21b      	sxth	r3, r3
 800691e:	021b      	lsls	r3, r3, #8
 8006920:	b21a      	sxth	r2, r3
 8006922:	7d7b      	ldrb	r3, [r7, #21]
 8006924:	b21b      	sxth	r3, r3
 8006926:	4313      	orrs	r3, r2
 8006928:	83fb      	strh	r3, [r7, #30]
	gy_raw = (int16_t)((raw[2] << 8) | raw[3]);
 800692a:	7dbb      	ldrb	r3, [r7, #22]
 800692c:	b21b      	sxth	r3, r3
 800692e:	021b      	lsls	r3, r3, #8
 8006930:	b21a      	sxth	r2, r3
 8006932:	7dfb      	ldrb	r3, [r7, #23]
 8006934:	b21b      	sxth	r3, r3
 8006936:	4313      	orrs	r3, r2
 8006938:	83bb      	strh	r3, [r7, #28]
	gz_raw = (int16_t)((raw[4] << 8) | raw[5]);
 800693a:	7e3b      	ldrb	r3, [r7, #24]
 800693c:	b21b      	sxth	r3, r3
 800693e:	021b      	lsls	r3, r3, #8
 8006940:	b21a      	sxth	r2, r3
 8006942:	7e7b      	ldrb	r3, [r7, #25]
 8006944:	b21b      	sxth	r3, r3
 8006946:	4313      	orrs	r3, r2
 8006948:	837b      	strh	r3, [r7, #26]

	*gx = (float)(gx_raw / sensitivity);
 800694a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800694e:	4618      	mov	r0, r3
 8006950:	f7f9 fe10 	bl	8000574 <__aeabi_i2d>
 8006954:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006958:	f7f9 ffa0 	bl	800089c <__aeabi_ddiv>
 800695c:	4602      	mov	r2, r0
 800695e:	460b      	mov	r3, r1
 8006960:	4610      	mov	r0, r2
 8006962:	4619      	mov	r1, r3
 8006964:	f7fa f968 	bl	8000c38 <__aeabi_d2f>
 8006968:	4602      	mov	r2, r0
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	601a      	str	r2, [r3, #0]
	*gy = (float)(gy_raw / sensitivity);
 800696e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8006972:	4618      	mov	r0, r3
 8006974:	f7f9 fdfe 	bl	8000574 <__aeabi_i2d>
 8006978:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800697c:	f7f9 ff8e 	bl	800089c <__aeabi_ddiv>
 8006980:	4602      	mov	r2, r0
 8006982:	460b      	mov	r3, r1
 8006984:	4610      	mov	r0, r2
 8006986:	4619      	mov	r1, r3
 8006988:	f7fa f956 	bl	8000c38 <__aeabi_d2f>
 800698c:	4602      	mov	r2, r0
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	601a      	str	r2, [r3, #0]
	*gz = (float)(gz_raw / sensitivity);
 8006992:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8006996:	4618      	mov	r0, r3
 8006998:	f7f9 fdec 	bl	8000574 <__aeabi_i2d>
 800699c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80069a0:	f7f9 ff7c 	bl	800089c <__aeabi_ddiv>
 80069a4:	4602      	mov	r2, r0
 80069a6:	460b      	mov	r3, r1
 80069a8:	4610      	mov	r0, r2
 80069aa:	4619      	mov	r1, r3
 80069ac:	f7fa f944 	bl	8000c38 <__aeabi_d2f>
 80069b0:	4602      	mov	r2, r0
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	601a      	str	r2, [r3, #0]
}
 80069b6:	bf00      	nop
 80069b8:	3728      	adds	r7, #40	@ 0x28
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	2000022c 	.word	0x2000022c

080069c4 <GyrCalib>:
 * calcule les offsets pour chaque axe et les crit dans les registres
 * matriels de compensation du MPU-9250.
 *
 * @param N Nombre dchantillons utiliss pour la moyenne
 */
void GyrCalib(uint16_t N) {
 80069c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069c8:	b0b1      	sub	sp, #196	@ 0xc4
 80069ca:	af06      	add	r7, sp, #24
 80069cc:	4603      	mov	r3, r0
 80069ce:	83fb      	strh	r3, [r7, #30]
 80069d0:	466b      	mov	r3, sp
 80069d2:	461e      	mov	r6, r3
	float gyro_data[N][3];
 80069d4:	8bf9      	ldrh	r1, [r7, #30]
 80069d6:	460b      	mov	r3, r1
 80069d8:	3b01      	subs	r3, #1
 80069da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80069de:	b28b      	uxth	r3, r1
 80069e0:	2200      	movs	r2, #0
 80069e2:	613b      	str	r3, [r7, #16]
 80069e4:	617a      	str	r2, [r7, #20]
 80069e6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80069ea:	1890      	adds	r0, r2, r2
 80069ec:	60b8      	str	r0, [r7, #8]
 80069ee:	415b      	adcs	r3, r3
 80069f0:	60fb      	str	r3, [r7, #12]
 80069f2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80069f6:	6938      	ldr	r0, [r7, #16]
 80069f8:	eb12 0800 	adds.w	r8, r2, r0
 80069fc:	6978      	ldr	r0, [r7, #20]
 80069fe:	eb43 0900 	adc.w	r9, r3, r0
 8006a02:	f04f 0200 	mov.w	r2, #0
 8006a06:	f04f 0300 	mov.w	r3, #0
 8006a0a:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8006a0e:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8006a12:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8006a16:	b28b      	uxth	r3, r1
 8006a18:	2200      	movs	r2, #0
 8006a1a:	469a      	mov	sl, r3
 8006a1c:	4693      	mov	fp, r2
 8006a1e:	4652      	mov	r2, sl
 8006a20:	465b      	mov	r3, fp
 8006a22:	1890      	adds	r0, r2, r2
 8006a24:	6038      	str	r0, [r7, #0]
 8006a26:	415b      	adcs	r3, r3
 8006a28:	607b      	str	r3, [r7, #4]
 8006a2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a2e:	eb12 040a 	adds.w	r4, r2, sl
 8006a32:	eb43 050b 	adc.w	r5, r3, fp
 8006a36:	f04f 0200 	mov.w	r2, #0
 8006a3a:	f04f 0300 	mov.w	r3, #0
 8006a3e:	016b      	lsls	r3, r5, #5
 8006a40:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8006a44:	0162      	lsls	r2, r4, #5
 8006a46:	460a      	mov	r2, r1
 8006a48:	4613      	mov	r3, r2
 8006a4a:	005b      	lsls	r3, r3, #1
 8006a4c:	4413      	add	r3, r2
 8006a4e:	009b      	lsls	r3, r3, #2
 8006a50:	3307      	adds	r3, #7
 8006a52:	08db      	lsrs	r3, r3, #3
 8006a54:	00db      	lsls	r3, r3, #3
 8006a56:	ebad 0d03 	sub.w	sp, sp, r3
 8006a5a:	ab06      	add	r3, sp, #24
 8006a5c:	3303      	adds	r3, #3
 8006a5e:	089b      	lsrs	r3, r3, #2
 8006a60:	009b      	lsls	r3, r3, #2
 8006a62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	float avg[3];

	// --- Acquisition des N mesures ---
	for (int i = 0; i < N; i++) {
 8006a66:	2300      	movs	r3, #0
 8006a68:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006a6c:	e027      	b.n	8006abe <GyrCalib+0xfa>
		ReadGyro(&gyro_data[i][0], &gyro_data[i][1], &gyro_data[i][2]);
 8006a6e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8006a72:	4613      	mov	r3, r2
 8006a74:	005b      	lsls	r3, r3, #1
 8006a76:	4413      	add	r3, r2
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8006a7e:	18d0      	adds	r0, r2, r3
 8006a80:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8006a84:	4613      	mov	r3, r2
 8006a86:	005b      	lsls	r3, r3, #1
 8006a88:	4413      	add	r3, r2
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	3304      	adds	r3, #4
 8006a8e:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8006a92:	18d1      	adds	r1, r2, r3
 8006a94:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8006a98:	4613      	mov	r3, r2
 8006a9a:	005b      	lsls	r3, r3, #1
 8006a9c:	4413      	add	r3, r2
 8006a9e:	009b      	lsls	r3, r3, #2
 8006aa0:	3308      	adds	r3, #8
 8006aa2:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8006aa6:	4413      	add	r3, r2
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	f7ff ff19 	bl	80068e0 <ReadGyro>
		HAL_Delay(10); // selon ODR
 8006aae:	200a      	movs	r0, #10
 8006ab0:	f7fb f914 	bl	8001cdc <HAL_Delay>
	for (int i = 0; i < N; i++) {
 8006ab4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006ab8:	3301      	adds	r3, #1
 8006aba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006abe:	8bfb      	ldrh	r3, [r7, #30]
 8006ac0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	dbd2      	blt.n	8006a6e <GyrCalib+0xaa>
	}

	// --- Calcul des offsets moyens ---
	Average(gyro_data, N, avg);
 8006ac8:	8bfb      	ldrh	r3, [r7, #30]
 8006aca:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8006ace:	4619      	mov	r1, r3
 8006ad0:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8006ad4:	f7ff fe7c 	bl	80067d0 <Average>

	char msg[100];
	snprintf(msg, sizeof(msg), "Offsets mesurs : X=%.3f, Y=%.3f, Z=%.3f\r\n", avg[0], avg[1], avg[2]);
 8006ad8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006adc:	4618      	mov	r0, r3
 8006ade:	f7f9 fd5b 	bl	8000598 <__aeabi_f2d>
 8006ae2:	4604      	mov	r4, r0
 8006ae4:	460d      	mov	r5, r1
 8006ae6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006aea:	4618      	mov	r0, r3
 8006aec:	f7f9 fd54 	bl	8000598 <__aeabi_f2d>
 8006af0:	4680      	mov	r8, r0
 8006af2:	4689      	mov	r9, r1
 8006af4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006af8:	4618      	mov	r0, r3
 8006afa:	f7f9 fd4d 	bl	8000598 <__aeabi_f2d>
 8006afe:	4602      	mov	r2, r0
 8006b00:	460b      	mov	r3, r1
 8006b02:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006b06:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b0a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006b0e:	e9cd 4500 	strd	r4, r5, [sp]
 8006b12:	4a45      	ldr	r2, [pc, #276]	@ (8006c28 <GyrCalib+0x264>)
 8006b14:	2164      	movs	r1, #100	@ 0x64
 8006b16:	f001 ff39 	bl	800898c <sniprintf>
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8006b1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f7f9 fbce 	bl	80002c0 <strlen>
 8006b24:	4603      	mov	r3, r0
 8006b26:	b29a      	uxth	r2, r3
 8006b28:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8006b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8006b30:	483e      	ldr	r0, [pc, #248]	@ (8006c2c <GyrCalib+0x268>)
 8006b32:	f7fe f80f 	bl	8004b54 <HAL_UART_Transmit>

	// --- Conversion en valeurs brutes ---
	int16_t off_x = (int16_t)(-avg[0]);
 8006b36:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8006b3a:	eef1 7a67 	vneg.f32	s15, s15
 8006b3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006b42:	ee17 3a90 	vmov	r3, s15
 8006b46:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
	int16_t off_y = (int16_t)(-avg[1]);
 8006b4a:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8006b4e:	eef1 7a67 	vneg.f32	s15, s15
 8006b52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006b56:	ee17 3a90 	vmov	r3, s15
 8006b5a:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
	int16_t off_z = (int16_t)(-avg[2]);
 8006b5e:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8006b62:	eef1 7a67 	vneg.f32	s15, s15
 8006b66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006b6a:	ee17 3a90 	vmov	r3, s15
 8006b6e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

	uint8_t data[2];

	// --- criture dans les registres matriels ---
	data[0] = (off_x >> 8) & 0xFF;
 8006b72:	f9b7 309a 	ldrsh.w	r3, [r7, #154]	@ 0x9a
 8006b76:	121b      	asrs	r3, r3, #8
 8006b78:	b21b      	sxth	r3, r3
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	f887 3020 	strb.w	r3, [r7, #32]
	data[1] = off_x & 0xFF;
 8006b80:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x13, 1, data, 2, HAL_MAX_DELAY);
 8006b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8006b8e:	9302      	str	r3, [sp, #8]
 8006b90:	2302      	movs	r3, #2
 8006b92:	9301      	str	r3, [sp, #4]
 8006b94:	f107 0320 	add.w	r3, r7, #32
 8006b98:	9300      	str	r3, [sp, #0]
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	2213      	movs	r2, #19
 8006b9e:	21d0      	movs	r1, #208	@ 0xd0
 8006ba0:	4823      	ldr	r0, [pc, #140]	@ (8006c30 <GyrCalib+0x26c>)
 8006ba2:	f7fb fc03 	bl	80023ac <HAL_I2C_Mem_Write>

	data[0] = (off_y >> 8) & 0xFF;
 8006ba6:	f9b7 3098 	ldrsh.w	r3, [r7, #152]	@ 0x98
 8006baa:	121b      	asrs	r3, r3, #8
 8006bac:	b21b      	sxth	r3, r3
 8006bae:	b2db      	uxtb	r3, r3
 8006bb0:	f887 3020 	strb.w	r3, [r7, #32]
	data[1] = off_y & 0xFF;
 8006bb4:	f8b7 3098 	ldrh.w	r3, [r7, #152]	@ 0x98
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x15, 1, data, 2, HAL_MAX_DELAY);
 8006bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8006bc2:	9302      	str	r3, [sp, #8]
 8006bc4:	2302      	movs	r3, #2
 8006bc6:	9301      	str	r3, [sp, #4]
 8006bc8:	f107 0320 	add.w	r3, r7, #32
 8006bcc:	9300      	str	r3, [sp, #0]
 8006bce:	2301      	movs	r3, #1
 8006bd0:	2215      	movs	r2, #21
 8006bd2:	21d0      	movs	r1, #208	@ 0xd0
 8006bd4:	4816      	ldr	r0, [pc, #88]	@ (8006c30 <GyrCalib+0x26c>)
 8006bd6:	f7fb fbe9 	bl	80023ac <HAL_I2C_Mem_Write>

	data[0] = (off_z >> 8) & 0xFF;
 8006bda:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 8006bde:	121b      	asrs	r3, r3, #8
 8006be0:	b21b      	sxth	r3, r3
 8006be2:	b2db      	uxtb	r3, r3
 8006be4:	f887 3020 	strb.w	r3, [r7, #32]
	data[1] = off_z & 0xFF;
 8006be8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x17, 1, data, 2, HAL_MAX_DELAY);
 8006bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8006bf6:	9302      	str	r3, [sp, #8]
 8006bf8:	2302      	movs	r3, #2
 8006bfa:	9301      	str	r3, [sp, #4]
 8006bfc:	f107 0320 	add.w	r3, r7, #32
 8006c00:	9300      	str	r3, [sp, #0]
 8006c02:	2301      	movs	r3, #1
 8006c04:	2217      	movs	r2, #23
 8006c06:	21d0      	movs	r1, #208	@ 0xd0
 8006c08:	4809      	ldr	r0, [pc, #36]	@ (8006c30 <GyrCalib+0x26c>)
 8006c0a:	f7fb fbcf 	bl	80023ac <HAL_I2C_Mem_Write>

	HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Calibration gyroscope termine.\r\n", 34, HAL_MAX_DELAY);
 8006c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8006c12:	2222      	movs	r2, #34	@ 0x22
 8006c14:	4907      	ldr	r1, [pc, #28]	@ (8006c34 <GyrCalib+0x270>)
 8006c16:	4805      	ldr	r0, [pc, #20]	@ (8006c2c <GyrCalib+0x268>)
 8006c18:	f7fd ff9c 	bl	8004b54 <HAL_UART_Transmit>
 8006c1c:	46b5      	mov	sp, r6
}
 8006c1e:	bf00      	nop
 8006c20:	37ac      	adds	r7, #172	@ 0xac
 8006c22:	46bd      	mov	sp, r7
 8006c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c28:	0800de98 	.word	0x0800de98
 8006c2c:	20000280 	.word	0x20000280
 8006c30:	2000022c 	.word	0x2000022c
 8006c34:	0800dec4 	.word	0x0800dec4

08006c38 <ReadOffsetGyro>:
/**
 * @brief  Lit les offsets matriels du gyroscope dans le MPU-9250 et les affiche.
 * @note   Permet de vrifier si les offsets crits sont bien proches de 0 aprs calibration.
 * @retval None
 */
void ReadOffsetGyro(void){
 8006c38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006c3c:	b0ae      	sub	sp, #184	@ 0xb8
 8006c3e:	af06      	add	r7, sp, #24
	uint8_t data[6];
	int16_t gyro_offset_raw[3];
	float gyro_offset_dps[3];

	// Lire les 6 registres d'offset (X, Y, Z)
	if (HAL_I2C_Mem_Read(&hi2c1, MPU9250_ADDRESS, 0x13, 1, data, 6, HAL_MAX_DELAY) != HAL_OK){
 8006c40:	f04f 33ff 	mov.w	r3, #4294967295
 8006c44:	9302      	str	r3, [sp, #8]
 8006c46:	2306      	movs	r3, #6
 8006c48:	9301      	str	r3, [sp, #4]
 8006c4a:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8006c4e:	9300      	str	r3, [sp, #0]
 8006c50:	2301      	movs	r3, #1
 8006c52:	2213      	movs	r2, #19
 8006c54:	21d0      	movs	r1, #208	@ 0xd0
 8006c56:	4864      	ldr	r0, [pc, #400]	@ (8006de8 <ReadOffsetGyro+0x1b0>)
 8006c58:	f7fb fcbc 	bl	80025d4 <HAL_I2C_Mem_Read>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d007      	beq.n	8006c72 <ReadOffsetGyro+0x3a>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Erreur lecture offsets gyroscope\r\n", 35, HAL_MAX_DELAY);
 8006c62:	f04f 33ff 	mov.w	r3, #4294967295
 8006c66:	2223      	movs	r2, #35	@ 0x23
 8006c68:	4960      	ldr	r1, [pc, #384]	@ (8006dec <ReadOffsetGyro+0x1b4>)
 8006c6a:	4861      	ldr	r0, [pc, #388]	@ (8006df0 <ReadOffsetGyro+0x1b8>)
 8006c6c:	f7fd ff72 	bl	8004b54 <HAL_UART_Transmit>
 8006c70:	e0b2      	b.n	8006dd8 <ReadOffsetGyro+0x1a0>
		return;
	}

	// Conversion en valeurs signes
	gyro_offset_raw[0] = (int16_t)((data[0] << 8) | data[1]);
 8006c72:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8006c76:	b21b      	sxth	r3, r3
 8006c78:	021b      	lsls	r3, r3, #8
 8006c7a:	b21a      	sxth	r2, r3
 8006c7c:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 8006c80:	b21b      	sxth	r3, r3
 8006c82:	4313      	orrs	r3, r2
 8006c84:	b21b      	sxth	r3, r3
 8006c86:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
	gyro_offset_raw[1] = (int16_t)((data[2] << 8) | data[3]);
 8006c8a:	f897 309a 	ldrb.w	r3, [r7, #154]	@ 0x9a
 8006c8e:	b21b      	sxth	r3, r3
 8006c90:	021b      	lsls	r3, r3, #8
 8006c92:	b21a      	sxth	r2, r3
 8006c94:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8006c98:	b21b      	sxth	r3, r3
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	b21b      	sxth	r3, r3
 8006c9e:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
	gyro_offset_raw[2] = (int16_t)((data[4] << 8) | data[5]);
 8006ca2:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
 8006ca6:	b21b      	sxth	r3, r3
 8006ca8:	021b      	lsls	r3, r3, #8
 8006caa:	b21a      	sxth	r2, r3
 8006cac:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 8006cb0:	b21b      	sxth	r3, r3
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	b21b      	sxth	r3, r3
 8006cb6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

	// Conversion en /s (selon sensibilit 250/s)
	gyro_offset_dps[0] = (float)gyro_offset_raw[0] / 131.0f;
 8006cba:	f9b7 3090 	ldrsh.w	r3, [r7, #144]	@ 0x90
 8006cbe:	ee07 3a90 	vmov	s15, r3
 8006cc2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006cc6:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8006df4 <ReadOffsetGyro+0x1bc>
 8006cca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006cce:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
	gyro_offset_dps[1] = (float)gyro_offset_raw[1] / 131.0f;
 8006cd2:	f9b7 3092 	ldrsh.w	r3, [r7, #146]	@ 0x92
 8006cd6:	ee07 3a90 	vmov	s15, r3
 8006cda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006cde:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8006df4 <ReadOffsetGyro+0x1bc>
 8006ce2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006ce6:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
	gyro_offset_dps[2] = (float)gyro_offset_raw[2] / 131.0f;
 8006cea:	f9b7 3094 	ldrsh.w	r3, [r7, #148]	@ 0x94
 8006cee:	ee07 3a90 	vmov	s15, r3
 8006cf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006cf6:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 8006df4 <ReadOffsetGyro+0x1bc>
 8006cfa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006cfe:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c

	// Affichage des rsultats
	char msg[128];
	snprintf(msg, sizeof(msg),"Offsets Gyro (/s): X=%.3f | Y=%.3f | Z=%.3f\r\n",
			gyro_offset_dps[0], gyro_offset_dps[1], gyro_offset_dps[2]);
 8006d02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
	snprintf(msg, sizeof(msg),"Offsets Gyro (/s): X=%.3f | Y=%.3f | Z=%.3f\r\n",
 8006d06:	4618      	mov	r0, r3
 8006d08:	f7f9 fc46 	bl	8000598 <__aeabi_f2d>
 8006d0c:	4604      	mov	r4, r0
 8006d0e:	460d      	mov	r5, r1
			gyro_offset_dps[0], gyro_offset_dps[1], gyro_offset_dps[2]);
 8006d10:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
	snprintf(msg, sizeof(msg),"Offsets Gyro (/s): X=%.3f | Y=%.3f | Z=%.3f\r\n",
 8006d14:	4618      	mov	r0, r3
 8006d16:	f7f9 fc3f 	bl	8000598 <__aeabi_f2d>
 8006d1a:	4680      	mov	r8, r0
 8006d1c:	4689      	mov	r9, r1
			gyro_offset_dps[0], gyro_offset_dps[1], gyro_offset_dps[2]);
 8006d1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
	snprintf(msg, sizeof(msg),"Offsets Gyro (/s): X=%.3f | Y=%.3f | Z=%.3f\r\n",
 8006d22:	4618      	mov	r0, r3
 8006d24:	f7f9 fc38 	bl	8000598 <__aeabi_f2d>
 8006d28:	4602      	mov	r2, r0
 8006d2a:	460b      	mov	r3, r1
 8006d2c:	1d38      	adds	r0, r7, #4
 8006d2e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006d32:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006d36:	e9cd 4500 	strd	r4, r5, [sp]
 8006d3a:	4a2f      	ldr	r2, [pc, #188]	@ (8006df8 <ReadOffsetGyro+0x1c0>)
 8006d3c:	2180      	movs	r1, #128	@ 0x80
 8006d3e:	f001 fe25 	bl	800898c <sniprintf>
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8006d42:	1d3b      	adds	r3, r7, #4
 8006d44:	4618      	mov	r0, r3
 8006d46:	f7f9 fabb 	bl	80002c0 <strlen>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	b29a      	uxth	r2, r3
 8006d4e:	1d39      	adds	r1, r7, #4
 8006d50:	f04f 33ff 	mov.w	r3, #4294967295
 8006d54:	4826      	ldr	r0, [pc, #152]	@ (8006df0 <ReadOffsetGyro+0x1b8>)
 8006d56:	f7fd fefd 	bl	8004b54 <HAL_UART_Transmit>

	// Vrification : proche de 0 ?
	if (fabs(gyro_offset_dps[0]) < 0.2 && fabs(gyro_offset_dps[1]) < 0.2 && fabs(gyro_offset_dps[2]) < 0.2)
 8006d5a:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8006d5e:	eef0 7ae7 	vabs.f32	s15, s15
 8006d62:	ee17 0a90 	vmov	r0, s15
 8006d66:	f7f9 fc17 	bl	8000598 <__aeabi_f2d>
 8006d6a:	a31d      	add	r3, pc, #116	@ (adr r3, 8006de0 <ReadOffsetGyro+0x1a8>)
 8006d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d70:	f7f9 fedc 	bl	8000b2c <__aeabi_dcmplt>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d027      	beq.n	8006dca <ReadOffsetGyro+0x192>
 8006d7a:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8006d7e:	eef0 7ae7 	vabs.f32	s15, s15
 8006d82:	ee17 0a90 	vmov	r0, s15
 8006d86:	f7f9 fc07 	bl	8000598 <__aeabi_f2d>
 8006d8a:	a315      	add	r3, pc, #84	@ (adr r3, 8006de0 <ReadOffsetGyro+0x1a8>)
 8006d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d90:	f7f9 fecc 	bl	8000b2c <__aeabi_dcmplt>
 8006d94:	4603      	mov	r3, r0
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d017      	beq.n	8006dca <ReadOffsetGyro+0x192>
 8006d9a:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8006d9e:	eef0 7ae7 	vabs.f32	s15, s15
 8006da2:	ee17 0a90 	vmov	r0, s15
 8006da6:	f7f9 fbf7 	bl	8000598 <__aeabi_f2d>
 8006daa:	a30d      	add	r3, pc, #52	@ (adr r3, 8006de0 <ReadOffsetGyro+0x1a8>)
 8006dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db0:	f7f9 febc 	bl	8000b2c <__aeabi_dcmplt>
 8006db4:	4603      	mov	r3, r0
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d007      	beq.n	8006dca <ReadOffsetGyro+0x192>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Offsets gyroscope proches de 0\r\n", 36, HAL_MAX_DELAY);
 8006dba:	f04f 33ff 	mov.w	r3, #4294967295
 8006dbe:	2224      	movs	r2, #36	@ 0x24
 8006dc0:	490e      	ldr	r1, [pc, #56]	@ (8006dfc <ReadOffsetGyro+0x1c4>)
 8006dc2:	480b      	ldr	r0, [pc, #44]	@ (8006df0 <ReadOffsetGyro+0x1b8>)
 8006dc4:	f7fd fec6 	bl	8004b54 <HAL_UART_Transmit>
 8006dc8:	e006      	b.n	8006dd8 <ReadOffsetGyro+0x1a0>
	else
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Offsets gyroscope NON nuls\r\n", 33, HAL_MAX_DELAY);
 8006dca:	f04f 33ff 	mov.w	r3, #4294967295
 8006dce:	2221      	movs	r2, #33	@ 0x21
 8006dd0:	490b      	ldr	r1, [pc, #44]	@ (8006e00 <ReadOffsetGyro+0x1c8>)
 8006dd2:	4807      	ldr	r0, [pc, #28]	@ (8006df0 <ReadOffsetGyro+0x1b8>)
 8006dd4:	f7fd febe 	bl	8004b54 <HAL_UART_Transmit>
}
 8006dd8:	37a0      	adds	r7, #160	@ 0xa0
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006de0:	9999999a 	.word	0x9999999a
 8006de4:	3fc99999 	.word	0x3fc99999
 8006de8:	2000022c 	.word	0x2000022c
 8006dec:	0800dee8 	.word	0x0800dee8
 8006df0:	20000280 	.word	0x20000280
 8006df4:	43030000 	.word	0x43030000
 8006df8:	0800df0c 	.word	0x0800df0c
 8006dfc:	0800df3c 	.word	0x0800df3c
 8006e00:	0800df60 	.word	0x0800df60
 8006e04:	00000000 	.word	0x00000000

08006e08 <ReadMag>:
 *
 * @param mx Pointeur vers float pour stocker l'axe X (T)
 * @param my Pointeur vers float pour stocker l'axe Y (T)
 * @param mz Pointeur vers float pour stocker l'axe Z (T)
 */
void ReadMag(float *mx, float *my, float *mz) {
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b092      	sub	sp, #72	@ 0x48
 8006e0c:	af04      	add	r7, sp, #16
 8006e0e:	60f8      	str	r0, [r7, #12]
 8006e10:	60b9      	str	r1, [r7, #8]
 8006e12:	607a      	str	r2, [r7, #4]
	uint8_t raw[7];
	int16_t mx_raw, my_raw, mz_raw;
	double sens = 0.15; // Sensibilit 16 bits en T/LSB (mode 16 bits)
 8006e14:	a393      	add	r3, pc, #588	@ (adr r3, 8007064 <ReadMag+0x25c>)
 8006e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e1a:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	static double mag_adj[3] = {1.0, 1.0, 1.0};
	static uint8_t initialized = 0;

	// Initialisation une seule fois (lecture ASAX/ASAY/ASAZ)
	if (!initialized) {
 8006e1e:	4b8c      	ldr	r3, [pc, #560]	@ (8007050 <ReadMag+0x248>)
 8006e20:	781b      	ldrb	r3, [r3, #0]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d16d      	bne.n	8006f02 <ReadMag+0xfa>
		uint8_t asa[3];
		uint8_t mode = 0x0F; // Fuse ROM access mode
 8006e26:	230f      	movs	r3, #15
 8006e28:	74fb      	strb	r3, [r7, #19]
		if (HAL_I2C_Mem_Write(&hi2c1, 0x0C << 1, 0x0A, 1, &mode, 1, HAL_MAX_DELAY) != HAL_OK)
 8006e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8006e2e:	9302      	str	r3, [sp, #8]
 8006e30:	2301      	movs	r3, #1
 8006e32:	9301      	str	r3, [sp, #4]
 8006e34:	f107 0313 	add.w	r3, r7, #19
 8006e38:	9300      	str	r3, [sp, #0]
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	220a      	movs	r2, #10
 8006e3e:	2118      	movs	r1, #24
 8006e40:	4884      	ldr	r0, [pc, #528]	@ (8007054 <ReadMag+0x24c>)
 8006e42:	f7fb fab3 	bl	80023ac <HAL_I2C_Mem_Write>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d001      	beq.n	8006e50 <ReadMag+0x48>
			Error_Handler();
 8006e4c:	f7fa fc7e 	bl	800174c <Error_Handler>
		HAL_Delay(10);
 8006e50:	200a      	movs	r0, #10
 8006e52:	f7fa ff43 	bl	8001cdc <HAL_Delay>

		if (HAL_I2C_Mem_Read(&hi2c1, 0x0C << 1, 0x10, 1, asa, 3, HAL_MAX_DELAY) != HAL_OK)
 8006e56:	f04f 33ff 	mov.w	r3, #4294967295
 8006e5a:	9302      	str	r3, [sp, #8]
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	9301      	str	r3, [sp, #4]
 8006e60:	f107 0314 	add.w	r3, r7, #20
 8006e64:	9300      	str	r3, [sp, #0]
 8006e66:	2301      	movs	r3, #1
 8006e68:	2210      	movs	r2, #16
 8006e6a:	2118      	movs	r1, #24
 8006e6c:	4879      	ldr	r0, [pc, #484]	@ (8007054 <ReadMag+0x24c>)
 8006e6e:	f7fb fbb1 	bl	80025d4 <HAL_I2C_Mem_Read>
 8006e72:	4603      	mov	r3, r0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d001      	beq.n	8006e7c <ReadMag+0x74>
			Error_Handler();
 8006e78:	f7fa fc68 	bl	800174c <Error_Handler>

		for (int i = 0; i < 3; i++) {
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e80:	e021      	b.n	8006ec6 <ReadMag+0xbe>
			mag_adj[i] = ((double)(asa[i] - 128) / 256.0) + 1.0;
 8006e82:	f107 0214 	add.w	r2, r7, #20
 8006e86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e88:	4413      	add	r3, r2
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	3b80      	subs	r3, #128	@ 0x80
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f7f9 fb70 	bl	8000574 <__aeabi_i2d>
 8006e94:	f04f 0200 	mov.w	r2, #0
 8006e98:	4b6f      	ldr	r3, [pc, #444]	@ (8007058 <ReadMag+0x250>)
 8006e9a:	f7f9 fcff 	bl	800089c <__aeabi_ddiv>
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	460b      	mov	r3, r1
 8006ea2:	4610      	mov	r0, r2
 8006ea4:	4619      	mov	r1, r3
 8006ea6:	f04f 0200 	mov.w	r2, #0
 8006eaa:	4b6c      	ldr	r3, [pc, #432]	@ (800705c <ReadMag+0x254>)
 8006eac:	f7f9 fa16 	bl	80002dc <__adddf3>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	460b      	mov	r3, r1
 8006eb4:	486a      	ldr	r0, [pc, #424]	@ (8007060 <ReadMag+0x258>)
 8006eb6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006eb8:	00c9      	lsls	r1, r1, #3
 8006eba:	4401      	add	r1, r0
 8006ebc:	e9c1 2300 	strd	r2, r3, [r1]
		for (int i = 0; i < 3; i++) {
 8006ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ec6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ec8:	2b02      	cmp	r3, #2
 8006eca:	ddda      	ble.n	8006e82 <ReadMag+0x7a>
		}

		mode = 0x16; // Continuous measurement mode 2 (16 bits, 100 Hz)
 8006ecc:	2316      	movs	r3, #22
 8006ece:	74fb      	strb	r3, [r7, #19]
		if (HAL_I2C_Mem_Write(&hi2c1, 0x0C << 1, 0x0A, 1, &mode, 1, HAL_MAX_DELAY) != HAL_OK)
 8006ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8006ed4:	9302      	str	r3, [sp, #8]
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	9301      	str	r3, [sp, #4]
 8006eda:	f107 0313 	add.w	r3, r7, #19
 8006ede:	9300      	str	r3, [sp, #0]
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	220a      	movs	r2, #10
 8006ee4:	2118      	movs	r1, #24
 8006ee6:	485b      	ldr	r0, [pc, #364]	@ (8007054 <ReadMag+0x24c>)
 8006ee8:	f7fb fa60 	bl	80023ac <HAL_I2C_Mem_Write>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d001      	beq.n	8006ef6 <ReadMag+0xee>
			Error_Handler();
 8006ef2:	f7fa fc2b 	bl	800174c <Error_Handler>
		HAL_Delay(10);
 8006ef6:	200a      	movs	r0, #10
 8006ef8:	f7fa fef0 	bl	8001cdc <HAL_Delay>

		initialized = 1;
 8006efc:	4b54      	ldr	r3, [pc, #336]	@ (8007050 <ReadMag+0x248>)
 8006efe:	2201      	movs	r2, #1
 8006f00:	701a      	strb	r2, [r3, #0]
		if (HAL_I2C_Mem_Read(&hi2c1, 0x0C << 1, 0x02, 1, &st1, 1, HAL_MAX_DELAY) != HAL_OK)
			Error_Handler();
	} while (!(st1 & 0x01));*/

	// Lecture des registres HXL  HZH
	if (HAL_I2C_Mem_Read(&hi2c1, 0x0C << 1, 0x03, 1, raw, 7, HAL_MAX_DELAY) != HAL_OK)
 8006f02:	f04f 33ff 	mov.w	r3, #4294967295
 8006f06:	9302      	str	r3, [sp, #8]
 8006f08:	2307      	movs	r3, #7
 8006f0a:	9301      	str	r3, [sp, #4]
 8006f0c:	f107 0318 	add.w	r3, r7, #24
 8006f10:	9300      	str	r3, [sp, #0]
 8006f12:	2301      	movs	r3, #1
 8006f14:	2203      	movs	r2, #3
 8006f16:	2118      	movs	r1, #24
 8006f18:	484e      	ldr	r0, [pc, #312]	@ (8007054 <ReadMag+0x24c>)
 8006f1a:	f7fb fb5b 	bl	80025d4 <HAL_I2C_Mem_Read>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d001      	beq.n	8006f28 <ReadMag+0x120>
		Error_Handler();
 8006f24:	f7fa fc12 	bl	800174c <Error_Handler>

	// Vrification overflow (ST2)
	uint8_t st2;
	if (HAL_I2C_Mem_Read(&hi2c1, 0x0C << 1, 0x09, 1, &st2, 1, HAL_MAX_DELAY) != HAL_OK)
 8006f28:	f04f 33ff 	mov.w	r3, #4294967295
 8006f2c:	9302      	str	r3, [sp, #8]
 8006f2e:	2301      	movs	r3, #1
 8006f30:	9301      	str	r3, [sp, #4]
 8006f32:	f107 0317 	add.w	r3, r7, #23
 8006f36:	9300      	str	r3, [sp, #0]
 8006f38:	2301      	movs	r3, #1
 8006f3a:	2209      	movs	r2, #9
 8006f3c:	2118      	movs	r1, #24
 8006f3e:	4845      	ldr	r0, [pc, #276]	@ (8007054 <ReadMag+0x24c>)
 8006f40:	f7fb fb48 	bl	80025d4 <HAL_I2C_Mem_Read>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d001      	beq.n	8006f4e <ReadMag+0x146>
		Error_Handler();
 8006f4a:	f7fa fbff 	bl	800174c <Error_Handler>
	if (st2 & 0x08) { // overflow, ignorer lecture
 8006f4e:	7dfb      	ldrb	r3, [r7, #23]
 8006f50:	f003 0308 	and.w	r3, r3, #8
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d00c      	beq.n	8006f72 <ReadMag+0x16a>
		*mx = *my = *mz = 0.0f;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f04f 0200 	mov.w	r2, #0
 8006f5e:	601a      	str	r2, [r3, #0]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681a      	ldr	r2, [r3, #0]
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	601a      	str	r2, [r3, #0]
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	601a      	str	r2, [r3, #0]
 8006f70:	e068      	b.n	8007044 <ReadMag+0x23c>
		return;
	}

	// Conversion des donnes brutes
	mx_raw = (int16_t)((raw[1] << 8) | raw[0]);
 8006f72:	7e7b      	ldrb	r3, [r7, #25]
 8006f74:	b21b      	sxth	r3, r3
 8006f76:	021b      	lsls	r3, r3, #8
 8006f78:	b21a      	sxth	r2, r3
 8006f7a:	7e3b      	ldrb	r3, [r7, #24]
 8006f7c:	b21b      	sxth	r3, r3
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	84fb      	strh	r3, [r7, #38]	@ 0x26
	my_raw = (int16_t)((raw[3] << 8) | raw[2]);
 8006f82:	7efb      	ldrb	r3, [r7, #27]
 8006f84:	b21b      	sxth	r3, r3
 8006f86:	021b      	lsls	r3, r3, #8
 8006f88:	b21a      	sxth	r2, r3
 8006f8a:	7ebb      	ldrb	r3, [r7, #26]
 8006f8c:	b21b      	sxth	r3, r3
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	84bb      	strh	r3, [r7, #36]	@ 0x24
	mz_raw = (int16_t)((raw[5] << 8) | raw[4]);
 8006f92:	7f7b      	ldrb	r3, [r7, #29]
 8006f94:	b21b      	sxth	r3, r3
 8006f96:	021b      	lsls	r3, r3, #8
 8006f98:	b21a      	sxth	r2, r3
 8006f9a:	7f3b      	ldrb	r3, [r7, #28]
 8006f9c:	b21b      	sxth	r3, r3
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	847b      	strh	r3, [r7, #34]	@ 0x22

	*mx = (float)(mx_raw * sens * mag_adj[0]);
 8006fa2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f7f9 fae4 	bl	8000574 <__aeabi_i2d>
 8006fac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006fb0:	f7f9 fb4a 	bl	8000648 <__aeabi_dmul>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	460b      	mov	r3, r1
 8006fb8:	4610      	mov	r0, r2
 8006fba:	4619      	mov	r1, r3
 8006fbc:	4b28      	ldr	r3, [pc, #160]	@ (8007060 <ReadMag+0x258>)
 8006fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc2:	f7f9 fb41 	bl	8000648 <__aeabi_dmul>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	460b      	mov	r3, r1
 8006fca:	4610      	mov	r0, r2
 8006fcc:	4619      	mov	r1, r3
 8006fce:	f7f9 fe33 	bl	8000c38 <__aeabi_d2f>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	601a      	str	r2, [r3, #0]
	*my = (float)(my_raw * sens * mag_adj[1]);
 8006fd8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8006fdc:	4618      	mov	r0, r3
 8006fde:	f7f9 fac9 	bl	8000574 <__aeabi_i2d>
 8006fe2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006fe6:	f7f9 fb2f 	bl	8000648 <__aeabi_dmul>
 8006fea:	4602      	mov	r2, r0
 8006fec:	460b      	mov	r3, r1
 8006fee:	4610      	mov	r0, r2
 8006ff0:	4619      	mov	r1, r3
 8006ff2:	4b1b      	ldr	r3, [pc, #108]	@ (8007060 <ReadMag+0x258>)
 8006ff4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8006ff8:	f7f9 fb26 	bl	8000648 <__aeabi_dmul>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	460b      	mov	r3, r1
 8007000:	4610      	mov	r0, r2
 8007002:	4619      	mov	r1, r3
 8007004:	f7f9 fe18 	bl	8000c38 <__aeabi_d2f>
 8007008:	4602      	mov	r2, r0
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	601a      	str	r2, [r3, #0]
	*mz = (float)(mz_raw * sens * mag_adj[2]);
 800700e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8007012:	4618      	mov	r0, r3
 8007014:	f7f9 faae 	bl	8000574 <__aeabi_i2d>
 8007018:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800701c:	f7f9 fb14 	bl	8000648 <__aeabi_dmul>
 8007020:	4602      	mov	r2, r0
 8007022:	460b      	mov	r3, r1
 8007024:	4610      	mov	r0, r2
 8007026:	4619      	mov	r1, r3
 8007028:	4b0d      	ldr	r3, [pc, #52]	@ (8007060 <ReadMag+0x258>)
 800702a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800702e:	f7f9 fb0b 	bl	8000648 <__aeabi_dmul>
 8007032:	4602      	mov	r2, r0
 8007034:	460b      	mov	r3, r1
 8007036:	4610      	mov	r0, r2
 8007038:	4619      	mov	r1, r3
 800703a:	f7f9 fdfd 	bl	8000c38 <__aeabi_d2f>
 800703e:	4602      	mov	r2, r0
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	601a      	str	r2, [r3, #0]
}
 8007044:	3738      	adds	r7, #56	@ 0x38
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
 800704a:	bf00      	nop
 800704c:	f3af 8000 	nop.w
 8007050:	200003b0 	.word	0x200003b0
 8007054:	2000022c 	.word	0x2000022c
 8007058:	40700000 	.word	0x40700000
 800705c:	3ff00000 	.word	0x3ff00000
 8007060:	20000020 	.word	0x20000020
 8007064:	33333333 	.word	0x33333333
 8007068:	3fc33333 	.word	0x3fc33333

0800706c <MagAcquireSamples>:
 * @param Bz Tableau de float pour stocker les mesures Z
 * @param N Nombre de mesures  effectuer
 * @param delay_ms Dlai entre chaque mesure en millisecondes
 */
void MagAcquireSamples(float *Bx, float *By, float *Bz, uint16_t N, uint16_t delay_ms)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b088      	sub	sp, #32
 8007070:	af00      	add	r7, sp, #0
 8007072:	60f8      	str	r0, [r7, #12]
 8007074:	60b9      	str	r1, [r7, #8]
 8007076:	607a      	str	r2, [r7, #4]
 8007078:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0; i<N; i++)
 800707a:	2300      	movs	r3, #0
 800707c:	83fb      	strh	r3, [r7, #30]
 800707e:	e024      	b.n	80070ca <MagAcquireSamples+0x5e>
	{
		float mag[3];
		ReadMag(&mag[0], &mag[1], &mag[2]);
 8007080:	f107 0310 	add.w	r3, r7, #16
 8007084:	f103 0208 	add.w	r2, r3, #8
 8007088:	f107 0310 	add.w	r3, r7, #16
 800708c:	1d19      	adds	r1, r3, #4
 800708e:	f107 0310 	add.w	r3, r7, #16
 8007092:	4618      	mov	r0, r3
 8007094:	f7ff feb8 	bl	8006e08 <ReadMag>

		Bx[i] = (float)mag[0];
 8007098:	8bfb      	ldrh	r3, [r7, #30]
 800709a:	009b      	lsls	r3, r3, #2
 800709c:	68fa      	ldr	r2, [r7, #12]
 800709e:	4413      	add	r3, r2
 80070a0:	693a      	ldr	r2, [r7, #16]
 80070a2:	601a      	str	r2, [r3, #0]
		By[i] = (float)mag[1];
 80070a4:	8bfb      	ldrh	r3, [r7, #30]
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	68ba      	ldr	r2, [r7, #8]
 80070aa:	4413      	add	r3, r2
 80070ac:	697a      	ldr	r2, [r7, #20]
 80070ae:	601a      	str	r2, [r3, #0]
		Bz[i] = (float)mag[2];
 80070b0:	8bfb      	ldrh	r3, [r7, #30]
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	4413      	add	r3, r2
 80070b8:	69ba      	ldr	r2, [r7, #24]
 80070ba:	601a      	str	r2, [r3, #0]

		HAL_Delay(delay_ms);
 80070bc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80070be:	4618      	mov	r0, r3
 80070c0:	f7fa fe0c 	bl	8001cdc <HAL_Delay>
	for(uint16_t i=0; i<N; i++)
 80070c4:	8bfb      	ldrh	r3, [r7, #30]
 80070c6:	3301      	adds	r3, #1
 80070c8:	83fb      	strh	r3, [r7, #30]
 80070ca:	8bfa      	ldrh	r2, [r7, #30]
 80070cc:	887b      	ldrh	r3, [r7, #2]
 80070ce:	429a      	cmp	r2, r3
 80070d0:	d3d6      	bcc.n	8007080 <MagAcquireSamples+0x14>
	}
}
 80070d2:	bf00      	nop
 80070d4:	bf00      	nop
 80070d6:	3720      	adds	r7, #32
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}

080070dc <MagComputeOffsets>:
 * @param offsetX Pointeur vers float pour stocker l'offset X moyen
 * @param offsetY Pointeur vers float pour stocker l'offset Y moyen
 * @param offsetZ Pointeur vers float pour stocker l'offset Z moyen
 */
void MagComputeOffsets(float *Bx, float *By, float *Bz, uint16_t N, float *offsetX, float *offsetY, float *offsetZ)
{
 80070dc:	b480      	push	{r7}
 80070de:	b089      	sub	sp, #36	@ 0x24
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	60f8      	str	r0, [r7, #12]
 80070e4:	60b9      	str	r1, [r7, #8]
 80070e6:	607a      	str	r2, [r7, #4]
 80070e8:	807b      	strh	r3, [r7, #2]
	float sumX=0, sumY=0, sumZ=0;
 80070ea:	f04f 0300 	mov.w	r3, #0
 80070ee:	61fb      	str	r3, [r7, #28]
 80070f0:	f04f 0300 	mov.w	r3, #0
 80070f4:	61bb      	str	r3, [r7, #24]
 80070f6:	f04f 0300 	mov.w	r3, #0
 80070fa:	617b      	str	r3, [r7, #20]
	for(uint16_t i=0; i<N; i++)
 80070fc:	2300      	movs	r3, #0
 80070fe:	827b      	strh	r3, [r7, #18]
 8007100:	e026      	b.n	8007150 <MagComputeOffsets+0x74>
	{
		sumX += Bx[i];
 8007102:	8a7b      	ldrh	r3, [r7, #18]
 8007104:	009b      	lsls	r3, r3, #2
 8007106:	68fa      	ldr	r2, [r7, #12]
 8007108:	4413      	add	r3, r2
 800710a:	edd3 7a00 	vldr	s15, [r3]
 800710e:	ed97 7a07 	vldr	s14, [r7, #28]
 8007112:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007116:	edc7 7a07 	vstr	s15, [r7, #28]
		sumY += By[i];
 800711a:	8a7b      	ldrh	r3, [r7, #18]
 800711c:	009b      	lsls	r3, r3, #2
 800711e:	68ba      	ldr	r2, [r7, #8]
 8007120:	4413      	add	r3, r2
 8007122:	edd3 7a00 	vldr	s15, [r3]
 8007126:	ed97 7a06 	vldr	s14, [r7, #24]
 800712a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800712e:	edc7 7a06 	vstr	s15, [r7, #24]
		sumZ += Bz[i];
 8007132:	8a7b      	ldrh	r3, [r7, #18]
 8007134:	009b      	lsls	r3, r3, #2
 8007136:	687a      	ldr	r2, [r7, #4]
 8007138:	4413      	add	r3, r2
 800713a:	edd3 7a00 	vldr	s15, [r3]
 800713e:	ed97 7a05 	vldr	s14, [r7, #20]
 8007142:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007146:	edc7 7a05 	vstr	s15, [r7, #20]
	for(uint16_t i=0; i<N; i++)
 800714a:	8a7b      	ldrh	r3, [r7, #18]
 800714c:	3301      	adds	r3, #1
 800714e:	827b      	strh	r3, [r7, #18]
 8007150:	8a7a      	ldrh	r2, [r7, #18]
 8007152:	887b      	ldrh	r3, [r7, #2]
 8007154:	429a      	cmp	r2, r3
 8007156:	d3d4      	bcc.n	8007102 <MagComputeOffsets+0x26>
	}
	*offsetX = sumX / N;
 8007158:	887b      	ldrh	r3, [r7, #2]
 800715a:	ee07 3a90 	vmov	s15, r3
 800715e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007162:	edd7 6a07 	vldr	s13, [r7, #28]
 8007166:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800716a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800716c:	edc3 7a00 	vstr	s15, [r3]
	*offsetY = sumY / N;
 8007170:	887b      	ldrh	r3, [r7, #2]
 8007172:	ee07 3a90 	vmov	s15, r3
 8007176:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800717a:	edd7 6a06 	vldr	s13, [r7, #24]
 800717e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007184:	edc3 7a00 	vstr	s15, [r3]
	*offsetZ = sumZ / N;
 8007188:	887b      	ldrh	r3, [r7, #2]
 800718a:	ee07 3a90 	vmov	s15, r3
 800718e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007192:	edd7 6a05 	vldr	s13, [r7, #20]
 8007196:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800719a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800719c:	edc3 7a00 	vstr	s15, [r3]
}
 80071a0:	bf00      	nop
 80071a2:	3724      	adds	r7, #36	@ 0x24
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <MagPrintOffsets>:
 * @param offsetX Offset moyen sur l'axe X
 * @param offsetY Offset moyen sur l'axe Y
 * @param offsetZ Offset moyen sur l'axe Z
 */
void MagPrintOffsets(float offsetX, float offsetY, float offsetZ)
{
 80071ac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80071b0:	b0a4      	sub	sp, #144	@ 0x90
 80071b2:	af06      	add	r7, sp, #24
 80071b4:	ed87 0a03 	vstr	s0, [r7, #12]
 80071b8:	edc7 0a02 	vstr	s1, [r7, #8]
 80071bc:	ed87 1a01 	vstr	s2, [r7, #4]
	char msg[100];
	snprintf(msg, sizeof(msg), "\r\nOffsets Mag (T): X=%.2f | Y=%.2f | Z=%.2f \r\n",
 80071c0:	68f8      	ldr	r0, [r7, #12]
 80071c2:	f7f9 f9e9 	bl	8000598 <__aeabi_f2d>
 80071c6:	4604      	mov	r4, r0
 80071c8:	460d      	mov	r5, r1
 80071ca:	68b8      	ldr	r0, [r7, #8]
 80071cc:	f7f9 f9e4 	bl	8000598 <__aeabi_f2d>
 80071d0:	4680      	mov	r8, r0
 80071d2:	4689      	mov	r9, r1
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f7f9 f9df 	bl	8000598 <__aeabi_f2d>
 80071da:	4602      	mov	r2, r0
 80071dc:	460b      	mov	r3, r1
 80071de:	f107 0014 	add.w	r0, r7, #20
 80071e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80071e6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80071ea:	e9cd 4500 	strd	r4, r5, [sp]
 80071ee:	4a0b      	ldr	r2, [pc, #44]	@ (800721c <MagPrintOffsets+0x70>)
 80071f0:	2164      	movs	r1, #100	@ 0x64
 80071f2:	f001 fbcb 	bl	800898c <sniprintf>
			offsetX, offsetY, offsetZ);
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80071f6:	f107 0314 	add.w	r3, r7, #20
 80071fa:	4618      	mov	r0, r3
 80071fc:	f7f9 f860 	bl	80002c0 <strlen>
 8007200:	4603      	mov	r3, r0
 8007202:	b29a      	uxth	r2, r3
 8007204:	f107 0114 	add.w	r1, r7, #20
 8007208:	f04f 33ff 	mov.w	r3, #4294967295
 800720c:	4804      	ldr	r0, [pc, #16]	@ (8007220 <MagPrintOffsets+0x74>)
 800720e:	f7fd fca1 	bl	8004b54 <HAL_UART_Transmit>
}
 8007212:	bf00      	nop
 8007214:	3778      	adds	r7, #120	@ 0x78
 8007216:	46bd      	mov	sp, r7
 8007218:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800721c:	0800df80 	.word	0x0800df80
 8007220:	20000280 	.word	0x20000280

08007224 <MagCalibLite>:
 *
 * @param N Nombre de mesures  acqurir
 * @param delay_ms Dlai entre chaque mesure en millisecondes
 */
void MagCalibLite(uint16_t N, uint16_t delay_ms)
{
 8007224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007228:	b097      	sub	sp, #92	@ 0x5c
 800722a:	af04      	add	r7, sp, #16
 800722c:	4603      	mov	r3, r0
 800722e:	460a      	mov	r2, r1
 8007230:	83fb      	strh	r3, [r7, #30]
 8007232:	4613      	mov	r3, r2
 8007234:	83bb      	strh	r3, [r7, #28]
 8007236:	466b      	mov	r3, sp
 8007238:	461e      	mov	r6, r3
	float Bx[N], By[N], Bz[N];
 800723a:	8bf9      	ldrh	r1, [r7, #30]
 800723c:	460b      	mov	r3, r1
 800723e:	3b01      	subs	r3, #1
 8007240:	647b      	str	r3, [r7, #68]	@ 0x44
 8007242:	b28b      	uxth	r3, r1
 8007244:	2200      	movs	r2, #0
 8007246:	461c      	mov	r4, r3
 8007248:	4615      	mov	r5, r2
 800724a:	f04f 0200 	mov.w	r2, #0
 800724e:	f04f 0300 	mov.w	r3, #0
 8007252:	016b      	lsls	r3, r5, #5
 8007254:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8007258:	0162      	lsls	r2, r4, #5
 800725a:	b28b      	uxth	r3, r1
 800725c:	2200      	movs	r2, #0
 800725e:	613b      	str	r3, [r7, #16]
 8007260:	617a      	str	r2, [r7, #20]
 8007262:	f04f 0200 	mov.w	r2, #0
 8007266:	f04f 0300 	mov.w	r3, #0
 800726a:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800726e:	4628      	mov	r0, r5
 8007270:	0143      	lsls	r3, r0, #5
 8007272:	4620      	mov	r0, r4
 8007274:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007278:	4620      	mov	r0, r4
 800727a:	0142      	lsls	r2, r0, #5
 800727c:	460b      	mov	r3, r1
 800727e:	009b      	lsls	r3, r3, #2
 8007280:	3307      	adds	r3, #7
 8007282:	08db      	lsrs	r3, r3, #3
 8007284:	00db      	lsls	r3, r3, #3
 8007286:	ebad 0d03 	sub.w	sp, sp, r3
 800728a:	ab04      	add	r3, sp, #16
 800728c:	3303      	adds	r3, #3
 800728e:	089b      	lsrs	r3, r3, #2
 8007290:	009b      	lsls	r3, r3, #2
 8007292:	643b      	str	r3, [r7, #64]	@ 0x40
 8007294:	8bf9      	ldrh	r1, [r7, #30]
 8007296:	460b      	mov	r3, r1
 8007298:	3b01      	subs	r3, #1
 800729a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800729c:	b28b      	uxth	r3, r1
 800729e:	2200      	movs	r2, #0
 80072a0:	60bb      	str	r3, [r7, #8]
 80072a2:	60fa      	str	r2, [r7, #12]
 80072a4:	f04f 0200 	mov.w	r2, #0
 80072a8:	f04f 0300 	mov.w	r3, #0
 80072ac:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80072b0:	4628      	mov	r0, r5
 80072b2:	0143      	lsls	r3, r0, #5
 80072b4:	4620      	mov	r0, r4
 80072b6:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80072ba:	4620      	mov	r0, r4
 80072bc:	0142      	lsls	r2, r0, #5
 80072be:	b28b      	uxth	r3, r1
 80072c0:	2200      	movs	r2, #0
 80072c2:	603b      	str	r3, [r7, #0]
 80072c4:	607a      	str	r2, [r7, #4]
 80072c6:	f04f 0200 	mov.w	r2, #0
 80072ca:	f04f 0300 	mov.w	r3, #0
 80072ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80072d2:	4628      	mov	r0, r5
 80072d4:	0143      	lsls	r3, r0, #5
 80072d6:	4620      	mov	r0, r4
 80072d8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80072dc:	4620      	mov	r0, r4
 80072de:	0142      	lsls	r2, r0, #5
 80072e0:	460b      	mov	r3, r1
 80072e2:	009b      	lsls	r3, r3, #2
 80072e4:	3307      	adds	r3, #7
 80072e6:	08db      	lsrs	r3, r3, #3
 80072e8:	00db      	lsls	r3, r3, #3
 80072ea:	ebad 0d03 	sub.w	sp, sp, r3
 80072ee:	ab04      	add	r3, sp, #16
 80072f0:	3303      	adds	r3, #3
 80072f2:	089b      	lsrs	r3, r3, #2
 80072f4:	009b      	lsls	r3, r3, #2
 80072f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80072f8:	8bf9      	ldrh	r1, [r7, #30]
 80072fa:	460b      	mov	r3, r1
 80072fc:	3b01      	subs	r3, #1
 80072fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007300:	b28b      	uxth	r3, r1
 8007302:	2200      	movs	r2, #0
 8007304:	469a      	mov	sl, r3
 8007306:	4693      	mov	fp, r2
 8007308:	f04f 0200 	mov.w	r2, #0
 800730c:	f04f 0300 	mov.w	r3, #0
 8007310:	ea4f 134b 	mov.w	r3, fp, lsl #5
 8007314:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8007318:	ea4f 124a 	mov.w	r2, sl, lsl #5
 800731c:	b28b      	uxth	r3, r1
 800731e:	2200      	movs	r2, #0
 8007320:	4698      	mov	r8, r3
 8007322:	4691      	mov	r9, r2
 8007324:	f04f 0200 	mov.w	r2, #0
 8007328:	f04f 0300 	mov.w	r3, #0
 800732c:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8007330:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8007334:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8007338:	460b      	mov	r3, r1
 800733a:	009b      	lsls	r3, r3, #2
 800733c:	3307      	adds	r3, #7
 800733e:	08db      	lsrs	r3, r3, #3
 8007340:	00db      	lsls	r3, r3, #3
 8007342:	ebad 0d03 	sub.w	sp, sp, r3
 8007346:	ab04      	add	r3, sp, #16
 8007348:	3303      	adds	r3, #3
 800734a:	089b      	lsrs	r3, r3, #2
 800734c:	009b      	lsls	r3, r3, #2
 800734e:	633b      	str	r3, [r7, #48]	@ 0x30
	float offsetX, offsetY, offsetZ;

	MagAcquireSamples(Bx, By, Bz, N, delay_ms);
 8007350:	8bfa      	ldrh	r2, [r7, #30]
 8007352:	8bbb      	ldrh	r3, [r7, #28]
 8007354:	9300      	str	r3, [sp, #0]
 8007356:	4613      	mov	r3, r2
 8007358:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800735a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800735c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800735e:	f7ff fe85 	bl	800706c <MagAcquireSamples>
	MagComputeOffsets(Bx, By, Bz, N, &offsetX, &offsetY, &offsetZ);
 8007362:	8bfa      	ldrh	r2, [r7, #30]
 8007364:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007368:	9302      	str	r3, [sp, #8]
 800736a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800736e:	9301      	str	r3, [sp, #4]
 8007370:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007374:	9300      	str	r3, [sp, #0]
 8007376:	4613      	mov	r3, r2
 8007378:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800737a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800737c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800737e:	f7ff fead 	bl	80070dc <MagComputeOffsets>
	MagPrintOffsets(offsetX, offsetY, offsetZ);
 8007382:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8007386:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800738a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800738e:	eeb0 1a66 	vmov.f32	s2, s13
 8007392:	eef0 0a47 	vmov.f32	s1, s14
 8007396:	eeb0 0a67 	vmov.f32	s0, s15
 800739a:	f7ff ff07 	bl	80071ac <MagPrintOffsets>
 800739e:	46b5      	mov	sp, r6
}
 80073a0:	bf00      	nop
 80073a2:	374c      	adds	r7, #76	@ 0x4c
 80073a4:	46bd      	mov	sp, r7
 80073a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080073ac <MagCalib>:
 * @param  mag_scale    Tableau de 3 doubles pour stocker les coefficients correcteurs (soft iron) calculs
 * @retval None
 *
 * @note   Utilise ReadMag() pour ne pas afficher de messages UART inutiles.
 */
void MagCalib(I2C_HandleTypeDef *hi2c, double mag_bias[3], double mag_scale[3]){
 80073ac:	b590      	push	{r4, r7, lr}
 80073ae:	b09f      	sub	sp, #124	@ 0x7c
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	60f8      	str	r0, [r7, #12]
 80073b4:	60b9      	str	r1, [r7, #8]
 80073b6:	607a      	str	r2, [r7, #4]


	double Bx_min =  DBL_MAX, Bx_max = -DBL_MAX;
 80073b8:	f04f 32ff 	mov.w	r2, #4294967295
 80073bc:	4b11      	ldr	r3, [pc, #68]	@ (8007404 <MagCalib+0x58>)
 80073be:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 80073c2:	f04f 32ff 	mov.w	r2, #4294967295
 80073c6:	f46f 1380 	mvn.w	r3, #1048576	@ 0x100000
 80073ca:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
	double By_min =  DBL_MAX, By_max = -DBL_MAX;
 80073ce:	f04f 32ff 	mov.w	r2, #4294967295
 80073d2:	4b0c      	ldr	r3, [pc, #48]	@ (8007404 <MagCalib+0x58>)
 80073d4:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 80073d8:	f04f 32ff 	mov.w	r2, #4294967295
 80073dc:	f46f 1380 	mvn.w	r3, #1048576	@ 0x100000
 80073e0:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
	double Bz_min =  DBL_MAX, Bz_max = -DBL_MAX;
 80073e4:	f04f 32ff 	mov.w	r2, #4294967295
 80073e8:	4b06      	ldr	r3, [pc, #24]	@ (8007404 <MagCalib+0x58>)
 80073ea:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
 80073ee:	f04f 32ff 	mov.w	r2, #4294967295
 80073f2:	f46f 1380 	mvn.w	r3, #1048576	@ 0x100000
 80073f6:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

	for(uint16_t i = 0; i < CALIB_MAG_SAMPLES; i++)
 80073fa:	2300      	movs	r3, #0
 80073fc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007400:	e091      	b.n	8007526 <MagCalib+0x17a>
 8007402:	bf00      	nop
 8007404:	7fefffff 	.word	0x7fefffff
	{
		float mx, my, mz;
		ReadMag(&mx, &my, &mz);  // lecture sans UART
 8007408:	f107 0214 	add.w	r2, r7, #20
 800740c:	f107 0118 	add.w	r1, r7, #24
 8007410:	f107 031c 	add.w	r3, r7, #28
 8007414:	4618      	mov	r0, r3
 8007416:	f7ff fcf7 	bl	8006e08 <ReadMag>

		if(mx < Bx_min) Bx_min = mx;
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	4618      	mov	r0, r3
 800741e:	f7f9 f8bb 	bl	8000598 <__aeabi_f2d>
 8007422:	4602      	mov	r2, r0
 8007424:	460b      	mov	r3, r1
 8007426:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800742a:	f7f9 fb9d 	bl	8000b68 <__aeabi_dcmpgt>
 800742e:	4603      	mov	r3, r0
 8007430:	2b00      	cmp	r3, #0
 8007432:	d007      	beq.n	8007444 <MagCalib+0x98>
 8007434:	69fb      	ldr	r3, [r7, #28]
 8007436:	4618      	mov	r0, r3
 8007438:	f7f9 f8ae 	bl	8000598 <__aeabi_f2d>
 800743c:	4602      	mov	r2, r0
 800743e:	460b      	mov	r3, r1
 8007440:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
		if(mx > Bx_max) Bx_max = mx;
 8007444:	69fb      	ldr	r3, [r7, #28]
 8007446:	4618      	mov	r0, r3
 8007448:	f7f9 f8a6 	bl	8000598 <__aeabi_f2d>
 800744c:	4602      	mov	r2, r0
 800744e:	460b      	mov	r3, r1
 8007450:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007454:	f7f9 fb6a 	bl	8000b2c <__aeabi_dcmplt>
 8007458:	4603      	mov	r3, r0
 800745a:	2b00      	cmp	r3, #0
 800745c:	d007      	beq.n	800746e <MagCalib+0xc2>
 800745e:	69fb      	ldr	r3, [r7, #28]
 8007460:	4618      	mov	r0, r3
 8007462:	f7f9 f899 	bl	8000598 <__aeabi_f2d>
 8007466:	4602      	mov	r2, r0
 8007468:	460b      	mov	r3, r1
 800746a:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68

		if(my < By_min) By_min = my;
 800746e:	69bb      	ldr	r3, [r7, #24]
 8007470:	4618      	mov	r0, r3
 8007472:	f7f9 f891 	bl	8000598 <__aeabi_f2d>
 8007476:	4602      	mov	r2, r0
 8007478:	460b      	mov	r3, r1
 800747a:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800747e:	f7f9 fb73 	bl	8000b68 <__aeabi_dcmpgt>
 8007482:	4603      	mov	r3, r0
 8007484:	2b00      	cmp	r3, #0
 8007486:	d007      	beq.n	8007498 <MagCalib+0xec>
 8007488:	69bb      	ldr	r3, [r7, #24]
 800748a:	4618      	mov	r0, r3
 800748c:	f7f9 f884 	bl	8000598 <__aeabi_f2d>
 8007490:	4602      	mov	r2, r0
 8007492:	460b      	mov	r3, r1
 8007494:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
		if(my > By_max) By_max = my;
 8007498:	69bb      	ldr	r3, [r7, #24]
 800749a:	4618      	mov	r0, r3
 800749c:	f7f9 f87c 	bl	8000598 <__aeabi_f2d>
 80074a0:	4602      	mov	r2, r0
 80074a2:	460b      	mov	r3, r1
 80074a4:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80074a8:	f7f9 fb40 	bl	8000b2c <__aeabi_dcmplt>
 80074ac:	4603      	mov	r3, r0
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d007      	beq.n	80074c2 <MagCalib+0x116>
 80074b2:	69bb      	ldr	r3, [r7, #24]
 80074b4:	4618      	mov	r0, r3
 80074b6:	f7f9 f86f 	bl	8000598 <__aeabi_f2d>
 80074ba:	4602      	mov	r2, r0
 80074bc:	460b      	mov	r3, r1
 80074be:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58

		if(mz < Bz_min) Bz_min = mz;
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7f9 f867 	bl	8000598 <__aeabi_f2d>
 80074ca:	4602      	mov	r2, r0
 80074cc:	460b      	mov	r3, r1
 80074ce:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80074d2:	f7f9 fb49 	bl	8000b68 <__aeabi_dcmpgt>
 80074d6:	4603      	mov	r3, r0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d007      	beq.n	80074ec <MagCalib+0x140>
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	4618      	mov	r0, r3
 80074e0:	f7f9 f85a 	bl	8000598 <__aeabi_f2d>
 80074e4:	4602      	mov	r2, r0
 80074e6:	460b      	mov	r3, r1
 80074e8:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
		if(mz > Bz_max) Bz_max = mz;
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	4618      	mov	r0, r3
 80074f0:	f7f9 f852 	bl	8000598 <__aeabi_f2d>
 80074f4:	4602      	mov	r2, r0
 80074f6:	460b      	mov	r3, r1
 80074f8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80074fc:	f7f9 fb16 	bl	8000b2c <__aeabi_dcmplt>
 8007500:	4603      	mov	r3, r0
 8007502:	2b00      	cmp	r3, #0
 8007504:	d007      	beq.n	8007516 <MagCalib+0x16a>
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	4618      	mov	r0, r3
 800750a:	f7f9 f845 	bl	8000598 <__aeabi_f2d>
 800750e:	4602      	mov	r2, r0
 8007510:	460b      	mov	r3, r1
 8007512:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

		HAL_Delay(CALIB_MAG_DELAY_MS);
 8007516:	2032      	movs	r0, #50	@ 0x32
 8007518:	f7fa fbe0 	bl	8001cdc <HAL_Delay>
	for(uint16_t i = 0; i < CALIB_MAG_SAMPLES; i++)
 800751c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007520:	3301      	adds	r3, #1
 8007522:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007526:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800752a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800752e:	f4ff af6b 	bcc.w	8007408 <MagCalib+0x5c>
	}

	// offsets / bias (hard iron)
	mag_bias[0] = (Bx_max + Bx_min) / 2.0;
 8007532:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8007536:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800753a:	f7f8 fecf 	bl	80002dc <__adddf3>
 800753e:	4602      	mov	r2, r0
 8007540:	460b      	mov	r3, r1
 8007542:	4610      	mov	r0, r2
 8007544:	4619      	mov	r1, r3
 8007546:	f04f 0200 	mov.w	r2, #0
 800754a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800754e:	f7f9 f9a5 	bl	800089c <__aeabi_ddiv>
 8007552:	4602      	mov	r2, r0
 8007554:	460b      	mov	r3, r1
 8007556:	68b9      	ldr	r1, [r7, #8]
 8007558:	e9c1 2300 	strd	r2, r3, [r1]
	mag_bias[1] = (By_max + By_min) / 2.0;
 800755c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8007560:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8007564:	f7f8 feba 	bl	80002dc <__adddf3>
 8007568:	4602      	mov	r2, r0
 800756a:	460b      	mov	r3, r1
 800756c:	4610      	mov	r0, r2
 800756e:	4619      	mov	r1, r3
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	f103 0408 	add.w	r4, r3, #8
 8007576:	f04f 0200 	mov.w	r2, #0
 800757a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800757e:	f7f9 f98d 	bl	800089c <__aeabi_ddiv>
 8007582:	4602      	mov	r2, r0
 8007584:	460b      	mov	r3, r1
 8007586:	e9c4 2300 	strd	r2, r3, [r4]
	mag_bias[2] = (Bz_max + Bz_min) / 2.0;
 800758a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800758e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8007592:	f7f8 fea3 	bl	80002dc <__adddf3>
 8007596:	4602      	mov	r2, r0
 8007598:	460b      	mov	r3, r1
 800759a:	4610      	mov	r0, r2
 800759c:	4619      	mov	r1, r3
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	f103 0410 	add.w	r4, r3, #16
 80075a4:	f04f 0200 	mov.w	r2, #0
 80075a8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80075ac:	f7f9 f976 	bl	800089c <__aeabi_ddiv>
 80075b0:	4602      	mov	r2, r0
 80075b2:	460b      	mov	r3, r1
 80075b4:	e9c4 2300 	strd	r2, r3, [r4]

	// rayons et coefficients correcteurs (soft iron simplifi)
	double R_x = (Bx_max - Bx_min) / 2.0;
 80075b8:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80075bc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80075c0:	f7f8 fe8a 	bl	80002d8 <__aeabi_dsub>
 80075c4:	4602      	mov	r2, r0
 80075c6:	460b      	mov	r3, r1
 80075c8:	4610      	mov	r0, r2
 80075ca:	4619      	mov	r1, r3
 80075cc:	f04f 0200 	mov.w	r2, #0
 80075d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80075d4:	f7f9 f962 	bl	800089c <__aeabi_ddiv>
 80075d8:	4602      	mov	r2, r0
 80075da:	460b      	mov	r3, r1
 80075dc:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	double R_y = (By_max - By_min) / 2.0;
 80075e0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80075e4:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80075e8:	f7f8 fe76 	bl	80002d8 <__aeabi_dsub>
 80075ec:	4602      	mov	r2, r0
 80075ee:	460b      	mov	r3, r1
 80075f0:	4610      	mov	r0, r2
 80075f2:	4619      	mov	r1, r3
 80075f4:	f04f 0200 	mov.w	r2, #0
 80075f8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80075fc:	f7f9 f94e 	bl	800089c <__aeabi_ddiv>
 8007600:	4602      	mov	r2, r0
 8007602:	460b      	mov	r3, r1
 8007604:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	double R_z = (Bz_max - Bz_min) / 2.0;
 8007608:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800760c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8007610:	f7f8 fe62 	bl	80002d8 <__aeabi_dsub>
 8007614:	4602      	mov	r2, r0
 8007616:	460b      	mov	r3, r1
 8007618:	4610      	mov	r0, r2
 800761a:	4619      	mov	r1, r3
 800761c:	f04f 0200 	mov.w	r2, #0
 8007620:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007624:	f7f9 f93a 	bl	800089c <__aeabi_ddiv>
 8007628:	4602      	mov	r2, r0
 800762a:	460b      	mov	r3, r1
 800762c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	double R_mean = (R_x + R_y + R_z) / 3.0;
 8007630:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8007634:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8007638:	f7f8 fe50 	bl	80002dc <__adddf3>
 800763c:	4602      	mov	r2, r0
 800763e:	460b      	mov	r3, r1
 8007640:	4610      	mov	r0, r2
 8007642:	4619      	mov	r1, r3
 8007644:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007648:	f7f8 fe48 	bl	80002dc <__adddf3>
 800764c:	4602      	mov	r2, r0
 800764e:	460b      	mov	r3, r1
 8007650:	4610      	mov	r0, r2
 8007652:	4619      	mov	r1, r3
 8007654:	f04f 0200 	mov.w	r2, #0
 8007658:	4b17      	ldr	r3, [pc, #92]	@ (80076b8 <MagCalib+0x30c>)
 800765a:	f7f9 f91f 	bl	800089c <__aeabi_ddiv>
 800765e:	4602      	mov	r2, r0
 8007660:	460b      	mov	r3, r1
 8007662:	e9c7 2308 	strd	r2, r3, [r7, #32]

	mag_scale[0] = R_mean / R_x;
 8007666:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800766a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800766e:	f7f9 f915 	bl	800089c <__aeabi_ddiv>
 8007672:	4602      	mov	r2, r0
 8007674:	460b      	mov	r3, r1
 8007676:	6879      	ldr	r1, [r7, #4]
 8007678:	e9c1 2300 	strd	r2, r3, [r1]
	mag_scale[1] = R_mean / R_y;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f103 0408 	add.w	r4, r3, #8
 8007682:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8007686:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800768a:	f7f9 f907 	bl	800089c <__aeabi_ddiv>
 800768e:	4602      	mov	r2, r0
 8007690:	460b      	mov	r3, r1
 8007692:	e9c4 2300 	strd	r2, r3, [r4]
	mag_scale[2] = R_mean / R_z;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f103 0410 	add.w	r4, r3, #16
 800769c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80076a0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80076a4:	f7f9 f8fa 	bl	800089c <__aeabi_ddiv>
 80076a8:	4602      	mov	r2, r0
 80076aa:	460b      	mov	r3, r1
 80076ac:	e9c4 2300 	strd	r2, r3, [r4]
}
 80076b0:	bf00      	nop
 80076b2:	377c      	adds	r7, #124	@ 0x7c
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd90      	pop	{r4, r7, pc}
 80076b8:	40080000 	.word	0x40080000

080076bc <MagMeasureMsgCalib>:
 * @param size     Taille du buffer
 * @param mag_bias Tableau [3] des offsets calculs
 * @param mag_scale Tableau [3] des coefficients correcteurs
 */
void MagMeasureMsgCalib(double *mag_data, char *buffer, size_t size,
		const double mag_bias[3], const double mag_scale[3]){
 80076bc:	b5b0      	push	{r4, r5, r7, lr}
 80076be:	b098      	sub	sp, #96	@ 0x60
 80076c0:	af08      	add	r7, sp, #32
 80076c2:	60f8      	str	r0, [r7, #12]
 80076c4:	60b9      	str	r1, [r7, #8]
 80076c6:	607a      	str	r2, [r7, #4]
 80076c8:	603b      	str	r3, [r7, #0]
	double mx, my, mz;

	// 1. Lire la mesure brute
	float mx_f, my_f, mz_f;
	ReadMag(&mx_f, &my_f, &mz_f);
 80076ca:	f107 0214 	add.w	r2, r7, #20
 80076ce:	f107 0118 	add.w	r1, r7, #24
 80076d2:	f107 031c 	add.w	r3, r7, #28
 80076d6:	4618      	mov	r0, r3
 80076d8:	f7ff fb96 	bl	8006e08 <ReadMag>

	mx = (double)mx_f;
 80076dc:	69fb      	ldr	r3, [r7, #28]
 80076de:	4618      	mov	r0, r3
 80076e0:	f7f8 ff5a 	bl	8000598 <__aeabi_f2d>
 80076e4:	4602      	mov	r2, r0
 80076e6:	460b      	mov	r3, r1
 80076e8:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	my = (double)my_f;
 80076ec:	69bb      	ldr	r3, [r7, #24]
 80076ee:	4618      	mov	r0, r3
 80076f0:	f7f8 ff52 	bl	8000598 <__aeabi_f2d>
 80076f4:	4602      	mov	r2, r0
 80076f6:	460b      	mov	r3, r1
 80076f8:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	mz = (double)mz_f;
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	4618      	mov	r0, r3
 8007700:	f7f8 ff4a 	bl	8000598 <__aeabi_f2d>
 8007704:	4602      	mov	r2, r0
 8007706:	460b      	mov	r3, r1
 8007708:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

	// 2. Correction hard iron (offset)
	mx -= mag_bias[0];
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007712:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8007716:	f7f8 fddf 	bl	80002d8 <__aeabi_dsub>
 800771a:	4602      	mov	r2, r0
 800771c:	460b      	mov	r3, r1
 800771e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	my -= mag_bias[1];
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	3308      	adds	r3, #8
 8007726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800772a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800772e:	f7f8 fdd3 	bl	80002d8 <__aeabi_dsub>
 8007732:	4602      	mov	r2, r0
 8007734:	460b      	mov	r3, r1
 8007736:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	mz -= mag_bias[2];
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	3310      	adds	r3, #16
 800773e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007742:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007746:	f7f8 fdc7 	bl	80002d8 <__aeabi_dsub>
 800774a:	4602      	mov	r2, r0
 800774c:	460b      	mov	r3, r1
 800774e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

	// 3. Correction soft iron (scale)
	mx *= mag_scale[0];
 8007752:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007758:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800775c:	f7f8 ff74 	bl	8000648 <__aeabi_dmul>
 8007760:	4602      	mov	r2, r0
 8007762:	460b      	mov	r3, r1
 8007764:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	my *= mag_scale[1];
 8007768:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800776a:	3308      	adds	r3, #8
 800776c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007770:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8007774:	f7f8 ff68 	bl	8000648 <__aeabi_dmul>
 8007778:	4602      	mov	r2, r0
 800777a:	460b      	mov	r3, r1
 800777c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	mz *= mag_scale[2];
 8007780:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007782:	3310      	adds	r3, #16
 8007784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007788:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800778c:	f7f8 ff5c 	bl	8000648 <__aeabi_dmul>
 8007790:	4602      	mov	r2, r0
 8007792:	460b      	mov	r3, r1
 8007794:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

	// 4. Remplir le tableau de sortie
	mag_data[0] = mx;
 8007798:	68f9      	ldr	r1, [r7, #12]
 800779a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800779e:	e9c1 2300 	strd	r2, r3, [r1]
	mag_data[1] = my;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	f103 0108 	add.w	r1, r3, #8
 80077a8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80077ac:	e9c1 2300 	strd	r2, r3, [r1]
	mag_data[2] = mz;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f103 0110 	add.w	r1, r3, #16
 80077b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80077ba:	e9c1 2300 	strd	r2, r3, [r1]

	// 5. Calcul de la norme
	double norm = sqrt(mx*mx + my*my + mz*mz);
 80077be:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80077c2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80077c6:	f7f8 ff3f 	bl	8000648 <__aeabi_dmul>
 80077ca:	4602      	mov	r2, r0
 80077cc:	460b      	mov	r3, r1
 80077ce:	4614      	mov	r4, r2
 80077d0:	461d      	mov	r5, r3
 80077d2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80077d6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80077da:	f7f8 ff35 	bl	8000648 <__aeabi_dmul>
 80077de:	4602      	mov	r2, r0
 80077e0:	460b      	mov	r3, r1
 80077e2:	4620      	mov	r0, r4
 80077e4:	4629      	mov	r1, r5
 80077e6:	f7f8 fd79 	bl	80002dc <__adddf3>
 80077ea:	4602      	mov	r2, r0
 80077ec:	460b      	mov	r3, r1
 80077ee:	4614      	mov	r4, r2
 80077f0:	461d      	mov	r5, r3
 80077f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80077f6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80077fa:	f7f8 ff25 	bl	8000648 <__aeabi_dmul>
 80077fe:	4602      	mov	r2, r0
 8007800:	460b      	mov	r3, r1
 8007802:	4620      	mov	r0, r4
 8007804:	4629      	mov	r1, r5
 8007806:	f7f8 fd69 	bl	80002dc <__adddf3>
 800780a:	4602      	mov	r2, r0
 800780c:	460b      	mov	r3, r1
 800780e:	ec43 2b17 	vmov	d7, r2, r3
 8007812:	eeb0 0a47 	vmov.f32	s0, s14
 8007816:	eef0 0a67 	vmov.f32	s1, s15
 800781a:	f004 fc73 	bl	800c104 <sqrt>
 800781e:	ed87 0b08 	vstr	d0, [r7, #32]

	// 6. Affichage UART
	if(buffer && size > 0)
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d01c      	beq.n	8007862 <MagMeasureMsgCalib+0x1a6>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d019      	beq.n	8007862 <MagMeasureMsgCalib+0x1a6>
	{
		memset(buffer, 0, size);
 800782e:	687a      	ldr	r2, [r7, #4]
 8007830:	2100      	movs	r1, #0
 8007832:	68b8      	ldr	r0, [r7, #8]
 8007834:	f001 f9da 	bl	8008bec <memset>
		snprintf(buffer, size,
 8007838:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800783c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007840:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007844:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007848:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800784c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007850:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007854:	e9cd 2300 	strd	r2, r3, [sp]
 8007858:	4a04      	ldr	r2, [pc, #16]	@ (800786c <MagMeasureMsgCalib+0x1b0>)
 800785a:	6879      	ldr	r1, [r7, #4]
 800785c:	68b8      	ldr	r0, [r7, #8]
 800785e:	f001 f895 	bl	800898c <sniprintf>
		// Affichage pour MATLAB
		/*snprintf(buffer, size,
				"\r\n%.2f, %.2f, %.2f",
				mx, my, mz);*/
	}
}
 8007862:	bf00      	nop
 8007864:	3740      	adds	r7, #64	@ 0x40
 8007866:	46bd      	mov	sp, r7
 8007868:	bdb0      	pop	{r4, r5, r7, pc}
 800786a:	bf00      	nop
 800786c:	0800dfb4 	.word	0x0800dfb4

08007870 <setup>:
/**
 * @brief Initialisation UART + message daccueil.
 * Affiche un message de bienvenue sur le terminal srie
 * et prpare lenvironnement de test.
 */
void setup(void) {
 8007870:	b5b0      	push	{r4, r5, r7, lr}
 8007872:	af00      	add	r7, sp, #0
    strcpy((char*)message, "MSC 2025 - Capteurs\r\n");
 8007874:	4a13      	ldr	r2, [pc, #76]	@ (80078c4 <setup+0x54>)
 8007876:	4b14      	ldr	r3, [pc, #80]	@ (80078c8 <setup+0x58>)
 8007878:	4614      	mov	r4, r2
 800787a:	461d      	mov	r5, r3
 800787c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800787e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007880:	e895 0003 	ldmia.w	r5, {r0, r1}
 8007884:	6020      	str	r0, [r4, #0]
 8007886:	3404      	adds	r4, #4
 8007888:	8021      	strh	r1, [r4, #0]
    HAL_UART_Transmit(&hlpuart1, prompt, strlen((char*)prompt), HAL_MAX_DELAY);
 800788a:	4810      	ldr	r0, [pc, #64]	@ (80078cc <setup+0x5c>)
 800788c:	f7f8 fd18 	bl	80002c0 <strlen>
 8007890:	4603      	mov	r3, r0
 8007892:	b29a      	uxth	r2, r3
 8007894:	f04f 33ff 	mov.w	r3, #4294967295
 8007898:	490c      	ldr	r1, [pc, #48]	@ (80078cc <setup+0x5c>)
 800789a:	480d      	ldr	r0, [pc, #52]	@ (80078d0 <setup+0x60>)
 800789c:	f7fd f95a 	bl	8004b54 <HAL_UART_Transmit>
    HAL_UART_Transmit(&hlpuart1, message, strlen((char*)message), HAL_MAX_DELAY);
 80078a0:	4808      	ldr	r0, [pc, #32]	@ (80078c4 <setup+0x54>)
 80078a2:	f7f8 fd0d 	bl	80002c0 <strlen>
 80078a6:	4603      	mov	r3, r0
 80078a8:	b29a      	uxth	r2, r3
 80078aa:	f04f 33ff 	mov.w	r3, #4294967295
 80078ae:	4905      	ldr	r1, [pc, #20]	@ (80078c4 <setup+0x54>)
 80078b0:	4807      	ldr	r0, [pc, #28]	@ (80078d0 <setup+0x60>)
 80078b2:	f7fd f94f 	bl	8004b54 <HAL_UART_Transmit>

    test_LED();
 80078b6:	f000 f871 	bl	800799c <test_LED>
    I2C_scan();
 80078ba:	f000 f80b 	bl	80078d4 <I2C_scan>
}
 80078be:	bf00      	nop
 80078c0:	bdb0      	pop	{r4, r5, r7, pc}
 80078c2:	bf00      	nop
 80078c4:	200003b4 	.word	0x200003b4
 80078c8:	0800dff4 	.word	0x0800dff4
 80078cc:	20000038 	.word	0x20000038
 80078d0:	20000280 	.word	0x20000280

080078d4 <I2C_scan>:
 * Balaye toutes les adresses possibles (0x00  0x7F) et affiche
 * sur le terminal les adresses des priphriques rpondant.
 *
 * @note Utilise la fonction HAL_I2C_IsDeviceReady().
 */
void I2C_scan(void) {
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b082      	sub	sp, #8
 80078d8:	af00      	add	r7, sp, #0
    foundCount = 0;
 80078da:	4b28      	ldr	r3, [pc, #160]	@ (800797c <I2C_scan+0xa8>)
 80078dc:	2200      	movs	r2, #0
 80078de:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\n*** Dbut du scan I2C ***\r\n", 30, HAL_MAX_DELAY);
 80078e0:	f04f 33ff 	mov.w	r3, #4294967295
 80078e4:	221e      	movs	r2, #30
 80078e6:	4926      	ldr	r1, [pc, #152]	@ (8007980 <I2C_scan+0xac>)
 80078e8:	4826      	ldr	r0, [pc, #152]	@ (8007984 <I2C_scan+0xb0>)
 80078ea:	f7fd f933 	bl	8004b54 <HAL_UART_Transmit>

    for (uint8_t address = 0; address < 128; address++) {
 80078ee:	2300      	movs	r3, #0
 80078f0:	71fb      	strb	r3, [r7, #7]
 80078f2:	e029      	b.n	8007948 <I2C_scan+0x74>
        if (HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(address << 1), 1, 10) == HAL_OK) {
 80078f4:	79fb      	ldrb	r3, [r7, #7]
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	005b      	lsls	r3, r3, #1
 80078fa:	b299      	uxth	r1, r3
 80078fc:	230a      	movs	r3, #10
 80078fe:	2201      	movs	r2, #1
 8007900:	4821      	ldr	r0, [pc, #132]	@ (8007988 <I2C_scan+0xb4>)
 8007902:	f7fa ff81 	bl	8002808 <HAL_I2C_IsDeviceReady>
 8007906:	4603      	mov	r3, r0
 8007908:	2b00      	cmp	r3, #0
 800790a:	d11a      	bne.n	8007942 <I2C_scan+0x6e>
            foundAddresses[foundCount++] = address;
 800790c:	4b1b      	ldr	r3, [pc, #108]	@ (800797c <I2C_scan+0xa8>)
 800790e:	781b      	ldrb	r3, [r3, #0]
 8007910:	1c5a      	adds	r2, r3, #1
 8007912:	b2d1      	uxtb	r1, r2
 8007914:	4a19      	ldr	r2, [pc, #100]	@ (800797c <I2C_scan+0xa8>)
 8007916:	7011      	strb	r1, [r2, #0]
 8007918:	4619      	mov	r1, r3
 800791a:	4a1c      	ldr	r2, [pc, #112]	@ (800798c <I2C_scan+0xb8>)
 800791c:	79fb      	ldrb	r3, [r7, #7]
 800791e:	5453      	strb	r3, [r2, r1]
            snprintf((char*)message, sizeof(message), "Adresse dtecte : %d\r\n", address);
 8007920:	79fb      	ldrb	r3, [r7, #7]
 8007922:	4a1b      	ldr	r2, [pc, #108]	@ (8007990 <I2C_scan+0xbc>)
 8007924:	2164      	movs	r1, #100	@ 0x64
 8007926:	481b      	ldr	r0, [pc, #108]	@ (8007994 <I2C_scan+0xc0>)
 8007928:	f001 f830 	bl	800898c <sniprintf>
            HAL_UART_Transmit(&hlpuart1, message, strlen((char*)message), HAL_MAX_DELAY);
 800792c:	4819      	ldr	r0, [pc, #100]	@ (8007994 <I2C_scan+0xc0>)
 800792e:	f7f8 fcc7 	bl	80002c0 <strlen>
 8007932:	4603      	mov	r3, r0
 8007934:	b29a      	uxth	r2, r3
 8007936:	f04f 33ff 	mov.w	r3, #4294967295
 800793a:	4916      	ldr	r1, [pc, #88]	@ (8007994 <I2C_scan+0xc0>)
 800793c:	4811      	ldr	r0, [pc, #68]	@ (8007984 <I2C_scan+0xb0>)
 800793e:	f7fd f909 	bl	8004b54 <HAL_UART_Transmit>
    for (uint8_t address = 0; address < 128; address++) {
 8007942:	79fb      	ldrb	r3, [r7, #7]
 8007944:	3301      	adds	r3, #1
 8007946:	71fb      	strb	r3, [r7, #7]
 8007948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800794c:	2b00      	cmp	r3, #0
 800794e:	dad1      	bge.n	80078f4 <I2C_scan+0x20>
        }
    }

    snprintf((char*)message, sizeof(message),
 8007950:	4b0a      	ldr	r3, [pc, #40]	@ (800797c <I2C_scan+0xa8>)
 8007952:	781b      	ldrb	r3, [r3, #0]
 8007954:	4a10      	ldr	r2, [pc, #64]	@ (8007998 <I2C_scan+0xc4>)
 8007956:	2164      	movs	r1, #100	@ 0x64
 8007958:	480e      	ldr	r0, [pc, #56]	@ (8007994 <I2C_scan+0xc0>)
 800795a:	f001 f817 	bl	800898c <sniprintf>
             "\r\nNombre total dadresses dtectes : %d\r\n\r\n", foundCount);
    HAL_UART_Transmit(&hlpuart1, message, strlen((char*)message), HAL_MAX_DELAY);
 800795e:	480d      	ldr	r0, [pc, #52]	@ (8007994 <I2C_scan+0xc0>)
 8007960:	f7f8 fcae 	bl	80002c0 <strlen>
 8007964:	4603      	mov	r3, r0
 8007966:	b29a      	uxth	r2, r3
 8007968:	f04f 33ff 	mov.w	r3, #4294967295
 800796c:	4909      	ldr	r1, [pc, #36]	@ (8007994 <I2C_scan+0xc0>)
 800796e:	4805      	ldr	r0, [pc, #20]	@ (8007984 <I2C_scan+0xb0>)
 8007970:	f7fd f8f0 	bl	8004b54 <HAL_UART_Transmit>
}
 8007974:	bf00      	nop
 8007976:	3708      	adds	r7, #8
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}
 800797c:	20000498 	.word	0x20000498
 8007980:	0800e018 	.word	0x0800e018
 8007984:	20000280 	.word	0x20000280
 8007988:	2000022c 	.word	0x2000022c
 800798c:	20000418 	.word	0x20000418
 8007990:	0800e038 	.word	0x0800e038
 8007994:	200003b4 	.word	0x200003b4
 8007998:	0800e054 	.word	0x0800e054

0800799c <test_LED>:
 * @brief Test du fonctionnement des LEDs verte et rouge.
 *
 * Allume la LED pendant 1 seconde puis l'teint.
 * Permet de vrifier la configuration GPIO et la fonction HAL_Delay.
 */
void test_LED(void) {
 800799c:	b580      	push	{r7, lr}
 800799e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);   // LED verte ON
 80079a0:	2201      	movs	r2, #1
 80079a2:	2120      	movs	r1, #32
 80079a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80079a8:	f7fa fc4c 	bl	8002244 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 80079ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80079b0:	f7fa f994 	bl	8001cdc <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // LED verte OFF
 80079b4:	2200      	movs	r2, #0
 80079b6:	2120      	movs	r1, #32
 80079b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80079bc:	f7fa fc42 	bl	8002244 <HAL_GPIO_WritePin>
}
 80079c0:	bf00      	nop
 80079c2:	bd80      	pop	{r7, pc}

080079c4 <__cvt>:
 80079c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079c8:	ec57 6b10 	vmov	r6, r7, d0
 80079cc:	2f00      	cmp	r7, #0
 80079ce:	460c      	mov	r4, r1
 80079d0:	4619      	mov	r1, r3
 80079d2:	463b      	mov	r3, r7
 80079d4:	bfbb      	ittet	lt
 80079d6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80079da:	461f      	movlt	r7, r3
 80079dc:	2300      	movge	r3, #0
 80079de:	232d      	movlt	r3, #45	@ 0x2d
 80079e0:	700b      	strb	r3, [r1, #0]
 80079e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80079e4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80079e8:	4691      	mov	r9, r2
 80079ea:	f023 0820 	bic.w	r8, r3, #32
 80079ee:	bfbc      	itt	lt
 80079f0:	4632      	movlt	r2, r6
 80079f2:	4616      	movlt	r6, r2
 80079f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80079f8:	d005      	beq.n	8007a06 <__cvt+0x42>
 80079fa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80079fe:	d100      	bne.n	8007a02 <__cvt+0x3e>
 8007a00:	3401      	adds	r4, #1
 8007a02:	2102      	movs	r1, #2
 8007a04:	e000      	b.n	8007a08 <__cvt+0x44>
 8007a06:	2103      	movs	r1, #3
 8007a08:	ab03      	add	r3, sp, #12
 8007a0a:	9301      	str	r3, [sp, #4]
 8007a0c:	ab02      	add	r3, sp, #8
 8007a0e:	9300      	str	r3, [sp, #0]
 8007a10:	ec47 6b10 	vmov	d0, r6, r7
 8007a14:	4653      	mov	r3, sl
 8007a16:	4622      	mov	r2, r4
 8007a18:	f001 f9f6 	bl	8008e08 <_dtoa_r>
 8007a1c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007a20:	4605      	mov	r5, r0
 8007a22:	d119      	bne.n	8007a58 <__cvt+0x94>
 8007a24:	f019 0f01 	tst.w	r9, #1
 8007a28:	d00e      	beq.n	8007a48 <__cvt+0x84>
 8007a2a:	eb00 0904 	add.w	r9, r0, r4
 8007a2e:	2200      	movs	r2, #0
 8007a30:	2300      	movs	r3, #0
 8007a32:	4630      	mov	r0, r6
 8007a34:	4639      	mov	r1, r7
 8007a36:	f7f9 f86f 	bl	8000b18 <__aeabi_dcmpeq>
 8007a3a:	b108      	cbz	r0, 8007a40 <__cvt+0x7c>
 8007a3c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007a40:	2230      	movs	r2, #48	@ 0x30
 8007a42:	9b03      	ldr	r3, [sp, #12]
 8007a44:	454b      	cmp	r3, r9
 8007a46:	d31e      	bcc.n	8007a86 <__cvt+0xc2>
 8007a48:	9b03      	ldr	r3, [sp, #12]
 8007a4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007a4c:	1b5b      	subs	r3, r3, r5
 8007a4e:	4628      	mov	r0, r5
 8007a50:	6013      	str	r3, [r2, #0]
 8007a52:	b004      	add	sp, #16
 8007a54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007a5c:	eb00 0904 	add.w	r9, r0, r4
 8007a60:	d1e5      	bne.n	8007a2e <__cvt+0x6a>
 8007a62:	7803      	ldrb	r3, [r0, #0]
 8007a64:	2b30      	cmp	r3, #48	@ 0x30
 8007a66:	d10a      	bne.n	8007a7e <__cvt+0xba>
 8007a68:	2200      	movs	r2, #0
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	4630      	mov	r0, r6
 8007a6e:	4639      	mov	r1, r7
 8007a70:	f7f9 f852 	bl	8000b18 <__aeabi_dcmpeq>
 8007a74:	b918      	cbnz	r0, 8007a7e <__cvt+0xba>
 8007a76:	f1c4 0401 	rsb	r4, r4, #1
 8007a7a:	f8ca 4000 	str.w	r4, [sl]
 8007a7e:	f8da 3000 	ldr.w	r3, [sl]
 8007a82:	4499      	add	r9, r3
 8007a84:	e7d3      	b.n	8007a2e <__cvt+0x6a>
 8007a86:	1c59      	adds	r1, r3, #1
 8007a88:	9103      	str	r1, [sp, #12]
 8007a8a:	701a      	strb	r2, [r3, #0]
 8007a8c:	e7d9      	b.n	8007a42 <__cvt+0x7e>

08007a8e <__exponent>:
 8007a8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a90:	2900      	cmp	r1, #0
 8007a92:	bfba      	itte	lt
 8007a94:	4249      	neglt	r1, r1
 8007a96:	232d      	movlt	r3, #45	@ 0x2d
 8007a98:	232b      	movge	r3, #43	@ 0x2b
 8007a9a:	2909      	cmp	r1, #9
 8007a9c:	7002      	strb	r2, [r0, #0]
 8007a9e:	7043      	strb	r3, [r0, #1]
 8007aa0:	dd29      	ble.n	8007af6 <__exponent+0x68>
 8007aa2:	f10d 0307 	add.w	r3, sp, #7
 8007aa6:	461d      	mov	r5, r3
 8007aa8:	270a      	movs	r7, #10
 8007aaa:	461a      	mov	r2, r3
 8007aac:	fbb1 f6f7 	udiv	r6, r1, r7
 8007ab0:	fb07 1416 	mls	r4, r7, r6, r1
 8007ab4:	3430      	adds	r4, #48	@ 0x30
 8007ab6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007aba:	460c      	mov	r4, r1
 8007abc:	2c63      	cmp	r4, #99	@ 0x63
 8007abe:	f103 33ff 	add.w	r3, r3, #4294967295
 8007ac2:	4631      	mov	r1, r6
 8007ac4:	dcf1      	bgt.n	8007aaa <__exponent+0x1c>
 8007ac6:	3130      	adds	r1, #48	@ 0x30
 8007ac8:	1e94      	subs	r4, r2, #2
 8007aca:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007ace:	1c41      	adds	r1, r0, #1
 8007ad0:	4623      	mov	r3, r4
 8007ad2:	42ab      	cmp	r3, r5
 8007ad4:	d30a      	bcc.n	8007aec <__exponent+0x5e>
 8007ad6:	f10d 0309 	add.w	r3, sp, #9
 8007ada:	1a9b      	subs	r3, r3, r2
 8007adc:	42ac      	cmp	r4, r5
 8007ade:	bf88      	it	hi
 8007ae0:	2300      	movhi	r3, #0
 8007ae2:	3302      	adds	r3, #2
 8007ae4:	4403      	add	r3, r0
 8007ae6:	1a18      	subs	r0, r3, r0
 8007ae8:	b003      	add	sp, #12
 8007aea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007aec:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007af0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007af4:	e7ed      	b.n	8007ad2 <__exponent+0x44>
 8007af6:	2330      	movs	r3, #48	@ 0x30
 8007af8:	3130      	adds	r1, #48	@ 0x30
 8007afa:	7083      	strb	r3, [r0, #2]
 8007afc:	70c1      	strb	r1, [r0, #3]
 8007afe:	1d03      	adds	r3, r0, #4
 8007b00:	e7f1      	b.n	8007ae6 <__exponent+0x58>
	...

08007b04 <_printf_float>:
 8007b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b08:	b08d      	sub	sp, #52	@ 0x34
 8007b0a:	460c      	mov	r4, r1
 8007b0c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007b10:	4616      	mov	r6, r2
 8007b12:	461f      	mov	r7, r3
 8007b14:	4605      	mov	r5, r0
 8007b16:	f001 f871 	bl	8008bfc <_localeconv_r>
 8007b1a:	6803      	ldr	r3, [r0, #0]
 8007b1c:	9304      	str	r3, [sp, #16]
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f7f8 fbce 	bl	80002c0 <strlen>
 8007b24:	2300      	movs	r3, #0
 8007b26:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b28:	f8d8 3000 	ldr.w	r3, [r8]
 8007b2c:	9005      	str	r0, [sp, #20]
 8007b2e:	3307      	adds	r3, #7
 8007b30:	f023 0307 	bic.w	r3, r3, #7
 8007b34:	f103 0208 	add.w	r2, r3, #8
 8007b38:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007b3c:	f8d4 b000 	ldr.w	fp, [r4]
 8007b40:	f8c8 2000 	str.w	r2, [r8]
 8007b44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007b48:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007b4c:	9307      	str	r3, [sp, #28]
 8007b4e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007b52:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007b56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b5a:	4b9c      	ldr	r3, [pc, #624]	@ (8007dcc <_printf_float+0x2c8>)
 8007b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b60:	f7f9 f80c 	bl	8000b7c <__aeabi_dcmpun>
 8007b64:	bb70      	cbnz	r0, 8007bc4 <_printf_float+0xc0>
 8007b66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b6a:	4b98      	ldr	r3, [pc, #608]	@ (8007dcc <_printf_float+0x2c8>)
 8007b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b70:	f7f8 ffe6 	bl	8000b40 <__aeabi_dcmple>
 8007b74:	bb30      	cbnz	r0, 8007bc4 <_printf_float+0xc0>
 8007b76:	2200      	movs	r2, #0
 8007b78:	2300      	movs	r3, #0
 8007b7a:	4640      	mov	r0, r8
 8007b7c:	4649      	mov	r1, r9
 8007b7e:	f7f8 ffd5 	bl	8000b2c <__aeabi_dcmplt>
 8007b82:	b110      	cbz	r0, 8007b8a <_printf_float+0x86>
 8007b84:	232d      	movs	r3, #45	@ 0x2d
 8007b86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b8a:	4a91      	ldr	r2, [pc, #580]	@ (8007dd0 <_printf_float+0x2cc>)
 8007b8c:	4b91      	ldr	r3, [pc, #580]	@ (8007dd4 <_printf_float+0x2d0>)
 8007b8e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007b92:	bf8c      	ite	hi
 8007b94:	4690      	movhi	r8, r2
 8007b96:	4698      	movls	r8, r3
 8007b98:	2303      	movs	r3, #3
 8007b9a:	6123      	str	r3, [r4, #16]
 8007b9c:	f02b 0304 	bic.w	r3, fp, #4
 8007ba0:	6023      	str	r3, [r4, #0]
 8007ba2:	f04f 0900 	mov.w	r9, #0
 8007ba6:	9700      	str	r7, [sp, #0]
 8007ba8:	4633      	mov	r3, r6
 8007baa:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007bac:	4621      	mov	r1, r4
 8007bae:	4628      	mov	r0, r5
 8007bb0:	f000 f9d2 	bl	8007f58 <_printf_common>
 8007bb4:	3001      	adds	r0, #1
 8007bb6:	f040 808d 	bne.w	8007cd4 <_printf_float+0x1d0>
 8007bba:	f04f 30ff 	mov.w	r0, #4294967295
 8007bbe:	b00d      	add	sp, #52	@ 0x34
 8007bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bc4:	4642      	mov	r2, r8
 8007bc6:	464b      	mov	r3, r9
 8007bc8:	4640      	mov	r0, r8
 8007bca:	4649      	mov	r1, r9
 8007bcc:	f7f8 ffd6 	bl	8000b7c <__aeabi_dcmpun>
 8007bd0:	b140      	cbz	r0, 8007be4 <_printf_float+0xe0>
 8007bd2:	464b      	mov	r3, r9
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	bfbc      	itt	lt
 8007bd8:	232d      	movlt	r3, #45	@ 0x2d
 8007bda:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007bde:	4a7e      	ldr	r2, [pc, #504]	@ (8007dd8 <_printf_float+0x2d4>)
 8007be0:	4b7e      	ldr	r3, [pc, #504]	@ (8007ddc <_printf_float+0x2d8>)
 8007be2:	e7d4      	b.n	8007b8e <_printf_float+0x8a>
 8007be4:	6863      	ldr	r3, [r4, #4]
 8007be6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007bea:	9206      	str	r2, [sp, #24]
 8007bec:	1c5a      	adds	r2, r3, #1
 8007bee:	d13b      	bne.n	8007c68 <_printf_float+0x164>
 8007bf0:	2306      	movs	r3, #6
 8007bf2:	6063      	str	r3, [r4, #4]
 8007bf4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	6022      	str	r2, [r4, #0]
 8007bfc:	9303      	str	r3, [sp, #12]
 8007bfe:	ab0a      	add	r3, sp, #40	@ 0x28
 8007c00:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007c04:	ab09      	add	r3, sp, #36	@ 0x24
 8007c06:	9300      	str	r3, [sp, #0]
 8007c08:	6861      	ldr	r1, [r4, #4]
 8007c0a:	ec49 8b10 	vmov	d0, r8, r9
 8007c0e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007c12:	4628      	mov	r0, r5
 8007c14:	f7ff fed6 	bl	80079c4 <__cvt>
 8007c18:	9b06      	ldr	r3, [sp, #24]
 8007c1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007c1c:	2b47      	cmp	r3, #71	@ 0x47
 8007c1e:	4680      	mov	r8, r0
 8007c20:	d129      	bne.n	8007c76 <_printf_float+0x172>
 8007c22:	1cc8      	adds	r0, r1, #3
 8007c24:	db02      	blt.n	8007c2c <_printf_float+0x128>
 8007c26:	6863      	ldr	r3, [r4, #4]
 8007c28:	4299      	cmp	r1, r3
 8007c2a:	dd41      	ble.n	8007cb0 <_printf_float+0x1ac>
 8007c2c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007c30:	fa5f fa8a 	uxtb.w	sl, sl
 8007c34:	3901      	subs	r1, #1
 8007c36:	4652      	mov	r2, sl
 8007c38:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007c3c:	9109      	str	r1, [sp, #36]	@ 0x24
 8007c3e:	f7ff ff26 	bl	8007a8e <__exponent>
 8007c42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007c44:	1813      	adds	r3, r2, r0
 8007c46:	2a01      	cmp	r2, #1
 8007c48:	4681      	mov	r9, r0
 8007c4a:	6123      	str	r3, [r4, #16]
 8007c4c:	dc02      	bgt.n	8007c54 <_printf_float+0x150>
 8007c4e:	6822      	ldr	r2, [r4, #0]
 8007c50:	07d2      	lsls	r2, r2, #31
 8007c52:	d501      	bpl.n	8007c58 <_printf_float+0x154>
 8007c54:	3301      	adds	r3, #1
 8007c56:	6123      	str	r3, [r4, #16]
 8007c58:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d0a2      	beq.n	8007ba6 <_printf_float+0xa2>
 8007c60:	232d      	movs	r3, #45	@ 0x2d
 8007c62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c66:	e79e      	b.n	8007ba6 <_printf_float+0xa2>
 8007c68:	9a06      	ldr	r2, [sp, #24]
 8007c6a:	2a47      	cmp	r2, #71	@ 0x47
 8007c6c:	d1c2      	bne.n	8007bf4 <_printf_float+0xf0>
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d1c0      	bne.n	8007bf4 <_printf_float+0xf0>
 8007c72:	2301      	movs	r3, #1
 8007c74:	e7bd      	b.n	8007bf2 <_printf_float+0xee>
 8007c76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007c7a:	d9db      	bls.n	8007c34 <_printf_float+0x130>
 8007c7c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007c80:	d118      	bne.n	8007cb4 <_printf_float+0x1b0>
 8007c82:	2900      	cmp	r1, #0
 8007c84:	6863      	ldr	r3, [r4, #4]
 8007c86:	dd0b      	ble.n	8007ca0 <_printf_float+0x19c>
 8007c88:	6121      	str	r1, [r4, #16]
 8007c8a:	b913      	cbnz	r3, 8007c92 <_printf_float+0x18e>
 8007c8c:	6822      	ldr	r2, [r4, #0]
 8007c8e:	07d0      	lsls	r0, r2, #31
 8007c90:	d502      	bpl.n	8007c98 <_printf_float+0x194>
 8007c92:	3301      	adds	r3, #1
 8007c94:	440b      	add	r3, r1
 8007c96:	6123      	str	r3, [r4, #16]
 8007c98:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007c9a:	f04f 0900 	mov.w	r9, #0
 8007c9e:	e7db      	b.n	8007c58 <_printf_float+0x154>
 8007ca0:	b913      	cbnz	r3, 8007ca8 <_printf_float+0x1a4>
 8007ca2:	6822      	ldr	r2, [r4, #0]
 8007ca4:	07d2      	lsls	r2, r2, #31
 8007ca6:	d501      	bpl.n	8007cac <_printf_float+0x1a8>
 8007ca8:	3302      	adds	r3, #2
 8007caa:	e7f4      	b.n	8007c96 <_printf_float+0x192>
 8007cac:	2301      	movs	r3, #1
 8007cae:	e7f2      	b.n	8007c96 <_printf_float+0x192>
 8007cb0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007cb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007cb6:	4299      	cmp	r1, r3
 8007cb8:	db05      	blt.n	8007cc6 <_printf_float+0x1c2>
 8007cba:	6823      	ldr	r3, [r4, #0]
 8007cbc:	6121      	str	r1, [r4, #16]
 8007cbe:	07d8      	lsls	r0, r3, #31
 8007cc0:	d5ea      	bpl.n	8007c98 <_printf_float+0x194>
 8007cc2:	1c4b      	adds	r3, r1, #1
 8007cc4:	e7e7      	b.n	8007c96 <_printf_float+0x192>
 8007cc6:	2900      	cmp	r1, #0
 8007cc8:	bfd4      	ite	le
 8007cca:	f1c1 0202 	rsble	r2, r1, #2
 8007cce:	2201      	movgt	r2, #1
 8007cd0:	4413      	add	r3, r2
 8007cd2:	e7e0      	b.n	8007c96 <_printf_float+0x192>
 8007cd4:	6823      	ldr	r3, [r4, #0]
 8007cd6:	055a      	lsls	r2, r3, #21
 8007cd8:	d407      	bmi.n	8007cea <_printf_float+0x1e6>
 8007cda:	6923      	ldr	r3, [r4, #16]
 8007cdc:	4642      	mov	r2, r8
 8007cde:	4631      	mov	r1, r6
 8007ce0:	4628      	mov	r0, r5
 8007ce2:	47b8      	blx	r7
 8007ce4:	3001      	adds	r0, #1
 8007ce6:	d12b      	bne.n	8007d40 <_printf_float+0x23c>
 8007ce8:	e767      	b.n	8007bba <_printf_float+0xb6>
 8007cea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007cee:	f240 80dd 	bls.w	8007eac <_printf_float+0x3a8>
 8007cf2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	f7f8 ff0d 	bl	8000b18 <__aeabi_dcmpeq>
 8007cfe:	2800      	cmp	r0, #0
 8007d00:	d033      	beq.n	8007d6a <_printf_float+0x266>
 8007d02:	4a37      	ldr	r2, [pc, #220]	@ (8007de0 <_printf_float+0x2dc>)
 8007d04:	2301      	movs	r3, #1
 8007d06:	4631      	mov	r1, r6
 8007d08:	4628      	mov	r0, r5
 8007d0a:	47b8      	blx	r7
 8007d0c:	3001      	adds	r0, #1
 8007d0e:	f43f af54 	beq.w	8007bba <_printf_float+0xb6>
 8007d12:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007d16:	4543      	cmp	r3, r8
 8007d18:	db02      	blt.n	8007d20 <_printf_float+0x21c>
 8007d1a:	6823      	ldr	r3, [r4, #0]
 8007d1c:	07d8      	lsls	r0, r3, #31
 8007d1e:	d50f      	bpl.n	8007d40 <_printf_float+0x23c>
 8007d20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d24:	4631      	mov	r1, r6
 8007d26:	4628      	mov	r0, r5
 8007d28:	47b8      	blx	r7
 8007d2a:	3001      	adds	r0, #1
 8007d2c:	f43f af45 	beq.w	8007bba <_printf_float+0xb6>
 8007d30:	f04f 0900 	mov.w	r9, #0
 8007d34:	f108 38ff 	add.w	r8, r8, #4294967295
 8007d38:	f104 0a1a 	add.w	sl, r4, #26
 8007d3c:	45c8      	cmp	r8, r9
 8007d3e:	dc09      	bgt.n	8007d54 <_printf_float+0x250>
 8007d40:	6823      	ldr	r3, [r4, #0]
 8007d42:	079b      	lsls	r3, r3, #30
 8007d44:	f100 8103 	bmi.w	8007f4e <_printf_float+0x44a>
 8007d48:	68e0      	ldr	r0, [r4, #12]
 8007d4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d4c:	4298      	cmp	r0, r3
 8007d4e:	bfb8      	it	lt
 8007d50:	4618      	movlt	r0, r3
 8007d52:	e734      	b.n	8007bbe <_printf_float+0xba>
 8007d54:	2301      	movs	r3, #1
 8007d56:	4652      	mov	r2, sl
 8007d58:	4631      	mov	r1, r6
 8007d5a:	4628      	mov	r0, r5
 8007d5c:	47b8      	blx	r7
 8007d5e:	3001      	adds	r0, #1
 8007d60:	f43f af2b 	beq.w	8007bba <_printf_float+0xb6>
 8007d64:	f109 0901 	add.w	r9, r9, #1
 8007d68:	e7e8      	b.n	8007d3c <_printf_float+0x238>
 8007d6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	dc39      	bgt.n	8007de4 <_printf_float+0x2e0>
 8007d70:	4a1b      	ldr	r2, [pc, #108]	@ (8007de0 <_printf_float+0x2dc>)
 8007d72:	2301      	movs	r3, #1
 8007d74:	4631      	mov	r1, r6
 8007d76:	4628      	mov	r0, r5
 8007d78:	47b8      	blx	r7
 8007d7a:	3001      	adds	r0, #1
 8007d7c:	f43f af1d 	beq.w	8007bba <_printf_float+0xb6>
 8007d80:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007d84:	ea59 0303 	orrs.w	r3, r9, r3
 8007d88:	d102      	bne.n	8007d90 <_printf_float+0x28c>
 8007d8a:	6823      	ldr	r3, [r4, #0]
 8007d8c:	07d9      	lsls	r1, r3, #31
 8007d8e:	d5d7      	bpl.n	8007d40 <_printf_float+0x23c>
 8007d90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d94:	4631      	mov	r1, r6
 8007d96:	4628      	mov	r0, r5
 8007d98:	47b8      	blx	r7
 8007d9a:	3001      	adds	r0, #1
 8007d9c:	f43f af0d 	beq.w	8007bba <_printf_float+0xb6>
 8007da0:	f04f 0a00 	mov.w	sl, #0
 8007da4:	f104 0b1a 	add.w	fp, r4, #26
 8007da8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007daa:	425b      	negs	r3, r3
 8007dac:	4553      	cmp	r3, sl
 8007dae:	dc01      	bgt.n	8007db4 <_printf_float+0x2b0>
 8007db0:	464b      	mov	r3, r9
 8007db2:	e793      	b.n	8007cdc <_printf_float+0x1d8>
 8007db4:	2301      	movs	r3, #1
 8007db6:	465a      	mov	r2, fp
 8007db8:	4631      	mov	r1, r6
 8007dba:	4628      	mov	r0, r5
 8007dbc:	47b8      	blx	r7
 8007dbe:	3001      	adds	r0, #1
 8007dc0:	f43f aefb 	beq.w	8007bba <_printf_float+0xb6>
 8007dc4:	f10a 0a01 	add.w	sl, sl, #1
 8007dc8:	e7ee      	b.n	8007da8 <_printf_float+0x2a4>
 8007dca:	bf00      	nop
 8007dcc:	7fefffff 	.word	0x7fefffff
 8007dd0:	0800e128 	.word	0x0800e128
 8007dd4:	0800e124 	.word	0x0800e124
 8007dd8:	0800e130 	.word	0x0800e130
 8007ddc:	0800e12c 	.word	0x0800e12c
 8007de0:	0800e134 	.word	0x0800e134
 8007de4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007de6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007dea:	4553      	cmp	r3, sl
 8007dec:	bfa8      	it	ge
 8007dee:	4653      	movge	r3, sl
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	4699      	mov	r9, r3
 8007df4:	dc36      	bgt.n	8007e64 <_printf_float+0x360>
 8007df6:	f04f 0b00 	mov.w	fp, #0
 8007dfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007dfe:	f104 021a 	add.w	r2, r4, #26
 8007e02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007e04:	9306      	str	r3, [sp, #24]
 8007e06:	eba3 0309 	sub.w	r3, r3, r9
 8007e0a:	455b      	cmp	r3, fp
 8007e0c:	dc31      	bgt.n	8007e72 <_printf_float+0x36e>
 8007e0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e10:	459a      	cmp	sl, r3
 8007e12:	dc3a      	bgt.n	8007e8a <_printf_float+0x386>
 8007e14:	6823      	ldr	r3, [r4, #0]
 8007e16:	07da      	lsls	r2, r3, #31
 8007e18:	d437      	bmi.n	8007e8a <_printf_float+0x386>
 8007e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e1c:	ebaa 0903 	sub.w	r9, sl, r3
 8007e20:	9b06      	ldr	r3, [sp, #24]
 8007e22:	ebaa 0303 	sub.w	r3, sl, r3
 8007e26:	4599      	cmp	r9, r3
 8007e28:	bfa8      	it	ge
 8007e2a:	4699      	movge	r9, r3
 8007e2c:	f1b9 0f00 	cmp.w	r9, #0
 8007e30:	dc33      	bgt.n	8007e9a <_printf_float+0x396>
 8007e32:	f04f 0800 	mov.w	r8, #0
 8007e36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e3a:	f104 0b1a 	add.w	fp, r4, #26
 8007e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e40:	ebaa 0303 	sub.w	r3, sl, r3
 8007e44:	eba3 0309 	sub.w	r3, r3, r9
 8007e48:	4543      	cmp	r3, r8
 8007e4a:	f77f af79 	ble.w	8007d40 <_printf_float+0x23c>
 8007e4e:	2301      	movs	r3, #1
 8007e50:	465a      	mov	r2, fp
 8007e52:	4631      	mov	r1, r6
 8007e54:	4628      	mov	r0, r5
 8007e56:	47b8      	blx	r7
 8007e58:	3001      	adds	r0, #1
 8007e5a:	f43f aeae 	beq.w	8007bba <_printf_float+0xb6>
 8007e5e:	f108 0801 	add.w	r8, r8, #1
 8007e62:	e7ec      	b.n	8007e3e <_printf_float+0x33a>
 8007e64:	4642      	mov	r2, r8
 8007e66:	4631      	mov	r1, r6
 8007e68:	4628      	mov	r0, r5
 8007e6a:	47b8      	blx	r7
 8007e6c:	3001      	adds	r0, #1
 8007e6e:	d1c2      	bne.n	8007df6 <_printf_float+0x2f2>
 8007e70:	e6a3      	b.n	8007bba <_printf_float+0xb6>
 8007e72:	2301      	movs	r3, #1
 8007e74:	4631      	mov	r1, r6
 8007e76:	4628      	mov	r0, r5
 8007e78:	9206      	str	r2, [sp, #24]
 8007e7a:	47b8      	blx	r7
 8007e7c:	3001      	adds	r0, #1
 8007e7e:	f43f ae9c 	beq.w	8007bba <_printf_float+0xb6>
 8007e82:	9a06      	ldr	r2, [sp, #24]
 8007e84:	f10b 0b01 	add.w	fp, fp, #1
 8007e88:	e7bb      	b.n	8007e02 <_printf_float+0x2fe>
 8007e8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e8e:	4631      	mov	r1, r6
 8007e90:	4628      	mov	r0, r5
 8007e92:	47b8      	blx	r7
 8007e94:	3001      	adds	r0, #1
 8007e96:	d1c0      	bne.n	8007e1a <_printf_float+0x316>
 8007e98:	e68f      	b.n	8007bba <_printf_float+0xb6>
 8007e9a:	9a06      	ldr	r2, [sp, #24]
 8007e9c:	464b      	mov	r3, r9
 8007e9e:	4442      	add	r2, r8
 8007ea0:	4631      	mov	r1, r6
 8007ea2:	4628      	mov	r0, r5
 8007ea4:	47b8      	blx	r7
 8007ea6:	3001      	adds	r0, #1
 8007ea8:	d1c3      	bne.n	8007e32 <_printf_float+0x32e>
 8007eaa:	e686      	b.n	8007bba <_printf_float+0xb6>
 8007eac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007eb0:	f1ba 0f01 	cmp.w	sl, #1
 8007eb4:	dc01      	bgt.n	8007eba <_printf_float+0x3b6>
 8007eb6:	07db      	lsls	r3, r3, #31
 8007eb8:	d536      	bpl.n	8007f28 <_printf_float+0x424>
 8007eba:	2301      	movs	r3, #1
 8007ebc:	4642      	mov	r2, r8
 8007ebe:	4631      	mov	r1, r6
 8007ec0:	4628      	mov	r0, r5
 8007ec2:	47b8      	blx	r7
 8007ec4:	3001      	adds	r0, #1
 8007ec6:	f43f ae78 	beq.w	8007bba <_printf_float+0xb6>
 8007eca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ece:	4631      	mov	r1, r6
 8007ed0:	4628      	mov	r0, r5
 8007ed2:	47b8      	blx	r7
 8007ed4:	3001      	adds	r0, #1
 8007ed6:	f43f ae70 	beq.w	8007bba <_printf_float+0xb6>
 8007eda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007ede:	2200      	movs	r2, #0
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ee6:	f7f8 fe17 	bl	8000b18 <__aeabi_dcmpeq>
 8007eea:	b9c0      	cbnz	r0, 8007f1e <_printf_float+0x41a>
 8007eec:	4653      	mov	r3, sl
 8007eee:	f108 0201 	add.w	r2, r8, #1
 8007ef2:	4631      	mov	r1, r6
 8007ef4:	4628      	mov	r0, r5
 8007ef6:	47b8      	blx	r7
 8007ef8:	3001      	adds	r0, #1
 8007efa:	d10c      	bne.n	8007f16 <_printf_float+0x412>
 8007efc:	e65d      	b.n	8007bba <_printf_float+0xb6>
 8007efe:	2301      	movs	r3, #1
 8007f00:	465a      	mov	r2, fp
 8007f02:	4631      	mov	r1, r6
 8007f04:	4628      	mov	r0, r5
 8007f06:	47b8      	blx	r7
 8007f08:	3001      	adds	r0, #1
 8007f0a:	f43f ae56 	beq.w	8007bba <_printf_float+0xb6>
 8007f0e:	f108 0801 	add.w	r8, r8, #1
 8007f12:	45d0      	cmp	r8, sl
 8007f14:	dbf3      	blt.n	8007efe <_printf_float+0x3fa>
 8007f16:	464b      	mov	r3, r9
 8007f18:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007f1c:	e6df      	b.n	8007cde <_printf_float+0x1da>
 8007f1e:	f04f 0800 	mov.w	r8, #0
 8007f22:	f104 0b1a 	add.w	fp, r4, #26
 8007f26:	e7f4      	b.n	8007f12 <_printf_float+0x40e>
 8007f28:	2301      	movs	r3, #1
 8007f2a:	4642      	mov	r2, r8
 8007f2c:	e7e1      	b.n	8007ef2 <_printf_float+0x3ee>
 8007f2e:	2301      	movs	r3, #1
 8007f30:	464a      	mov	r2, r9
 8007f32:	4631      	mov	r1, r6
 8007f34:	4628      	mov	r0, r5
 8007f36:	47b8      	blx	r7
 8007f38:	3001      	adds	r0, #1
 8007f3a:	f43f ae3e 	beq.w	8007bba <_printf_float+0xb6>
 8007f3e:	f108 0801 	add.w	r8, r8, #1
 8007f42:	68e3      	ldr	r3, [r4, #12]
 8007f44:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007f46:	1a5b      	subs	r3, r3, r1
 8007f48:	4543      	cmp	r3, r8
 8007f4a:	dcf0      	bgt.n	8007f2e <_printf_float+0x42a>
 8007f4c:	e6fc      	b.n	8007d48 <_printf_float+0x244>
 8007f4e:	f04f 0800 	mov.w	r8, #0
 8007f52:	f104 0919 	add.w	r9, r4, #25
 8007f56:	e7f4      	b.n	8007f42 <_printf_float+0x43e>

08007f58 <_printf_common>:
 8007f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f5c:	4616      	mov	r6, r2
 8007f5e:	4698      	mov	r8, r3
 8007f60:	688a      	ldr	r2, [r1, #8]
 8007f62:	690b      	ldr	r3, [r1, #16]
 8007f64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	bfb8      	it	lt
 8007f6c:	4613      	movlt	r3, r2
 8007f6e:	6033      	str	r3, [r6, #0]
 8007f70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007f74:	4607      	mov	r7, r0
 8007f76:	460c      	mov	r4, r1
 8007f78:	b10a      	cbz	r2, 8007f7e <_printf_common+0x26>
 8007f7a:	3301      	adds	r3, #1
 8007f7c:	6033      	str	r3, [r6, #0]
 8007f7e:	6823      	ldr	r3, [r4, #0]
 8007f80:	0699      	lsls	r1, r3, #26
 8007f82:	bf42      	ittt	mi
 8007f84:	6833      	ldrmi	r3, [r6, #0]
 8007f86:	3302      	addmi	r3, #2
 8007f88:	6033      	strmi	r3, [r6, #0]
 8007f8a:	6825      	ldr	r5, [r4, #0]
 8007f8c:	f015 0506 	ands.w	r5, r5, #6
 8007f90:	d106      	bne.n	8007fa0 <_printf_common+0x48>
 8007f92:	f104 0a19 	add.w	sl, r4, #25
 8007f96:	68e3      	ldr	r3, [r4, #12]
 8007f98:	6832      	ldr	r2, [r6, #0]
 8007f9a:	1a9b      	subs	r3, r3, r2
 8007f9c:	42ab      	cmp	r3, r5
 8007f9e:	dc26      	bgt.n	8007fee <_printf_common+0x96>
 8007fa0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007fa4:	6822      	ldr	r2, [r4, #0]
 8007fa6:	3b00      	subs	r3, #0
 8007fa8:	bf18      	it	ne
 8007faa:	2301      	movne	r3, #1
 8007fac:	0692      	lsls	r2, r2, #26
 8007fae:	d42b      	bmi.n	8008008 <_printf_common+0xb0>
 8007fb0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007fb4:	4641      	mov	r1, r8
 8007fb6:	4638      	mov	r0, r7
 8007fb8:	47c8      	blx	r9
 8007fba:	3001      	adds	r0, #1
 8007fbc:	d01e      	beq.n	8007ffc <_printf_common+0xa4>
 8007fbe:	6823      	ldr	r3, [r4, #0]
 8007fc0:	6922      	ldr	r2, [r4, #16]
 8007fc2:	f003 0306 	and.w	r3, r3, #6
 8007fc6:	2b04      	cmp	r3, #4
 8007fc8:	bf02      	ittt	eq
 8007fca:	68e5      	ldreq	r5, [r4, #12]
 8007fcc:	6833      	ldreq	r3, [r6, #0]
 8007fce:	1aed      	subeq	r5, r5, r3
 8007fd0:	68a3      	ldr	r3, [r4, #8]
 8007fd2:	bf0c      	ite	eq
 8007fd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007fd8:	2500      	movne	r5, #0
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	bfc4      	itt	gt
 8007fde:	1a9b      	subgt	r3, r3, r2
 8007fe0:	18ed      	addgt	r5, r5, r3
 8007fe2:	2600      	movs	r6, #0
 8007fe4:	341a      	adds	r4, #26
 8007fe6:	42b5      	cmp	r5, r6
 8007fe8:	d11a      	bne.n	8008020 <_printf_common+0xc8>
 8007fea:	2000      	movs	r0, #0
 8007fec:	e008      	b.n	8008000 <_printf_common+0xa8>
 8007fee:	2301      	movs	r3, #1
 8007ff0:	4652      	mov	r2, sl
 8007ff2:	4641      	mov	r1, r8
 8007ff4:	4638      	mov	r0, r7
 8007ff6:	47c8      	blx	r9
 8007ff8:	3001      	adds	r0, #1
 8007ffa:	d103      	bne.n	8008004 <_printf_common+0xac>
 8007ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8008000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008004:	3501      	adds	r5, #1
 8008006:	e7c6      	b.n	8007f96 <_printf_common+0x3e>
 8008008:	18e1      	adds	r1, r4, r3
 800800a:	1c5a      	adds	r2, r3, #1
 800800c:	2030      	movs	r0, #48	@ 0x30
 800800e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008012:	4422      	add	r2, r4
 8008014:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008018:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800801c:	3302      	adds	r3, #2
 800801e:	e7c7      	b.n	8007fb0 <_printf_common+0x58>
 8008020:	2301      	movs	r3, #1
 8008022:	4622      	mov	r2, r4
 8008024:	4641      	mov	r1, r8
 8008026:	4638      	mov	r0, r7
 8008028:	47c8      	blx	r9
 800802a:	3001      	adds	r0, #1
 800802c:	d0e6      	beq.n	8007ffc <_printf_common+0xa4>
 800802e:	3601      	adds	r6, #1
 8008030:	e7d9      	b.n	8007fe6 <_printf_common+0x8e>
	...

08008034 <_printf_i>:
 8008034:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008038:	7e0f      	ldrb	r7, [r1, #24]
 800803a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800803c:	2f78      	cmp	r7, #120	@ 0x78
 800803e:	4691      	mov	r9, r2
 8008040:	4680      	mov	r8, r0
 8008042:	460c      	mov	r4, r1
 8008044:	469a      	mov	sl, r3
 8008046:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800804a:	d807      	bhi.n	800805c <_printf_i+0x28>
 800804c:	2f62      	cmp	r7, #98	@ 0x62
 800804e:	d80a      	bhi.n	8008066 <_printf_i+0x32>
 8008050:	2f00      	cmp	r7, #0
 8008052:	f000 80d1 	beq.w	80081f8 <_printf_i+0x1c4>
 8008056:	2f58      	cmp	r7, #88	@ 0x58
 8008058:	f000 80b8 	beq.w	80081cc <_printf_i+0x198>
 800805c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008060:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008064:	e03a      	b.n	80080dc <_printf_i+0xa8>
 8008066:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800806a:	2b15      	cmp	r3, #21
 800806c:	d8f6      	bhi.n	800805c <_printf_i+0x28>
 800806e:	a101      	add	r1, pc, #4	@ (adr r1, 8008074 <_printf_i+0x40>)
 8008070:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008074:	080080cd 	.word	0x080080cd
 8008078:	080080e1 	.word	0x080080e1
 800807c:	0800805d 	.word	0x0800805d
 8008080:	0800805d 	.word	0x0800805d
 8008084:	0800805d 	.word	0x0800805d
 8008088:	0800805d 	.word	0x0800805d
 800808c:	080080e1 	.word	0x080080e1
 8008090:	0800805d 	.word	0x0800805d
 8008094:	0800805d 	.word	0x0800805d
 8008098:	0800805d 	.word	0x0800805d
 800809c:	0800805d 	.word	0x0800805d
 80080a0:	080081df 	.word	0x080081df
 80080a4:	0800810b 	.word	0x0800810b
 80080a8:	08008199 	.word	0x08008199
 80080ac:	0800805d 	.word	0x0800805d
 80080b0:	0800805d 	.word	0x0800805d
 80080b4:	08008201 	.word	0x08008201
 80080b8:	0800805d 	.word	0x0800805d
 80080bc:	0800810b 	.word	0x0800810b
 80080c0:	0800805d 	.word	0x0800805d
 80080c4:	0800805d 	.word	0x0800805d
 80080c8:	080081a1 	.word	0x080081a1
 80080cc:	6833      	ldr	r3, [r6, #0]
 80080ce:	1d1a      	adds	r2, r3, #4
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	6032      	str	r2, [r6, #0]
 80080d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80080dc:	2301      	movs	r3, #1
 80080de:	e09c      	b.n	800821a <_printf_i+0x1e6>
 80080e0:	6833      	ldr	r3, [r6, #0]
 80080e2:	6820      	ldr	r0, [r4, #0]
 80080e4:	1d19      	adds	r1, r3, #4
 80080e6:	6031      	str	r1, [r6, #0]
 80080e8:	0606      	lsls	r6, r0, #24
 80080ea:	d501      	bpl.n	80080f0 <_printf_i+0xbc>
 80080ec:	681d      	ldr	r5, [r3, #0]
 80080ee:	e003      	b.n	80080f8 <_printf_i+0xc4>
 80080f0:	0645      	lsls	r5, r0, #25
 80080f2:	d5fb      	bpl.n	80080ec <_printf_i+0xb8>
 80080f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80080f8:	2d00      	cmp	r5, #0
 80080fa:	da03      	bge.n	8008104 <_printf_i+0xd0>
 80080fc:	232d      	movs	r3, #45	@ 0x2d
 80080fe:	426d      	negs	r5, r5
 8008100:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008104:	4858      	ldr	r0, [pc, #352]	@ (8008268 <_printf_i+0x234>)
 8008106:	230a      	movs	r3, #10
 8008108:	e011      	b.n	800812e <_printf_i+0xfa>
 800810a:	6821      	ldr	r1, [r4, #0]
 800810c:	6833      	ldr	r3, [r6, #0]
 800810e:	0608      	lsls	r0, r1, #24
 8008110:	f853 5b04 	ldr.w	r5, [r3], #4
 8008114:	d402      	bmi.n	800811c <_printf_i+0xe8>
 8008116:	0649      	lsls	r1, r1, #25
 8008118:	bf48      	it	mi
 800811a:	b2ad      	uxthmi	r5, r5
 800811c:	2f6f      	cmp	r7, #111	@ 0x6f
 800811e:	4852      	ldr	r0, [pc, #328]	@ (8008268 <_printf_i+0x234>)
 8008120:	6033      	str	r3, [r6, #0]
 8008122:	bf14      	ite	ne
 8008124:	230a      	movne	r3, #10
 8008126:	2308      	moveq	r3, #8
 8008128:	2100      	movs	r1, #0
 800812a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800812e:	6866      	ldr	r6, [r4, #4]
 8008130:	60a6      	str	r6, [r4, #8]
 8008132:	2e00      	cmp	r6, #0
 8008134:	db05      	blt.n	8008142 <_printf_i+0x10e>
 8008136:	6821      	ldr	r1, [r4, #0]
 8008138:	432e      	orrs	r6, r5
 800813a:	f021 0104 	bic.w	r1, r1, #4
 800813e:	6021      	str	r1, [r4, #0]
 8008140:	d04b      	beq.n	80081da <_printf_i+0x1a6>
 8008142:	4616      	mov	r6, r2
 8008144:	fbb5 f1f3 	udiv	r1, r5, r3
 8008148:	fb03 5711 	mls	r7, r3, r1, r5
 800814c:	5dc7      	ldrb	r7, [r0, r7]
 800814e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008152:	462f      	mov	r7, r5
 8008154:	42bb      	cmp	r3, r7
 8008156:	460d      	mov	r5, r1
 8008158:	d9f4      	bls.n	8008144 <_printf_i+0x110>
 800815a:	2b08      	cmp	r3, #8
 800815c:	d10b      	bne.n	8008176 <_printf_i+0x142>
 800815e:	6823      	ldr	r3, [r4, #0]
 8008160:	07df      	lsls	r7, r3, #31
 8008162:	d508      	bpl.n	8008176 <_printf_i+0x142>
 8008164:	6923      	ldr	r3, [r4, #16]
 8008166:	6861      	ldr	r1, [r4, #4]
 8008168:	4299      	cmp	r1, r3
 800816a:	bfde      	ittt	le
 800816c:	2330      	movle	r3, #48	@ 0x30
 800816e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008172:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008176:	1b92      	subs	r2, r2, r6
 8008178:	6122      	str	r2, [r4, #16]
 800817a:	f8cd a000 	str.w	sl, [sp]
 800817e:	464b      	mov	r3, r9
 8008180:	aa03      	add	r2, sp, #12
 8008182:	4621      	mov	r1, r4
 8008184:	4640      	mov	r0, r8
 8008186:	f7ff fee7 	bl	8007f58 <_printf_common>
 800818a:	3001      	adds	r0, #1
 800818c:	d14a      	bne.n	8008224 <_printf_i+0x1f0>
 800818e:	f04f 30ff 	mov.w	r0, #4294967295
 8008192:	b004      	add	sp, #16
 8008194:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008198:	6823      	ldr	r3, [r4, #0]
 800819a:	f043 0320 	orr.w	r3, r3, #32
 800819e:	6023      	str	r3, [r4, #0]
 80081a0:	4832      	ldr	r0, [pc, #200]	@ (800826c <_printf_i+0x238>)
 80081a2:	2778      	movs	r7, #120	@ 0x78
 80081a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80081a8:	6823      	ldr	r3, [r4, #0]
 80081aa:	6831      	ldr	r1, [r6, #0]
 80081ac:	061f      	lsls	r7, r3, #24
 80081ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80081b2:	d402      	bmi.n	80081ba <_printf_i+0x186>
 80081b4:	065f      	lsls	r7, r3, #25
 80081b6:	bf48      	it	mi
 80081b8:	b2ad      	uxthmi	r5, r5
 80081ba:	6031      	str	r1, [r6, #0]
 80081bc:	07d9      	lsls	r1, r3, #31
 80081be:	bf44      	itt	mi
 80081c0:	f043 0320 	orrmi.w	r3, r3, #32
 80081c4:	6023      	strmi	r3, [r4, #0]
 80081c6:	b11d      	cbz	r5, 80081d0 <_printf_i+0x19c>
 80081c8:	2310      	movs	r3, #16
 80081ca:	e7ad      	b.n	8008128 <_printf_i+0xf4>
 80081cc:	4826      	ldr	r0, [pc, #152]	@ (8008268 <_printf_i+0x234>)
 80081ce:	e7e9      	b.n	80081a4 <_printf_i+0x170>
 80081d0:	6823      	ldr	r3, [r4, #0]
 80081d2:	f023 0320 	bic.w	r3, r3, #32
 80081d6:	6023      	str	r3, [r4, #0]
 80081d8:	e7f6      	b.n	80081c8 <_printf_i+0x194>
 80081da:	4616      	mov	r6, r2
 80081dc:	e7bd      	b.n	800815a <_printf_i+0x126>
 80081de:	6833      	ldr	r3, [r6, #0]
 80081e0:	6825      	ldr	r5, [r4, #0]
 80081e2:	6961      	ldr	r1, [r4, #20]
 80081e4:	1d18      	adds	r0, r3, #4
 80081e6:	6030      	str	r0, [r6, #0]
 80081e8:	062e      	lsls	r6, r5, #24
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	d501      	bpl.n	80081f2 <_printf_i+0x1be>
 80081ee:	6019      	str	r1, [r3, #0]
 80081f0:	e002      	b.n	80081f8 <_printf_i+0x1c4>
 80081f2:	0668      	lsls	r0, r5, #25
 80081f4:	d5fb      	bpl.n	80081ee <_printf_i+0x1ba>
 80081f6:	8019      	strh	r1, [r3, #0]
 80081f8:	2300      	movs	r3, #0
 80081fa:	6123      	str	r3, [r4, #16]
 80081fc:	4616      	mov	r6, r2
 80081fe:	e7bc      	b.n	800817a <_printf_i+0x146>
 8008200:	6833      	ldr	r3, [r6, #0]
 8008202:	1d1a      	adds	r2, r3, #4
 8008204:	6032      	str	r2, [r6, #0]
 8008206:	681e      	ldr	r6, [r3, #0]
 8008208:	6862      	ldr	r2, [r4, #4]
 800820a:	2100      	movs	r1, #0
 800820c:	4630      	mov	r0, r6
 800820e:	f7f8 f807 	bl	8000220 <memchr>
 8008212:	b108      	cbz	r0, 8008218 <_printf_i+0x1e4>
 8008214:	1b80      	subs	r0, r0, r6
 8008216:	6060      	str	r0, [r4, #4]
 8008218:	6863      	ldr	r3, [r4, #4]
 800821a:	6123      	str	r3, [r4, #16]
 800821c:	2300      	movs	r3, #0
 800821e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008222:	e7aa      	b.n	800817a <_printf_i+0x146>
 8008224:	6923      	ldr	r3, [r4, #16]
 8008226:	4632      	mov	r2, r6
 8008228:	4649      	mov	r1, r9
 800822a:	4640      	mov	r0, r8
 800822c:	47d0      	blx	sl
 800822e:	3001      	adds	r0, #1
 8008230:	d0ad      	beq.n	800818e <_printf_i+0x15a>
 8008232:	6823      	ldr	r3, [r4, #0]
 8008234:	079b      	lsls	r3, r3, #30
 8008236:	d413      	bmi.n	8008260 <_printf_i+0x22c>
 8008238:	68e0      	ldr	r0, [r4, #12]
 800823a:	9b03      	ldr	r3, [sp, #12]
 800823c:	4298      	cmp	r0, r3
 800823e:	bfb8      	it	lt
 8008240:	4618      	movlt	r0, r3
 8008242:	e7a6      	b.n	8008192 <_printf_i+0x15e>
 8008244:	2301      	movs	r3, #1
 8008246:	4632      	mov	r2, r6
 8008248:	4649      	mov	r1, r9
 800824a:	4640      	mov	r0, r8
 800824c:	47d0      	blx	sl
 800824e:	3001      	adds	r0, #1
 8008250:	d09d      	beq.n	800818e <_printf_i+0x15a>
 8008252:	3501      	adds	r5, #1
 8008254:	68e3      	ldr	r3, [r4, #12]
 8008256:	9903      	ldr	r1, [sp, #12]
 8008258:	1a5b      	subs	r3, r3, r1
 800825a:	42ab      	cmp	r3, r5
 800825c:	dcf2      	bgt.n	8008244 <_printf_i+0x210>
 800825e:	e7eb      	b.n	8008238 <_printf_i+0x204>
 8008260:	2500      	movs	r5, #0
 8008262:	f104 0619 	add.w	r6, r4, #25
 8008266:	e7f5      	b.n	8008254 <_printf_i+0x220>
 8008268:	0800e136 	.word	0x0800e136
 800826c:	0800e147 	.word	0x0800e147

08008270 <_scanf_float>:
 8008270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008274:	b087      	sub	sp, #28
 8008276:	4691      	mov	r9, r2
 8008278:	9303      	str	r3, [sp, #12]
 800827a:	688b      	ldr	r3, [r1, #8]
 800827c:	1e5a      	subs	r2, r3, #1
 800827e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008282:	bf81      	itttt	hi
 8008284:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008288:	eb03 0b05 	addhi.w	fp, r3, r5
 800828c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008290:	608b      	strhi	r3, [r1, #8]
 8008292:	680b      	ldr	r3, [r1, #0]
 8008294:	460a      	mov	r2, r1
 8008296:	f04f 0500 	mov.w	r5, #0
 800829a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800829e:	f842 3b1c 	str.w	r3, [r2], #28
 80082a2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80082a6:	4680      	mov	r8, r0
 80082a8:	460c      	mov	r4, r1
 80082aa:	bf98      	it	ls
 80082ac:	f04f 0b00 	movls.w	fp, #0
 80082b0:	9201      	str	r2, [sp, #4]
 80082b2:	4616      	mov	r6, r2
 80082b4:	46aa      	mov	sl, r5
 80082b6:	462f      	mov	r7, r5
 80082b8:	9502      	str	r5, [sp, #8]
 80082ba:	68a2      	ldr	r2, [r4, #8]
 80082bc:	b15a      	cbz	r2, 80082d6 <_scanf_float+0x66>
 80082be:	f8d9 3000 	ldr.w	r3, [r9]
 80082c2:	781b      	ldrb	r3, [r3, #0]
 80082c4:	2b4e      	cmp	r3, #78	@ 0x4e
 80082c6:	d863      	bhi.n	8008390 <_scanf_float+0x120>
 80082c8:	2b40      	cmp	r3, #64	@ 0x40
 80082ca:	d83b      	bhi.n	8008344 <_scanf_float+0xd4>
 80082cc:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80082d0:	b2c8      	uxtb	r0, r1
 80082d2:	280e      	cmp	r0, #14
 80082d4:	d939      	bls.n	800834a <_scanf_float+0xda>
 80082d6:	b11f      	cbz	r7, 80082e0 <_scanf_float+0x70>
 80082d8:	6823      	ldr	r3, [r4, #0]
 80082da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80082de:	6023      	str	r3, [r4, #0]
 80082e0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80082e4:	f1ba 0f01 	cmp.w	sl, #1
 80082e8:	f200 8114 	bhi.w	8008514 <_scanf_float+0x2a4>
 80082ec:	9b01      	ldr	r3, [sp, #4]
 80082ee:	429e      	cmp	r6, r3
 80082f0:	f200 8105 	bhi.w	80084fe <_scanf_float+0x28e>
 80082f4:	2001      	movs	r0, #1
 80082f6:	b007      	add	sp, #28
 80082f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082fc:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008300:	2a0d      	cmp	r2, #13
 8008302:	d8e8      	bhi.n	80082d6 <_scanf_float+0x66>
 8008304:	a101      	add	r1, pc, #4	@ (adr r1, 800830c <_scanf_float+0x9c>)
 8008306:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800830a:	bf00      	nop
 800830c:	08008455 	.word	0x08008455
 8008310:	080082d7 	.word	0x080082d7
 8008314:	080082d7 	.word	0x080082d7
 8008318:	080082d7 	.word	0x080082d7
 800831c:	080084b1 	.word	0x080084b1
 8008320:	0800848b 	.word	0x0800848b
 8008324:	080082d7 	.word	0x080082d7
 8008328:	080082d7 	.word	0x080082d7
 800832c:	08008463 	.word	0x08008463
 8008330:	080082d7 	.word	0x080082d7
 8008334:	080082d7 	.word	0x080082d7
 8008338:	080082d7 	.word	0x080082d7
 800833c:	080082d7 	.word	0x080082d7
 8008340:	0800841f 	.word	0x0800841f
 8008344:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008348:	e7da      	b.n	8008300 <_scanf_float+0x90>
 800834a:	290e      	cmp	r1, #14
 800834c:	d8c3      	bhi.n	80082d6 <_scanf_float+0x66>
 800834e:	a001      	add	r0, pc, #4	@ (adr r0, 8008354 <_scanf_float+0xe4>)
 8008350:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008354:	0800840f 	.word	0x0800840f
 8008358:	080082d7 	.word	0x080082d7
 800835c:	0800840f 	.word	0x0800840f
 8008360:	0800849f 	.word	0x0800849f
 8008364:	080082d7 	.word	0x080082d7
 8008368:	080083b1 	.word	0x080083b1
 800836c:	080083f5 	.word	0x080083f5
 8008370:	080083f5 	.word	0x080083f5
 8008374:	080083f5 	.word	0x080083f5
 8008378:	080083f5 	.word	0x080083f5
 800837c:	080083f5 	.word	0x080083f5
 8008380:	080083f5 	.word	0x080083f5
 8008384:	080083f5 	.word	0x080083f5
 8008388:	080083f5 	.word	0x080083f5
 800838c:	080083f5 	.word	0x080083f5
 8008390:	2b6e      	cmp	r3, #110	@ 0x6e
 8008392:	d809      	bhi.n	80083a8 <_scanf_float+0x138>
 8008394:	2b60      	cmp	r3, #96	@ 0x60
 8008396:	d8b1      	bhi.n	80082fc <_scanf_float+0x8c>
 8008398:	2b54      	cmp	r3, #84	@ 0x54
 800839a:	d07b      	beq.n	8008494 <_scanf_float+0x224>
 800839c:	2b59      	cmp	r3, #89	@ 0x59
 800839e:	d19a      	bne.n	80082d6 <_scanf_float+0x66>
 80083a0:	2d07      	cmp	r5, #7
 80083a2:	d198      	bne.n	80082d6 <_scanf_float+0x66>
 80083a4:	2508      	movs	r5, #8
 80083a6:	e02f      	b.n	8008408 <_scanf_float+0x198>
 80083a8:	2b74      	cmp	r3, #116	@ 0x74
 80083aa:	d073      	beq.n	8008494 <_scanf_float+0x224>
 80083ac:	2b79      	cmp	r3, #121	@ 0x79
 80083ae:	e7f6      	b.n	800839e <_scanf_float+0x12e>
 80083b0:	6821      	ldr	r1, [r4, #0]
 80083b2:	05c8      	lsls	r0, r1, #23
 80083b4:	d51e      	bpl.n	80083f4 <_scanf_float+0x184>
 80083b6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80083ba:	6021      	str	r1, [r4, #0]
 80083bc:	3701      	adds	r7, #1
 80083be:	f1bb 0f00 	cmp.w	fp, #0
 80083c2:	d003      	beq.n	80083cc <_scanf_float+0x15c>
 80083c4:	3201      	adds	r2, #1
 80083c6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80083ca:	60a2      	str	r2, [r4, #8]
 80083cc:	68a3      	ldr	r3, [r4, #8]
 80083ce:	3b01      	subs	r3, #1
 80083d0:	60a3      	str	r3, [r4, #8]
 80083d2:	6923      	ldr	r3, [r4, #16]
 80083d4:	3301      	adds	r3, #1
 80083d6:	6123      	str	r3, [r4, #16]
 80083d8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80083dc:	3b01      	subs	r3, #1
 80083de:	2b00      	cmp	r3, #0
 80083e0:	f8c9 3004 	str.w	r3, [r9, #4]
 80083e4:	f340 8082 	ble.w	80084ec <_scanf_float+0x27c>
 80083e8:	f8d9 3000 	ldr.w	r3, [r9]
 80083ec:	3301      	adds	r3, #1
 80083ee:	f8c9 3000 	str.w	r3, [r9]
 80083f2:	e762      	b.n	80082ba <_scanf_float+0x4a>
 80083f4:	eb1a 0105 	adds.w	r1, sl, r5
 80083f8:	f47f af6d 	bne.w	80082d6 <_scanf_float+0x66>
 80083fc:	6822      	ldr	r2, [r4, #0]
 80083fe:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008402:	6022      	str	r2, [r4, #0]
 8008404:	460d      	mov	r5, r1
 8008406:	468a      	mov	sl, r1
 8008408:	f806 3b01 	strb.w	r3, [r6], #1
 800840c:	e7de      	b.n	80083cc <_scanf_float+0x15c>
 800840e:	6822      	ldr	r2, [r4, #0]
 8008410:	0610      	lsls	r0, r2, #24
 8008412:	f57f af60 	bpl.w	80082d6 <_scanf_float+0x66>
 8008416:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800841a:	6022      	str	r2, [r4, #0]
 800841c:	e7f4      	b.n	8008408 <_scanf_float+0x198>
 800841e:	f1ba 0f00 	cmp.w	sl, #0
 8008422:	d10c      	bne.n	800843e <_scanf_float+0x1ce>
 8008424:	b977      	cbnz	r7, 8008444 <_scanf_float+0x1d4>
 8008426:	6822      	ldr	r2, [r4, #0]
 8008428:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800842c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008430:	d108      	bne.n	8008444 <_scanf_float+0x1d4>
 8008432:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008436:	6022      	str	r2, [r4, #0]
 8008438:	f04f 0a01 	mov.w	sl, #1
 800843c:	e7e4      	b.n	8008408 <_scanf_float+0x198>
 800843e:	f1ba 0f02 	cmp.w	sl, #2
 8008442:	d050      	beq.n	80084e6 <_scanf_float+0x276>
 8008444:	2d01      	cmp	r5, #1
 8008446:	d002      	beq.n	800844e <_scanf_float+0x1de>
 8008448:	2d04      	cmp	r5, #4
 800844a:	f47f af44 	bne.w	80082d6 <_scanf_float+0x66>
 800844e:	3501      	adds	r5, #1
 8008450:	b2ed      	uxtb	r5, r5
 8008452:	e7d9      	b.n	8008408 <_scanf_float+0x198>
 8008454:	f1ba 0f01 	cmp.w	sl, #1
 8008458:	f47f af3d 	bne.w	80082d6 <_scanf_float+0x66>
 800845c:	f04f 0a02 	mov.w	sl, #2
 8008460:	e7d2      	b.n	8008408 <_scanf_float+0x198>
 8008462:	b975      	cbnz	r5, 8008482 <_scanf_float+0x212>
 8008464:	2f00      	cmp	r7, #0
 8008466:	f47f af37 	bne.w	80082d8 <_scanf_float+0x68>
 800846a:	6822      	ldr	r2, [r4, #0]
 800846c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008470:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008474:	f040 8103 	bne.w	800867e <_scanf_float+0x40e>
 8008478:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800847c:	6022      	str	r2, [r4, #0]
 800847e:	2501      	movs	r5, #1
 8008480:	e7c2      	b.n	8008408 <_scanf_float+0x198>
 8008482:	2d03      	cmp	r5, #3
 8008484:	d0e3      	beq.n	800844e <_scanf_float+0x1de>
 8008486:	2d05      	cmp	r5, #5
 8008488:	e7df      	b.n	800844a <_scanf_float+0x1da>
 800848a:	2d02      	cmp	r5, #2
 800848c:	f47f af23 	bne.w	80082d6 <_scanf_float+0x66>
 8008490:	2503      	movs	r5, #3
 8008492:	e7b9      	b.n	8008408 <_scanf_float+0x198>
 8008494:	2d06      	cmp	r5, #6
 8008496:	f47f af1e 	bne.w	80082d6 <_scanf_float+0x66>
 800849a:	2507      	movs	r5, #7
 800849c:	e7b4      	b.n	8008408 <_scanf_float+0x198>
 800849e:	6822      	ldr	r2, [r4, #0]
 80084a0:	0591      	lsls	r1, r2, #22
 80084a2:	f57f af18 	bpl.w	80082d6 <_scanf_float+0x66>
 80084a6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80084aa:	6022      	str	r2, [r4, #0]
 80084ac:	9702      	str	r7, [sp, #8]
 80084ae:	e7ab      	b.n	8008408 <_scanf_float+0x198>
 80084b0:	6822      	ldr	r2, [r4, #0]
 80084b2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80084b6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80084ba:	d005      	beq.n	80084c8 <_scanf_float+0x258>
 80084bc:	0550      	lsls	r0, r2, #21
 80084be:	f57f af0a 	bpl.w	80082d6 <_scanf_float+0x66>
 80084c2:	2f00      	cmp	r7, #0
 80084c4:	f000 80db 	beq.w	800867e <_scanf_float+0x40e>
 80084c8:	0591      	lsls	r1, r2, #22
 80084ca:	bf58      	it	pl
 80084cc:	9902      	ldrpl	r1, [sp, #8]
 80084ce:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80084d2:	bf58      	it	pl
 80084d4:	1a79      	subpl	r1, r7, r1
 80084d6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80084da:	bf58      	it	pl
 80084dc:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80084e0:	6022      	str	r2, [r4, #0]
 80084e2:	2700      	movs	r7, #0
 80084e4:	e790      	b.n	8008408 <_scanf_float+0x198>
 80084e6:	f04f 0a03 	mov.w	sl, #3
 80084ea:	e78d      	b.n	8008408 <_scanf_float+0x198>
 80084ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80084f0:	4649      	mov	r1, r9
 80084f2:	4640      	mov	r0, r8
 80084f4:	4798      	blx	r3
 80084f6:	2800      	cmp	r0, #0
 80084f8:	f43f aedf 	beq.w	80082ba <_scanf_float+0x4a>
 80084fc:	e6eb      	b.n	80082d6 <_scanf_float+0x66>
 80084fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008502:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008506:	464a      	mov	r2, r9
 8008508:	4640      	mov	r0, r8
 800850a:	4798      	blx	r3
 800850c:	6923      	ldr	r3, [r4, #16]
 800850e:	3b01      	subs	r3, #1
 8008510:	6123      	str	r3, [r4, #16]
 8008512:	e6eb      	b.n	80082ec <_scanf_float+0x7c>
 8008514:	1e6b      	subs	r3, r5, #1
 8008516:	2b06      	cmp	r3, #6
 8008518:	d824      	bhi.n	8008564 <_scanf_float+0x2f4>
 800851a:	2d02      	cmp	r5, #2
 800851c:	d836      	bhi.n	800858c <_scanf_float+0x31c>
 800851e:	9b01      	ldr	r3, [sp, #4]
 8008520:	429e      	cmp	r6, r3
 8008522:	f67f aee7 	bls.w	80082f4 <_scanf_float+0x84>
 8008526:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800852a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800852e:	464a      	mov	r2, r9
 8008530:	4640      	mov	r0, r8
 8008532:	4798      	blx	r3
 8008534:	6923      	ldr	r3, [r4, #16]
 8008536:	3b01      	subs	r3, #1
 8008538:	6123      	str	r3, [r4, #16]
 800853a:	e7f0      	b.n	800851e <_scanf_float+0x2ae>
 800853c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008540:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008544:	464a      	mov	r2, r9
 8008546:	4640      	mov	r0, r8
 8008548:	4798      	blx	r3
 800854a:	6923      	ldr	r3, [r4, #16]
 800854c:	3b01      	subs	r3, #1
 800854e:	6123      	str	r3, [r4, #16]
 8008550:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008554:	fa5f fa8a 	uxtb.w	sl, sl
 8008558:	f1ba 0f02 	cmp.w	sl, #2
 800855c:	d1ee      	bne.n	800853c <_scanf_float+0x2cc>
 800855e:	3d03      	subs	r5, #3
 8008560:	b2ed      	uxtb	r5, r5
 8008562:	1b76      	subs	r6, r6, r5
 8008564:	6823      	ldr	r3, [r4, #0]
 8008566:	05da      	lsls	r2, r3, #23
 8008568:	d530      	bpl.n	80085cc <_scanf_float+0x35c>
 800856a:	055b      	lsls	r3, r3, #21
 800856c:	d511      	bpl.n	8008592 <_scanf_float+0x322>
 800856e:	9b01      	ldr	r3, [sp, #4]
 8008570:	429e      	cmp	r6, r3
 8008572:	f67f aebf 	bls.w	80082f4 <_scanf_float+0x84>
 8008576:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800857a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800857e:	464a      	mov	r2, r9
 8008580:	4640      	mov	r0, r8
 8008582:	4798      	blx	r3
 8008584:	6923      	ldr	r3, [r4, #16]
 8008586:	3b01      	subs	r3, #1
 8008588:	6123      	str	r3, [r4, #16]
 800858a:	e7f0      	b.n	800856e <_scanf_float+0x2fe>
 800858c:	46aa      	mov	sl, r5
 800858e:	46b3      	mov	fp, r6
 8008590:	e7de      	b.n	8008550 <_scanf_float+0x2e0>
 8008592:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008596:	6923      	ldr	r3, [r4, #16]
 8008598:	2965      	cmp	r1, #101	@ 0x65
 800859a:	f103 33ff 	add.w	r3, r3, #4294967295
 800859e:	f106 35ff 	add.w	r5, r6, #4294967295
 80085a2:	6123      	str	r3, [r4, #16]
 80085a4:	d00c      	beq.n	80085c0 <_scanf_float+0x350>
 80085a6:	2945      	cmp	r1, #69	@ 0x45
 80085a8:	d00a      	beq.n	80085c0 <_scanf_float+0x350>
 80085aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80085ae:	464a      	mov	r2, r9
 80085b0:	4640      	mov	r0, r8
 80085b2:	4798      	blx	r3
 80085b4:	6923      	ldr	r3, [r4, #16]
 80085b6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80085ba:	3b01      	subs	r3, #1
 80085bc:	1eb5      	subs	r5, r6, #2
 80085be:	6123      	str	r3, [r4, #16]
 80085c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80085c4:	464a      	mov	r2, r9
 80085c6:	4640      	mov	r0, r8
 80085c8:	4798      	blx	r3
 80085ca:	462e      	mov	r6, r5
 80085cc:	6822      	ldr	r2, [r4, #0]
 80085ce:	f012 0210 	ands.w	r2, r2, #16
 80085d2:	d001      	beq.n	80085d8 <_scanf_float+0x368>
 80085d4:	2000      	movs	r0, #0
 80085d6:	e68e      	b.n	80082f6 <_scanf_float+0x86>
 80085d8:	7032      	strb	r2, [r6, #0]
 80085da:	6823      	ldr	r3, [r4, #0]
 80085dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80085e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085e4:	d125      	bne.n	8008632 <_scanf_float+0x3c2>
 80085e6:	9b02      	ldr	r3, [sp, #8]
 80085e8:	429f      	cmp	r7, r3
 80085ea:	d00a      	beq.n	8008602 <_scanf_float+0x392>
 80085ec:	1bda      	subs	r2, r3, r7
 80085ee:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80085f2:	429e      	cmp	r6, r3
 80085f4:	bf28      	it	cs
 80085f6:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80085fa:	4922      	ldr	r1, [pc, #136]	@ (8008684 <_scanf_float+0x414>)
 80085fc:	4630      	mov	r0, r6
 80085fe:	f000 f9fb 	bl	80089f8 <siprintf>
 8008602:	9901      	ldr	r1, [sp, #4]
 8008604:	2200      	movs	r2, #0
 8008606:	4640      	mov	r0, r8
 8008608:	f002 fd7a 	bl	800b100 <_strtod_r>
 800860c:	9b03      	ldr	r3, [sp, #12]
 800860e:	6821      	ldr	r1, [r4, #0]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f011 0f02 	tst.w	r1, #2
 8008616:	ec57 6b10 	vmov	r6, r7, d0
 800861a:	f103 0204 	add.w	r2, r3, #4
 800861e:	d015      	beq.n	800864c <_scanf_float+0x3dc>
 8008620:	9903      	ldr	r1, [sp, #12]
 8008622:	600a      	str	r2, [r1, #0]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	e9c3 6700 	strd	r6, r7, [r3]
 800862a:	68e3      	ldr	r3, [r4, #12]
 800862c:	3301      	adds	r3, #1
 800862e:	60e3      	str	r3, [r4, #12]
 8008630:	e7d0      	b.n	80085d4 <_scanf_float+0x364>
 8008632:	9b04      	ldr	r3, [sp, #16]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d0e4      	beq.n	8008602 <_scanf_float+0x392>
 8008638:	9905      	ldr	r1, [sp, #20]
 800863a:	230a      	movs	r3, #10
 800863c:	3101      	adds	r1, #1
 800863e:	4640      	mov	r0, r8
 8008640:	f002 fdde 	bl	800b200 <_strtol_r>
 8008644:	9b04      	ldr	r3, [sp, #16]
 8008646:	9e05      	ldr	r6, [sp, #20]
 8008648:	1ac2      	subs	r2, r0, r3
 800864a:	e7d0      	b.n	80085ee <_scanf_float+0x37e>
 800864c:	f011 0f04 	tst.w	r1, #4
 8008650:	9903      	ldr	r1, [sp, #12]
 8008652:	600a      	str	r2, [r1, #0]
 8008654:	d1e6      	bne.n	8008624 <_scanf_float+0x3b4>
 8008656:	681d      	ldr	r5, [r3, #0]
 8008658:	4632      	mov	r2, r6
 800865a:	463b      	mov	r3, r7
 800865c:	4630      	mov	r0, r6
 800865e:	4639      	mov	r1, r7
 8008660:	f7f8 fa8c 	bl	8000b7c <__aeabi_dcmpun>
 8008664:	b128      	cbz	r0, 8008672 <_scanf_float+0x402>
 8008666:	4808      	ldr	r0, [pc, #32]	@ (8008688 <_scanf_float+0x418>)
 8008668:	f000 fb40 	bl	8008cec <nanf>
 800866c:	ed85 0a00 	vstr	s0, [r5]
 8008670:	e7db      	b.n	800862a <_scanf_float+0x3ba>
 8008672:	4630      	mov	r0, r6
 8008674:	4639      	mov	r1, r7
 8008676:	f7f8 fadf 	bl	8000c38 <__aeabi_d2f>
 800867a:	6028      	str	r0, [r5, #0]
 800867c:	e7d5      	b.n	800862a <_scanf_float+0x3ba>
 800867e:	2700      	movs	r7, #0
 8008680:	e62e      	b.n	80082e0 <_scanf_float+0x70>
 8008682:	bf00      	nop
 8008684:	0800e158 	.word	0x0800e158
 8008688:	0800e299 	.word	0x0800e299

0800868c <__sflush_r>:
 800868c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008694:	0716      	lsls	r6, r2, #28
 8008696:	4605      	mov	r5, r0
 8008698:	460c      	mov	r4, r1
 800869a:	d454      	bmi.n	8008746 <__sflush_r+0xba>
 800869c:	684b      	ldr	r3, [r1, #4]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	dc02      	bgt.n	80086a8 <__sflush_r+0x1c>
 80086a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	dd48      	ble.n	800873a <__sflush_r+0xae>
 80086a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086aa:	2e00      	cmp	r6, #0
 80086ac:	d045      	beq.n	800873a <__sflush_r+0xae>
 80086ae:	2300      	movs	r3, #0
 80086b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80086b4:	682f      	ldr	r7, [r5, #0]
 80086b6:	6a21      	ldr	r1, [r4, #32]
 80086b8:	602b      	str	r3, [r5, #0]
 80086ba:	d030      	beq.n	800871e <__sflush_r+0x92>
 80086bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80086be:	89a3      	ldrh	r3, [r4, #12]
 80086c0:	0759      	lsls	r1, r3, #29
 80086c2:	d505      	bpl.n	80086d0 <__sflush_r+0x44>
 80086c4:	6863      	ldr	r3, [r4, #4]
 80086c6:	1ad2      	subs	r2, r2, r3
 80086c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80086ca:	b10b      	cbz	r3, 80086d0 <__sflush_r+0x44>
 80086cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80086ce:	1ad2      	subs	r2, r2, r3
 80086d0:	2300      	movs	r3, #0
 80086d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086d4:	6a21      	ldr	r1, [r4, #32]
 80086d6:	4628      	mov	r0, r5
 80086d8:	47b0      	blx	r6
 80086da:	1c43      	adds	r3, r0, #1
 80086dc:	89a3      	ldrh	r3, [r4, #12]
 80086de:	d106      	bne.n	80086ee <__sflush_r+0x62>
 80086e0:	6829      	ldr	r1, [r5, #0]
 80086e2:	291d      	cmp	r1, #29
 80086e4:	d82b      	bhi.n	800873e <__sflush_r+0xb2>
 80086e6:	4a2a      	ldr	r2, [pc, #168]	@ (8008790 <__sflush_r+0x104>)
 80086e8:	40ca      	lsrs	r2, r1
 80086ea:	07d6      	lsls	r6, r2, #31
 80086ec:	d527      	bpl.n	800873e <__sflush_r+0xb2>
 80086ee:	2200      	movs	r2, #0
 80086f0:	6062      	str	r2, [r4, #4]
 80086f2:	04d9      	lsls	r1, r3, #19
 80086f4:	6922      	ldr	r2, [r4, #16]
 80086f6:	6022      	str	r2, [r4, #0]
 80086f8:	d504      	bpl.n	8008704 <__sflush_r+0x78>
 80086fa:	1c42      	adds	r2, r0, #1
 80086fc:	d101      	bne.n	8008702 <__sflush_r+0x76>
 80086fe:	682b      	ldr	r3, [r5, #0]
 8008700:	b903      	cbnz	r3, 8008704 <__sflush_r+0x78>
 8008702:	6560      	str	r0, [r4, #84]	@ 0x54
 8008704:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008706:	602f      	str	r7, [r5, #0]
 8008708:	b1b9      	cbz	r1, 800873a <__sflush_r+0xae>
 800870a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800870e:	4299      	cmp	r1, r3
 8008710:	d002      	beq.n	8008718 <__sflush_r+0x8c>
 8008712:	4628      	mov	r0, r5
 8008714:	f001 f948 	bl	80099a8 <_free_r>
 8008718:	2300      	movs	r3, #0
 800871a:	6363      	str	r3, [r4, #52]	@ 0x34
 800871c:	e00d      	b.n	800873a <__sflush_r+0xae>
 800871e:	2301      	movs	r3, #1
 8008720:	4628      	mov	r0, r5
 8008722:	47b0      	blx	r6
 8008724:	4602      	mov	r2, r0
 8008726:	1c50      	adds	r0, r2, #1
 8008728:	d1c9      	bne.n	80086be <__sflush_r+0x32>
 800872a:	682b      	ldr	r3, [r5, #0]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d0c6      	beq.n	80086be <__sflush_r+0x32>
 8008730:	2b1d      	cmp	r3, #29
 8008732:	d001      	beq.n	8008738 <__sflush_r+0xac>
 8008734:	2b16      	cmp	r3, #22
 8008736:	d11e      	bne.n	8008776 <__sflush_r+0xea>
 8008738:	602f      	str	r7, [r5, #0]
 800873a:	2000      	movs	r0, #0
 800873c:	e022      	b.n	8008784 <__sflush_r+0xf8>
 800873e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008742:	b21b      	sxth	r3, r3
 8008744:	e01b      	b.n	800877e <__sflush_r+0xf2>
 8008746:	690f      	ldr	r7, [r1, #16]
 8008748:	2f00      	cmp	r7, #0
 800874a:	d0f6      	beq.n	800873a <__sflush_r+0xae>
 800874c:	0793      	lsls	r3, r2, #30
 800874e:	680e      	ldr	r6, [r1, #0]
 8008750:	bf08      	it	eq
 8008752:	694b      	ldreq	r3, [r1, #20]
 8008754:	600f      	str	r7, [r1, #0]
 8008756:	bf18      	it	ne
 8008758:	2300      	movne	r3, #0
 800875a:	eba6 0807 	sub.w	r8, r6, r7
 800875e:	608b      	str	r3, [r1, #8]
 8008760:	f1b8 0f00 	cmp.w	r8, #0
 8008764:	dde9      	ble.n	800873a <__sflush_r+0xae>
 8008766:	6a21      	ldr	r1, [r4, #32]
 8008768:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800876a:	4643      	mov	r3, r8
 800876c:	463a      	mov	r2, r7
 800876e:	4628      	mov	r0, r5
 8008770:	47b0      	blx	r6
 8008772:	2800      	cmp	r0, #0
 8008774:	dc08      	bgt.n	8008788 <__sflush_r+0xfc>
 8008776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800877a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800877e:	81a3      	strh	r3, [r4, #12]
 8008780:	f04f 30ff 	mov.w	r0, #4294967295
 8008784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008788:	4407      	add	r7, r0
 800878a:	eba8 0800 	sub.w	r8, r8, r0
 800878e:	e7e7      	b.n	8008760 <__sflush_r+0xd4>
 8008790:	20400001 	.word	0x20400001

08008794 <_fflush_r>:
 8008794:	b538      	push	{r3, r4, r5, lr}
 8008796:	690b      	ldr	r3, [r1, #16]
 8008798:	4605      	mov	r5, r0
 800879a:	460c      	mov	r4, r1
 800879c:	b913      	cbnz	r3, 80087a4 <_fflush_r+0x10>
 800879e:	2500      	movs	r5, #0
 80087a0:	4628      	mov	r0, r5
 80087a2:	bd38      	pop	{r3, r4, r5, pc}
 80087a4:	b118      	cbz	r0, 80087ae <_fflush_r+0x1a>
 80087a6:	6a03      	ldr	r3, [r0, #32]
 80087a8:	b90b      	cbnz	r3, 80087ae <_fflush_r+0x1a>
 80087aa:	f000 f8a7 	bl	80088fc <__sinit>
 80087ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d0f3      	beq.n	800879e <_fflush_r+0xa>
 80087b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80087b8:	07d0      	lsls	r0, r2, #31
 80087ba:	d404      	bmi.n	80087c6 <_fflush_r+0x32>
 80087bc:	0599      	lsls	r1, r3, #22
 80087be:	d402      	bmi.n	80087c6 <_fflush_r+0x32>
 80087c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087c2:	f000 fa90 	bl	8008ce6 <__retarget_lock_acquire_recursive>
 80087c6:	4628      	mov	r0, r5
 80087c8:	4621      	mov	r1, r4
 80087ca:	f7ff ff5f 	bl	800868c <__sflush_r>
 80087ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087d0:	07da      	lsls	r2, r3, #31
 80087d2:	4605      	mov	r5, r0
 80087d4:	d4e4      	bmi.n	80087a0 <_fflush_r+0xc>
 80087d6:	89a3      	ldrh	r3, [r4, #12]
 80087d8:	059b      	lsls	r3, r3, #22
 80087da:	d4e1      	bmi.n	80087a0 <_fflush_r+0xc>
 80087dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087de:	f000 fa83 	bl	8008ce8 <__retarget_lock_release_recursive>
 80087e2:	e7dd      	b.n	80087a0 <_fflush_r+0xc>

080087e4 <std>:
 80087e4:	2300      	movs	r3, #0
 80087e6:	b510      	push	{r4, lr}
 80087e8:	4604      	mov	r4, r0
 80087ea:	e9c0 3300 	strd	r3, r3, [r0]
 80087ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087f2:	6083      	str	r3, [r0, #8]
 80087f4:	8181      	strh	r1, [r0, #12]
 80087f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80087f8:	81c2      	strh	r2, [r0, #14]
 80087fa:	6183      	str	r3, [r0, #24]
 80087fc:	4619      	mov	r1, r3
 80087fe:	2208      	movs	r2, #8
 8008800:	305c      	adds	r0, #92	@ 0x5c
 8008802:	f000 f9f3 	bl	8008bec <memset>
 8008806:	4b0d      	ldr	r3, [pc, #52]	@ (800883c <std+0x58>)
 8008808:	6263      	str	r3, [r4, #36]	@ 0x24
 800880a:	4b0d      	ldr	r3, [pc, #52]	@ (8008840 <std+0x5c>)
 800880c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800880e:	4b0d      	ldr	r3, [pc, #52]	@ (8008844 <std+0x60>)
 8008810:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008812:	4b0d      	ldr	r3, [pc, #52]	@ (8008848 <std+0x64>)
 8008814:	6323      	str	r3, [r4, #48]	@ 0x30
 8008816:	4b0d      	ldr	r3, [pc, #52]	@ (800884c <std+0x68>)
 8008818:	6224      	str	r4, [r4, #32]
 800881a:	429c      	cmp	r4, r3
 800881c:	d006      	beq.n	800882c <std+0x48>
 800881e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008822:	4294      	cmp	r4, r2
 8008824:	d002      	beq.n	800882c <std+0x48>
 8008826:	33d0      	adds	r3, #208	@ 0xd0
 8008828:	429c      	cmp	r4, r3
 800882a:	d105      	bne.n	8008838 <std+0x54>
 800882c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008830:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008834:	f000 ba56 	b.w	8008ce4 <__retarget_lock_init_recursive>
 8008838:	bd10      	pop	{r4, pc}
 800883a:	bf00      	nop
 800883c:	08008a3d 	.word	0x08008a3d
 8008840:	08008a5f 	.word	0x08008a5f
 8008844:	08008a97 	.word	0x08008a97
 8008848:	08008abb 	.word	0x08008abb
 800884c:	2000049c 	.word	0x2000049c

08008850 <stdio_exit_handler>:
 8008850:	4a02      	ldr	r2, [pc, #8]	@ (800885c <stdio_exit_handler+0xc>)
 8008852:	4903      	ldr	r1, [pc, #12]	@ (8008860 <stdio_exit_handler+0x10>)
 8008854:	4803      	ldr	r0, [pc, #12]	@ (8008864 <stdio_exit_handler+0x14>)
 8008856:	f000 b87b 	b.w	8008950 <_fwalk_sglue>
 800885a:	bf00      	nop
 800885c:	20000048 	.word	0x20000048
 8008860:	08008795 	.word	0x08008795
 8008864:	20000058 	.word	0x20000058

08008868 <cleanup_stdio>:
 8008868:	6841      	ldr	r1, [r0, #4]
 800886a:	4b0c      	ldr	r3, [pc, #48]	@ (800889c <cleanup_stdio+0x34>)
 800886c:	4299      	cmp	r1, r3
 800886e:	b510      	push	{r4, lr}
 8008870:	4604      	mov	r4, r0
 8008872:	d001      	beq.n	8008878 <cleanup_stdio+0x10>
 8008874:	f7ff ff8e 	bl	8008794 <_fflush_r>
 8008878:	68a1      	ldr	r1, [r4, #8]
 800887a:	4b09      	ldr	r3, [pc, #36]	@ (80088a0 <cleanup_stdio+0x38>)
 800887c:	4299      	cmp	r1, r3
 800887e:	d002      	beq.n	8008886 <cleanup_stdio+0x1e>
 8008880:	4620      	mov	r0, r4
 8008882:	f7ff ff87 	bl	8008794 <_fflush_r>
 8008886:	68e1      	ldr	r1, [r4, #12]
 8008888:	4b06      	ldr	r3, [pc, #24]	@ (80088a4 <cleanup_stdio+0x3c>)
 800888a:	4299      	cmp	r1, r3
 800888c:	d004      	beq.n	8008898 <cleanup_stdio+0x30>
 800888e:	4620      	mov	r0, r4
 8008890:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008894:	f7ff bf7e 	b.w	8008794 <_fflush_r>
 8008898:	bd10      	pop	{r4, pc}
 800889a:	bf00      	nop
 800889c:	2000049c 	.word	0x2000049c
 80088a0:	20000504 	.word	0x20000504
 80088a4:	2000056c 	.word	0x2000056c

080088a8 <global_stdio_init.part.0>:
 80088a8:	b510      	push	{r4, lr}
 80088aa:	4b0b      	ldr	r3, [pc, #44]	@ (80088d8 <global_stdio_init.part.0+0x30>)
 80088ac:	4c0b      	ldr	r4, [pc, #44]	@ (80088dc <global_stdio_init.part.0+0x34>)
 80088ae:	4a0c      	ldr	r2, [pc, #48]	@ (80088e0 <global_stdio_init.part.0+0x38>)
 80088b0:	601a      	str	r2, [r3, #0]
 80088b2:	4620      	mov	r0, r4
 80088b4:	2200      	movs	r2, #0
 80088b6:	2104      	movs	r1, #4
 80088b8:	f7ff ff94 	bl	80087e4 <std>
 80088bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80088c0:	2201      	movs	r2, #1
 80088c2:	2109      	movs	r1, #9
 80088c4:	f7ff ff8e 	bl	80087e4 <std>
 80088c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80088cc:	2202      	movs	r2, #2
 80088ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088d2:	2112      	movs	r1, #18
 80088d4:	f7ff bf86 	b.w	80087e4 <std>
 80088d8:	200005d4 	.word	0x200005d4
 80088dc:	2000049c 	.word	0x2000049c
 80088e0:	08008851 	.word	0x08008851

080088e4 <__sfp_lock_acquire>:
 80088e4:	4801      	ldr	r0, [pc, #4]	@ (80088ec <__sfp_lock_acquire+0x8>)
 80088e6:	f000 b9fe 	b.w	8008ce6 <__retarget_lock_acquire_recursive>
 80088ea:	bf00      	nop
 80088ec:	200005dd 	.word	0x200005dd

080088f0 <__sfp_lock_release>:
 80088f0:	4801      	ldr	r0, [pc, #4]	@ (80088f8 <__sfp_lock_release+0x8>)
 80088f2:	f000 b9f9 	b.w	8008ce8 <__retarget_lock_release_recursive>
 80088f6:	bf00      	nop
 80088f8:	200005dd 	.word	0x200005dd

080088fc <__sinit>:
 80088fc:	b510      	push	{r4, lr}
 80088fe:	4604      	mov	r4, r0
 8008900:	f7ff fff0 	bl	80088e4 <__sfp_lock_acquire>
 8008904:	6a23      	ldr	r3, [r4, #32]
 8008906:	b11b      	cbz	r3, 8008910 <__sinit+0x14>
 8008908:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800890c:	f7ff bff0 	b.w	80088f0 <__sfp_lock_release>
 8008910:	4b04      	ldr	r3, [pc, #16]	@ (8008924 <__sinit+0x28>)
 8008912:	6223      	str	r3, [r4, #32]
 8008914:	4b04      	ldr	r3, [pc, #16]	@ (8008928 <__sinit+0x2c>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d1f5      	bne.n	8008908 <__sinit+0xc>
 800891c:	f7ff ffc4 	bl	80088a8 <global_stdio_init.part.0>
 8008920:	e7f2      	b.n	8008908 <__sinit+0xc>
 8008922:	bf00      	nop
 8008924:	08008869 	.word	0x08008869
 8008928:	200005d4 	.word	0x200005d4

0800892c <fiprintf>:
 800892c:	b40e      	push	{r1, r2, r3}
 800892e:	b503      	push	{r0, r1, lr}
 8008930:	4601      	mov	r1, r0
 8008932:	ab03      	add	r3, sp, #12
 8008934:	4805      	ldr	r0, [pc, #20]	@ (800894c <fiprintf+0x20>)
 8008936:	f853 2b04 	ldr.w	r2, [r3], #4
 800893a:	6800      	ldr	r0, [r0, #0]
 800893c:	9301      	str	r3, [sp, #4]
 800893e:	f002 fde3 	bl	800b508 <_vfiprintf_r>
 8008942:	b002      	add	sp, #8
 8008944:	f85d eb04 	ldr.w	lr, [sp], #4
 8008948:	b003      	add	sp, #12
 800894a:	4770      	bx	lr
 800894c:	20000054 	.word	0x20000054

08008950 <_fwalk_sglue>:
 8008950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008954:	4607      	mov	r7, r0
 8008956:	4688      	mov	r8, r1
 8008958:	4614      	mov	r4, r2
 800895a:	2600      	movs	r6, #0
 800895c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008960:	f1b9 0901 	subs.w	r9, r9, #1
 8008964:	d505      	bpl.n	8008972 <_fwalk_sglue+0x22>
 8008966:	6824      	ldr	r4, [r4, #0]
 8008968:	2c00      	cmp	r4, #0
 800896a:	d1f7      	bne.n	800895c <_fwalk_sglue+0xc>
 800896c:	4630      	mov	r0, r6
 800896e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008972:	89ab      	ldrh	r3, [r5, #12]
 8008974:	2b01      	cmp	r3, #1
 8008976:	d907      	bls.n	8008988 <_fwalk_sglue+0x38>
 8008978:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800897c:	3301      	adds	r3, #1
 800897e:	d003      	beq.n	8008988 <_fwalk_sglue+0x38>
 8008980:	4629      	mov	r1, r5
 8008982:	4638      	mov	r0, r7
 8008984:	47c0      	blx	r8
 8008986:	4306      	orrs	r6, r0
 8008988:	3568      	adds	r5, #104	@ 0x68
 800898a:	e7e9      	b.n	8008960 <_fwalk_sglue+0x10>

0800898c <sniprintf>:
 800898c:	b40c      	push	{r2, r3}
 800898e:	b530      	push	{r4, r5, lr}
 8008990:	4b18      	ldr	r3, [pc, #96]	@ (80089f4 <sniprintf+0x68>)
 8008992:	1e0c      	subs	r4, r1, #0
 8008994:	681d      	ldr	r5, [r3, #0]
 8008996:	b09d      	sub	sp, #116	@ 0x74
 8008998:	da08      	bge.n	80089ac <sniprintf+0x20>
 800899a:	238b      	movs	r3, #139	@ 0x8b
 800899c:	602b      	str	r3, [r5, #0]
 800899e:	f04f 30ff 	mov.w	r0, #4294967295
 80089a2:	b01d      	add	sp, #116	@ 0x74
 80089a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80089a8:	b002      	add	sp, #8
 80089aa:	4770      	bx	lr
 80089ac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80089b0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80089b4:	f04f 0300 	mov.w	r3, #0
 80089b8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80089ba:	bf14      	ite	ne
 80089bc:	f104 33ff 	addne.w	r3, r4, #4294967295
 80089c0:	4623      	moveq	r3, r4
 80089c2:	9304      	str	r3, [sp, #16]
 80089c4:	9307      	str	r3, [sp, #28]
 80089c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80089ca:	9002      	str	r0, [sp, #8]
 80089cc:	9006      	str	r0, [sp, #24]
 80089ce:	f8ad 3016 	strh.w	r3, [sp, #22]
 80089d2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80089d4:	ab21      	add	r3, sp, #132	@ 0x84
 80089d6:	a902      	add	r1, sp, #8
 80089d8:	4628      	mov	r0, r5
 80089da:	9301      	str	r3, [sp, #4]
 80089dc:	f002 fc6e 	bl	800b2bc <_svfiprintf_r>
 80089e0:	1c43      	adds	r3, r0, #1
 80089e2:	bfbc      	itt	lt
 80089e4:	238b      	movlt	r3, #139	@ 0x8b
 80089e6:	602b      	strlt	r3, [r5, #0]
 80089e8:	2c00      	cmp	r4, #0
 80089ea:	d0da      	beq.n	80089a2 <sniprintf+0x16>
 80089ec:	9b02      	ldr	r3, [sp, #8]
 80089ee:	2200      	movs	r2, #0
 80089f0:	701a      	strb	r2, [r3, #0]
 80089f2:	e7d6      	b.n	80089a2 <sniprintf+0x16>
 80089f4:	20000054 	.word	0x20000054

080089f8 <siprintf>:
 80089f8:	b40e      	push	{r1, r2, r3}
 80089fa:	b510      	push	{r4, lr}
 80089fc:	b09d      	sub	sp, #116	@ 0x74
 80089fe:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008a00:	9002      	str	r0, [sp, #8]
 8008a02:	9006      	str	r0, [sp, #24]
 8008a04:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008a08:	480a      	ldr	r0, [pc, #40]	@ (8008a34 <siprintf+0x3c>)
 8008a0a:	9107      	str	r1, [sp, #28]
 8008a0c:	9104      	str	r1, [sp, #16]
 8008a0e:	490a      	ldr	r1, [pc, #40]	@ (8008a38 <siprintf+0x40>)
 8008a10:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a14:	9105      	str	r1, [sp, #20]
 8008a16:	2400      	movs	r4, #0
 8008a18:	a902      	add	r1, sp, #8
 8008a1a:	6800      	ldr	r0, [r0, #0]
 8008a1c:	9301      	str	r3, [sp, #4]
 8008a1e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008a20:	f002 fc4c 	bl	800b2bc <_svfiprintf_r>
 8008a24:	9b02      	ldr	r3, [sp, #8]
 8008a26:	701c      	strb	r4, [r3, #0]
 8008a28:	b01d      	add	sp, #116	@ 0x74
 8008a2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a2e:	b003      	add	sp, #12
 8008a30:	4770      	bx	lr
 8008a32:	bf00      	nop
 8008a34:	20000054 	.word	0x20000054
 8008a38:	ffff0208 	.word	0xffff0208

08008a3c <__sread>:
 8008a3c:	b510      	push	{r4, lr}
 8008a3e:	460c      	mov	r4, r1
 8008a40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a44:	f000 f900 	bl	8008c48 <_read_r>
 8008a48:	2800      	cmp	r0, #0
 8008a4a:	bfab      	itete	ge
 8008a4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008a4e:	89a3      	ldrhlt	r3, [r4, #12]
 8008a50:	181b      	addge	r3, r3, r0
 8008a52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008a56:	bfac      	ite	ge
 8008a58:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008a5a:	81a3      	strhlt	r3, [r4, #12]
 8008a5c:	bd10      	pop	{r4, pc}

08008a5e <__swrite>:
 8008a5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a62:	461f      	mov	r7, r3
 8008a64:	898b      	ldrh	r3, [r1, #12]
 8008a66:	05db      	lsls	r3, r3, #23
 8008a68:	4605      	mov	r5, r0
 8008a6a:	460c      	mov	r4, r1
 8008a6c:	4616      	mov	r6, r2
 8008a6e:	d505      	bpl.n	8008a7c <__swrite+0x1e>
 8008a70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a74:	2302      	movs	r3, #2
 8008a76:	2200      	movs	r2, #0
 8008a78:	f000 f8d4 	bl	8008c24 <_lseek_r>
 8008a7c:	89a3      	ldrh	r3, [r4, #12]
 8008a7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a82:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008a86:	81a3      	strh	r3, [r4, #12]
 8008a88:	4632      	mov	r2, r6
 8008a8a:	463b      	mov	r3, r7
 8008a8c:	4628      	mov	r0, r5
 8008a8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a92:	f000 b8eb 	b.w	8008c6c <_write_r>

08008a96 <__sseek>:
 8008a96:	b510      	push	{r4, lr}
 8008a98:	460c      	mov	r4, r1
 8008a9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a9e:	f000 f8c1 	bl	8008c24 <_lseek_r>
 8008aa2:	1c43      	adds	r3, r0, #1
 8008aa4:	89a3      	ldrh	r3, [r4, #12]
 8008aa6:	bf15      	itete	ne
 8008aa8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008aaa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008aae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008ab2:	81a3      	strheq	r3, [r4, #12]
 8008ab4:	bf18      	it	ne
 8008ab6:	81a3      	strhne	r3, [r4, #12]
 8008ab8:	bd10      	pop	{r4, pc}

08008aba <__sclose>:
 8008aba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008abe:	f000 b8a1 	b.w	8008c04 <_close_r>

08008ac2 <__swbuf_r>:
 8008ac2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ac4:	460e      	mov	r6, r1
 8008ac6:	4614      	mov	r4, r2
 8008ac8:	4605      	mov	r5, r0
 8008aca:	b118      	cbz	r0, 8008ad4 <__swbuf_r+0x12>
 8008acc:	6a03      	ldr	r3, [r0, #32]
 8008ace:	b90b      	cbnz	r3, 8008ad4 <__swbuf_r+0x12>
 8008ad0:	f7ff ff14 	bl	80088fc <__sinit>
 8008ad4:	69a3      	ldr	r3, [r4, #24]
 8008ad6:	60a3      	str	r3, [r4, #8]
 8008ad8:	89a3      	ldrh	r3, [r4, #12]
 8008ada:	071a      	lsls	r2, r3, #28
 8008adc:	d501      	bpl.n	8008ae2 <__swbuf_r+0x20>
 8008ade:	6923      	ldr	r3, [r4, #16]
 8008ae0:	b943      	cbnz	r3, 8008af4 <__swbuf_r+0x32>
 8008ae2:	4621      	mov	r1, r4
 8008ae4:	4628      	mov	r0, r5
 8008ae6:	f000 f82b 	bl	8008b40 <__swsetup_r>
 8008aea:	b118      	cbz	r0, 8008af4 <__swbuf_r+0x32>
 8008aec:	f04f 37ff 	mov.w	r7, #4294967295
 8008af0:	4638      	mov	r0, r7
 8008af2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008af4:	6823      	ldr	r3, [r4, #0]
 8008af6:	6922      	ldr	r2, [r4, #16]
 8008af8:	1a98      	subs	r0, r3, r2
 8008afa:	6963      	ldr	r3, [r4, #20]
 8008afc:	b2f6      	uxtb	r6, r6
 8008afe:	4283      	cmp	r3, r0
 8008b00:	4637      	mov	r7, r6
 8008b02:	dc05      	bgt.n	8008b10 <__swbuf_r+0x4e>
 8008b04:	4621      	mov	r1, r4
 8008b06:	4628      	mov	r0, r5
 8008b08:	f7ff fe44 	bl	8008794 <_fflush_r>
 8008b0c:	2800      	cmp	r0, #0
 8008b0e:	d1ed      	bne.n	8008aec <__swbuf_r+0x2a>
 8008b10:	68a3      	ldr	r3, [r4, #8]
 8008b12:	3b01      	subs	r3, #1
 8008b14:	60a3      	str	r3, [r4, #8]
 8008b16:	6823      	ldr	r3, [r4, #0]
 8008b18:	1c5a      	adds	r2, r3, #1
 8008b1a:	6022      	str	r2, [r4, #0]
 8008b1c:	701e      	strb	r6, [r3, #0]
 8008b1e:	6962      	ldr	r2, [r4, #20]
 8008b20:	1c43      	adds	r3, r0, #1
 8008b22:	429a      	cmp	r2, r3
 8008b24:	d004      	beq.n	8008b30 <__swbuf_r+0x6e>
 8008b26:	89a3      	ldrh	r3, [r4, #12]
 8008b28:	07db      	lsls	r3, r3, #31
 8008b2a:	d5e1      	bpl.n	8008af0 <__swbuf_r+0x2e>
 8008b2c:	2e0a      	cmp	r6, #10
 8008b2e:	d1df      	bne.n	8008af0 <__swbuf_r+0x2e>
 8008b30:	4621      	mov	r1, r4
 8008b32:	4628      	mov	r0, r5
 8008b34:	f7ff fe2e 	bl	8008794 <_fflush_r>
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	d0d9      	beq.n	8008af0 <__swbuf_r+0x2e>
 8008b3c:	e7d6      	b.n	8008aec <__swbuf_r+0x2a>
	...

08008b40 <__swsetup_r>:
 8008b40:	b538      	push	{r3, r4, r5, lr}
 8008b42:	4b29      	ldr	r3, [pc, #164]	@ (8008be8 <__swsetup_r+0xa8>)
 8008b44:	4605      	mov	r5, r0
 8008b46:	6818      	ldr	r0, [r3, #0]
 8008b48:	460c      	mov	r4, r1
 8008b4a:	b118      	cbz	r0, 8008b54 <__swsetup_r+0x14>
 8008b4c:	6a03      	ldr	r3, [r0, #32]
 8008b4e:	b90b      	cbnz	r3, 8008b54 <__swsetup_r+0x14>
 8008b50:	f7ff fed4 	bl	80088fc <__sinit>
 8008b54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b58:	0719      	lsls	r1, r3, #28
 8008b5a:	d422      	bmi.n	8008ba2 <__swsetup_r+0x62>
 8008b5c:	06da      	lsls	r2, r3, #27
 8008b5e:	d407      	bmi.n	8008b70 <__swsetup_r+0x30>
 8008b60:	2209      	movs	r2, #9
 8008b62:	602a      	str	r2, [r5, #0]
 8008b64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b68:	81a3      	strh	r3, [r4, #12]
 8008b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b6e:	e033      	b.n	8008bd8 <__swsetup_r+0x98>
 8008b70:	0758      	lsls	r0, r3, #29
 8008b72:	d512      	bpl.n	8008b9a <__swsetup_r+0x5a>
 8008b74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b76:	b141      	cbz	r1, 8008b8a <__swsetup_r+0x4a>
 8008b78:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b7c:	4299      	cmp	r1, r3
 8008b7e:	d002      	beq.n	8008b86 <__swsetup_r+0x46>
 8008b80:	4628      	mov	r0, r5
 8008b82:	f000 ff11 	bl	80099a8 <_free_r>
 8008b86:	2300      	movs	r3, #0
 8008b88:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b8a:	89a3      	ldrh	r3, [r4, #12]
 8008b8c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008b90:	81a3      	strh	r3, [r4, #12]
 8008b92:	2300      	movs	r3, #0
 8008b94:	6063      	str	r3, [r4, #4]
 8008b96:	6923      	ldr	r3, [r4, #16]
 8008b98:	6023      	str	r3, [r4, #0]
 8008b9a:	89a3      	ldrh	r3, [r4, #12]
 8008b9c:	f043 0308 	orr.w	r3, r3, #8
 8008ba0:	81a3      	strh	r3, [r4, #12]
 8008ba2:	6923      	ldr	r3, [r4, #16]
 8008ba4:	b94b      	cbnz	r3, 8008bba <__swsetup_r+0x7a>
 8008ba6:	89a3      	ldrh	r3, [r4, #12]
 8008ba8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008bac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bb0:	d003      	beq.n	8008bba <__swsetup_r+0x7a>
 8008bb2:	4621      	mov	r1, r4
 8008bb4:	4628      	mov	r0, r5
 8008bb6:	f002 fde5 	bl	800b784 <__smakebuf_r>
 8008bba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bbe:	f013 0201 	ands.w	r2, r3, #1
 8008bc2:	d00a      	beq.n	8008bda <__swsetup_r+0x9a>
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	60a2      	str	r2, [r4, #8]
 8008bc8:	6962      	ldr	r2, [r4, #20]
 8008bca:	4252      	negs	r2, r2
 8008bcc:	61a2      	str	r2, [r4, #24]
 8008bce:	6922      	ldr	r2, [r4, #16]
 8008bd0:	b942      	cbnz	r2, 8008be4 <__swsetup_r+0xa4>
 8008bd2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008bd6:	d1c5      	bne.n	8008b64 <__swsetup_r+0x24>
 8008bd8:	bd38      	pop	{r3, r4, r5, pc}
 8008bda:	0799      	lsls	r1, r3, #30
 8008bdc:	bf58      	it	pl
 8008bde:	6962      	ldrpl	r2, [r4, #20]
 8008be0:	60a2      	str	r2, [r4, #8]
 8008be2:	e7f4      	b.n	8008bce <__swsetup_r+0x8e>
 8008be4:	2000      	movs	r0, #0
 8008be6:	e7f7      	b.n	8008bd8 <__swsetup_r+0x98>
 8008be8:	20000054 	.word	0x20000054

08008bec <memset>:
 8008bec:	4402      	add	r2, r0
 8008bee:	4603      	mov	r3, r0
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d100      	bne.n	8008bf6 <memset+0xa>
 8008bf4:	4770      	bx	lr
 8008bf6:	f803 1b01 	strb.w	r1, [r3], #1
 8008bfa:	e7f9      	b.n	8008bf0 <memset+0x4>

08008bfc <_localeconv_r>:
 8008bfc:	4800      	ldr	r0, [pc, #0]	@ (8008c00 <_localeconv_r+0x4>)
 8008bfe:	4770      	bx	lr
 8008c00:	20000194 	.word	0x20000194

08008c04 <_close_r>:
 8008c04:	b538      	push	{r3, r4, r5, lr}
 8008c06:	4d06      	ldr	r5, [pc, #24]	@ (8008c20 <_close_r+0x1c>)
 8008c08:	2300      	movs	r3, #0
 8008c0a:	4604      	mov	r4, r0
 8008c0c:	4608      	mov	r0, r1
 8008c0e:	602b      	str	r3, [r5, #0]
 8008c10:	f7f8 ff4e 	bl	8001ab0 <_close>
 8008c14:	1c43      	adds	r3, r0, #1
 8008c16:	d102      	bne.n	8008c1e <_close_r+0x1a>
 8008c18:	682b      	ldr	r3, [r5, #0]
 8008c1a:	b103      	cbz	r3, 8008c1e <_close_r+0x1a>
 8008c1c:	6023      	str	r3, [r4, #0]
 8008c1e:	bd38      	pop	{r3, r4, r5, pc}
 8008c20:	200005d8 	.word	0x200005d8

08008c24 <_lseek_r>:
 8008c24:	b538      	push	{r3, r4, r5, lr}
 8008c26:	4d07      	ldr	r5, [pc, #28]	@ (8008c44 <_lseek_r+0x20>)
 8008c28:	4604      	mov	r4, r0
 8008c2a:	4608      	mov	r0, r1
 8008c2c:	4611      	mov	r1, r2
 8008c2e:	2200      	movs	r2, #0
 8008c30:	602a      	str	r2, [r5, #0]
 8008c32:	461a      	mov	r2, r3
 8008c34:	f7f8 ff63 	bl	8001afe <_lseek>
 8008c38:	1c43      	adds	r3, r0, #1
 8008c3a:	d102      	bne.n	8008c42 <_lseek_r+0x1e>
 8008c3c:	682b      	ldr	r3, [r5, #0]
 8008c3e:	b103      	cbz	r3, 8008c42 <_lseek_r+0x1e>
 8008c40:	6023      	str	r3, [r4, #0]
 8008c42:	bd38      	pop	{r3, r4, r5, pc}
 8008c44:	200005d8 	.word	0x200005d8

08008c48 <_read_r>:
 8008c48:	b538      	push	{r3, r4, r5, lr}
 8008c4a:	4d07      	ldr	r5, [pc, #28]	@ (8008c68 <_read_r+0x20>)
 8008c4c:	4604      	mov	r4, r0
 8008c4e:	4608      	mov	r0, r1
 8008c50:	4611      	mov	r1, r2
 8008c52:	2200      	movs	r2, #0
 8008c54:	602a      	str	r2, [r5, #0]
 8008c56:	461a      	mov	r2, r3
 8008c58:	f7f8 fef1 	bl	8001a3e <_read>
 8008c5c:	1c43      	adds	r3, r0, #1
 8008c5e:	d102      	bne.n	8008c66 <_read_r+0x1e>
 8008c60:	682b      	ldr	r3, [r5, #0]
 8008c62:	b103      	cbz	r3, 8008c66 <_read_r+0x1e>
 8008c64:	6023      	str	r3, [r4, #0]
 8008c66:	bd38      	pop	{r3, r4, r5, pc}
 8008c68:	200005d8 	.word	0x200005d8

08008c6c <_write_r>:
 8008c6c:	b538      	push	{r3, r4, r5, lr}
 8008c6e:	4d07      	ldr	r5, [pc, #28]	@ (8008c8c <_write_r+0x20>)
 8008c70:	4604      	mov	r4, r0
 8008c72:	4608      	mov	r0, r1
 8008c74:	4611      	mov	r1, r2
 8008c76:	2200      	movs	r2, #0
 8008c78:	602a      	str	r2, [r5, #0]
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	f7f8 fefc 	bl	8001a78 <_write>
 8008c80:	1c43      	adds	r3, r0, #1
 8008c82:	d102      	bne.n	8008c8a <_write_r+0x1e>
 8008c84:	682b      	ldr	r3, [r5, #0]
 8008c86:	b103      	cbz	r3, 8008c8a <_write_r+0x1e>
 8008c88:	6023      	str	r3, [r4, #0]
 8008c8a:	bd38      	pop	{r3, r4, r5, pc}
 8008c8c:	200005d8 	.word	0x200005d8

08008c90 <__errno>:
 8008c90:	4b01      	ldr	r3, [pc, #4]	@ (8008c98 <__errno+0x8>)
 8008c92:	6818      	ldr	r0, [r3, #0]
 8008c94:	4770      	bx	lr
 8008c96:	bf00      	nop
 8008c98:	20000054 	.word	0x20000054

08008c9c <__libc_init_array>:
 8008c9c:	b570      	push	{r4, r5, r6, lr}
 8008c9e:	4d0d      	ldr	r5, [pc, #52]	@ (8008cd4 <__libc_init_array+0x38>)
 8008ca0:	4c0d      	ldr	r4, [pc, #52]	@ (8008cd8 <__libc_init_array+0x3c>)
 8008ca2:	1b64      	subs	r4, r4, r5
 8008ca4:	10a4      	asrs	r4, r4, #2
 8008ca6:	2600      	movs	r6, #0
 8008ca8:	42a6      	cmp	r6, r4
 8008caa:	d109      	bne.n	8008cc0 <__libc_init_array+0x24>
 8008cac:	4d0b      	ldr	r5, [pc, #44]	@ (8008cdc <__libc_init_array+0x40>)
 8008cae:	4c0c      	ldr	r4, [pc, #48]	@ (8008ce0 <__libc_init_array+0x44>)
 8008cb0:	f004 fe06 	bl	800d8c0 <_init>
 8008cb4:	1b64      	subs	r4, r4, r5
 8008cb6:	10a4      	asrs	r4, r4, #2
 8008cb8:	2600      	movs	r6, #0
 8008cba:	42a6      	cmp	r6, r4
 8008cbc:	d105      	bne.n	8008cca <__libc_init_array+0x2e>
 8008cbe:	bd70      	pop	{r4, r5, r6, pc}
 8008cc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cc4:	4798      	blx	r3
 8008cc6:	3601      	adds	r6, #1
 8008cc8:	e7ee      	b.n	8008ca8 <__libc_init_array+0xc>
 8008cca:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cce:	4798      	blx	r3
 8008cd0:	3601      	adds	r6, #1
 8008cd2:	e7f2      	b.n	8008cba <__libc_init_array+0x1e>
 8008cd4:	0800e7b0 	.word	0x0800e7b0
 8008cd8:	0800e7b0 	.word	0x0800e7b0
 8008cdc:	0800e7b0 	.word	0x0800e7b0
 8008ce0:	0800e7b4 	.word	0x0800e7b4

08008ce4 <__retarget_lock_init_recursive>:
 8008ce4:	4770      	bx	lr

08008ce6 <__retarget_lock_acquire_recursive>:
 8008ce6:	4770      	bx	lr

08008ce8 <__retarget_lock_release_recursive>:
 8008ce8:	4770      	bx	lr
	...

08008cec <nanf>:
 8008cec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008cf4 <nanf+0x8>
 8008cf0:	4770      	bx	lr
 8008cf2:	bf00      	nop
 8008cf4:	7fc00000 	.word	0x7fc00000

08008cf8 <quorem>:
 8008cf8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cfc:	6903      	ldr	r3, [r0, #16]
 8008cfe:	690c      	ldr	r4, [r1, #16]
 8008d00:	42a3      	cmp	r3, r4
 8008d02:	4607      	mov	r7, r0
 8008d04:	db7e      	blt.n	8008e04 <quorem+0x10c>
 8008d06:	3c01      	subs	r4, #1
 8008d08:	f101 0814 	add.w	r8, r1, #20
 8008d0c:	00a3      	lsls	r3, r4, #2
 8008d0e:	f100 0514 	add.w	r5, r0, #20
 8008d12:	9300      	str	r3, [sp, #0]
 8008d14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d18:	9301      	str	r3, [sp, #4]
 8008d1a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008d1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d22:	3301      	adds	r3, #1
 8008d24:	429a      	cmp	r2, r3
 8008d26:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008d2a:	fbb2 f6f3 	udiv	r6, r2, r3
 8008d2e:	d32e      	bcc.n	8008d8e <quorem+0x96>
 8008d30:	f04f 0a00 	mov.w	sl, #0
 8008d34:	46c4      	mov	ip, r8
 8008d36:	46ae      	mov	lr, r5
 8008d38:	46d3      	mov	fp, sl
 8008d3a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008d3e:	b298      	uxth	r0, r3
 8008d40:	fb06 a000 	mla	r0, r6, r0, sl
 8008d44:	0c02      	lsrs	r2, r0, #16
 8008d46:	0c1b      	lsrs	r3, r3, #16
 8008d48:	fb06 2303 	mla	r3, r6, r3, r2
 8008d4c:	f8de 2000 	ldr.w	r2, [lr]
 8008d50:	b280      	uxth	r0, r0
 8008d52:	b292      	uxth	r2, r2
 8008d54:	1a12      	subs	r2, r2, r0
 8008d56:	445a      	add	r2, fp
 8008d58:	f8de 0000 	ldr.w	r0, [lr]
 8008d5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008d66:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008d6a:	b292      	uxth	r2, r2
 8008d6c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008d70:	45e1      	cmp	r9, ip
 8008d72:	f84e 2b04 	str.w	r2, [lr], #4
 8008d76:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008d7a:	d2de      	bcs.n	8008d3a <quorem+0x42>
 8008d7c:	9b00      	ldr	r3, [sp, #0]
 8008d7e:	58eb      	ldr	r3, [r5, r3]
 8008d80:	b92b      	cbnz	r3, 8008d8e <quorem+0x96>
 8008d82:	9b01      	ldr	r3, [sp, #4]
 8008d84:	3b04      	subs	r3, #4
 8008d86:	429d      	cmp	r5, r3
 8008d88:	461a      	mov	r2, r3
 8008d8a:	d32f      	bcc.n	8008dec <quorem+0xf4>
 8008d8c:	613c      	str	r4, [r7, #16]
 8008d8e:	4638      	mov	r0, r7
 8008d90:	f001 f9c6 	bl	800a120 <__mcmp>
 8008d94:	2800      	cmp	r0, #0
 8008d96:	db25      	blt.n	8008de4 <quorem+0xec>
 8008d98:	4629      	mov	r1, r5
 8008d9a:	2000      	movs	r0, #0
 8008d9c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008da0:	f8d1 c000 	ldr.w	ip, [r1]
 8008da4:	fa1f fe82 	uxth.w	lr, r2
 8008da8:	fa1f f38c 	uxth.w	r3, ip
 8008dac:	eba3 030e 	sub.w	r3, r3, lr
 8008db0:	4403      	add	r3, r0
 8008db2:	0c12      	lsrs	r2, r2, #16
 8008db4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008db8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008dbc:	b29b      	uxth	r3, r3
 8008dbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008dc2:	45c1      	cmp	r9, r8
 8008dc4:	f841 3b04 	str.w	r3, [r1], #4
 8008dc8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008dcc:	d2e6      	bcs.n	8008d9c <quorem+0xa4>
 8008dce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008dd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008dd6:	b922      	cbnz	r2, 8008de2 <quorem+0xea>
 8008dd8:	3b04      	subs	r3, #4
 8008dda:	429d      	cmp	r5, r3
 8008ddc:	461a      	mov	r2, r3
 8008dde:	d30b      	bcc.n	8008df8 <quorem+0x100>
 8008de0:	613c      	str	r4, [r7, #16]
 8008de2:	3601      	adds	r6, #1
 8008de4:	4630      	mov	r0, r6
 8008de6:	b003      	add	sp, #12
 8008de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dec:	6812      	ldr	r2, [r2, #0]
 8008dee:	3b04      	subs	r3, #4
 8008df0:	2a00      	cmp	r2, #0
 8008df2:	d1cb      	bne.n	8008d8c <quorem+0x94>
 8008df4:	3c01      	subs	r4, #1
 8008df6:	e7c6      	b.n	8008d86 <quorem+0x8e>
 8008df8:	6812      	ldr	r2, [r2, #0]
 8008dfa:	3b04      	subs	r3, #4
 8008dfc:	2a00      	cmp	r2, #0
 8008dfe:	d1ef      	bne.n	8008de0 <quorem+0xe8>
 8008e00:	3c01      	subs	r4, #1
 8008e02:	e7ea      	b.n	8008dda <quorem+0xe2>
 8008e04:	2000      	movs	r0, #0
 8008e06:	e7ee      	b.n	8008de6 <quorem+0xee>

08008e08 <_dtoa_r>:
 8008e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e0c:	69c7      	ldr	r7, [r0, #28]
 8008e0e:	b097      	sub	sp, #92	@ 0x5c
 8008e10:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008e14:	ec55 4b10 	vmov	r4, r5, d0
 8008e18:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008e1a:	9107      	str	r1, [sp, #28]
 8008e1c:	4681      	mov	r9, r0
 8008e1e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008e20:	9311      	str	r3, [sp, #68]	@ 0x44
 8008e22:	b97f      	cbnz	r7, 8008e44 <_dtoa_r+0x3c>
 8008e24:	2010      	movs	r0, #16
 8008e26:	f000 fe09 	bl	8009a3c <malloc>
 8008e2a:	4602      	mov	r2, r0
 8008e2c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008e30:	b920      	cbnz	r0, 8008e3c <_dtoa_r+0x34>
 8008e32:	4ba9      	ldr	r3, [pc, #676]	@ (80090d8 <_dtoa_r+0x2d0>)
 8008e34:	21ef      	movs	r1, #239	@ 0xef
 8008e36:	48a9      	ldr	r0, [pc, #676]	@ (80090dc <_dtoa_r+0x2d4>)
 8008e38:	f002 fd56 	bl	800b8e8 <__assert_func>
 8008e3c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008e40:	6007      	str	r7, [r0, #0]
 8008e42:	60c7      	str	r7, [r0, #12]
 8008e44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008e48:	6819      	ldr	r1, [r3, #0]
 8008e4a:	b159      	cbz	r1, 8008e64 <_dtoa_r+0x5c>
 8008e4c:	685a      	ldr	r2, [r3, #4]
 8008e4e:	604a      	str	r2, [r1, #4]
 8008e50:	2301      	movs	r3, #1
 8008e52:	4093      	lsls	r3, r2
 8008e54:	608b      	str	r3, [r1, #8]
 8008e56:	4648      	mov	r0, r9
 8008e58:	f000 fee6 	bl	8009c28 <_Bfree>
 8008e5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008e60:	2200      	movs	r2, #0
 8008e62:	601a      	str	r2, [r3, #0]
 8008e64:	1e2b      	subs	r3, r5, #0
 8008e66:	bfb9      	ittee	lt
 8008e68:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008e6c:	9305      	strlt	r3, [sp, #20]
 8008e6e:	2300      	movge	r3, #0
 8008e70:	6033      	strge	r3, [r6, #0]
 8008e72:	9f05      	ldr	r7, [sp, #20]
 8008e74:	4b9a      	ldr	r3, [pc, #616]	@ (80090e0 <_dtoa_r+0x2d8>)
 8008e76:	bfbc      	itt	lt
 8008e78:	2201      	movlt	r2, #1
 8008e7a:	6032      	strlt	r2, [r6, #0]
 8008e7c:	43bb      	bics	r3, r7
 8008e7e:	d112      	bne.n	8008ea6 <_dtoa_r+0x9e>
 8008e80:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008e82:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008e86:	6013      	str	r3, [r2, #0]
 8008e88:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008e8c:	4323      	orrs	r3, r4
 8008e8e:	f000 855a 	beq.w	8009946 <_dtoa_r+0xb3e>
 8008e92:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008e94:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80090f4 <_dtoa_r+0x2ec>
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	f000 855c 	beq.w	8009956 <_dtoa_r+0xb4e>
 8008e9e:	f10a 0303 	add.w	r3, sl, #3
 8008ea2:	f000 bd56 	b.w	8009952 <_dtoa_r+0xb4a>
 8008ea6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	ec51 0b17 	vmov	r0, r1, d7
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008eb6:	f7f7 fe2f 	bl	8000b18 <__aeabi_dcmpeq>
 8008eba:	4680      	mov	r8, r0
 8008ebc:	b158      	cbz	r0, 8008ed6 <_dtoa_r+0xce>
 8008ebe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	6013      	str	r3, [r2, #0]
 8008ec4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008ec6:	b113      	cbz	r3, 8008ece <_dtoa_r+0xc6>
 8008ec8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008eca:	4b86      	ldr	r3, [pc, #536]	@ (80090e4 <_dtoa_r+0x2dc>)
 8008ecc:	6013      	str	r3, [r2, #0]
 8008ece:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80090f8 <_dtoa_r+0x2f0>
 8008ed2:	f000 bd40 	b.w	8009956 <_dtoa_r+0xb4e>
 8008ed6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008eda:	aa14      	add	r2, sp, #80	@ 0x50
 8008edc:	a915      	add	r1, sp, #84	@ 0x54
 8008ede:	4648      	mov	r0, r9
 8008ee0:	f001 fa3e 	bl	800a360 <__d2b>
 8008ee4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008ee8:	9002      	str	r0, [sp, #8]
 8008eea:	2e00      	cmp	r6, #0
 8008eec:	d078      	beq.n	8008fe0 <_dtoa_r+0x1d8>
 8008eee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ef0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008ef4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ef8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008efc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008f00:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008f04:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008f08:	4619      	mov	r1, r3
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	4b76      	ldr	r3, [pc, #472]	@ (80090e8 <_dtoa_r+0x2e0>)
 8008f0e:	f7f7 f9e3 	bl	80002d8 <__aeabi_dsub>
 8008f12:	a36b      	add	r3, pc, #428	@ (adr r3, 80090c0 <_dtoa_r+0x2b8>)
 8008f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f18:	f7f7 fb96 	bl	8000648 <__aeabi_dmul>
 8008f1c:	a36a      	add	r3, pc, #424	@ (adr r3, 80090c8 <_dtoa_r+0x2c0>)
 8008f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f22:	f7f7 f9db 	bl	80002dc <__adddf3>
 8008f26:	4604      	mov	r4, r0
 8008f28:	4630      	mov	r0, r6
 8008f2a:	460d      	mov	r5, r1
 8008f2c:	f7f7 fb22 	bl	8000574 <__aeabi_i2d>
 8008f30:	a367      	add	r3, pc, #412	@ (adr r3, 80090d0 <_dtoa_r+0x2c8>)
 8008f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f36:	f7f7 fb87 	bl	8000648 <__aeabi_dmul>
 8008f3a:	4602      	mov	r2, r0
 8008f3c:	460b      	mov	r3, r1
 8008f3e:	4620      	mov	r0, r4
 8008f40:	4629      	mov	r1, r5
 8008f42:	f7f7 f9cb 	bl	80002dc <__adddf3>
 8008f46:	4604      	mov	r4, r0
 8008f48:	460d      	mov	r5, r1
 8008f4a:	f7f7 fe2d 	bl	8000ba8 <__aeabi_d2iz>
 8008f4e:	2200      	movs	r2, #0
 8008f50:	4607      	mov	r7, r0
 8008f52:	2300      	movs	r3, #0
 8008f54:	4620      	mov	r0, r4
 8008f56:	4629      	mov	r1, r5
 8008f58:	f7f7 fde8 	bl	8000b2c <__aeabi_dcmplt>
 8008f5c:	b140      	cbz	r0, 8008f70 <_dtoa_r+0x168>
 8008f5e:	4638      	mov	r0, r7
 8008f60:	f7f7 fb08 	bl	8000574 <__aeabi_i2d>
 8008f64:	4622      	mov	r2, r4
 8008f66:	462b      	mov	r3, r5
 8008f68:	f7f7 fdd6 	bl	8000b18 <__aeabi_dcmpeq>
 8008f6c:	b900      	cbnz	r0, 8008f70 <_dtoa_r+0x168>
 8008f6e:	3f01      	subs	r7, #1
 8008f70:	2f16      	cmp	r7, #22
 8008f72:	d852      	bhi.n	800901a <_dtoa_r+0x212>
 8008f74:	4b5d      	ldr	r3, [pc, #372]	@ (80090ec <_dtoa_r+0x2e4>)
 8008f76:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008f82:	f7f7 fdd3 	bl	8000b2c <__aeabi_dcmplt>
 8008f86:	2800      	cmp	r0, #0
 8008f88:	d049      	beq.n	800901e <_dtoa_r+0x216>
 8008f8a:	3f01      	subs	r7, #1
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008f90:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008f92:	1b9b      	subs	r3, r3, r6
 8008f94:	1e5a      	subs	r2, r3, #1
 8008f96:	bf45      	ittet	mi
 8008f98:	f1c3 0301 	rsbmi	r3, r3, #1
 8008f9c:	9300      	strmi	r3, [sp, #0]
 8008f9e:	2300      	movpl	r3, #0
 8008fa0:	2300      	movmi	r3, #0
 8008fa2:	9206      	str	r2, [sp, #24]
 8008fa4:	bf54      	ite	pl
 8008fa6:	9300      	strpl	r3, [sp, #0]
 8008fa8:	9306      	strmi	r3, [sp, #24]
 8008faa:	2f00      	cmp	r7, #0
 8008fac:	db39      	blt.n	8009022 <_dtoa_r+0x21a>
 8008fae:	9b06      	ldr	r3, [sp, #24]
 8008fb0:	970d      	str	r7, [sp, #52]	@ 0x34
 8008fb2:	443b      	add	r3, r7
 8008fb4:	9306      	str	r3, [sp, #24]
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	9308      	str	r3, [sp, #32]
 8008fba:	9b07      	ldr	r3, [sp, #28]
 8008fbc:	2b09      	cmp	r3, #9
 8008fbe:	d863      	bhi.n	8009088 <_dtoa_r+0x280>
 8008fc0:	2b05      	cmp	r3, #5
 8008fc2:	bfc4      	itt	gt
 8008fc4:	3b04      	subgt	r3, #4
 8008fc6:	9307      	strgt	r3, [sp, #28]
 8008fc8:	9b07      	ldr	r3, [sp, #28]
 8008fca:	f1a3 0302 	sub.w	r3, r3, #2
 8008fce:	bfcc      	ite	gt
 8008fd0:	2400      	movgt	r4, #0
 8008fd2:	2401      	movle	r4, #1
 8008fd4:	2b03      	cmp	r3, #3
 8008fd6:	d863      	bhi.n	80090a0 <_dtoa_r+0x298>
 8008fd8:	e8df f003 	tbb	[pc, r3]
 8008fdc:	2b375452 	.word	0x2b375452
 8008fe0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008fe4:	441e      	add	r6, r3
 8008fe6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008fea:	2b20      	cmp	r3, #32
 8008fec:	bfc1      	itttt	gt
 8008fee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008ff2:	409f      	lslgt	r7, r3
 8008ff4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008ff8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008ffc:	bfd6      	itet	le
 8008ffe:	f1c3 0320 	rsble	r3, r3, #32
 8009002:	ea47 0003 	orrgt.w	r0, r7, r3
 8009006:	fa04 f003 	lslle.w	r0, r4, r3
 800900a:	f7f7 faa3 	bl	8000554 <__aeabi_ui2d>
 800900e:	2201      	movs	r2, #1
 8009010:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009014:	3e01      	subs	r6, #1
 8009016:	9212      	str	r2, [sp, #72]	@ 0x48
 8009018:	e776      	b.n	8008f08 <_dtoa_r+0x100>
 800901a:	2301      	movs	r3, #1
 800901c:	e7b7      	b.n	8008f8e <_dtoa_r+0x186>
 800901e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009020:	e7b6      	b.n	8008f90 <_dtoa_r+0x188>
 8009022:	9b00      	ldr	r3, [sp, #0]
 8009024:	1bdb      	subs	r3, r3, r7
 8009026:	9300      	str	r3, [sp, #0]
 8009028:	427b      	negs	r3, r7
 800902a:	9308      	str	r3, [sp, #32]
 800902c:	2300      	movs	r3, #0
 800902e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009030:	e7c3      	b.n	8008fba <_dtoa_r+0x1b2>
 8009032:	2301      	movs	r3, #1
 8009034:	9309      	str	r3, [sp, #36]	@ 0x24
 8009036:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009038:	eb07 0b03 	add.w	fp, r7, r3
 800903c:	f10b 0301 	add.w	r3, fp, #1
 8009040:	2b01      	cmp	r3, #1
 8009042:	9303      	str	r3, [sp, #12]
 8009044:	bfb8      	it	lt
 8009046:	2301      	movlt	r3, #1
 8009048:	e006      	b.n	8009058 <_dtoa_r+0x250>
 800904a:	2301      	movs	r3, #1
 800904c:	9309      	str	r3, [sp, #36]	@ 0x24
 800904e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009050:	2b00      	cmp	r3, #0
 8009052:	dd28      	ble.n	80090a6 <_dtoa_r+0x29e>
 8009054:	469b      	mov	fp, r3
 8009056:	9303      	str	r3, [sp, #12]
 8009058:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800905c:	2100      	movs	r1, #0
 800905e:	2204      	movs	r2, #4
 8009060:	f102 0514 	add.w	r5, r2, #20
 8009064:	429d      	cmp	r5, r3
 8009066:	d926      	bls.n	80090b6 <_dtoa_r+0x2ae>
 8009068:	6041      	str	r1, [r0, #4]
 800906a:	4648      	mov	r0, r9
 800906c:	f000 fd9c 	bl	8009ba8 <_Balloc>
 8009070:	4682      	mov	sl, r0
 8009072:	2800      	cmp	r0, #0
 8009074:	d142      	bne.n	80090fc <_dtoa_r+0x2f4>
 8009076:	4b1e      	ldr	r3, [pc, #120]	@ (80090f0 <_dtoa_r+0x2e8>)
 8009078:	4602      	mov	r2, r0
 800907a:	f240 11af 	movw	r1, #431	@ 0x1af
 800907e:	e6da      	b.n	8008e36 <_dtoa_r+0x2e>
 8009080:	2300      	movs	r3, #0
 8009082:	e7e3      	b.n	800904c <_dtoa_r+0x244>
 8009084:	2300      	movs	r3, #0
 8009086:	e7d5      	b.n	8009034 <_dtoa_r+0x22c>
 8009088:	2401      	movs	r4, #1
 800908a:	2300      	movs	r3, #0
 800908c:	9307      	str	r3, [sp, #28]
 800908e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009090:	f04f 3bff 	mov.w	fp, #4294967295
 8009094:	2200      	movs	r2, #0
 8009096:	f8cd b00c 	str.w	fp, [sp, #12]
 800909a:	2312      	movs	r3, #18
 800909c:	920c      	str	r2, [sp, #48]	@ 0x30
 800909e:	e7db      	b.n	8009058 <_dtoa_r+0x250>
 80090a0:	2301      	movs	r3, #1
 80090a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80090a4:	e7f4      	b.n	8009090 <_dtoa_r+0x288>
 80090a6:	f04f 0b01 	mov.w	fp, #1
 80090aa:	f8cd b00c 	str.w	fp, [sp, #12]
 80090ae:	465b      	mov	r3, fp
 80090b0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80090b4:	e7d0      	b.n	8009058 <_dtoa_r+0x250>
 80090b6:	3101      	adds	r1, #1
 80090b8:	0052      	lsls	r2, r2, #1
 80090ba:	e7d1      	b.n	8009060 <_dtoa_r+0x258>
 80090bc:	f3af 8000 	nop.w
 80090c0:	636f4361 	.word	0x636f4361
 80090c4:	3fd287a7 	.word	0x3fd287a7
 80090c8:	8b60c8b3 	.word	0x8b60c8b3
 80090cc:	3fc68a28 	.word	0x3fc68a28
 80090d0:	509f79fb 	.word	0x509f79fb
 80090d4:	3fd34413 	.word	0x3fd34413
 80090d8:	0800e16a 	.word	0x0800e16a
 80090dc:	0800e181 	.word	0x0800e181
 80090e0:	7ff00000 	.word	0x7ff00000
 80090e4:	0800e135 	.word	0x0800e135
 80090e8:	3ff80000 	.word	0x3ff80000
 80090ec:	0800e330 	.word	0x0800e330
 80090f0:	0800e1d9 	.word	0x0800e1d9
 80090f4:	0800e166 	.word	0x0800e166
 80090f8:	0800e134 	.word	0x0800e134
 80090fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009100:	6018      	str	r0, [r3, #0]
 8009102:	9b03      	ldr	r3, [sp, #12]
 8009104:	2b0e      	cmp	r3, #14
 8009106:	f200 80a1 	bhi.w	800924c <_dtoa_r+0x444>
 800910a:	2c00      	cmp	r4, #0
 800910c:	f000 809e 	beq.w	800924c <_dtoa_r+0x444>
 8009110:	2f00      	cmp	r7, #0
 8009112:	dd33      	ble.n	800917c <_dtoa_r+0x374>
 8009114:	4b9c      	ldr	r3, [pc, #624]	@ (8009388 <_dtoa_r+0x580>)
 8009116:	f007 020f 	and.w	r2, r7, #15
 800911a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800911e:	ed93 7b00 	vldr	d7, [r3]
 8009122:	05f8      	lsls	r0, r7, #23
 8009124:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009128:	ea4f 1427 	mov.w	r4, r7, asr #4
 800912c:	d516      	bpl.n	800915c <_dtoa_r+0x354>
 800912e:	4b97      	ldr	r3, [pc, #604]	@ (800938c <_dtoa_r+0x584>)
 8009130:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009134:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009138:	f7f7 fbb0 	bl	800089c <__aeabi_ddiv>
 800913c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009140:	f004 040f 	and.w	r4, r4, #15
 8009144:	2603      	movs	r6, #3
 8009146:	4d91      	ldr	r5, [pc, #580]	@ (800938c <_dtoa_r+0x584>)
 8009148:	b954      	cbnz	r4, 8009160 <_dtoa_r+0x358>
 800914a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800914e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009152:	f7f7 fba3 	bl	800089c <__aeabi_ddiv>
 8009156:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800915a:	e028      	b.n	80091ae <_dtoa_r+0x3a6>
 800915c:	2602      	movs	r6, #2
 800915e:	e7f2      	b.n	8009146 <_dtoa_r+0x33e>
 8009160:	07e1      	lsls	r1, r4, #31
 8009162:	d508      	bpl.n	8009176 <_dtoa_r+0x36e>
 8009164:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009168:	e9d5 2300 	ldrd	r2, r3, [r5]
 800916c:	f7f7 fa6c 	bl	8000648 <__aeabi_dmul>
 8009170:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009174:	3601      	adds	r6, #1
 8009176:	1064      	asrs	r4, r4, #1
 8009178:	3508      	adds	r5, #8
 800917a:	e7e5      	b.n	8009148 <_dtoa_r+0x340>
 800917c:	f000 80af 	beq.w	80092de <_dtoa_r+0x4d6>
 8009180:	427c      	negs	r4, r7
 8009182:	4b81      	ldr	r3, [pc, #516]	@ (8009388 <_dtoa_r+0x580>)
 8009184:	4d81      	ldr	r5, [pc, #516]	@ (800938c <_dtoa_r+0x584>)
 8009186:	f004 020f 	and.w	r2, r4, #15
 800918a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800918e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009192:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009196:	f7f7 fa57 	bl	8000648 <__aeabi_dmul>
 800919a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800919e:	1124      	asrs	r4, r4, #4
 80091a0:	2300      	movs	r3, #0
 80091a2:	2602      	movs	r6, #2
 80091a4:	2c00      	cmp	r4, #0
 80091a6:	f040 808f 	bne.w	80092c8 <_dtoa_r+0x4c0>
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d1d3      	bne.n	8009156 <_dtoa_r+0x34e>
 80091ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80091b0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	f000 8094 	beq.w	80092e2 <_dtoa_r+0x4da>
 80091ba:	4b75      	ldr	r3, [pc, #468]	@ (8009390 <_dtoa_r+0x588>)
 80091bc:	2200      	movs	r2, #0
 80091be:	4620      	mov	r0, r4
 80091c0:	4629      	mov	r1, r5
 80091c2:	f7f7 fcb3 	bl	8000b2c <__aeabi_dcmplt>
 80091c6:	2800      	cmp	r0, #0
 80091c8:	f000 808b 	beq.w	80092e2 <_dtoa_r+0x4da>
 80091cc:	9b03      	ldr	r3, [sp, #12]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	f000 8087 	beq.w	80092e2 <_dtoa_r+0x4da>
 80091d4:	f1bb 0f00 	cmp.w	fp, #0
 80091d8:	dd34      	ble.n	8009244 <_dtoa_r+0x43c>
 80091da:	4620      	mov	r0, r4
 80091dc:	4b6d      	ldr	r3, [pc, #436]	@ (8009394 <_dtoa_r+0x58c>)
 80091de:	2200      	movs	r2, #0
 80091e0:	4629      	mov	r1, r5
 80091e2:	f7f7 fa31 	bl	8000648 <__aeabi_dmul>
 80091e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80091ea:	f107 38ff 	add.w	r8, r7, #4294967295
 80091ee:	3601      	adds	r6, #1
 80091f0:	465c      	mov	r4, fp
 80091f2:	4630      	mov	r0, r6
 80091f4:	f7f7 f9be 	bl	8000574 <__aeabi_i2d>
 80091f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091fc:	f7f7 fa24 	bl	8000648 <__aeabi_dmul>
 8009200:	4b65      	ldr	r3, [pc, #404]	@ (8009398 <_dtoa_r+0x590>)
 8009202:	2200      	movs	r2, #0
 8009204:	f7f7 f86a 	bl	80002dc <__adddf3>
 8009208:	4605      	mov	r5, r0
 800920a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800920e:	2c00      	cmp	r4, #0
 8009210:	d16a      	bne.n	80092e8 <_dtoa_r+0x4e0>
 8009212:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009216:	4b61      	ldr	r3, [pc, #388]	@ (800939c <_dtoa_r+0x594>)
 8009218:	2200      	movs	r2, #0
 800921a:	f7f7 f85d 	bl	80002d8 <__aeabi_dsub>
 800921e:	4602      	mov	r2, r0
 8009220:	460b      	mov	r3, r1
 8009222:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009226:	462a      	mov	r2, r5
 8009228:	4633      	mov	r3, r6
 800922a:	f7f7 fc9d 	bl	8000b68 <__aeabi_dcmpgt>
 800922e:	2800      	cmp	r0, #0
 8009230:	f040 8298 	bne.w	8009764 <_dtoa_r+0x95c>
 8009234:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009238:	462a      	mov	r2, r5
 800923a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800923e:	f7f7 fc75 	bl	8000b2c <__aeabi_dcmplt>
 8009242:	bb38      	cbnz	r0, 8009294 <_dtoa_r+0x48c>
 8009244:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009248:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800924c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800924e:	2b00      	cmp	r3, #0
 8009250:	f2c0 8157 	blt.w	8009502 <_dtoa_r+0x6fa>
 8009254:	2f0e      	cmp	r7, #14
 8009256:	f300 8154 	bgt.w	8009502 <_dtoa_r+0x6fa>
 800925a:	4b4b      	ldr	r3, [pc, #300]	@ (8009388 <_dtoa_r+0x580>)
 800925c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009260:	ed93 7b00 	vldr	d7, [r3]
 8009264:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009266:	2b00      	cmp	r3, #0
 8009268:	ed8d 7b00 	vstr	d7, [sp]
 800926c:	f280 80e5 	bge.w	800943a <_dtoa_r+0x632>
 8009270:	9b03      	ldr	r3, [sp, #12]
 8009272:	2b00      	cmp	r3, #0
 8009274:	f300 80e1 	bgt.w	800943a <_dtoa_r+0x632>
 8009278:	d10c      	bne.n	8009294 <_dtoa_r+0x48c>
 800927a:	4b48      	ldr	r3, [pc, #288]	@ (800939c <_dtoa_r+0x594>)
 800927c:	2200      	movs	r2, #0
 800927e:	ec51 0b17 	vmov	r0, r1, d7
 8009282:	f7f7 f9e1 	bl	8000648 <__aeabi_dmul>
 8009286:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800928a:	f7f7 fc63 	bl	8000b54 <__aeabi_dcmpge>
 800928e:	2800      	cmp	r0, #0
 8009290:	f000 8266 	beq.w	8009760 <_dtoa_r+0x958>
 8009294:	2400      	movs	r4, #0
 8009296:	4625      	mov	r5, r4
 8009298:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800929a:	4656      	mov	r6, sl
 800929c:	ea6f 0803 	mvn.w	r8, r3
 80092a0:	2700      	movs	r7, #0
 80092a2:	4621      	mov	r1, r4
 80092a4:	4648      	mov	r0, r9
 80092a6:	f000 fcbf 	bl	8009c28 <_Bfree>
 80092aa:	2d00      	cmp	r5, #0
 80092ac:	f000 80bd 	beq.w	800942a <_dtoa_r+0x622>
 80092b0:	b12f      	cbz	r7, 80092be <_dtoa_r+0x4b6>
 80092b2:	42af      	cmp	r7, r5
 80092b4:	d003      	beq.n	80092be <_dtoa_r+0x4b6>
 80092b6:	4639      	mov	r1, r7
 80092b8:	4648      	mov	r0, r9
 80092ba:	f000 fcb5 	bl	8009c28 <_Bfree>
 80092be:	4629      	mov	r1, r5
 80092c0:	4648      	mov	r0, r9
 80092c2:	f000 fcb1 	bl	8009c28 <_Bfree>
 80092c6:	e0b0      	b.n	800942a <_dtoa_r+0x622>
 80092c8:	07e2      	lsls	r2, r4, #31
 80092ca:	d505      	bpl.n	80092d8 <_dtoa_r+0x4d0>
 80092cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80092d0:	f7f7 f9ba 	bl	8000648 <__aeabi_dmul>
 80092d4:	3601      	adds	r6, #1
 80092d6:	2301      	movs	r3, #1
 80092d8:	1064      	asrs	r4, r4, #1
 80092da:	3508      	adds	r5, #8
 80092dc:	e762      	b.n	80091a4 <_dtoa_r+0x39c>
 80092de:	2602      	movs	r6, #2
 80092e0:	e765      	b.n	80091ae <_dtoa_r+0x3a6>
 80092e2:	9c03      	ldr	r4, [sp, #12]
 80092e4:	46b8      	mov	r8, r7
 80092e6:	e784      	b.n	80091f2 <_dtoa_r+0x3ea>
 80092e8:	4b27      	ldr	r3, [pc, #156]	@ (8009388 <_dtoa_r+0x580>)
 80092ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80092ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80092f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80092f4:	4454      	add	r4, sl
 80092f6:	2900      	cmp	r1, #0
 80092f8:	d054      	beq.n	80093a4 <_dtoa_r+0x59c>
 80092fa:	4929      	ldr	r1, [pc, #164]	@ (80093a0 <_dtoa_r+0x598>)
 80092fc:	2000      	movs	r0, #0
 80092fe:	f7f7 facd 	bl	800089c <__aeabi_ddiv>
 8009302:	4633      	mov	r3, r6
 8009304:	462a      	mov	r2, r5
 8009306:	f7f6 ffe7 	bl	80002d8 <__aeabi_dsub>
 800930a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800930e:	4656      	mov	r6, sl
 8009310:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009314:	f7f7 fc48 	bl	8000ba8 <__aeabi_d2iz>
 8009318:	4605      	mov	r5, r0
 800931a:	f7f7 f92b 	bl	8000574 <__aeabi_i2d>
 800931e:	4602      	mov	r2, r0
 8009320:	460b      	mov	r3, r1
 8009322:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009326:	f7f6 ffd7 	bl	80002d8 <__aeabi_dsub>
 800932a:	3530      	adds	r5, #48	@ 0x30
 800932c:	4602      	mov	r2, r0
 800932e:	460b      	mov	r3, r1
 8009330:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009334:	f806 5b01 	strb.w	r5, [r6], #1
 8009338:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800933c:	f7f7 fbf6 	bl	8000b2c <__aeabi_dcmplt>
 8009340:	2800      	cmp	r0, #0
 8009342:	d172      	bne.n	800942a <_dtoa_r+0x622>
 8009344:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009348:	4911      	ldr	r1, [pc, #68]	@ (8009390 <_dtoa_r+0x588>)
 800934a:	2000      	movs	r0, #0
 800934c:	f7f6 ffc4 	bl	80002d8 <__aeabi_dsub>
 8009350:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009354:	f7f7 fbea 	bl	8000b2c <__aeabi_dcmplt>
 8009358:	2800      	cmp	r0, #0
 800935a:	f040 80b4 	bne.w	80094c6 <_dtoa_r+0x6be>
 800935e:	42a6      	cmp	r6, r4
 8009360:	f43f af70 	beq.w	8009244 <_dtoa_r+0x43c>
 8009364:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009368:	4b0a      	ldr	r3, [pc, #40]	@ (8009394 <_dtoa_r+0x58c>)
 800936a:	2200      	movs	r2, #0
 800936c:	f7f7 f96c 	bl	8000648 <__aeabi_dmul>
 8009370:	4b08      	ldr	r3, [pc, #32]	@ (8009394 <_dtoa_r+0x58c>)
 8009372:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009376:	2200      	movs	r2, #0
 8009378:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800937c:	f7f7 f964 	bl	8000648 <__aeabi_dmul>
 8009380:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009384:	e7c4      	b.n	8009310 <_dtoa_r+0x508>
 8009386:	bf00      	nop
 8009388:	0800e330 	.word	0x0800e330
 800938c:	0800e308 	.word	0x0800e308
 8009390:	3ff00000 	.word	0x3ff00000
 8009394:	40240000 	.word	0x40240000
 8009398:	401c0000 	.word	0x401c0000
 800939c:	40140000 	.word	0x40140000
 80093a0:	3fe00000 	.word	0x3fe00000
 80093a4:	4631      	mov	r1, r6
 80093a6:	4628      	mov	r0, r5
 80093a8:	f7f7 f94e 	bl	8000648 <__aeabi_dmul>
 80093ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80093b0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80093b2:	4656      	mov	r6, sl
 80093b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093b8:	f7f7 fbf6 	bl	8000ba8 <__aeabi_d2iz>
 80093bc:	4605      	mov	r5, r0
 80093be:	f7f7 f8d9 	bl	8000574 <__aeabi_i2d>
 80093c2:	4602      	mov	r2, r0
 80093c4:	460b      	mov	r3, r1
 80093c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093ca:	f7f6 ff85 	bl	80002d8 <__aeabi_dsub>
 80093ce:	3530      	adds	r5, #48	@ 0x30
 80093d0:	f806 5b01 	strb.w	r5, [r6], #1
 80093d4:	4602      	mov	r2, r0
 80093d6:	460b      	mov	r3, r1
 80093d8:	42a6      	cmp	r6, r4
 80093da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80093de:	f04f 0200 	mov.w	r2, #0
 80093e2:	d124      	bne.n	800942e <_dtoa_r+0x626>
 80093e4:	4baf      	ldr	r3, [pc, #700]	@ (80096a4 <_dtoa_r+0x89c>)
 80093e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80093ea:	f7f6 ff77 	bl	80002dc <__adddf3>
 80093ee:	4602      	mov	r2, r0
 80093f0:	460b      	mov	r3, r1
 80093f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093f6:	f7f7 fbb7 	bl	8000b68 <__aeabi_dcmpgt>
 80093fa:	2800      	cmp	r0, #0
 80093fc:	d163      	bne.n	80094c6 <_dtoa_r+0x6be>
 80093fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009402:	49a8      	ldr	r1, [pc, #672]	@ (80096a4 <_dtoa_r+0x89c>)
 8009404:	2000      	movs	r0, #0
 8009406:	f7f6 ff67 	bl	80002d8 <__aeabi_dsub>
 800940a:	4602      	mov	r2, r0
 800940c:	460b      	mov	r3, r1
 800940e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009412:	f7f7 fb8b 	bl	8000b2c <__aeabi_dcmplt>
 8009416:	2800      	cmp	r0, #0
 8009418:	f43f af14 	beq.w	8009244 <_dtoa_r+0x43c>
 800941c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800941e:	1e73      	subs	r3, r6, #1
 8009420:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009422:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009426:	2b30      	cmp	r3, #48	@ 0x30
 8009428:	d0f8      	beq.n	800941c <_dtoa_r+0x614>
 800942a:	4647      	mov	r7, r8
 800942c:	e03b      	b.n	80094a6 <_dtoa_r+0x69e>
 800942e:	4b9e      	ldr	r3, [pc, #632]	@ (80096a8 <_dtoa_r+0x8a0>)
 8009430:	f7f7 f90a 	bl	8000648 <__aeabi_dmul>
 8009434:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009438:	e7bc      	b.n	80093b4 <_dtoa_r+0x5ac>
 800943a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800943e:	4656      	mov	r6, sl
 8009440:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009444:	4620      	mov	r0, r4
 8009446:	4629      	mov	r1, r5
 8009448:	f7f7 fa28 	bl	800089c <__aeabi_ddiv>
 800944c:	f7f7 fbac 	bl	8000ba8 <__aeabi_d2iz>
 8009450:	4680      	mov	r8, r0
 8009452:	f7f7 f88f 	bl	8000574 <__aeabi_i2d>
 8009456:	e9dd 2300 	ldrd	r2, r3, [sp]
 800945a:	f7f7 f8f5 	bl	8000648 <__aeabi_dmul>
 800945e:	4602      	mov	r2, r0
 8009460:	460b      	mov	r3, r1
 8009462:	4620      	mov	r0, r4
 8009464:	4629      	mov	r1, r5
 8009466:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800946a:	f7f6 ff35 	bl	80002d8 <__aeabi_dsub>
 800946e:	f806 4b01 	strb.w	r4, [r6], #1
 8009472:	9d03      	ldr	r5, [sp, #12]
 8009474:	eba6 040a 	sub.w	r4, r6, sl
 8009478:	42a5      	cmp	r5, r4
 800947a:	4602      	mov	r2, r0
 800947c:	460b      	mov	r3, r1
 800947e:	d133      	bne.n	80094e8 <_dtoa_r+0x6e0>
 8009480:	f7f6 ff2c 	bl	80002dc <__adddf3>
 8009484:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009488:	4604      	mov	r4, r0
 800948a:	460d      	mov	r5, r1
 800948c:	f7f7 fb6c 	bl	8000b68 <__aeabi_dcmpgt>
 8009490:	b9c0      	cbnz	r0, 80094c4 <_dtoa_r+0x6bc>
 8009492:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009496:	4620      	mov	r0, r4
 8009498:	4629      	mov	r1, r5
 800949a:	f7f7 fb3d 	bl	8000b18 <__aeabi_dcmpeq>
 800949e:	b110      	cbz	r0, 80094a6 <_dtoa_r+0x69e>
 80094a0:	f018 0f01 	tst.w	r8, #1
 80094a4:	d10e      	bne.n	80094c4 <_dtoa_r+0x6bc>
 80094a6:	9902      	ldr	r1, [sp, #8]
 80094a8:	4648      	mov	r0, r9
 80094aa:	f000 fbbd 	bl	8009c28 <_Bfree>
 80094ae:	2300      	movs	r3, #0
 80094b0:	7033      	strb	r3, [r6, #0]
 80094b2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80094b4:	3701      	adds	r7, #1
 80094b6:	601f      	str	r7, [r3, #0]
 80094b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	f000 824b 	beq.w	8009956 <_dtoa_r+0xb4e>
 80094c0:	601e      	str	r6, [r3, #0]
 80094c2:	e248      	b.n	8009956 <_dtoa_r+0xb4e>
 80094c4:	46b8      	mov	r8, r7
 80094c6:	4633      	mov	r3, r6
 80094c8:	461e      	mov	r6, r3
 80094ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80094ce:	2a39      	cmp	r2, #57	@ 0x39
 80094d0:	d106      	bne.n	80094e0 <_dtoa_r+0x6d8>
 80094d2:	459a      	cmp	sl, r3
 80094d4:	d1f8      	bne.n	80094c8 <_dtoa_r+0x6c0>
 80094d6:	2230      	movs	r2, #48	@ 0x30
 80094d8:	f108 0801 	add.w	r8, r8, #1
 80094dc:	f88a 2000 	strb.w	r2, [sl]
 80094e0:	781a      	ldrb	r2, [r3, #0]
 80094e2:	3201      	adds	r2, #1
 80094e4:	701a      	strb	r2, [r3, #0]
 80094e6:	e7a0      	b.n	800942a <_dtoa_r+0x622>
 80094e8:	4b6f      	ldr	r3, [pc, #444]	@ (80096a8 <_dtoa_r+0x8a0>)
 80094ea:	2200      	movs	r2, #0
 80094ec:	f7f7 f8ac 	bl	8000648 <__aeabi_dmul>
 80094f0:	2200      	movs	r2, #0
 80094f2:	2300      	movs	r3, #0
 80094f4:	4604      	mov	r4, r0
 80094f6:	460d      	mov	r5, r1
 80094f8:	f7f7 fb0e 	bl	8000b18 <__aeabi_dcmpeq>
 80094fc:	2800      	cmp	r0, #0
 80094fe:	d09f      	beq.n	8009440 <_dtoa_r+0x638>
 8009500:	e7d1      	b.n	80094a6 <_dtoa_r+0x69e>
 8009502:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009504:	2a00      	cmp	r2, #0
 8009506:	f000 80ea 	beq.w	80096de <_dtoa_r+0x8d6>
 800950a:	9a07      	ldr	r2, [sp, #28]
 800950c:	2a01      	cmp	r2, #1
 800950e:	f300 80cd 	bgt.w	80096ac <_dtoa_r+0x8a4>
 8009512:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009514:	2a00      	cmp	r2, #0
 8009516:	f000 80c1 	beq.w	800969c <_dtoa_r+0x894>
 800951a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800951e:	9c08      	ldr	r4, [sp, #32]
 8009520:	9e00      	ldr	r6, [sp, #0]
 8009522:	9a00      	ldr	r2, [sp, #0]
 8009524:	441a      	add	r2, r3
 8009526:	9200      	str	r2, [sp, #0]
 8009528:	9a06      	ldr	r2, [sp, #24]
 800952a:	2101      	movs	r1, #1
 800952c:	441a      	add	r2, r3
 800952e:	4648      	mov	r0, r9
 8009530:	9206      	str	r2, [sp, #24]
 8009532:	f000 fc77 	bl	8009e24 <__i2b>
 8009536:	4605      	mov	r5, r0
 8009538:	b166      	cbz	r6, 8009554 <_dtoa_r+0x74c>
 800953a:	9b06      	ldr	r3, [sp, #24]
 800953c:	2b00      	cmp	r3, #0
 800953e:	dd09      	ble.n	8009554 <_dtoa_r+0x74c>
 8009540:	42b3      	cmp	r3, r6
 8009542:	9a00      	ldr	r2, [sp, #0]
 8009544:	bfa8      	it	ge
 8009546:	4633      	movge	r3, r6
 8009548:	1ad2      	subs	r2, r2, r3
 800954a:	9200      	str	r2, [sp, #0]
 800954c:	9a06      	ldr	r2, [sp, #24]
 800954e:	1af6      	subs	r6, r6, r3
 8009550:	1ad3      	subs	r3, r2, r3
 8009552:	9306      	str	r3, [sp, #24]
 8009554:	9b08      	ldr	r3, [sp, #32]
 8009556:	b30b      	cbz	r3, 800959c <_dtoa_r+0x794>
 8009558:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800955a:	2b00      	cmp	r3, #0
 800955c:	f000 80c6 	beq.w	80096ec <_dtoa_r+0x8e4>
 8009560:	2c00      	cmp	r4, #0
 8009562:	f000 80c0 	beq.w	80096e6 <_dtoa_r+0x8de>
 8009566:	4629      	mov	r1, r5
 8009568:	4622      	mov	r2, r4
 800956a:	4648      	mov	r0, r9
 800956c:	f000 fd12 	bl	8009f94 <__pow5mult>
 8009570:	9a02      	ldr	r2, [sp, #8]
 8009572:	4601      	mov	r1, r0
 8009574:	4605      	mov	r5, r0
 8009576:	4648      	mov	r0, r9
 8009578:	f000 fc6a 	bl	8009e50 <__multiply>
 800957c:	9902      	ldr	r1, [sp, #8]
 800957e:	4680      	mov	r8, r0
 8009580:	4648      	mov	r0, r9
 8009582:	f000 fb51 	bl	8009c28 <_Bfree>
 8009586:	9b08      	ldr	r3, [sp, #32]
 8009588:	1b1b      	subs	r3, r3, r4
 800958a:	9308      	str	r3, [sp, #32]
 800958c:	f000 80b1 	beq.w	80096f2 <_dtoa_r+0x8ea>
 8009590:	9a08      	ldr	r2, [sp, #32]
 8009592:	4641      	mov	r1, r8
 8009594:	4648      	mov	r0, r9
 8009596:	f000 fcfd 	bl	8009f94 <__pow5mult>
 800959a:	9002      	str	r0, [sp, #8]
 800959c:	2101      	movs	r1, #1
 800959e:	4648      	mov	r0, r9
 80095a0:	f000 fc40 	bl	8009e24 <__i2b>
 80095a4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80095a6:	4604      	mov	r4, r0
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	f000 81d8 	beq.w	800995e <_dtoa_r+0xb56>
 80095ae:	461a      	mov	r2, r3
 80095b0:	4601      	mov	r1, r0
 80095b2:	4648      	mov	r0, r9
 80095b4:	f000 fcee 	bl	8009f94 <__pow5mult>
 80095b8:	9b07      	ldr	r3, [sp, #28]
 80095ba:	2b01      	cmp	r3, #1
 80095bc:	4604      	mov	r4, r0
 80095be:	f300 809f 	bgt.w	8009700 <_dtoa_r+0x8f8>
 80095c2:	9b04      	ldr	r3, [sp, #16]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	f040 8097 	bne.w	80096f8 <_dtoa_r+0x8f0>
 80095ca:	9b05      	ldr	r3, [sp, #20]
 80095cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	f040 8093 	bne.w	80096fc <_dtoa_r+0x8f4>
 80095d6:	9b05      	ldr	r3, [sp, #20]
 80095d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80095dc:	0d1b      	lsrs	r3, r3, #20
 80095de:	051b      	lsls	r3, r3, #20
 80095e0:	b133      	cbz	r3, 80095f0 <_dtoa_r+0x7e8>
 80095e2:	9b00      	ldr	r3, [sp, #0]
 80095e4:	3301      	adds	r3, #1
 80095e6:	9300      	str	r3, [sp, #0]
 80095e8:	9b06      	ldr	r3, [sp, #24]
 80095ea:	3301      	adds	r3, #1
 80095ec:	9306      	str	r3, [sp, #24]
 80095ee:	2301      	movs	r3, #1
 80095f0:	9308      	str	r3, [sp, #32]
 80095f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	f000 81b8 	beq.w	800996a <_dtoa_r+0xb62>
 80095fa:	6923      	ldr	r3, [r4, #16]
 80095fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009600:	6918      	ldr	r0, [r3, #16]
 8009602:	f000 fbc3 	bl	8009d8c <__hi0bits>
 8009606:	f1c0 0020 	rsb	r0, r0, #32
 800960a:	9b06      	ldr	r3, [sp, #24]
 800960c:	4418      	add	r0, r3
 800960e:	f010 001f 	ands.w	r0, r0, #31
 8009612:	f000 8082 	beq.w	800971a <_dtoa_r+0x912>
 8009616:	f1c0 0320 	rsb	r3, r0, #32
 800961a:	2b04      	cmp	r3, #4
 800961c:	dd73      	ble.n	8009706 <_dtoa_r+0x8fe>
 800961e:	9b00      	ldr	r3, [sp, #0]
 8009620:	f1c0 001c 	rsb	r0, r0, #28
 8009624:	4403      	add	r3, r0
 8009626:	9300      	str	r3, [sp, #0]
 8009628:	9b06      	ldr	r3, [sp, #24]
 800962a:	4403      	add	r3, r0
 800962c:	4406      	add	r6, r0
 800962e:	9306      	str	r3, [sp, #24]
 8009630:	9b00      	ldr	r3, [sp, #0]
 8009632:	2b00      	cmp	r3, #0
 8009634:	dd05      	ble.n	8009642 <_dtoa_r+0x83a>
 8009636:	9902      	ldr	r1, [sp, #8]
 8009638:	461a      	mov	r2, r3
 800963a:	4648      	mov	r0, r9
 800963c:	f000 fd04 	bl	800a048 <__lshift>
 8009640:	9002      	str	r0, [sp, #8]
 8009642:	9b06      	ldr	r3, [sp, #24]
 8009644:	2b00      	cmp	r3, #0
 8009646:	dd05      	ble.n	8009654 <_dtoa_r+0x84c>
 8009648:	4621      	mov	r1, r4
 800964a:	461a      	mov	r2, r3
 800964c:	4648      	mov	r0, r9
 800964e:	f000 fcfb 	bl	800a048 <__lshift>
 8009652:	4604      	mov	r4, r0
 8009654:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009656:	2b00      	cmp	r3, #0
 8009658:	d061      	beq.n	800971e <_dtoa_r+0x916>
 800965a:	9802      	ldr	r0, [sp, #8]
 800965c:	4621      	mov	r1, r4
 800965e:	f000 fd5f 	bl	800a120 <__mcmp>
 8009662:	2800      	cmp	r0, #0
 8009664:	da5b      	bge.n	800971e <_dtoa_r+0x916>
 8009666:	2300      	movs	r3, #0
 8009668:	9902      	ldr	r1, [sp, #8]
 800966a:	220a      	movs	r2, #10
 800966c:	4648      	mov	r0, r9
 800966e:	f000 fafd 	bl	8009c6c <__multadd>
 8009672:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009674:	9002      	str	r0, [sp, #8]
 8009676:	f107 38ff 	add.w	r8, r7, #4294967295
 800967a:	2b00      	cmp	r3, #0
 800967c:	f000 8177 	beq.w	800996e <_dtoa_r+0xb66>
 8009680:	4629      	mov	r1, r5
 8009682:	2300      	movs	r3, #0
 8009684:	220a      	movs	r2, #10
 8009686:	4648      	mov	r0, r9
 8009688:	f000 faf0 	bl	8009c6c <__multadd>
 800968c:	f1bb 0f00 	cmp.w	fp, #0
 8009690:	4605      	mov	r5, r0
 8009692:	dc6f      	bgt.n	8009774 <_dtoa_r+0x96c>
 8009694:	9b07      	ldr	r3, [sp, #28]
 8009696:	2b02      	cmp	r3, #2
 8009698:	dc49      	bgt.n	800972e <_dtoa_r+0x926>
 800969a:	e06b      	b.n	8009774 <_dtoa_r+0x96c>
 800969c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800969e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80096a2:	e73c      	b.n	800951e <_dtoa_r+0x716>
 80096a4:	3fe00000 	.word	0x3fe00000
 80096a8:	40240000 	.word	0x40240000
 80096ac:	9b03      	ldr	r3, [sp, #12]
 80096ae:	1e5c      	subs	r4, r3, #1
 80096b0:	9b08      	ldr	r3, [sp, #32]
 80096b2:	42a3      	cmp	r3, r4
 80096b4:	db09      	blt.n	80096ca <_dtoa_r+0x8c2>
 80096b6:	1b1c      	subs	r4, r3, r4
 80096b8:	9b03      	ldr	r3, [sp, #12]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	f6bf af30 	bge.w	8009520 <_dtoa_r+0x718>
 80096c0:	9b00      	ldr	r3, [sp, #0]
 80096c2:	9a03      	ldr	r2, [sp, #12]
 80096c4:	1a9e      	subs	r6, r3, r2
 80096c6:	2300      	movs	r3, #0
 80096c8:	e72b      	b.n	8009522 <_dtoa_r+0x71a>
 80096ca:	9b08      	ldr	r3, [sp, #32]
 80096cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80096ce:	9408      	str	r4, [sp, #32]
 80096d0:	1ae3      	subs	r3, r4, r3
 80096d2:	441a      	add	r2, r3
 80096d4:	9e00      	ldr	r6, [sp, #0]
 80096d6:	9b03      	ldr	r3, [sp, #12]
 80096d8:	920d      	str	r2, [sp, #52]	@ 0x34
 80096da:	2400      	movs	r4, #0
 80096dc:	e721      	b.n	8009522 <_dtoa_r+0x71a>
 80096de:	9c08      	ldr	r4, [sp, #32]
 80096e0:	9e00      	ldr	r6, [sp, #0]
 80096e2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80096e4:	e728      	b.n	8009538 <_dtoa_r+0x730>
 80096e6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80096ea:	e751      	b.n	8009590 <_dtoa_r+0x788>
 80096ec:	9a08      	ldr	r2, [sp, #32]
 80096ee:	9902      	ldr	r1, [sp, #8]
 80096f0:	e750      	b.n	8009594 <_dtoa_r+0x78c>
 80096f2:	f8cd 8008 	str.w	r8, [sp, #8]
 80096f6:	e751      	b.n	800959c <_dtoa_r+0x794>
 80096f8:	2300      	movs	r3, #0
 80096fa:	e779      	b.n	80095f0 <_dtoa_r+0x7e8>
 80096fc:	9b04      	ldr	r3, [sp, #16]
 80096fe:	e777      	b.n	80095f0 <_dtoa_r+0x7e8>
 8009700:	2300      	movs	r3, #0
 8009702:	9308      	str	r3, [sp, #32]
 8009704:	e779      	b.n	80095fa <_dtoa_r+0x7f2>
 8009706:	d093      	beq.n	8009630 <_dtoa_r+0x828>
 8009708:	9a00      	ldr	r2, [sp, #0]
 800970a:	331c      	adds	r3, #28
 800970c:	441a      	add	r2, r3
 800970e:	9200      	str	r2, [sp, #0]
 8009710:	9a06      	ldr	r2, [sp, #24]
 8009712:	441a      	add	r2, r3
 8009714:	441e      	add	r6, r3
 8009716:	9206      	str	r2, [sp, #24]
 8009718:	e78a      	b.n	8009630 <_dtoa_r+0x828>
 800971a:	4603      	mov	r3, r0
 800971c:	e7f4      	b.n	8009708 <_dtoa_r+0x900>
 800971e:	9b03      	ldr	r3, [sp, #12]
 8009720:	2b00      	cmp	r3, #0
 8009722:	46b8      	mov	r8, r7
 8009724:	dc20      	bgt.n	8009768 <_dtoa_r+0x960>
 8009726:	469b      	mov	fp, r3
 8009728:	9b07      	ldr	r3, [sp, #28]
 800972a:	2b02      	cmp	r3, #2
 800972c:	dd1e      	ble.n	800976c <_dtoa_r+0x964>
 800972e:	f1bb 0f00 	cmp.w	fp, #0
 8009732:	f47f adb1 	bne.w	8009298 <_dtoa_r+0x490>
 8009736:	4621      	mov	r1, r4
 8009738:	465b      	mov	r3, fp
 800973a:	2205      	movs	r2, #5
 800973c:	4648      	mov	r0, r9
 800973e:	f000 fa95 	bl	8009c6c <__multadd>
 8009742:	4601      	mov	r1, r0
 8009744:	4604      	mov	r4, r0
 8009746:	9802      	ldr	r0, [sp, #8]
 8009748:	f000 fcea 	bl	800a120 <__mcmp>
 800974c:	2800      	cmp	r0, #0
 800974e:	f77f ada3 	ble.w	8009298 <_dtoa_r+0x490>
 8009752:	4656      	mov	r6, sl
 8009754:	2331      	movs	r3, #49	@ 0x31
 8009756:	f806 3b01 	strb.w	r3, [r6], #1
 800975a:	f108 0801 	add.w	r8, r8, #1
 800975e:	e59f      	b.n	80092a0 <_dtoa_r+0x498>
 8009760:	9c03      	ldr	r4, [sp, #12]
 8009762:	46b8      	mov	r8, r7
 8009764:	4625      	mov	r5, r4
 8009766:	e7f4      	b.n	8009752 <_dtoa_r+0x94a>
 8009768:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800976c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800976e:	2b00      	cmp	r3, #0
 8009770:	f000 8101 	beq.w	8009976 <_dtoa_r+0xb6e>
 8009774:	2e00      	cmp	r6, #0
 8009776:	dd05      	ble.n	8009784 <_dtoa_r+0x97c>
 8009778:	4629      	mov	r1, r5
 800977a:	4632      	mov	r2, r6
 800977c:	4648      	mov	r0, r9
 800977e:	f000 fc63 	bl	800a048 <__lshift>
 8009782:	4605      	mov	r5, r0
 8009784:	9b08      	ldr	r3, [sp, #32]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d05c      	beq.n	8009844 <_dtoa_r+0xa3c>
 800978a:	6869      	ldr	r1, [r5, #4]
 800978c:	4648      	mov	r0, r9
 800978e:	f000 fa0b 	bl	8009ba8 <_Balloc>
 8009792:	4606      	mov	r6, r0
 8009794:	b928      	cbnz	r0, 80097a2 <_dtoa_r+0x99a>
 8009796:	4b82      	ldr	r3, [pc, #520]	@ (80099a0 <_dtoa_r+0xb98>)
 8009798:	4602      	mov	r2, r0
 800979a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800979e:	f7ff bb4a 	b.w	8008e36 <_dtoa_r+0x2e>
 80097a2:	692a      	ldr	r2, [r5, #16]
 80097a4:	3202      	adds	r2, #2
 80097a6:	0092      	lsls	r2, r2, #2
 80097a8:	f105 010c 	add.w	r1, r5, #12
 80097ac:	300c      	adds	r0, #12
 80097ae:	f002 f883 	bl	800b8b8 <memcpy>
 80097b2:	2201      	movs	r2, #1
 80097b4:	4631      	mov	r1, r6
 80097b6:	4648      	mov	r0, r9
 80097b8:	f000 fc46 	bl	800a048 <__lshift>
 80097bc:	f10a 0301 	add.w	r3, sl, #1
 80097c0:	9300      	str	r3, [sp, #0]
 80097c2:	eb0a 030b 	add.w	r3, sl, fp
 80097c6:	9308      	str	r3, [sp, #32]
 80097c8:	9b04      	ldr	r3, [sp, #16]
 80097ca:	f003 0301 	and.w	r3, r3, #1
 80097ce:	462f      	mov	r7, r5
 80097d0:	9306      	str	r3, [sp, #24]
 80097d2:	4605      	mov	r5, r0
 80097d4:	9b00      	ldr	r3, [sp, #0]
 80097d6:	9802      	ldr	r0, [sp, #8]
 80097d8:	4621      	mov	r1, r4
 80097da:	f103 3bff 	add.w	fp, r3, #4294967295
 80097de:	f7ff fa8b 	bl	8008cf8 <quorem>
 80097e2:	4603      	mov	r3, r0
 80097e4:	3330      	adds	r3, #48	@ 0x30
 80097e6:	9003      	str	r0, [sp, #12]
 80097e8:	4639      	mov	r1, r7
 80097ea:	9802      	ldr	r0, [sp, #8]
 80097ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80097ee:	f000 fc97 	bl	800a120 <__mcmp>
 80097f2:	462a      	mov	r2, r5
 80097f4:	9004      	str	r0, [sp, #16]
 80097f6:	4621      	mov	r1, r4
 80097f8:	4648      	mov	r0, r9
 80097fa:	f000 fcad 	bl	800a158 <__mdiff>
 80097fe:	68c2      	ldr	r2, [r0, #12]
 8009800:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009802:	4606      	mov	r6, r0
 8009804:	bb02      	cbnz	r2, 8009848 <_dtoa_r+0xa40>
 8009806:	4601      	mov	r1, r0
 8009808:	9802      	ldr	r0, [sp, #8]
 800980a:	f000 fc89 	bl	800a120 <__mcmp>
 800980e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009810:	4602      	mov	r2, r0
 8009812:	4631      	mov	r1, r6
 8009814:	4648      	mov	r0, r9
 8009816:	920c      	str	r2, [sp, #48]	@ 0x30
 8009818:	9309      	str	r3, [sp, #36]	@ 0x24
 800981a:	f000 fa05 	bl	8009c28 <_Bfree>
 800981e:	9b07      	ldr	r3, [sp, #28]
 8009820:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009822:	9e00      	ldr	r6, [sp, #0]
 8009824:	ea42 0103 	orr.w	r1, r2, r3
 8009828:	9b06      	ldr	r3, [sp, #24]
 800982a:	4319      	orrs	r1, r3
 800982c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800982e:	d10d      	bne.n	800984c <_dtoa_r+0xa44>
 8009830:	2b39      	cmp	r3, #57	@ 0x39
 8009832:	d027      	beq.n	8009884 <_dtoa_r+0xa7c>
 8009834:	9a04      	ldr	r2, [sp, #16]
 8009836:	2a00      	cmp	r2, #0
 8009838:	dd01      	ble.n	800983e <_dtoa_r+0xa36>
 800983a:	9b03      	ldr	r3, [sp, #12]
 800983c:	3331      	adds	r3, #49	@ 0x31
 800983e:	f88b 3000 	strb.w	r3, [fp]
 8009842:	e52e      	b.n	80092a2 <_dtoa_r+0x49a>
 8009844:	4628      	mov	r0, r5
 8009846:	e7b9      	b.n	80097bc <_dtoa_r+0x9b4>
 8009848:	2201      	movs	r2, #1
 800984a:	e7e2      	b.n	8009812 <_dtoa_r+0xa0a>
 800984c:	9904      	ldr	r1, [sp, #16]
 800984e:	2900      	cmp	r1, #0
 8009850:	db04      	blt.n	800985c <_dtoa_r+0xa54>
 8009852:	9807      	ldr	r0, [sp, #28]
 8009854:	4301      	orrs	r1, r0
 8009856:	9806      	ldr	r0, [sp, #24]
 8009858:	4301      	orrs	r1, r0
 800985a:	d120      	bne.n	800989e <_dtoa_r+0xa96>
 800985c:	2a00      	cmp	r2, #0
 800985e:	ddee      	ble.n	800983e <_dtoa_r+0xa36>
 8009860:	9902      	ldr	r1, [sp, #8]
 8009862:	9300      	str	r3, [sp, #0]
 8009864:	2201      	movs	r2, #1
 8009866:	4648      	mov	r0, r9
 8009868:	f000 fbee 	bl	800a048 <__lshift>
 800986c:	4621      	mov	r1, r4
 800986e:	9002      	str	r0, [sp, #8]
 8009870:	f000 fc56 	bl	800a120 <__mcmp>
 8009874:	2800      	cmp	r0, #0
 8009876:	9b00      	ldr	r3, [sp, #0]
 8009878:	dc02      	bgt.n	8009880 <_dtoa_r+0xa78>
 800987a:	d1e0      	bne.n	800983e <_dtoa_r+0xa36>
 800987c:	07da      	lsls	r2, r3, #31
 800987e:	d5de      	bpl.n	800983e <_dtoa_r+0xa36>
 8009880:	2b39      	cmp	r3, #57	@ 0x39
 8009882:	d1da      	bne.n	800983a <_dtoa_r+0xa32>
 8009884:	2339      	movs	r3, #57	@ 0x39
 8009886:	f88b 3000 	strb.w	r3, [fp]
 800988a:	4633      	mov	r3, r6
 800988c:	461e      	mov	r6, r3
 800988e:	3b01      	subs	r3, #1
 8009890:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009894:	2a39      	cmp	r2, #57	@ 0x39
 8009896:	d04e      	beq.n	8009936 <_dtoa_r+0xb2e>
 8009898:	3201      	adds	r2, #1
 800989a:	701a      	strb	r2, [r3, #0]
 800989c:	e501      	b.n	80092a2 <_dtoa_r+0x49a>
 800989e:	2a00      	cmp	r2, #0
 80098a0:	dd03      	ble.n	80098aa <_dtoa_r+0xaa2>
 80098a2:	2b39      	cmp	r3, #57	@ 0x39
 80098a4:	d0ee      	beq.n	8009884 <_dtoa_r+0xa7c>
 80098a6:	3301      	adds	r3, #1
 80098a8:	e7c9      	b.n	800983e <_dtoa_r+0xa36>
 80098aa:	9a00      	ldr	r2, [sp, #0]
 80098ac:	9908      	ldr	r1, [sp, #32]
 80098ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 80098b2:	428a      	cmp	r2, r1
 80098b4:	d028      	beq.n	8009908 <_dtoa_r+0xb00>
 80098b6:	9902      	ldr	r1, [sp, #8]
 80098b8:	2300      	movs	r3, #0
 80098ba:	220a      	movs	r2, #10
 80098bc:	4648      	mov	r0, r9
 80098be:	f000 f9d5 	bl	8009c6c <__multadd>
 80098c2:	42af      	cmp	r7, r5
 80098c4:	9002      	str	r0, [sp, #8]
 80098c6:	f04f 0300 	mov.w	r3, #0
 80098ca:	f04f 020a 	mov.w	r2, #10
 80098ce:	4639      	mov	r1, r7
 80098d0:	4648      	mov	r0, r9
 80098d2:	d107      	bne.n	80098e4 <_dtoa_r+0xadc>
 80098d4:	f000 f9ca 	bl	8009c6c <__multadd>
 80098d8:	4607      	mov	r7, r0
 80098da:	4605      	mov	r5, r0
 80098dc:	9b00      	ldr	r3, [sp, #0]
 80098de:	3301      	adds	r3, #1
 80098e0:	9300      	str	r3, [sp, #0]
 80098e2:	e777      	b.n	80097d4 <_dtoa_r+0x9cc>
 80098e4:	f000 f9c2 	bl	8009c6c <__multadd>
 80098e8:	4629      	mov	r1, r5
 80098ea:	4607      	mov	r7, r0
 80098ec:	2300      	movs	r3, #0
 80098ee:	220a      	movs	r2, #10
 80098f0:	4648      	mov	r0, r9
 80098f2:	f000 f9bb 	bl	8009c6c <__multadd>
 80098f6:	4605      	mov	r5, r0
 80098f8:	e7f0      	b.n	80098dc <_dtoa_r+0xad4>
 80098fa:	f1bb 0f00 	cmp.w	fp, #0
 80098fe:	bfcc      	ite	gt
 8009900:	465e      	movgt	r6, fp
 8009902:	2601      	movle	r6, #1
 8009904:	4456      	add	r6, sl
 8009906:	2700      	movs	r7, #0
 8009908:	9902      	ldr	r1, [sp, #8]
 800990a:	9300      	str	r3, [sp, #0]
 800990c:	2201      	movs	r2, #1
 800990e:	4648      	mov	r0, r9
 8009910:	f000 fb9a 	bl	800a048 <__lshift>
 8009914:	4621      	mov	r1, r4
 8009916:	9002      	str	r0, [sp, #8]
 8009918:	f000 fc02 	bl	800a120 <__mcmp>
 800991c:	2800      	cmp	r0, #0
 800991e:	dcb4      	bgt.n	800988a <_dtoa_r+0xa82>
 8009920:	d102      	bne.n	8009928 <_dtoa_r+0xb20>
 8009922:	9b00      	ldr	r3, [sp, #0]
 8009924:	07db      	lsls	r3, r3, #31
 8009926:	d4b0      	bmi.n	800988a <_dtoa_r+0xa82>
 8009928:	4633      	mov	r3, r6
 800992a:	461e      	mov	r6, r3
 800992c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009930:	2a30      	cmp	r2, #48	@ 0x30
 8009932:	d0fa      	beq.n	800992a <_dtoa_r+0xb22>
 8009934:	e4b5      	b.n	80092a2 <_dtoa_r+0x49a>
 8009936:	459a      	cmp	sl, r3
 8009938:	d1a8      	bne.n	800988c <_dtoa_r+0xa84>
 800993a:	2331      	movs	r3, #49	@ 0x31
 800993c:	f108 0801 	add.w	r8, r8, #1
 8009940:	f88a 3000 	strb.w	r3, [sl]
 8009944:	e4ad      	b.n	80092a2 <_dtoa_r+0x49a>
 8009946:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009948:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80099a4 <_dtoa_r+0xb9c>
 800994c:	b11b      	cbz	r3, 8009956 <_dtoa_r+0xb4e>
 800994e:	f10a 0308 	add.w	r3, sl, #8
 8009952:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009954:	6013      	str	r3, [r2, #0]
 8009956:	4650      	mov	r0, sl
 8009958:	b017      	add	sp, #92	@ 0x5c
 800995a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800995e:	9b07      	ldr	r3, [sp, #28]
 8009960:	2b01      	cmp	r3, #1
 8009962:	f77f ae2e 	ble.w	80095c2 <_dtoa_r+0x7ba>
 8009966:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009968:	9308      	str	r3, [sp, #32]
 800996a:	2001      	movs	r0, #1
 800996c:	e64d      	b.n	800960a <_dtoa_r+0x802>
 800996e:	f1bb 0f00 	cmp.w	fp, #0
 8009972:	f77f aed9 	ble.w	8009728 <_dtoa_r+0x920>
 8009976:	4656      	mov	r6, sl
 8009978:	9802      	ldr	r0, [sp, #8]
 800997a:	4621      	mov	r1, r4
 800997c:	f7ff f9bc 	bl	8008cf8 <quorem>
 8009980:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009984:	f806 3b01 	strb.w	r3, [r6], #1
 8009988:	eba6 020a 	sub.w	r2, r6, sl
 800998c:	4593      	cmp	fp, r2
 800998e:	ddb4      	ble.n	80098fa <_dtoa_r+0xaf2>
 8009990:	9902      	ldr	r1, [sp, #8]
 8009992:	2300      	movs	r3, #0
 8009994:	220a      	movs	r2, #10
 8009996:	4648      	mov	r0, r9
 8009998:	f000 f968 	bl	8009c6c <__multadd>
 800999c:	9002      	str	r0, [sp, #8]
 800999e:	e7eb      	b.n	8009978 <_dtoa_r+0xb70>
 80099a0:	0800e1d9 	.word	0x0800e1d9
 80099a4:	0800e15d 	.word	0x0800e15d

080099a8 <_free_r>:
 80099a8:	b538      	push	{r3, r4, r5, lr}
 80099aa:	4605      	mov	r5, r0
 80099ac:	2900      	cmp	r1, #0
 80099ae:	d041      	beq.n	8009a34 <_free_r+0x8c>
 80099b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099b4:	1f0c      	subs	r4, r1, #4
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	bfb8      	it	lt
 80099ba:	18e4      	addlt	r4, r4, r3
 80099bc:	f000 f8e8 	bl	8009b90 <__malloc_lock>
 80099c0:	4a1d      	ldr	r2, [pc, #116]	@ (8009a38 <_free_r+0x90>)
 80099c2:	6813      	ldr	r3, [r2, #0]
 80099c4:	b933      	cbnz	r3, 80099d4 <_free_r+0x2c>
 80099c6:	6063      	str	r3, [r4, #4]
 80099c8:	6014      	str	r4, [r2, #0]
 80099ca:	4628      	mov	r0, r5
 80099cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099d0:	f000 b8e4 	b.w	8009b9c <__malloc_unlock>
 80099d4:	42a3      	cmp	r3, r4
 80099d6:	d908      	bls.n	80099ea <_free_r+0x42>
 80099d8:	6820      	ldr	r0, [r4, #0]
 80099da:	1821      	adds	r1, r4, r0
 80099dc:	428b      	cmp	r3, r1
 80099de:	bf01      	itttt	eq
 80099e0:	6819      	ldreq	r1, [r3, #0]
 80099e2:	685b      	ldreq	r3, [r3, #4]
 80099e4:	1809      	addeq	r1, r1, r0
 80099e6:	6021      	streq	r1, [r4, #0]
 80099e8:	e7ed      	b.n	80099c6 <_free_r+0x1e>
 80099ea:	461a      	mov	r2, r3
 80099ec:	685b      	ldr	r3, [r3, #4]
 80099ee:	b10b      	cbz	r3, 80099f4 <_free_r+0x4c>
 80099f0:	42a3      	cmp	r3, r4
 80099f2:	d9fa      	bls.n	80099ea <_free_r+0x42>
 80099f4:	6811      	ldr	r1, [r2, #0]
 80099f6:	1850      	adds	r0, r2, r1
 80099f8:	42a0      	cmp	r0, r4
 80099fa:	d10b      	bne.n	8009a14 <_free_r+0x6c>
 80099fc:	6820      	ldr	r0, [r4, #0]
 80099fe:	4401      	add	r1, r0
 8009a00:	1850      	adds	r0, r2, r1
 8009a02:	4283      	cmp	r3, r0
 8009a04:	6011      	str	r1, [r2, #0]
 8009a06:	d1e0      	bne.n	80099ca <_free_r+0x22>
 8009a08:	6818      	ldr	r0, [r3, #0]
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	6053      	str	r3, [r2, #4]
 8009a0e:	4408      	add	r0, r1
 8009a10:	6010      	str	r0, [r2, #0]
 8009a12:	e7da      	b.n	80099ca <_free_r+0x22>
 8009a14:	d902      	bls.n	8009a1c <_free_r+0x74>
 8009a16:	230c      	movs	r3, #12
 8009a18:	602b      	str	r3, [r5, #0]
 8009a1a:	e7d6      	b.n	80099ca <_free_r+0x22>
 8009a1c:	6820      	ldr	r0, [r4, #0]
 8009a1e:	1821      	adds	r1, r4, r0
 8009a20:	428b      	cmp	r3, r1
 8009a22:	bf04      	itt	eq
 8009a24:	6819      	ldreq	r1, [r3, #0]
 8009a26:	685b      	ldreq	r3, [r3, #4]
 8009a28:	6063      	str	r3, [r4, #4]
 8009a2a:	bf04      	itt	eq
 8009a2c:	1809      	addeq	r1, r1, r0
 8009a2e:	6021      	streq	r1, [r4, #0]
 8009a30:	6054      	str	r4, [r2, #4]
 8009a32:	e7ca      	b.n	80099ca <_free_r+0x22>
 8009a34:	bd38      	pop	{r3, r4, r5, pc}
 8009a36:	bf00      	nop
 8009a38:	200005e4 	.word	0x200005e4

08009a3c <malloc>:
 8009a3c:	4b02      	ldr	r3, [pc, #8]	@ (8009a48 <malloc+0xc>)
 8009a3e:	4601      	mov	r1, r0
 8009a40:	6818      	ldr	r0, [r3, #0]
 8009a42:	f000 b825 	b.w	8009a90 <_malloc_r>
 8009a46:	bf00      	nop
 8009a48:	20000054 	.word	0x20000054

08009a4c <sbrk_aligned>:
 8009a4c:	b570      	push	{r4, r5, r6, lr}
 8009a4e:	4e0f      	ldr	r6, [pc, #60]	@ (8009a8c <sbrk_aligned+0x40>)
 8009a50:	460c      	mov	r4, r1
 8009a52:	6831      	ldr	r1, [r6, #0]
 8009a54:	4605      	mov	r5, r0
 8009a56:	b911      	cbnz	r1, 8009a5e <sbrk_aligned+0x12>
 8009a58:	f001 ff1e 	bl	800b898 <_sbrk_r>
 8009a5c:	6030      	str	r0, [r6, #0]
 8009a5e:	4621      	mov	r1, r4
 8009a60:	4628      	mov	r0, r5
 8009a62:	f001 ff19 	bl	800b898 <_sbrk_r>
 8009a66:	1c43      	adds	r3, r0, #1
 8009a68:	d103      	bne.n	8009a72 <sbrk_aligned+0x26>
 8009a6a:	f04f 34ff 	mov.w	r4, #4294967295
 8009a6e:	4620      	mov	r0, r4
 8009a70:	bd70      	pop	{r4, r5, r6, pc}
 8009a72:	1cc4      	adds	r4, r0, #3
 8009a74:	f024 0403 	bic.w	r4, r4, #3
 8009a78:	42a0      	cmp	r0, r4
 8009a7a:	d0f8      	beq.n	8009a6e <sbrk_aligned+0x22>
 8009a7c:	1a21      	subs	r1, r4, r0
 8009a7e:	4628      	mov	r0, r5
 8009a80:	f001 ff0a 	bl	800b898 <_sbrk_r>
 8009a84:	3001      	adds	r0, #1
 8009a86:	d1f2      	bne.n	8009a6e <sbrk_aligned+0x22>
 8009a88:	e7ef      	b.n	8009a6a <sbrk_aligned+0x1e>
 8009a8a:	bf00      	nop
 8009a8c:	200005e0 	.word	0x200005e0

08009a90 <_malloc_r>:
 8009a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a94:	1ccd      	adds	r5, r1, #3
 8009a96:	f025 0503 	bic.w	r5, r5, #3
 8009a9a:	3508      	adds	r5, #8
 8009a9c:	2d0c      	cmp	r5, #12
 8009a9e:	bf38      	it	cc
 8009aa0:	250c      	movcc	r5, #12
 8009aa2:	2d00      	cmp	r5, #0
 8009aa4:	4606      	mov	r6, r0
 8009aa6:	db01      	blt.n	8009aac <_malloc_r+0x1c>
 8009aa8:	42a9      	cmp	r1, r5
 8009aaa:	d904      	bls.n	8009ab6 <_malloc_r+0x26>
 8009aac:	230c      	movs	r3, #12
 8009aae:	6033      	str	r3, [r6, #0]
 8009ab0:	2000      	movs	r0, #0
 8009ab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ab6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009b8c <_malloc_r+0xfc>
 8009aba:	f000 f869 	bl	8009b90 <__malloc_lock>
 8009abe:	f8d8 3000 	ldr.w	r3, [r8]
 8009ac2:	461c      	mov	r4, r3
 8009ac4:	bb44      	cbnz	r4, 8009b18 <_malloc_r+0x88>
 8009ac6:	4629      	mov	r1, r5
 8009ac8:	4630      	mov	r0, r6
 8009aca:	f7ff ffbf 	bl	8009a4c <sbrk_aligned>
 8009ace:	1c43      	adds	r3, r0, #1
 8009ad0:	4604      	mov	r4, r0
 8009ad2:	d158      	bne.n	8009b86 <_malloc_r+0xf6>
 8009ad4:	f8d8 4000 	ldr.w	r4, [r8]
 8009ad8:	4627      	mov	r7, r4
 8009ada:	2f00      	cmp	r7, #0
 8009adc:	d143      	bne.n	8009b66 <_malloc_r+0xd6>
 8009ade:	2c00      	cmp	r4, #0
 8009ae0:	d04b      	beq.n	8009b7a <_malloc_r+0xea>
 8009ae2:	6823      	ldr	r3, [r4, #0]
 8009ae4:	4639      	mov	r1, r7
 8009ae6:	4630      	mov	r0, r6
 8009ae8:	eb04 0903 	add.w	r9, r4, r3
 8009aec:	f001 fed4 	bl	800b898 <_sbrk_r>
 8009af0:	4581      	cmp	r9, r0
 8009af2:	d142      	bne.n	8009b7a <_malloc_r+0xea>
 8009af4:	6821      	ldr	r1, [r4, #0]
 8009af6:	1a6d      	subs	r5, r5, r1
 8009af8:	4629      	mov	r1, r5
 8009afa:	4630      	mov	r0, r6
 8009afc:	f7ff ffa6 	bl	8009a4c <sbrk_aligned>
 8009b00:	3001      	adds	r0, #1
 8009b02:	d03a      	beq.n	8009b7a <_malloc_r+0xea>
 8009b04:	6823      	ldr	r3, [r4, #0]
 8009b06:	442b      	add	r3, r5
 8009b08:	6023      	str	r3, [r4, #0]
 8009b0a:	f8d8 3000 	ldr.w	r3, [r8]
 8009b0e:	685a      	ldr	r2, [r3, #4]
 8009b10:	bb62      	cbnz	r2, 8009b6c <_malloc_r+0xdc>
 8009b12:	f8c8 7000 	str.w	r7, [r8]
 8009b16:	e00f      	b.n	8009b38 <_malloc_r+0xa8>
 8009b18:	6822      	ldr	r2, [r4, #0]
 8009b1a:	1b52      	subs	r2, r2, r5
 8009b1c:	d420      	bmi.n	8009b60 <_malloc_r+0xd0>
 8009b1e:	2a0b      	cmp	r2, #11
 8009b20:	d917      	bls.n	8009b52 <_malloc_r+0xc2>
 8009b22:	1961      	adds	r1, r4, r5
 8009b24:	42a3      	cmp	r3, r4
 8009b26:	6025      	str	r5, [r4, #0]
 8009b28:	bf18      	it	ne
 8009b2a:	6059      	strne	r1, [r3, #4]
 8009b2c:	6863      	ldr	r3, [r4, #4]
 8009b2e:	bf08      	it	eq
 8009b30:	f8c8 1000 	streq.w	r1, [r8]
 8009b34:	5162      	str	r2, [r4, r5]
 8009b36:	604b      	str	r3, [r1, #4]
 8009b38:	4630      	mov	r0, r6
 8009b3a:	f000 f82f 	bl	8009b9c <__malloc_unlock>
 8009b3e:	f104 000b 	add.w	r0, r4, #11
 8009b42:	1d23      	adds	r3, r4, #4
 8009b44:	f020 0007 	bic.w	r0, r0, #7
 8009b48:	1ac2      	subs	r2, r0, r3
 8009b4a:	bf1c      	itt	ne
 8009b4c:	1a1b      	subne	r3, r3, r0
 8009b4e:	50a3      	strne	r3, [r4, r2]
 8009b50:	e7af      	b.n	8009ab2 <_malloc_r+0x22>
 8009b52:	6862      	ldr	r2, [r4, #4]
 8009b54:	42a3      	cmp	r3, r4
 8009b56:	bf0c      	ite	eq
 8009b58:	f8c8 2000 	streq.w	r2, [r8]
 8009b5c:	605a      	strne	r2, [r3, #4]
 8009b5e:	e7eb      	b.n	8009b38 <_malloc_r+0xa8>
 8009b60:	4623      	mov	r3, r4
 8009b62:	6864      	ldr	r4, [r4, #4]
 8009b64:	e7ae      	b.n	8009ac4 <_malloc_r+0x34>
 8009b66:	463c      	mov	r4, r7
 8009b68:	687f      	ldr	r7, [r7, #4]
 8009b6a:	e7b6      	b.n	8009ada <_malloc_r+0x4a>
 8009b6c:	461a      	mov	r2, r3
 8009b6e:	685b      	ldr	r3, [r3, #4]
 8009b70:	42a3      	cmp	r3, r4
 8009b72:	d1fb      	bne.n	8009b6c <_malloc_r+0xdc>
 8009b74:	2300      	movs	r3, #0
 8009b76:	6053      	str	r3, [r2, #4]
 8009b78:	e7de      	b.n	8009b38 <_malloc_r+0xa8>
 8009b7a:	230c      	movs	r3, #12
 8009b7c:	6033      	str	r3, [r6, #0]
 8009b7e:	4630      	mov	r0, r6
 8009b80:	f000 f80c 	bl	8009b9c <__malloc_unlock>
 8009b84:	e794      	b.n	8009ab0 <_malloc_r+0x20>
 8009b86:	6005      	str	r5, [r0, #0]
 8009b88:	e7d6      	b.n	8009b38 <_malloc_r+0xa8>
 8009b8a:	bf00      	nop
 8009b8c:	200005e4 	.word	0x200005e4

08009b90 <__malloc_lock>:
 8009b90:	4801      	ldr	r0, [pc, #4]	@ (8009b98 <__malloc_lock+0x8>)
 8009b92:	f7ff b8a8 	b.w	8008ce6 <__retarget_lock_acquire_recursive>
 8009b96:	bf00      	nop
 8009b98:	200005dc 	.word	0x200005dc

08009b9c <__malloc_unlock>:
 8009b9c:	4801      	ldr	r0, [pc, #4]	@ (8009ba4 <__malloc_unlock+0x8>)
 8009b9e:	f7ff b8a3 	b.w	8008ce8 <__retarget_lock_release_recursive>
 8009ba2:	bf00      	nop
 8009ba4:	200005dc 	.word	0x200005dc

08009ba8 <_Balloc>:
 8009ba8:	b570      	push	{r4, r5, r6, lr}
 8009baa:	69c6      	ldr	r6, [r0, #28]
 8009bac:	4604      	mov	r4, r0
 8009bae:	460d      	mov	r5, r1
 8009bb0:	b976      	cbnz	r6, 8009bd0 <_Balloc+0x28>
 8009bb2:	2010      	movs	r0, #16
 8009bb4:	f7ff ff42 	bl	8009a3c <malloc>
 8009bb8:	4602      	mov	r2, r0
 8009bba:	61e0      	str	r0, [r4, #28]
 8009bbc:	b920      	cbnz	r0, 8009bc8 <_Balloc+0x20>
 8009bbe:	4b18      	ldr	r3, [pc, #96]	@ (8009c20 <_Balloc+0x78>)
 8009bc0:	4818      	ldr	r0, [pc, #96]	@ (8009c24 <_Balloc+0x7c>)
 8009bc2:	216b      	movs	r1, #107	@ 0x6b
 8009bc4:	f001 fe90 	bl	800b8e8 <__assert_func>
 8009bc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009bcc:	6006      	str	r6, [r0, #0]
 8009bce:	60c6      	str	r6, [r0, #12]
 8009bd0:	69e6      	ldr	r6, [r4, #28]
 8009bd2:	68f3      	ldr	r3, [r6, #12]
 8009bd4:	b183      	cbz	r3, 8009bf8 <_Balloc+0x50>
 8009bd6:	69e3      	ldr	r3, [r4, #28]
 8009bd8:	68db      	ldr	r3, [r3, #12]
 8009bda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009bde:	b9b8      	cbnz	r0, 8009c10 <_Balloc+0x68>
 8009be0:	2101      	movs	r1, #1
 8009be2:	fa01 f605 	lsl.w	r6, r1, r5
 8009be6:	1d72      	adds	r2, r6, #5
 8009be8:	0092      	lsls	r2, r2, #2
 8009bea:	4620      	mov	r0, r4
 8009bec:	f001 fe9a 	bl	800b924 <_calloc_r>
 8009bf0:	b160      	cbz	r0, 8009c0c <_Balloc+0x64>
 8009bf2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009bf6:	e00e      	b.n	8009c16 <_Balloc+0x6e>
 8009bf8:	2221      	movs	r2, #33	@ 0x21
 8009bfa:	2104      	movs	r1, #4
 8009bfc:	4620      	mov	r0, r4
 8009bfe:	f001 fe91 	bl	800b924 <_calloc_r>
 8009c02:	69e3      	ldr	r3, [r4, #28]
 8009c04:	60f0      	str	r0, [r6, #12]
 8009c06:	68db      	ldr	r3, [r3, #12]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d1e4      	bne.n	8009bd6 <_Balloc+0x2e>
 8009c0c:	2000      	movs	r0, #0
 8009c0e:	bd70      	pop	{r4, r5, r6, pc}
 8009c10:	6802      	ldr	r2, [r0, #0]
 8009c12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009c16:	2300      	movs	r3, #0
 8009c18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009c1c:	e7f7      	b.n	8009c0e <_Balloc+0x66>
 8009c1e:	bf00      	nop
 8009c20:	0800e16a 	.word	0x0800e16a
 8009c24:	0800e1ea 	.word	0x0800e1ea

08009c28 <_Bfree>:
 8009c28:	b570      	push	{r4, r5, r6, lr}
 8009c2a:	69c6      	ldr	r6, [r0, #28]
 8009c2c:	4605      	mov	r5, r0
 8009c2e:	460c      	mov	r4, r1
 8009c30:	b976      	cbnz	r6, 8009c50 <_Bfree+0x28>
 8009c32:	2010      	movs	r0, #16
 8009c34:	f7ff ff02 	bl	8009a3c <malloc>
 8009c38:	4602      	mov	r2, r0
 8009c3a:	61e8      	str	r0, [r5, #28]
 8009c3c:	b920      	cbnz	r0, 8009c48 <_Bfree+0x20>
 8009c3e:	4b09      	ldr	r3, [pc, #36]	@ (8009c64 <_Bfree+0x3c>)
 8009c40:	4809      	ldr	r0, [pc, #36]	@ (8009c68 <_Bfree+0x40>)
 8009c42:	218f      	movs	r1, #143	@ 0x8f
 8009c44:	f001 fe50 	bl	800b8e8 <__assert_func>
 8009c48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c4c:	6006      	str	r6, [r0, #0]
 8009c4e:	60c6      	str	r6, [r0, #12]
 8009c50:	b13c      	cbz	r4, 8009c62 <_Bfree+0x3a>
 8009c52:	69eb      	ldr	r3, [r5, #28]
 8009c54:	6862      	ldr	r2, [r4, #4]
 8009c56:	68db      	ldr	r3, [r3, #12]
 8009c58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009c5c:	6021      	str	r1, [r4, #0]
 8009c5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009c62:	bd70      	pop	{r4, r5, r6, pc}
 8009c64:	0800e16a 	.word	0x0800e16a
 8009c68:	0800e1ea 	.word	0x0800e1ea

08009c6c <__multadd>:
 8009c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c70:	690d      	ldr	r5, [r1, #16]
 8009c72:	4607      	mov	r7, r0
 8009c74:	460c      	mov	r4, r1
 8009c76:	461e      	mov	r6, r3
 8009c78:	f101 0c14 	add.w	ip, r1, #20
 8009c7c:	2000      	movs	r0, #0
 8009c7e:	f8dc 3000 	ldr.w	r3, [ip]
 8009c82:	b299      	uxth	r1, r3
 8009c84:	fb02 6101 	mla	r1, r2, r1, r6
 8009c88:	0c1e      	lsrs	r6, r3, #16
 8009c8a:	0c0b      	lsrs	r3, r1, #16
 8009c8c:	fb02 3306 	mla	r3, r2, r6, r3
 8009c90:	b289      	uxth	r1, r1
 8009c92:	3001      	adds	r0, #1
 8009c94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009c98:	4285      	cmp	r5, r0
 8009c9a:	f84c 1b04 	str.w	r1, [ip], #4
 8009c9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009ca2:	dcec      	bgt.n	8009c7e <__multadd+0x12>
 8009ca4:	b30e      	cbz	r6, 8009cea <__multadd+0x7e>
 8009ca6:	68a3      	ldr	r3, [r4, #8]
 8009ca8:	42ab      	cmp	r3, r5
 8009caa:	dc19      	bgt.n	8009ce0 <__multadd+0x74>
 8009cac:	6861      	ldr	r1, [r4, #4]
 8009cae:	4638      	mov	r0, r7
 8009cb0:	3101      	adds	r1, #1
 8009cb2:	f7ff ff79 	bl	8009ba8 <_Balloc>
 8009cb6:	4680      	mov	r8, r0
 8009cb8:	b928      	cbnz	r0, 8009cc6 <__multadd+0x5a>
 8009cba:	4602      	mov	r2, r0
 8009cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8009cf0 <__multadd+0x84>)
 8009cbe:	480d      	ldr	r0, [pc, #52]	@ (8009cf4 <__multadd+0x88>)
 8009cc0:	21ba      	movs	r1, #186	@ 0xba
 8009cc2:	f001 fe11 	bl	800b8e8 <__assert_func>
 8009cc6:	6922      	ldr	r2, [r4, #16]
 8009cc8:	3202      	adds	r2, #2
 8009cca:	f104 010c 	add.w	r1, r4, #12
 8009cce:	0092      	lsls	r2, r2, #2
 8009cd0:	300c      	adds	r0, #12
 8009cd2:	f001 fdf1 	bl	800b8b8 <memcpy>
 8009cd6:	4621      	mov	r1, r4
 8009cd8:	4638      	mov	r0, r7
 8009cda:	f7ff ffa5 	bl	8009c28 <_Bfree>
 8009cde:	4644      	mov	r4, r8
 8009ce0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009ce4:	3501      	adds	r5, #1
 8009ce6:	615e      	str	r6, [r3, #20]
 8009ce8:	6125      	str	r5, [r4, #16]
 8009cea:	4620      	mov	r0, r4
 8009cec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cf0:	0800e1d9 	.word	0x0800e1d9
 8009cf4:	0800e1ea 	.word	0x0800e1ea

08009cf8 <__s2b>:
 8009cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cfc:	460c      	mov	r4, r1
 8009cfe:	4615      	mov	r5, r2
 8009d00:	461f      	mov	r7, r3
 8009d02:	2209      	movs	r2, #9
 8009d04:	3308      	adds	r3, #8
 8009d06:	4606      	mov	r6, r0
 8009d08:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d0c:	2100      	movs	r1, #0
 8009d0e:	2201      	movs	r2, #1
 8009d10:	429a      	cmp	r2, r3
 8009d12:	db09      	blt.n	8009d28 <__s2b+0x30>
 8009d14:	4630      	mov	r0, r6
 8009d16:	f7ff ff47 	bl	8009ba8 <_Balloc>
 8009d1a:	b940      	cbnz	r0, 8009d2e <__s2b+0x36>
 8009d1c:	4602      	mov	r2, r0
 8009d1e:	4b19      	ldr	r3, [pc, #100]	@ (8009d84 <__s2b+0x8c>)
 8009d20:	4819      	ldr	r0, [pc, #100]	@ (8009d88 <__s2b+0x90>)
 8009d22:	21d3      	movs	r1, #211	@ 0xd3
 8009d24:	f001 fde0 	bl	800b8e8 <__assert_func>
 8009d28:	0052      	lsls	r2, r2, #1
 8009d2a:	3101      	adds	r1, #1
 8009d2c:	e7f0      	b.n	8009d10 <__s2b+0x18>
 8009d2e:	9b08      	ldr	r3, [sp, #32]
 8009d30:	6143      	str	r3, [r0, #20]
 8009d32:	2d09      	cmp	r5, #9
 8009d34:	f04f 0301 	mov.w	r3, #1
 8009d38:	6103      	str	r3, [r0, #16]
 8009d3a:	dd16      	ble.n	8009d6a <__s2b+0x72>
 8009d3c:	f104 0909 	add.w	r9, r4, #9
 8009d40:	46c8      	mov	r8, r9
 8009d42:	442c      	add	r4, r5
 8009d44:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009d48:	4601      	mov	r1, r0
 8009d4a:	3b30      	subs	r3, #48	@ 0x30
 8009d4c:	220a      	movs	r2, #10
 8009d4e:	4630      	mov	r0, r6
 8009d50:	f7ff ff8c 	bl	8009c6c <__multadd>
 8009d54:	45a0      	cmp	r8, r4
 8009d56:	d1f5      	bne.n	8009d44 <__s2b+0x4c>
 8009d58:	f1a5 0408 	sub.w	r4, r5, #8
 8009d5c:	444c      	add	r4, r9
 8009d5e:	1b2d      	subs	r5, r5, r4
 8009d60:	1963      	adds	r3, r4, r5
 8009d62:	42bb      	cmp	r3, r7
 8009d64:	db04      	blt.n	8009d70 <__s2b+0x78>
 8009d66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d6a:	340a      	adds	r4, #10
 8009d6c:	2509      	movs	r5, #9
 8009d6e:	e7f6      	b.n	8009d5e <__s2b+0x66>
 8009d70:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009d74:	4601      	mov	r1, r0
 8009d76:	3b30      	subs	r3, #48	@ 0x30
 8009d78:	220a      	movs	r2, #10
 8009d7a:	4630      	mov	r0, r6
 8009d7c:	f7ff ff76 	bl	8009c6c <__multadd>
 8009d80:	e7ee      	b.n	8009d60 <__s2b+0x68>
 8009d82:	bf00      	nop
 8009d84:	0800e1d9 	.word	0x0800e1d9
 8009d88:	0800e1ea 	.word	0x0800e1ea

08009d8c <__hi0bits>:
 8009d8c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009d90:	4603      	mov	r3, r0
 8009d92:	bf36      	itet	cc
 8009d94:	0403      	lslcc	r3, r0, #16
 8009d96:	2000      	movcs	r0, #0
 8009d98:	2010      	movcc	r0, #16
 8009d9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009d9e:	bf3c      	itt	cc
 8009da0:	021b      	lslcc	r3, r3, #8
 8009da2:	3008      	addcc	r0, #8
 8009da4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009da8:	bf3c      	itt	cc
 8009daa:	011b      	lslcc	r3, r3, #4
 8009dac:	3004      	addcc	r0, #4
 8009dae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009db2:	bf3c      	itt	cc
 8009db4:	009b      	lslcc	r3, r3, #2
 8009db6:	3002      	addcc	r0, #2
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	db05      	blt.n	8009dc8 <__hi0bits+0x3c>
 8009dbc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009dc0:	f100 0001 	add.w	r0, r0, #1
 8009dc4:	bf08      	it	eq
 8009dc6:	2020      	moveq	r0, #32
 8009dc8:	4770      	bx	lr

08009dca <__lo0bits>:
 8009dca:	6803      	ldr	r3, [r0, #0]
 8009dcc:	4602      	mov	r2, r0
 8009dce:	f013 0007 	ands.w	r0, r3, #7
 8009dd2:	d00b      	beq.n	8009dec <__lo0bits+0x22>
 8009dd4:	07d9      	lsls	r1, r3, #31
 8009dd6:	d421      	bmi.n	8009e1c <__lo0bits+0x52>
 8009dd8:	0798      	lsls	r0, r3, #30
 8009dda:	bf49      	itett	mi
 8009ddc:	085b      	lsrmi	r3, r3, #1
 8009dde:	089b      	lsrpl	r3, r3, #2
 8009de0:	2001      	movmi	r0, #1
 8009de2:	6013      	strmi	r3, [r2, #0]
 8009de4:	bf5c      	itt	pl
 8009de6:	6013      	strpl	r3, [r2, #0]
 8009de8:	2002      	movpl	r0, #2
 8009dea:	4770      	bx	lr
 8009dec:	b299      	uxth	r1, r3
 8009dee:	b909      	cbnz	r1, 8009df4 <__lo0bits+0x2a>
 8009df0:	0c1b      	lsrs	r3, r3, #16
 8009df2:	2010      	movs	r0, #16
 8009df4:	b2d9      	uxtb	r1, r3
 8009df6:	b909      	cbnz	r1, 8009dfc <__lo0bits+0x32>
 8009df8:	3008      	adds	r0, #8
 8009dfa:	0a1b      	lsrs	r3, r3, #8
 8009dfc:	0719      	lsls	r1, r3, #28
 8009dfe:	bf04      	itt	eq
 8009e00:	091b      	lsreq	r3, r3, #4
 8009e02:	3004      	addeq	r0, #4
 8009e04:	0799      	lsls	r1, r3, #30
 8009e06:	bf04      	itt	eq
 8009e08:	089b      	lsreq	r3, r3, #2
 8009e0a:	3002      	addeq	r0, #2
 8009e0c:	07d9      	lsls	r1, r3, #31
 8009e0e:	d403      	bmi.n	8009e18 <__lo0bits+0x4e>
 8009e10:	085b      	lsrs	r3, r3, #1
 8009e12:	f100 0001 	add.w	r0, r0, #1
 8009e16:	d003      	beq.n	8009e20 <__lo0bits+0x56>
 8009e18:	6013      	str	r3, [r2, #0]
 8009e1a:	4770      	bx	lr
 8009e1c:	2000      	movs	r0, #0
 8009e1e:	4770      	bx	lr
 8009e20:	2020      	movs	r0, #32
 8009e22:	4770      	bx	lr

08009e24 <__i2b>:
 8009e24:	b510      	push	{r4, lr}
 8009e26:	460c      	mov	r4, r1
 8009e28:	2101      	movs	r1, #1
 8009e2a:	f7ff febd 	bl	8009ba8 <_Balloc>
 8009e2e:	4602      	mov	r2, r0
 8009e30:	b928      	cbnz	r0, 8009e3e <__i2b+0x1a>
 8009e32:	4b05      	ldr	r3, [pc, #20]	@ (8009e48 <__i2b+0x24>)
 8009e34:	4805      	ldr	r0, [pc, #20]	@ (8009e4c <__i2b+0x28>)
 8009e36:	f240 1145 	movw	r1, #325	@ 0x145
 8009e3a:	f001 fd55 	bl	800b8e8 <__assert_func>
 8009e3e:	2301      	movs	r3, #1
 8009e40:	6144      	str	r4, [r0, #20]
 8009e42:	6103      	str	r3, [r0, #16]
 8009e44:	bd10      	pop	{r4, pc}
 8009e46:	bf00      	nop
 8009e48:	0800e1d9 	.word	0x0800e1d9
 8009e4c:	0800e1ea 	.word	0x0800e1ea

08009e50 <__multiply>:
 8009e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e54:	4617      	mov	r7, r2
 8009e56:	690a      	ldr	r2, [r1, #16]
 8009e58:	693b      	ldr	r3, [r7, #16]
 8009e5a:	429a      	cmp	r2, r3
 8009e5c:	bfa8      	it	ge
 8009e5e:	463b      	movge	r3, r7
 8009e60:	4689      	mov	r9, r1
 8009e62:	bfa4      	itt	ge
 8009e64:	460f      	movge	r7, r1
 8009e66:	4699      	movge	r9, r3
 8009e68:	693d      	ldr	r5, [r7, #16]
 8009e6a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009e6e:	68bb      	ldr	r3, [r7, #8]
 8009e70:	6879      	ldr	r1, [r7, #4]
 8009e72:	eb05 060a 	add.w	r6, r5, sl
 8009e76:	42b3      	cmp	r3, r6
 8009e78:	b085      	sub	sp, #20
 8009e7a:	bfb8      	it	lt
 8009e7c:	3101      	addlt	r1, #1
 8009e7e:	f7ff fe93 	bl	8009ba8 <_Balloc>
 8009e82:	b930      	cbnz	r0, 8009e92 <__multiply+0x42>
 8009e84:	4602      	mov	r2, r0
 8009e86:	4b41      	ldr	r3, [pc, #260]	@ (8009f8c <__multiply+0x13c>)
 8009e88:	4841      	ldr	r0, [pc, #260]	@ (8009f90 <__multiply+0x140>)
 8009e8a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009e8e:	f001 fd2b 	bl	800b8e8 <__assert_func>
 8009e92:	f100 0414 	add.w	r4, r0, #20
 8009e96:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009e9a:	4623      	mov	r3, r4
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	4573      	cmp	r3, lr
 8009ea0:	d320      	bcc.n	8009ee4 <__multiply+0x94>
 8009ea2:	f107 0814 	add.w	r8, r7, #20
 8009ea6:	f109 0114 	add.w	r1, r9, #20
 8009eaa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009eae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009eb2:	9302      	str	r3, [sp, #8]
 8009eb4:	1beb      	subs	r3, r5, r7
 8009eb6:	3b15      	subs	r3, #21
 8009eb8:	f023 0303 	bic.w	r3, r3, #3
 8009ebc:	3304      	adds	r3, #4
 8009ebe:	3715      	adds	r7, #21
 8009ec0:	42bd      	cmp	r5, r7
 8009ec2:	bf38      	it	cc
 8009ec4:	2304      	movcc	r3, #4
 8009ec6:	9301      	str	r3, [sp, #4]
 8009ec8:	9b02      	ldr	r3, [sp, #8]
 8009eca:	9103      	str	r1, [sp, #12]
 8009ecc:	428b      	cmp	r3, r1
 8009ece:	d80c      	bhi.n	8009eea <__multiply+0x9a>
 8009ed0:	2e00      	cmp	r6, #0
 8009ed2:	dd03      	ble.n	8009edc <__multiply+0x8c>
 8009ed4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d055      	beq.n	8009f88 <__multiply+0x138>
 8009edc:	6106      	str	r6, [r0, #16]
 8009ede:	b005      	add	sp, #20
 8009ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ee4:	f843 2b04 	str.w	r2, [r3], #4
 8009ee8:	e7d9      	b.n	8009e9e <__multiply+0x4e>
 8009eea:	f8b1 a000 	ldrh.w	sl, [r1]
 8009eee:	f1ba 0f00 	cmp.w	sl, #0
 8009ef2:	d01f      	beq.n	8009f34 <__multiply+0xe4>
 8009ef4:	46c4      	mov	ip, r8
 8009ef6:	46a1      	mov	r9, r4
 8009ef8:	2700      	movs	r7, #0
 8009efa:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009efe:	f8d9 3000 	ldr.w	r3, [r9]
 8009f02:	fa1f fb82 	uxth.w	fp, r2
 8009f06:	b29b      	uxth	r3, r3
 8009f08:	fb0a 330b 	mla	r3, sl, fp, r3
 8009f0c:	443b      	add	r3, r7
 8009f0e:	f8d9 7000 	ldr.w	r7, [r9]
 8009f12:	0c12      	lsrs	r2, r2, #16
 8009f14:	0c3f      	lsrs	r7, r7, #16
 8009f16:	fb0a 7202 	mla	r2, sl, r2, r7
 8009f1a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009f1e:	b29b      	uxth	r3, r3
 8009f20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f24:	4565      	cmp	r5, ip
 8009f26:	f849 3b04 	str.w	r3, [r9], #4
 8009f2a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009f2e:	d8e4      	bhi.n	8009efa <__multiply+0xaa>
 8009f30:	9b01      	ldr	r3, [sp, #4]
 8009f32:	50e7      	str	r7, [r4, r3]
 8009f34:	9b03      	ldr	r3, [sp, #12]
 8009f36:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009f3a:	3104      	adds	r1, #4
 8009f3c:	f1b9 0f00 	cmp.w	r9, #0
 8009f40:	d020      	beq.n	8009f84 <__multiply+0x134>
 8009f42:	6823      	ldr	r3, [r4, #0]
 8009f44:	4647      	mov	r7, r8
 8009f46:	46a4      	mov	ip, r4
 8009f48:	f04f 0a00 	mov.w	sl, #0
 8009f4c:	f8b7 b000 	ldrh.w	fp, [r7]
 8009f50:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009f54:	fb09 220b 	mla	r2, r9, fp, r2
 8009f58:	4452      	add	r2, sl
 8009f5a:	b29b      	uxth	r3, r3
 8009f5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f60:	f84c 3b04 	str.w	r3, [ip], #4
 8009f64:	f857 3b04 	ldr.w	r3, [r7], #4
 8009f68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009f6c:	f8bc 3000 	ldrh.w	r3, [ip]
 8009f70:	fb09 330a 	mla	r3, r9, sl, r3
 8009f74:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009f78:	42bd      	cmp	r5, r7
 8009f7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009f7e:	d8e5      	bhi.n	8009f4c <__multiply+0xfc>
 8009f80:	9a01      	ldr	r2, [sp, #4]
 8009f82:	50a3      	str	r3, [r4, r2]
 8009f84:	3404      	adds	r4, #4
 8009f86:	e79f      	b.n	8009ec8 <__multiply+0x78>
 8009f88:	3e01      	subs	r6, #1
 8009f8a:	e7a1      	b.n	8009ed0 <__multiply+0x80>
 8009f8c:	0800e1d9 	.word	0x0800e1d9
 8009f90:	0800e1ea 	.word	0x0800e1ea

08009f94 <__pow5mult>:
 8009f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f98:	4615      	mov	r5, r2
 8009f9a:	f012 0203 	ands.w	r2, r2, #3
 8009f9e:	4607      	mov	r7, r0
 8009fa0:	460e      	mov	r6, r1
 8009fa2:	d007      	beq.n	8009fb4 <__pow5mult+0x20>
 8009fa4:	4c25      	ldr	r4, [pc, #148]	@ (800a03c <__pow5mult+0xa8>)
 8009fa6:	3a01      	subs	r2, #1
 8009fa8:	2300      	movs	r3, #0
 8009faa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009fae:	f7ff fe5d 	bl	8009c6c <__multadd>
 8009fb2:	4606      	mov	r6, r0
 8009fb4:	10ad      	asrs	r5, r5, #2
 8009fb6:	d03d      	beq.n	800a034 <__pow5mult+0xa0>
 8009fb8:	69fc      	ldr	r4, [r7, #28]
 8009fba:	b97c      	cbnz	r4, 8009fdc <__pow5mult+0x48>
 8009fbc:	2010      	movs	r0, #16
 8009fbe:	f7ff fd3d 	bl	8009a3c <malloc>
 8009fc2:	4602      	mov	r2, r0
 8009fc4:	61f8      	str	r0, [r7, #28]
 8009fc6:	b928      	cbnz	r0, 8009fd4 <__pow5mult+0x40>
 8009fc8:	4b1d      	ldr	r3, [pc, #116]	@ (800a040 <__pow5mult+0xac>)
 8009fca:	481e      	ldr	r0, [pc, #120]	@ (800a044 <__pow5mult+0xb0>)
 8009fcc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009fd0:	f001 fc8a 	bl	800b8e8 <__assert_func>
 8009fd4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009fd8:	6004      	str	r4, [r0, #0]
 8009fda:	60c4      	str	r4, [r0, #12]
 8009fdc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009fe0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009fe4:	b94c      	cbnz	r4, 8009ffa <__pow5mult+0x66>
 8009fe6:	f240 2171 	movw	r1, #625	@ 0x271
 8009fea:	4638      	mov	r0, r7
 8009fec:	f7ff ff1a 	bl	8009e24 <__i2b>
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	f8c8 0008 	str.w	r0, [r8, #8]
 8009ff6:	4604      	mov	r4, r0
 8009ff8:	6003      	str	r3, [r0, #0]
 8009ffa:	f04f 0900 	mov.w	r9, #0
 8009ffe:	07eb      	lsls	r3, r5, #31
 800a000:	d50a      	bpl.n	800a018 <__pow5mult+0x84>
 800a002:	4631      	mov	r1, r6
 800a004:	4622      	mov	r2, r4
 800a006:	4638      	mov	r0, r7
 800a008:	f7ff ff22 	bl	8009e50 <__multiply>
 800a00c:	4631      	mov	r1, r6
 800a00e:	4680      	mov	r8, r0
 800a010:	4638      	mov	r0, r7
 800a012:	f7ff fe09 	bl	8009c28 <_Bfree>
 800a016:	4646      	mov	r6, r8
 800a018:	106d      	asrs	r5, r5, #1
 800a01a:	d00b      	beq.n	800a034 <__pow5mult+0xa0>
 800a01c:	6820      	ldr	r0, [r4, #0]
 800a01e:	b938      	cbnz	r0, 800a030 <__pow5mult+0x9c>
 800a020:	4622      	mov	r2, r4
 800a022:	4621      	mov	r1, r4
 800a024:	4638      	mov	r0, r7
 800a026:	f7ff ff13 	bl	8009e50 <__multiply>
 800a02a:	6020      	str	r0, [r4, #0]
 800a02c:	f8c0 9000 	str.w	r9, [r0]
 800a030:	4604      	mov	r4, r0
 800a032:	e7e4      	b.n	8009ffe <__pow5mult+0x6a>
 800a034:	4630      	mov	r0, r6
 800a036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a03a:	bf00      	nop
 800a03c:	0800e2fc 	.word	0x0800e2fc
 800a040:	0800e16a 	.word	0x0800e16a
 800a044:	0800e1ea 	.word	0x0800e1ea

0800a048 <__lshift>:
 800a048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a04c:	460c      	mov	r4, r1
 800a04e:	6849      	ldr	r1, [r1, #4]
 800a050:	6923      	ldr	r3, [r4, #16]
 800a052:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a056:	68a3      	ldr	r3, [r4, #8]
 800a058:	4607      	mov	r7, r0
 800a05a:	4691      	mov	r9, r2
 800a05c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a060:	f108 0601 	add.w	r6, r8, #1
 800a064:	42b3      	cmp	r3, r6
 800a066:	db0b      	blt.n	800a080 <__lshift+0x38>
 800a068:	4638      	mov	r0, r7
 800a06a:	f7ff fd9d 	bl	8009ba8 <_Balloc>
 800a06e:	4605      	mov	r5, r0
 800a070:	b948      	cbnz	r0, 800a086 <__lshift+0x3e>
 800a072:	4602      	mov	r2, r0
 800a074:	4b28      	ldr	r3, [pc, #160]	@ (800a118 <__lshift+0xd0>)
 800a076:	4829      	ldr	r0, [pc, #164]	@ (800a11c <__lshift+0xd4>)
 800a078:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a07c:	f001 fc34 	bl	800b8e8 <__assert_func>
 800a080:	3101      	adds	r1, #1
 800a082:	005b      	lsls	r3, r3, #1
 800a084:	e7ee      	b.n	800a064 <__lshift+0x1c>
 800a086:	2300      	movs	r3, #0
 800a088:	f100 0114 	add.w	r1, r0, #20
 800a08c:	f100 0210 	add.w	r2, r0, #16
 800a090:	4618      	mov	r0, r3
 800a092:	4553      	cmp	r3, sl
 800a094:	db33      	blt.n	800a0fe <__lshift+0xb6>
 800a096:	6920      	ldr	r0, [r4, #16]
 800a098:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a09c:	f104 0314 	add.w	r3, r4, #20
 800a0a0:	f019 091f 	ands.w	r9, r9, #31
 800a0a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a0a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a0ac:	d02b      	beq.n	800a106 <__lshift+0xbe>
 800a0ae:	f1c9 0e20 	rsb	lr, r9, #32
 800a0b2:	468a      	mov	sl, r1
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	6818      	ldr	r0, [r3, #0]
 800a0b8:	fa00 f009 	lsl.w	r0, r0, r9
 800a0bc:	4310      	orrs	r0, r2
 800a0be:	f84a 0b04 	str.w	r0, [sl], #4
 800a0c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0c6:	459c      	cmp	ip, r3
 800a0c8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a0cc:	d8f3      	bhi.n	800a0b6 <__lshift+0x6e>
 800a0ce:	ebac 0304 	sub.w	r3, ip, r4
 800a0d2:	3b15      	subs	r3, #21
 800a0d4:	f023 0303 	bic.w	r3, r3, #3
 800a0d8:	3304      	adds	r3, #4
 800a0da:	f104 0015 	add.w	r0, r4, #21
 800a0de:	4560      	cmp	r0, ip
 800a0e0:	bf88      	it	hi
 800a0e2:	2304      	movhi	r3, #4
 800a0e4:	50ca      	str	r2, [r1, r3]
 800a0e6:	b10a      	cbz	r2, 800a0ec <__lshift+0xa4>
 800a0e8:	f108 0602 	add.w	r6, r8, #2
 800a0ec:	3e01      	subs	r6, #1
 800a0ee:	4638      	mov	r0, r7
 800a0f0:	612e      	str	r6, [r5, #16]
 800a0f2:	4621      	mov	r1, r4
 800a0f4:	f7ff fd98 	bl	8009c28 <_Bfree>
 800a0f8:	4628      	mov	r0, r5
 800a0fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0fe:	f842 0f04 	str.w	r0, [r2, #4]!
 800a102:	3301      	adds	r3, #1
 800a104:	e7c5      	b.n	800a092 <__lshift+0x4a>
 800a106:	3904      	subs	r1, #4
 800a108:	f853 2b04 	ldr.w	r2, [r3], #4
 800a10c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a110:	459c      	cmp	ip, r3
 800a112:	d8f9      	bhi.n	800a108 <__lshift+0xc0>
 800a114:	e7ea      	b.n	800a0ec <__lshift+0xa4>
 800a116:	bf00      	nop
 800a118:	0800e1d9 	.word	0x0800e1d9
 800a11c:	0800e1ea 	.word	0x0800e1ea

0800a120 <__mcmp>:
 800a120:	690a      	ldr	r2, [r1, #16]
 800a122:	4603      	mov	r3, r0
 800a124:	6900      	ldr	r0, [r0, #16]
 800a126:	1a80      	subs	r0, r0, r2
 800a128:	b530      	push	{r4, r5, lr}
 800a12a:	d10e      	bne.n	800a14a <__mcmp+0x2a>
 800a12c:	3314      	adds	r3, #20
 800a12e:	3114      	adds	r1, #20
 800a130:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a134:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a138:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a13c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a140:	4295      	cmp	r5, r2
 800a142:	d003      	beq.n	800a14c <__mcmp+0x2c>
 800a144:	d205      	bcs.n	800a152 <__mcmp+0x32>
 800a146:	f04f 30ff 	mov.w	r0, #4294967295
 800a14a:	bd30      	pop	{r4, r5, pc}
 800a14c:	42a3      	cmp	r3, r4
 800a14e:	d3f3      	bcc.n	800a138 <__mcmp+0x18>
 800a150:	e7fb      	b.n	800a14a <__mcmp+0x2a>
 800a152:	2001      	movs	r0, #1
 800a154:	e7f9      	b.n	800a14a <__mcmp+0x2a>
	...

0800a158 <__mdiff>:
 800a158:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a15c:	4689      	mov	r9, r1
 800a15e:	4606      	mov	r6, r0
 800a160:	4611      	mov	r1, r2
 800a162:	4648      	mov	r0, r9
 800a164:	4614      	mov	r4, r2
 800a166:	f7ff ffdb 	bl	800a120 <__mcmp>
 800a16a:	1e05      	subs	r5, r0, #0
 800a16c:	d112      	bne.n	800a194 <__mdiff+0x3c>
 800a16e:	4629      	mov	r1, r5
 800a170:	4630      	mov	r0, r6
 800a172:	f7ff fd19 	bl	8009ba8 <_Balloc>
 800a176:	4602      	mov	r2, r0
 800a178:	b928      	cbnz	r0, 800a186 <__mdiff+0x2e>
 800a17a:	4b3f      	ldr	r3, [pc, #252]	@ (800a278 <__mdiff+0x120>)
 800a17c:	f240 2137 	movw	r1, #567	@ 0x237
 800a180:	483e      	ldr	r0, [pc, #248]	@ (800a27c <__mdiff+0x124>)
 800a182:	f001 fbb1 	bl	800b8e8 <__assert_func>
 800a186:	2301      	movs	r3, #1
 800a188:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a18c:	4610      	mov	r0, r2
 800a18e:	b003      	add	sp, #12
 800a190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a194:	bfbc      	itt	lt
 800a196:	464b      	movlt	r3, r9
 800a198:	46a1      	movlt	r9, r4
 800a19a:	4630      	mov	r0, r6
 800a19c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a1a0:	bfba      	itte	lt
 800a1a2:	461c      	movlt	r4, r3
 800a1a4:	2501      	movlt	r5, #1
 800a1a6:	2500      	movge	r5, #0
 800a1a8:	f7ff fcfe 	bl	8009ba8 <_Balloc>
 800a1ac:	4602      	mov	r2, r0
 800a1ae:	b918      	cbnz	r0, 800a1b8 <__mdiff+0x60>
 800a1b0:	4b31      	ldr	r3, [pc, #196]	@ (800a278 <__mdiff+0x120>)
 800a1b2:	f240 2145 	movw	r1, #581	@ 0x245
 800a1b6:	e7e3      	b.n	800a180 <__mdiff+0x28>
 800a1b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a1bc:	6926      	ldr	r6, [r4, #16]
 800a1be:	60c5      	str	r5, [r0, #12]
 800a1c0:	f109 0310 	add.w	r3, r9, #16
 800a1c4:	f109 0514 	add.w	r5, r9, #20
 800a1c8:	f104 0e14 	add.w	lr, r4, #20
 800a1cc:	f100 0b14 	add.w	fp, r0, #20
 800a1d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a1d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a1d8:	9301      	str	r3, [sp, #4]
 800a1da:	46d9      	mov	r9, fp
 800a1dc:	f04f 0c00 	mov.w	ip, #0
 800a1e0:	9b01      	ldr	r3, [sp, #4]
 800a1e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a1e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a1ea:	9301      	str	r3, [sp, #4]
 800a1ec:	fa1f f38a 	uxth.w	r3, sl
 800a1f0:	4619      	mov	r1, r3
 800a1f2:	b283      	uxth	r3, r0
 800a1f4:	1acb      	subs	r3, r1, r3
 800a1f6:	0c00      	lsrs	r0, r0, #16
 800a1f8:	4463      	add	r3, ip
 800a1fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a1fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a202:	b29b      	uxth	r3, r3
 800a204:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a208:	4576      	cmp	r6, lr
 800a20a:	f849 3b04 	str.w	r3, [r9], #4
 800a20e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a212:	d8e5      	bhi.n	800a1e0 <__mdiff+0x88>
 800a214:	1b33      	subs	r3, r6, r4
 800a216:	3b15      	subs	r3, #21
 800a218:	f023 0303 	bic.w	r3, r3, #3
 800a21c:	3415      	adds	r4, #21
 800a21e:	3304      	adds	r3, #4
 800a220:	42a6      	cmp	r6, r4
 800a222:	bf38      	it	cc
 800a224:	2304      	movcc	r3, #4
 800a226:	441d      	add	r5, r3
 800a228:	445b      	add	r3, fp
 800a22a:	461e      	mov	r6, r3
 800a22c:	462c      	mov	r4, r5
 800a22e:	4544      	cmp	r4, r8
 800a230:	d30e      	bcc.n	800a250 <__mdiff+0xf8>
 800a232:	f108 0103 	add.w	r1, r8, #3
 800a236:	1b49      	subs	r1, r1, r5
 800a238:	f021 0103 	bic.w	r1, r1, #3
 800a23c:	3d03      	subs	r5, #3
 800a23e:	45a8      	cmp	r8, r5
 800a240:	bf38      	it	cc
 800a242:	2100      	movcc	r1, #0
 800a244:	440b      	add	r3, r1
 800a246:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a24a:	b191      	cbz	r1, 800a272 <__mdiff+0x11a>
 800a24c:	6117      	str	r7, [r2, #16]
 800a24e:	e79d      	b.n	800a18c <__mdiff+0x34>
 800a250:	f854 1b04 	ldr.w	r1, [r4], #4
 800a254:	46e6      	mov	lr, ip
 800a256:	0c08      	lsrs	r0, r1, #16
 800a258:	fa1c fc81 	uxtah	ip, ip, r1
 800a25c:	4471      	add	r1, lr
 800a25e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a262:	b289      	uxth	r1, r1
 800a264:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a268:	f846 1b04 	str.w	r1, [r6], #4
 800a26c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a270:	e7dd      	b.n	800a22e <__mdiff+0xd6>
 800a272:	3f01      	subs	r7, #1
 800a274:	e7e7      	b.n	800a246 <__mdiff+0xee>
 800a276:	bf00      	nop
 800a278:	0800e1d9 	.word	0x0800e1d9
 800a27c:	0800e1ea 	.word	0x0800e1ea

0800a280 <__ulp>:
 800a280:	b082      	sub	sp, #8
 800a282:	ed8d 0b00 	vstr	d0, [sp]
 800a286:	9a01      	ldr	r2, [sp, #4]
 800a288:	4b0f      	ldr	r3, [pc, #60]	@ (800a2c8 <__ulp+0x48>)
 800a28a:	4013      	ands	r3, r2
 800a28c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a290:	2b00      	cmp	r3, #0
 800a292:	dc08      	bgt.n	800a2a6 <__ulp+0x26>
 800a294:	425b      	negs	r3, r3
 800a296:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a29a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a29e:	da04      	bge.n	800a2aa <__ulp+0x2a>
 800a2a0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a2a4:	4113      	asrs	r3, r2
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	e008      	b.n	800a2bc <__ulp+0x3c>
 800a2aa:	f1a2 0314 	sub.w	r3, r2, #20
 800a2ae:	2b1e      	cmp	r3, #30
 800a2b0:	bfda      	itte	le
 800a2b2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a2b6:	40da      	lsrle	r2, r3
 800a2b8:	2201      	movgt	r2, #1
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	4619      	mov	r1, r3
 800a2be:	4610      	mov	r0, r2
 800a2c0:	ec41 0b10 	vmov	d0, r0, r1
 800a2c4:	b002      	add	sp, #8
 800a2c6:	4770      	bx	lr
 800a2c8:	7ff00000 	.word	0x7ff00000

0800a2cc <__b2d>:
 800a2cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2d0:	6906      	ldr	r6, [r0, #16]
 800a2d2:	f100 0814 	add.w	r8, r0, #20
 800a2d6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a2da:	1f37      	subs	r7, r6, #4
 800a2dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a2e0:	4610      	mov	r0, r2
 800a2e2:	f7ff fd53 	bl	8009d8c <__hi0bits>
 800a2e6:	f1c0 0320 	rsb	r3, r0, #32
 800a2ea:	280a      	cmp	r0, #10
 800a2ec:	600b      	str	r3, [r1, #0]
 800a2ee:	491b      	ldr	r1, [pc, #108]	@ (800a35c <__b2d+0x90>)
 800a2f0:	dc15      	bgt.n	800a31e <__b2d+0x52>
 800a2f2:	f1c0 0c0b 	rsb	ip, r0, #11
 800a2f6:	fa22 f30c 	lsr.w	r3, r2, ip
 800a2fa:	45b8      	cmp	r8, r7
 800a2fc:	ea43 0501 	orr.w	r5, r3, r1
 800a300:	bf34      	ite	cc
 800a302:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a306:	2300      	movcs	r3, #0
 800a308:	3015      	adds	r0, #21
 800a30a:	fa02 f000 	lsl.w	r0, r2, r0
 800a30e:	fa23 f30c 	lsr.w	r3, r3, ip
 800a312:	4303      	orrs	r3, r0
 800a314:	461c      	mov	r4, r3
 800a316:	ec45 4b10 	vmov	d0, r4, r5
 800a31a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a31e:	45b8      	cmp	r8, r7
 800a320:	bf3a      	itte	cc
 800a322:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a326:	f1a6 0708 	subcc.w	r7, r6, #8
 800a32a:	2300      	movcs	r3, #0
 800a32c:	380b      	subs	r0, #11
 800a32e:	d012      	beq.n	800a356 <__b2d+0x8a>
 800a330:	f1c0 0120 	rsb	r1, r0, #32
 800a334:	fa23 f401 	lsr.w	r4, r3, r1
 800a338:	4082      	lsls	r2, r0
 800a33a:	4322      	orrs	r2, r4
 800a33c:	4547      	cmp	r7, r8
 800a33e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a342:	bf8c      	ite	hi
 800a344:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a348:	2200      	movls	r2, #0
 800a34a:	4083      	lsls	r3, r0
 800a34c:	40ca      	lsrs	r2, r1
 800a34e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a352:	4313      	orrs	r3, r2
 800a354:	e7de      	b.n	800a314 <__b2d+0x48>
 800a356:	ea42 0501 	orr.w	r5, r2, r1
 800a35a:	e7db      	b.n	800a314 <__b2d+0x48>
 800a35c:	3ff00000 	.word	0x3ff00000

0800a360 <__d2b>:
 800a360:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a364:	460f      	mov	r7, r1
 800a366:	2101      	movs	r1, #1
 800a368:	ec59 8b10 	vmov	r8, r9, d0
 800a36c:	4616      	mov	r6, r2
 800a36e:	f7ff fc1b 	bl	8009ba8 <_Balloc>
 800a372:	4604      	mov	r4, r0
 800a374:	b930      	cbnz	r0, 800a384 <__d2b+0x24>
 800a376:	4602      	mov	r2, r0
 800a378:	4b23      	ldr	r3, [pc, #140]	@ (800a408 <__d2b+0xa8>)
 800a37a:	4824      	ldr	r0, [pc, #144]	@ (800a40c <__d2b+0xac>)
 800a37c:	f240 310f 	movw	r1, #783	@ 0x30f
 800a380:	f001 fab2 	bl	800b8e8 <__assert_func>
 800a384:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a388:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a38c:	b10d      	cbz	r5, 800a392 <__d2b+0x32>
 800a38e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a392:	9301      	str	r3, [sp, #4]
 800a394:	f1b8 0300 	subs.w	r3, r8, #0
 800a398:	d023      	beq.n	800a3e2 <__d2b+0x82>
 800a39a:	4668      	mov	r0, sp
 800a39c:	9300      	str	r3, [sp, #0]
 800a39e:	f7ff fd14 	bl	8009dca <__lo0bits>
 800a3a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a3a6:	b1d0      	cbz	r0, 800a3de <__d2b+0x7e>
 800a3a8:	f1c0 0320 	rsb	r3, r0, #32
 800a3ac:	fa02 f303 	lsl.w	r3, r2, r3
 800a3b0:	430b      	orrs	r3, r1
 800a3b2:	40c2      	lsrs	r2, r0
 800a3b4:	6163      	str	r3, [r4, #20]
 800a3b6:	9201      	str	r2, [sp, #4]
 800a3b8:	9b01      	ldr	r3, [sp, #4]
 800a3ba:	61a3      	str	r3, [r4, #24]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	bf0c      	ite	eq
 800a3c0:	2201      	moveq	r2, #1
 800a3c2:	2202      	movne	r2, #2
 800a3c4:	6122      	str	r2, [r4, #16]
 800a3c6:	b1a5      	cbz	r5, 800a3f2 <__d2b+0x92>
 800a3c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a3cc:	4405      	add	r5, r0
 800a3ce:	603d      	str	r5, [r7, #0]
 800a3d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a3d4:	6030      	str	r0, [r6, #0]
 800a3d6:	4620      	mov	r0, r4
 800a3d8:	b003      	add	sp, #12
 800a3da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a3de:	6161      	str	r1, [r4, #20]
 800a3e0:	e7ea      	b.n	800a3b8 <__d2b+0x58>
 800a3e2:	a801      	add	r0, sp, #4
 800a3e4:	f7ff fcf1 	bl	8009dca <__lo0bits>
 800a3e8:	9b01      	ldr	r3, [sp, #4]
 800a3ea:	6163      	str	r3, [r4, #20]
 800a3ec:	3020      	adds	r0, #32
 800a3ee:	2201      	movs	r2, #1
 800a3f0:	e7e8      	b.n	800a3c4 <__d2b+0x64>
 800a3f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a3f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a3fa:	6038      	str	r0, [r7, #0]
 800a3fc:	6918      	ldr	r0, [r3, #16]
 800a3fe:	f7ff fcc5 	bl	8009d8c <__hi0bits>
 800a402:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a406:	e7e5      	b.n	800a3d4 <__d2b+0x74>
 800a408:	0800e1d9 	.word	0x0800e1d9
 800a40c:	0800e1ea 	.word	0x0800e1ea

0800a410 <__ratio>:
 800a410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a414:	b085      	sub	sp, #20
 800a416:	e9cd 1000 	strd	r1, r0, [sp]
 800a41a:	a902      	add	r1, sp, #8
 800a41c:	f7ff ff56 	bl	800a2cc <__b2d>
 800a420:	9800      	ldr	r0, [sp, #0]
 800a422:	a903      	add	r1, sp, #12
 800a424:	ec55 4b10 	vmov	r4, r5, d0
 800a428:	f7ff ff50 	bl	800a2cc <__b2d>
 800a42c:	9b01      	ldr	r3, [sp, #4]
 800a42e:	6919      	ldr	r1, [r3, #16]
 800a430:	9b00      	ldr	r3, [sp, #0]
 800a432:	691b      	ldr	r3, [r3, #16]
 800a434:	1ac9      	subs	r1, r1, r3
 800a436:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a43a:	1a9b      	subs	r3, r3, r2
 800a43c:	ec5b ab10 	vmov	sl, fp, d0
 800a440:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a444:	2b00      	cmp	r3, #0
 800a446:	bfce      	itee	gt
 800a448:	462a      	movgt	r2, r5
 800a44a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a44e:	465a      	movle	r2, fp
 800a450:	462f      	mov	r7, r5
 800a452:	46d9      	mov	r9, fp
 800a454:	bfcc      	ite	gt
 800a456:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a45a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a45e:	464b      	mov	r3, r9
 800a460:	4652      	mov	r2, sl
 800a462:	4620      	mov	r0, r4
 800a464:	4639      	mov	r1, r7
 800a466:	f7f6 fa19 	bl	800089c <__aeabi_ddiv>
 800a46a:	ec41 0b10 	vmov	d0, r0, r1
 800a46e:	b005      	add	sp, #20
 800a470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a474 <__copybits>:
 800a474:	3901      	subs	r1, #1
 800a476:	b570      	push	{r4, r5, r6, lr}
 800a478:	1149      	asrs	r1, r1, #5
 800a47a:	6914      	ldr	r4, [r2, #16]
 800a47c:	3101      	adds	r1, #1
 800a47e:	f102 0314 	add.w	r3, r2, #20
 800a482:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a486:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a48a:	1f05      	subs	r5, r0, #4
 800a48c:	42a3      	cmp	r3, r4
 800a48e:	d30c      	bcc.n	800a4aa <__copybits+0x36>
 800a490:	1aa3      	subs	r3, r4, r2
 800a492:	3b11      	subs	r3, #17
 800a494:	f023 0303 	bic.w	r3, r3, #3
 800a498:	3211      	adds	r2, #17
 800a49a:	42a2      	cmp	r2, r4
 800a49c:	bf88      	it	hi
 800a49e:	2300      	movhi	r3, #0
 800a4a0:	4418      	add	r0, r3
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	4288      	cmp	r0, r1
 800a4a6:	d305      	bcc.n	800a4b4 <__copybits+0x40>
 800a4a8:	bd70      	pop	{r4, r5, r6, pc}
 800a4aa:	f853 6b04 	ldr.w	r6, [r3], #4
 800a4ae:	f845 6f04 	str.w	r6, [r5, #4]!
 800a4b2:	e7eb      	b.n	800a48c <__copybits+0x18>
 800a4b4:	f840 3b04 	str.w	r3, [r0], #4
 800a4b8:	e7f4      	b.n	800a4a4 <__copybits+0x30>

0800a4ba <__any_on>:
 800a4ba:	f100 0214 	add.w	r2, r0, #20
 800a4be:	6900      	ldr	r0, [r0, #16]
 800a4c0:	114b      	asrs	r3, r1, #5
 800a4c2:	4298      	cmp	r0, r3
 800a4c4:	b510      	push	{r4, lr}
 800a4c6:	db11      	blt.n	800a4ec <__any_on+0x32>
 800a4c8:	dd0a      	ble.n	800a4e0 <__any_on+0x26>
 800a4ca:	f011 011f 	ands.w	r1, r1, #31
 800a4ce:	d007      	beq.n	800a4e0 <__any_on+0x26>
 800a4d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a4d4:	fa24 f001 	lsr.w	r0, r4, r1
 800a4d8:	fa00 f101 	lsl.w	r1, r0, r1
 800a4dc:	428c      	cmp	r4, r1
 800a4de:	d10b      	bne.n	800a4f8 <__any_on+0x3e>
 800a4e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a4e4:	4293      	cmp	r3, r2
 800a4e6:	d803      	bhi.n	800a4f0 <__any_on+0x36>
 800a4e8:	2000      	movs	r0, #0
 800a4ea:	bd10      	pop	{r4, pc}
 800a4ec:	4603      	mov	r3, r0
 800a4ee:	e7f7      	b.n	800a4e0 <__any_on+0x26>
 800a4f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a4f4:	2900      	cmp	r1, #0
 800a4f6:	d0f5      	beq.n	800a4e4 <__any_on+0x2a>
 800a4f8:	2001      	movs	r0, #1
 800a4fa:	e7f6      	b.n	800a4ea <__any_on+0x30>

0800a4fc <sulp>:
 800a4fc:	b570      	push	{r4, r5, r6, lr}
 800a4fe:	4604      	mov	r4, r0
 800a500:	460d      	mov	r5, r1
 800a502:	ec45 4b10 	vmov	d0, r4, r5
 800a506:	4616      	mov	r6, r2
 800a508:	f7ff feba 	bl	800a280 <__ulp>
 800a50c:	ec51 0b10 	vmov	r0, r1, d0
 800a510:	b17e      	cbz	r6, 800a532 <sulp+0x36>
 800a512:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a516:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	dd09      	ble.n	800a532 <sulp+0x36>
 800a51e:	051b      	lsls	r3, r3, #20
 800a520:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a524:	2400      	movs	r4, #0
 800a526:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a52a:	4622      	mov	r2, r4
 800a52c:	462b      	mov	r3, r5
 800a52e:	f7f6 f88b 	bl	8000648 <__aeabi_dmul>
 800a532:	ec41 0b10 	vmov	d0, r0, r1
 800a536:	bd70      	pop	{r4, r5, r6, pc}

0800a538 <_strtod_l>:
 800a538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a53c:	b09f      	sub	sp, #124	@ 0x7c
 800a53e:	460c      	mov	r4, r1
 800a540:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a542:	2200      	movs	r2, #0
 800a544:	921a      	str	r2, [sp, #104]	@ 0x68
 800a546:	9005      	str	r0, [sp, #20]
 800a548:	f04f 0a00 	mov.w	sl, #0
 800a54c:	f04f 0b00 	mov.w	fp, #0
 800a550:	460a      	mov	r2, r1
 800a552:	9219      	str	r2, [sp, #100]	@ 0x64
 800a554:	7811      	ldrb	r1, [r2, #0]
 800a556:	292b      	cmp	r1, #43	@ 0x2b
 800a558:	d04a      	beq.n	800a5f0 <_strtod_l+0xb8>
 800a55a:	d838      	bhi.n	800a5ce <_strtod_l+0x96>
 800a55c:	290d      	cmp	r1, #13
 800a55e:	d832      	bhi.n	800a5c6 <_strtod_l+0x8e>
 800a560:	2908      	cmp	r1, #8
 800a562:	d832      	bhi.n	800a5ca <_strtod_l+0x92>
 800a564:	2900      	cmp	r1, #0
 800a566:	d03b      	beq.n	800a5e0 <_strtod_l+0xa8>
 800a568:	2200      	movs	r2, #0
 800a56a:	920e      	str	r2, [sp, #56]	@ 0x38
 800a56c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a56e:	782a      	ldrb	r2, [r5, #0]
 800a570:	2a30      	cmp	r2, #48	@ 0x30
 800a572:	f040 80b2 	bne.w	800a6da <_strtod_l+0x1a2>
 800a576:	786a      	ldrb	r2, [r5, #1]
 800a578:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a57c:	2a58      	cmp	r2, #88	@ 0x58
 800a57e:	d16e      	bne.n	800a65e <_strtod_l+0x126>
 800a580:	9302      	str	r3, [sp, #8]
 800a582:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a584:	9301      	str	r3, [sp, #4]
 800a586:	ab1a      	add	r3, sp, #104	@ 0x68
 800a588:	9300      	str	r3, [sp, #0]
 800a58a:	4a8f      	ldr	r2, [pc, #572]	@ (800a7c8 <_strtod_l+0x290>)
 800a58c:	9805      	ldr	r0, [sp, #20]
 800a58e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a590:	a919      	add	r1, sp, #100	@ 0x64
 800a592:	f001 fa43 	bl	800ba1c <__gethex>
 800a596:	f010 060f 	ands.w	r6, r0, #15
 800a59a:	4604      	mov	r4, r0
 800a59c:	d005      	beq.n	800a5aa <_strtod_l+0x72>
 800a59e:	2e06      	cmp	r6, #6
 800a5a0:	d128      	bne.n	800a5f4 <_strtod_l+0xbc>
 800a5a2:	3501      	adds	r5, #1
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	9519      	str	r5, [sp, #100]	@ 0x64
 800a5a8:	930e      	str	r3, [sp, #56]	@ 0x38
 800a5aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	f040 858e 	bne.w	800b0ce <_strtod_l+0xb96>
 800a5b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a5b4:	b1cb      	cbz	r3, 800a5ea <_strtod_l+0xb2>
 800a5b6:	4652      	mov	r2, sl
 800a5b8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a5bc:	ec43 2b10 	vmov	d0, r2, r3
 800a5c0:	b01f      	add	sp, #124	@ 0x7c
 800a5c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5c6:	2920      	cmp	r1, #32
 800a5c8:	d1ce      	bne.n	800a568 <_strtod_l+0x30>
 800a5ca:	3201      	adds	r2, #1
 800a5cc:	e7c1      	b.n	800a552 <_strtod_l+0x1a>
 800a5ce:	292d      	cmp	r1, #45	@ 0x2d
 800a5d0:	d1ca      	bne.n	800a568 <_strtod_l+0x30>
 800a5d2:	2101      	movs	r1, #1
 800a5d4:	910e      	str	r1, [sp, #56]	@ 0x38
 800a5d6:	1c51      	adds	r1, r2, #1
 800a5d8:	9119      	str	r1, [sp, #100]	@ 0x64
 800a5da:	7852      	ldrb	r2, [r2, #1]
 800a5dc:	2a00      	cmp	r2, #0
 800a5de:	d1c5      	bne.n	800a56c <_strtod_l+0x34>
 800a5e0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a5e2:	9419      	str	r4, [sp, #100]	@ 0x64
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	f040 8570 	bne.w	800b0ca <_strtod_l+0xb92>
 800a5ea:	4652      	mov	r2, sl
 800a5ec:	465b      	mov	r3, fp
 800a5ee:	e7e5      	b.n	800a5bc <_strtod_l+0x84>
 800a5f0:	2100      	movs	r1, #0
 800a5f2:	e7ef      	b.n	800a5d4 <_strtod_l+0x9c>
 800a5f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a5f6:	b13a      	cbz	r2, 800a608 <_strtod_l+0xd0>
 800a5f8:	2135      	movs	r1, #53	@ 0x35
 800a5fa:	a81c      	add	r0, sp, #112	@ 0x70
 800a5fc:	f7ff ff3a 	bl	800a474 <__copybits>
 800a600:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a602:	9805      	ldr	r0, [sp, #20]
 800a604:	f7ff fb10 	bl	8009c28 <_Bfree>
 800a608:	3e01      	subs	r6, #1
 800a60a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a60c:	2e04      	cmp	r6, #4
 800a60e:	d806      	bhi.n	800a61e <_strtod_l+0xe6>
 800a610:	e8df f006 	tbb	[pc, r6]
 800a614:	201d0314 	.word	0x201d0314
 800a618:	14          	.byte	0x14
 800a619:	00          	.byte	0x00
 800a61a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a61e:	05e1      	lsls	r1, r4, #23
 800a620:	bf48      	it	mi
 800a622:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a626:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a62a:	0d1b      	lsrs	r3, r3, #20
 800a62c:	051b      	lsls	r3, r3, #20
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d1bb      	bne.n	800a5aa <_strtod_l+0x72>
 800a632:	f7fe fb2d 	bl	8008c90 <__errno>
 800a636:	2322      	movs	r3, #34	@ 0x22
 800a638:	6003      	str	r3, [r0, #0]
 800a63a:	e7b6      	b.n	800a5aa <_strtod_l+0x72>
 800a63c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a640:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a644:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a648:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a64c:	e7e7      	b.n	800a61e <_strtod_l+0xe6>
 800a64e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a7d0 <_strtod_l+0x298>
 800a652:	e7e4      	b.n	800a61e <_strtod_l+0xe6>
 800a654:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a658:	f04f 3aff 	mov.w	sl, #4294967295
 800a65c:	e7df      	b.n	800a61e <_strtod_l+0xe6>
 800a65e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a660:	1c5a      	adds	r2, r3, #1
 800a662:	9219      	str	r2, [sp, #100]	@ 0x64
 800a664:	785b      	ldrb	r3, [r3, #1]
 800a666:	2b30      	cmp	r3, #48	@ 0x30
 800a668:	d0f9      	beq.n	800a65e <_strtod_l+0x126>
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d09d      	beq.n	800a5aa <_strtod_l+0x72>
 800a66e:	2301      	movs	r3, #1
 800a670:	2700      	movs	r7, #0
 800a672:	9308      	str	r3, [sp, #32]
 800a674:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a676:	930c      	str	r3, [sp, #48]	@ 0x30
 800a678:	970b      	str	r7, [sp, #44]	@ 0x2c
 800a67a:	46b9      	mov	r9, r7
 800a67c:	220a      	movs	r2, #10
 800a67e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a680:	7805      	ldrb	r5, [r0, #0]
 800a682:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a686:	b2d9      	uxtb	r1, r3
 800a688:	2909      	cmp	r1, #9
 800a68a:	d928      	bls.n	800a6de <_strtod_l+0x1a6>
 800a68c:	494f      	ldr	r1, [pc, #316]	@ (800a7cc <_strtod_l+0x294>)
 800a68e:	2201      	movs	r2, #1
 800a690:	f001 f8ce 	bl	800b830 <strncmp>
 800a694:	2800      	cmp	r0, #0
 800a696:	d032      	beq.n	800a6fe <_strtod_l+0x1c6>
 800a698:	2000      	movs	r0, #0
 800a69a:	462a      	mov	r2, r5
 800a69c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a69e:	464d      	mov	r5, r9
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	2a65      	cmp	r2, #101	@ 0x65
 800a6a4:	d001      	beq.n	800a6aa <_strtod_l+0x172>
 800a6a6:	2a45      	cmp	r2, #69	@ 0x45
 800a6a8:	d114      	bne.n	800a6d4 <_strtod_l+0x19c>
 800a6aa:	b91d      	cbnz	r5, 800a6b4 <_strtod_l+0x17c>
 800a6ac:	9a08      	ldr	r2, [sp, #32]
 800a6ae:	4302      	orrs	r2, r0
 800a6b0:	d096      	beq.n	800a5e0 <_strtod_l+0xa8>
 800a6b2:	2500      	movs	r5, #0
 800a6b4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a6b6:	1c62      	adds	r2, r4, #1
 800a6b8:	9219      	str	r2, [sp, #100]	@ 0x64
 800a6ba:	7862      	ldrb	r2, [r4, #1]
 800a6bc:	2a2b      	cmp	r2, #43	@ 0x2b
 800a6be:	d07a      	beq.n	800a7b6 <_strtod_l+0x27e>
 800a6c0:	2a2d      	cmp	r2, #45	@ 0x2d
 800a6c2:	d07e      	beq.n	800a7c2 <_strtod_l+0x28a>
 800a6c4:	f04f 0c00 	mov.w	ip, #0
 800a6c8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a6cc:	2909      	cmp	r1, #9
 800a6ce:	f240 8085 	bls.w	800a7dc <_strtod_l+0x2a4>
 800a6d2:	9419      	str	r4, [sp, #100]	@ 0x64
 800a6d4:	f04f 0800 	mov.w	r8, #0
 800a6d8:	e0a5      	b.n	800a826 <_strtod_l+0x2ee>
 800a6da:	2300      	movs	r3, #0
 800a6dc:	e7c8      	b.n	800a670 <_strtod_l+0x138>
 800a6de:	f1b9 0f08 	cmp.w	r9, #8
 800a6e2:	bfd8      	it	le
 800a6e4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800a6e6:	f100 0001 	add.w	r0, r0, #1
 800a6ea:	bfda      	itte	le
 800a6ec:	fb02 3301 	mlale	r3, r2, r1, r3
 800a6f0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800a6f2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800a6f6:	f109 0901 	add.w	r9, r9, #1
 800a6fa:	9019      	str	r0, [sp, #100]	@ 0x64
 800a6fc:	e7bf      	b.n	800a67e <_strtod_l+0x146>
 800a6fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a700:	1c5a      	adds	r2, r3, #1
 800a702:	9219      	str	r2, [sp, #100]	@ 0x64
 800a704:	785a      	ldrb	r2, [r3, #1]
 800a706:	f1b9 0f00 	cmp.w	r9, #0
 800a70a:	d03b      	beq.n	800a784 <_strtod_l+0x24c>
 800a70c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a70e:	464d      	mov	r5, r9
 800a710:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a714:	2b09      	cmp	r3, #9
 800a716:	d912      	bls.n	800a73e <_strtod_l+0x206>
 800a718:	2301      	movs	r3, #1
 800a71a:	e7c2      	b.n	800a6a2 <_strtod_l+0x16a>
 800a71c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a71e:	1c5a      	adds	r2, r3, #1
 800a720:	9219      	str	r2, [sp, #100]	@ 0x64
 800a722:	785a      	ldrb	r2, [r3, #1]
 800a724:	3001      	adds	r0, #1
 800a726:	2a30      	cmp	r2, #48	@ 0x30
 800a728:	d0f8      	beq.n	800a71c <_strtod_l+0x1e4>
 800a72a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a72e:	2b08      	cmp	r3, #8
 800a730:	f200 84d2 	bhi.w	800b0d8 <_strtod_l+0xba0>
 800a734:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a736:	900a      	str	r0, [sp, #40]	@ 0x28
 800a738:	2000      	movs	r0, #0
 800a73a:	930c      	str	r3, [sp, #48]	@ 0x30
 800a73c:	4605      	mov	r5, r0
 800a73e:	3a30      	subs	r2, #48	@ 0x30
 800a740:	f100 0301 	add.w	r3, r0, #1
 800a744:	d018      	beq.n	800a778 <_strtod_l+0x240>
 800a746:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a748:	4419      	add	r1, r3
 800a74a:	910a      	str	r1, [sp, #40]	@ 0x28
 800a74c:	462e      	mov	r6, r5
 800a74e:	f04f 0e0a 	mov.w	lr, #10
 800a752:	1c71      	adds	r1, r6, #1
 800a754:	eba1 0c05 	sub.w	ip, r1, r5
 800a758:	4563      	cmp	r3, ip
 800a75a:	dc15      	bgt.n	800a788 <_strtod_l+0x250>
 800a75c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a760:	182b      	adds	r3, r5, r0
 800a762:	2b08      	cmp	r3, #8
 800a764:	f105 0501 	add.w	r5, r5, #1
 800a768:	4405      	add	r5, r0
 800a76a:	dc1a      	bgt.n	800a7a2 <_strtod_l+0x26a>
 800a76c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a76e:	230a      	movs	r3, #10
 800a770:	fb03 2301 	mla	r3, r3, r1, r2
 800a774:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a776:	2300      	movs	r3, #0
 800a778:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a77a:	1c51      	adds	r1, r2, #1
 800a77c:	9119      	str	r1, [sp, #100]	@ 0x64
 800a77e:	7852      	ldrb	r2, [r2, #1]
 800a780:	4618      	mov	r0, r3
 800a782:	e7c5      	b.n	800a710 <_strtod_l+0x1d8>
 800a784:	4648      	mov	r0, r9
 800a786:	e7ce      	b.n	800a726 <_strtod_l+0x1ee>
 800a788:	2e08      	cmp	r6, #8
 800a78a:	dc05      	bgt.n	800a798 <_strtod_l+0x260>
 800a78c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a78e:	fb0e f606 	mul.w	r6, lr, r6
 800a792:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a794:	460e      	mov	r6, r1
 800a796:	e7dc      	b.n	800a752 <_strtod_l+0x21a>
 800a798:	2910      	cmp	r1, #16
 800a79a:	bfd8      	it	le
 800a79c:	fb0e f707 	mulle.w	r7, lr, r7
 800a7a0:	e7f8      	b.n	800a794 <_strtod_l+0x25c>
 800a7a2:	2b0f      	cmp	r3, #15
 800a7a4:	bfdc      	itt	le
 800a7a6:	230a      	movle	r3, #10
 800a7a8:	fb03 2707 	mlale	r7, r3, r7, r2
 800a7ac:	e7e3      	b.n	800a776 <_strtod_l+0x23e>
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	e77a      	b.n	800a6ac <_strtod_l+0x174>
 800a7b6:	f04f 0c00 	mov.w	ip, #0
 800a7ba:	1ca2      	adds	r2, r4, #2
 800a7bc:	9219      	str	r2, [sp, #100]	@ 0x64
 800a7be:	78a2      	ldrb	r2, [r4, #2]
 800a7c0:	e782      	b.n	800a6c8 <_strtod_l+0x190>
 800a7c2:	f04f 0c01 	mov.w	ip, #1
 800a7c6:	e7f8      	b.n	800a7ba <_strtod_l+0x282>
 800a7c8:	0800e40c 	.word	0x0800e40c
 800a7cc:	0800e243 	.word	0x0800e243
 800a7d0:	7ff00000 	.word	0x7ff00000
 800a7d4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a7d6:	1c51      	adds	r1, r2, #1
 800a7d8:	9119      	str	r1, [sp, #100]	@ 0x64
 800a7da:	7852      	ldrb	r2, [r2, #1]
 800a7dc:	2a30      	cmp	r2, #48	@ 0x30
 800a7de:	d0f9      	beq.n	800a7d4 <_strtod_l+0x29c>
 800a7e0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a7e4:	2908      	cmp	r1, #8
 800a7e6:	f63f af75 	bhi.w	800a6d4 <_strtod_l+0x19c>
 800a7ea:	3a30      	subs	r2, #48	@ 0x30
 800a7ec:	9209      	str	r2, [sp, #36]	@ 0x24
 800a7ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a7f0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a7f2:	f04f 080a 	mov.w	r8, #10
 800a7f6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a7f8:	1c56      	adds	r6, r2, #1
 800a7fa:	9619      	str	r6, [sp, #100]	@ 0x64
 800a7fc:	7852      	ldrb	r2, [r2, #1]
 800a7fe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a802:	f1be 0f09 	cmp.w	lr, #9
 800a806:	d939      	bls.n	800a87c <_strtod_l+0x344>
 800a808:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a80a:	1a76      	subs	r6, r6, r1
 800a80c:	2e08      	cmp	r6, #8
 800a80e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a812:	dc03      	bgt.n	800a81c <_strtod_l+0x2e4>
 800a814:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a816:	4588      	cmp	r8, r1
 800a818:	bfa8      	it	ge
 800a81a:	4688      	movge	r8, r1
 800a81c:	f1bc 0f00 	cmp.w	ip, #0
 800a820:	d001      	beq.n	800a826 <_strtod_l+0x2ee>
 800a822:	f1c8 0800 	rsb	r8, r8, #0
 800a826:	2d00      	cmp	r5, #0
 800a828:	d14e      	bne.n	800a8c8 <_strtod_l+0x390>
 800a82a:	9908      	ldr	r1, [sp, #32]
 800a82c:	4308      	orrs	r0, r1
 800a82e:	f47f aebc 	bne.w	800a5aa <_strtod_l+0x72>
 800a832:	2b00      	cmp	r3, #0
 800a834:	f47f aed4 	bne.w	800a5e0 <_strtod_l+0xa8>
 800a838:	2a69      	cmp	r2, #105	@ 0x69
 800a83a:	d028      	beq.n	800a88e <_strtod_l+0x356>
 800a83c:	dc25      	bgt.n	800a88a <_strtod_l+0x352>
 800a83e:	2a49      	cmp	r2, #73	@ 0x49
 800a840:	d025      	beq.n	800a88e <_strtod_l+0x356>
 800a842:	2a4e      	cmp	r2, #78	@ 0x4e
 800a844:	f47f aecc 	bne.w	800a5e0 <_strtod_l+0xa8>
 800a848:	499a      	ldr	r1, [pc, #616]	@ (800aab4 <_strtod_l+0x57c>)
 800a84a:	a819      	add	r0, sp, #100	@ 0x64
 800a84c:	f001 fb08 	bl	800be60 <__match>
 800a850:	2800      	cmp	r0, #0
 800a852:	f43f aec5 	beq.w	800a5e0 <_strtod_l+0xa8>
 800a856:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a858:	781b      	ldrb	r3, [r3, #0]
 800a85a:	2b28      	cmp	r3, #40	@ 0x28
 800a85c:	d12e      	bne.n	800a8bc <_strtod_l+0x384>
 800a85e:	4996      	ldr	r1, [pc, #600]	@ (800aab8 <_strtod_l+0x580>)
 800a860:	aa1c      	add	r2, sp, #112	@ 0x70
 800a862:	a819      	add	r0, sp, #100	@ 0x64
 800a864:	f001 fb10 	bl	800be88 <__hexnan>
 800a868:	2805      	cmp	r0, #5
 800a86a:	d127      	bne.n	800a8bc <_strtod_l+0x384>
 800a86c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a86e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a872:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a876:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a87a:	e696      	b.n	800a5aa <_strtod_l+0x72>
 800a87c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a87e:	fb08 2101 	mla	r1, r8, r1, r2
 800a882:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a886:	9209      	str	r2, [sp, #36]	@ 0x24
 800a888:	e7b5      	b.n	800a7f6 <_strtod_l+0x2be>
 800a88a:	2a6e      	cmp	r2, #110	@ 0x6e
 800a88c:	e7da      	b.n	800a844 <_strtod_l+0x30c>
 800a88e:	498b      	ldr	r1, [pc, #556]	@ (800aabc <_strtod_l+0x584>)
 800a890:	a819      	add	r0, sp, #100	@ 0x64
 800a892:	f001 fae5 	bl	800be60 <__match>
 800a896:	2800      	cmp	r0, #0
 800a898:	f43f aea2 	beq.w	800a5e0 <_strtod_l+0xa8>
 800a89c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a89e:	4988      	ldr	r1, [pc, #544]	@ (800aac0 <_strtod_l+0x588>)
 800a8a0:	3b01      	subs	r3, #1
 800a8a2:	a819      	add	r0, sp, #100	@ 0x64
 800a8a4:	9319      	str	r3, [sp, #100]	@ 0x64
 800a8a6:	f001 fadb 	bl	800be60 <__match>
 800a8aa:	b910      	cbnz	r0, 800a8b2 <_strtod_l+0x37a>
 800a8ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a8ae:	3301      	adds	r3, #1
 800a8b0:	9319      	str	r3, [sp, #100]	@ 0x64
 800a8b2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800aad0 <_strtod_l+0x598>
 800a8b6:	f04f 0a00 	mov.w	sl, #0
 800a8ba:	e676      	b.n	800a5aa <_strtod_l+0x72>
 800a8bc:	4881      	ldr	r0, [pc, #516]	@ (800aac4 <_strtod_l+0x58c>)
 800a8be:	f001 f80b 	bl	800b8d8 <nan>
 800a8c2:	ec5b ab10 	vmov	sl, fp, d0
 800a8c6:	e670      	b.n	800a5aa <_strtod_l+0x72>
 800a8c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8ca:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a8cc:	eba8 0303 	sub.w	r3, r8, r3
 800a8d0:	f1b9 0f00 	cmp.w	r9, #0
 800a8d4:	bf08      	it	eq
 800a8d6:	46a9      	moveq	r9, r5
 800a8d8:	2d10      	cmp	r5, #16
 800a8da:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8dc:	462c      	mov	r4, r5
 800a8de:	bfa8      	it	ge
 800a8e0:	2410      	movge	r4, #16
 800a8e2:	f7f5 fe37 	bl	8000554 <__aeabi_ui2d>
 800a8e6:	2d09      	cmp	r5, #9
 800a8e8:	4682      	mov	sl, r0
 800a8ea:	468b      	mov	fp, r1
 800a8ec:	dc13      	bgt.n	800a916 <_strtod_l+0x3de>
 800a8ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	f43f ae5a 	beq.w	800a5aa <_strtod_l+0x72>
 800a8f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8f8:	dd78      	ble.n	800a9ec <_strtod_l+0x4b4>
 800a8fa:	2b16      	cmp	r3, #22
 800a8fc:	dc5f      	bgt.n	800a9be <_strtod_l+0x486>
 800a8fe:	4972      	ldr	r1, [pc, #456]	@ (800aac8 <_strtod_l+0x590>)
 800a900:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a904:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a908:	4652      	mov	r2, sl
 800a90a:	465b      	mov	r3, fp
 800a90c:	f7f5 fe9c 	bl	8000648 <__aeabi_dmul>
 800a910:	4682      	mov	sl, r0
 800a912:	468b      	mov	fp, r1
 800a914:	e649      	b.n	800a5aa <_strtod_l+0x72>
 800a916:	4b6c      	ldr	r3, [pc, #432]	@ (800aac8 <_strtod_l+0x590>)
 800a918:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a91c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a920:	f7f5 fe92 	bl	8000648 <__aeabi_dmul>
 800a924:	4682      	mov	sl, r0
 800a926:	4638      	mov	r0, r7
 800a928:	468b      	mov	fp, r1
 800a92a:	f7f5 fe13 	bl	8000554 <__aeabi_ui2d>
 800a92e:	4602      	mov	r2, r0
 800a930:	460b      	mov	r3, r1
 800a932:	4650      	mov	r0, sl
 800a934:	4659      	mov	r1, fp
 800a936:	f7f5 fcd1 	bl	80002dc <__adddf3>
 800a93a:	2d0f      	cmp	r5, #15
 800a93c:	4682      	mov	sl, r0
 800a93e:	468b      	mov	fp, r1
 800a940:	ddd5      	ble.n	800a8ee <_strtod_l+0x3b6>
 800a942:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a944:	1b2c      	subs	r4, r5, r4
 800a946:	441c      	add	r4, r3
 800a948:	2c00      	cmp	r4, #0
 800a94a:	f340 8093 	ble.w	800aa74 <_strtod_l+0x53c>
 800a94e:	f014 030f 	ands.w	r3, r4, #15
 800a952:	d00a      	beq.n	800a96a <_strtod_l+0x432>
 800a954:	495c      	ldr	r1, [pc, #368]	@ (800aac8 <_strtod_l+0x590>)
 800a956:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a95a:	4652      	mov	r2, sl
 800a95c:	465b      	mov	r3, fp
 800a95e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a962:	f7f5 fe71 	bl	8000648 <__aeabi_dmul>
 800a966:	4682      	mov	sl, r0
 800a968:	468b      	mov	fp, r1
 800a96a:	f034 040f 	bics.w	r4, r4, #15
 800a96e:	d073      	beq.n	800aa58 <_strtod_l+0x520>
 800a970:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a974:	dd49      	ble.n	800aa0a <_strtod_l+0x4d2>
 800a976:	2400      	movs	r4, #0
 800a978:	46a0      	mov	r8, r4
 800a97a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a97c:	46a1      	mov	r9, r4
 800a97e:	9a05      	ldr	r2, [sp, #20]
 800a980:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800aad0 <_strtod_l+0x598>
 800a984:	2322      	movs	r3, #34	@ 0x22
 800a986:	6013      	str	r3, [r2, #0]
 800a988:	f04f 0a00 	mov.w	sl, #0
 800a98c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a98e:	2b00      	cmp	r3, #0
 800a990:	f43f ae0b 	beq.w	800a5aa <_strtod_l+0x72>
 800a994:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a996:	9805      	ldr	r0, [sp, #20]
 800a998:	f7ff f946 	bl	8009c28 <_Bfree>
 800a99c:	9805      	ldr	r0, [sp, #20]
 800a99e:	4649      	mov	r1, r9
 800a9a0:	f7ff f942 	bl	8009c28 <_Bfree>
 800a9a4:	9805      	ldr	r0, [sp, #20]
 800a9a6:	4641      	mov	r1, r8
 800a9a8:	f7ff f93e 	bl	8009c28 <_Bfree>
 800a9ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a9ae:	9805      	ldr	r0, [sp, #20]
 800a9b0:	f7ff f93a 	bl	8009c28 <_Bfree>
 800a9b4:	9805      	ldr	r0, [sp, #20]
 800a9b6:	4621      	mov	r1, r4
 800a9b8:	f7ff f936 	bl	8009c28 <_Bfree>
 800a9bc:	e5f5      	b.n	800a5aa <_strtod_l+0x72>
 800a9be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9c0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a9c4:	4293      	cmp	r3, r2
 800a9c6:	dbbc      	blt.n	800a942 <_strtod_l+0x40a>
 800a9c8:	4c3f      	ldr	r4, [pc, #252]	@ (800aac8 <_strtod_l+0x590>)
 800a9ca:	f1c5 050f 	rsb	r5, r5, #15
 800a9ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a9d2:	4652      	mov	r2, sl
 800a9d4:	465b      	mov	r3, fp
 800a9d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a9da:	f7f5 fe35 	bl	8000648 <__aeabi_dmul>
 800a9de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9e0:	1b5d      	subs	r5, r3, r5
 800a9e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a9e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a9ea:	e78f      	b.n	800a90c <_strtod_l+0x3d4>
 800a9ec:	3316      	adds	r3, #22
 800a9ee:	dba8      	blt.n	800a942 <_strtod_l+0x40a>
 800a9f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9f2:	eba3 0808 	sub.w	r8, r3, r8
 800a9f6:	4b34      	ldr	r3, [pc, #208]	@ (800aac8 <_strtod_l+0x590>)
 800a9f8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a9fc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800aa00:	4650      	mov	r0, sl
 800aa02:	4659      	mov	r1, fp
 800aa04:	f7f5 ff4a 	bl	800089c <__aeabi_ddiv>
 800aa08:	e782      	b.n	800a910 <_strtod_l+0x3d8>
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	4f2f      	ldr	r7, [pc, #188]	@ (800aacc <_strtod_l+0x594>)
 800aa0e:	1124      	asrs	r4, r4, #4
 800aa10:	4650      	mov	r0, sl
 800aa12:	4659      	mov	r1, fp
 800aa14:	461e      	mov	r6, r3
 800aa16:	2c01      	cmp	r4, #1
 800aa18:	dc21      	bgt.n	800aa5e <_strtod_l+0x526>
 800aa1a:	b10b      	cbz	r3, 800aa20 <_strtod_l+0x4e8>
 800aa1c:	4682      	mov	sl, r0
 800aa1e:	468b      	mov	fp, r1
 800aa20:	492a      	ldr	r1, [pc, #168]	@ (800aacc <_strtod_l+0x594>)
 800aa22:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800aa26:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800aa2a:	4652      	mov	r2, sl
 800aa2c:	465b      	mov	r3, fp
 800aa2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa32:	f7f5 fe09 	bl	8000648 <__aeabi_dmul>
 800aa36:	4b26      	ldr	r3, [pc, #152]	@ (800aad0 <_strtod_l+0x598>)
 800aa38:	460a      	mov	r2, r1
 800aa3a:	400b      	ands	r3, r1
 800aa3c:	4925      	ldr	r1, [pc, #148]	@ (800aad4 <_strtod_l+0x59c>)
 800aa3e:	428b      	cmp	r3, r1
 800aa40:	4682      	mov	sl, r0
 800aa42:	d898      	bhi.n	800a976 <_strtod_l+0x43e>
 800aa44:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800aa48:	428b      	cmp	r3, r1
 800aa4a:	bf86      	itte	hi
 800aa4c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800aad8 <_strtod_l+0x5a0>
 800aa50:	f04f 3aff 	movhi.w	sl, #4294967295
 800aa54:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800aa58:	2300      	movs	r3, #0
 800aa5a:	9308      	str	r3, [sp, #32]
 800aa5c:	e076      	b.n	800ab4c <_strtod_l+0x614>
 800aa5e:	07e2      	lsls	r2, r4, #31
 800aa60:	d504      	bpl.n	800aa6c <_strtod_l+0x534>
 800aa62:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa66:	f7f5 fdef 	bl	8000648 <__aeabi_dmul>
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	3601      	adds	r6, #1
 800aa6e:	1064      	asrs	r4, r4, #1
 800aa70:	3708      	adds	r7, #8
 800aa72:	e7d0      	b.n	800aa16 <_strtod_l+0x4de>
 800aa74:	d0f0      	beq.n	800aa58 <_strtod_l+0x520>
 800aa76:	4264      	negs	r4, r4
 800aa78:	f014 020f 	ands.w	r2, r4, #15
 800aa7c:	d00a      	beq.n	800aa94 <_strtod_l+0x55c>
 800aa7e:	4b12      	ldr	r3, [pc, #72]	@ (800aac8 <_strtod_l+0x590>)
 800aa80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa84:	4650      	mov	r0, sl
 800aa86:	4659      	mov	r1, fp
 800aa88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa8c:	f7f5 ff06 	bl	800089c <__aeabi_ddiv>
 800aa90:	4682      	mov	sl, r0
 800aa92:	468b      	mov	fp, r1
 800aa94:	1124      	asrs	r4, r4, #4
 800aa96:	d0df      	beq.n	800aa58 <_strtod_l+0x520>
 800aa98:	2c1f      	cmp	r4, #31
 800aa9a:	dd1f      	ble.n	800aadc <_strtod_l+0x5a4>
 800aa9c:	2400      	movs	r4, #0
 800aa9e:	46a0      	mov	r8, r4
 800aaa0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800aaa2:	46a1      	mov	r9, r4
 800aaa4:	9a05      	ldr	r2, [sp, #20]
 800aaa6:	2322      	movs	r3, #34	@ 0x22
 800aaa8:	f04f 0a00 	mov.w	sl, #0
 800aaac:	f04f 0b00 	mov.w	fp, #0
 800aab0:	6013      	str	r3, [r2, #0]
 800aab2:	e76b      	b.n	800a98c <_strtod_l+0x454>
 800aab4:	0800e131 	.word	0x0800e131
 800aab8:	0800e3f8 	.word	0x0800e3f8
 800aabc:	0800e129 	.word	0x0800e129
 800aac0:	0800e160 	.word	0x0800e160
 800aac4:	0800e299 	.word	0x0800e299
 800aac8:	0800e330 	.word	0x0800e330
 800aacc:	0800e308 	.word	0x0800e308
 800aad0:	7ff00000 	.word	0x7ff00000
 800aad4:	7ca00000 	.word	0x7ca00000
 800aad8:	7fefffff 	.word	0x7fefffff
 800aadc:	f014 0310 	ands.w	r3, r4, #16
 800aae0:	bf18      	it	ne
 800aae2:	236a      	movne	r3, #106	@ 0x6a
 800aae4:	4ea9      	ldr	r6, [pc, #676]	@ (800ad8c <_strtod_l+0x854>)
 800aae6:	9308      	str	r3, [sp, #32]
 800aae8:	4650      	mov	r0, sl
 800aaea:	4659      	mov	r1, fp
 800aaec:	2300      	movs	r3, #0
 800aaee:	07e7      	lsls	r7, r4, #31
 800aaf0:	d504      	bpl.n	800aafc <_strtod_l+0x5c4>
 800aaf2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800aaf6:	f7f5 fda7 	bl	8000648 <__aeabi_dmul>
 800aafa:	2301      	movs	r3, #1
 800aafc:	1064      	asrs	r4, r4, #1
 800aafe:	f106 0608 	add.w	r6, r6, #8
 800ab02:	d1f4      	bne.n	800aaee <_strtod_l+0x5b6>
 800ab04:	b10b      	cbz	r3, 800ab0a <_strtod_l+0x5d2>
 800ab06:	4682      	mov	sl, r0
 800ab08:	468b      	mov	fp, r1
 800ab0a:	9b08      	ldr	r3, [sp, #32]
 800ab0c:	b1b3      	cbz	r3, 800ab3c <_strtod_l+0x604>
 800ab0e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ab12:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	4659      	mov	r1, fp
 800ab1a:	dd0f      	ble.n	800ab3c <_strtod_l+0x604>
 800ab1c:	2b1f      	cmp	r3, #31
 800ab1e:	dd56      	ble.n	800abce <_strtod_l+0x696>
 800ab20:	2b34      	cmp	r3, #52	@ 0x34
 800ab22:	bfde      	ittt	le
 800ab24:	f04f 33ff 	movle.w	r3, #4294967295
 800ab28:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ab2c:	4093      	lslle	r3, r2
 800ab2e:	f04f 0a00 	mov.w	sl, #0
 800ab32:	bfcc      	ite	gt
 800ab34:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ab38:	ea03 0b01 	andle.w	fp, r3, r1
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	2300      	movs	r3, #0
 800ab40:	4650      	mov	r0, sl
 800ab42:	4659      	mov	r1, fp
 800ab44:	f7f5 ffe8 	bl	8000b18 <__aeabi_dcmpeq>
 800ab48:	2800      	cmp	r0, #0
 800ab4a:	d1a7      	bne.n	800aa9c <_strtod_l+0x564>
 800ab4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab4e:	9300      	str	r3, [sp, #0]
 800ab50:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ab52:	9805      	ldr	r0, [sp, #20]
 800ab54:	462b      	mov	r3, r5
 800ab56:	464a      	mov	r2, r9
 800ab58:	f7ff f8ce 	bl	8009cf8 <__s2b>
 800ab5c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ab5e:	2800      	cmp	r0, #0
 800ab60:	f43f af09 	beq.w	800a976 <_strtod_l+0x43e>
 800ab64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab68:	2a00      	cmp	r2, #0
 800ab6a:	eba3 0308 	sub.w	r3, r3, r8
 800ab6e:	bfa8      	it	ge
 800ab70:	2300      	movge	r3, #0
 800ab72:	9312      	str	r3, [sp, #72]	@ 0x48
 800ab74:	2400      	movs	r4, #0
 800ab76:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ab7a:	9316      	str	r3, [sp, #88]	@ 0x58
 800ab7c:	46a0      	mov	r8, r4
 800ab7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab80:	9805      	ldr	r0, [sp, #20]
 800ab82:	6859      	ldr	r1, [r3, #4]
 800ab84:	f7ff f810 	bl	8009ba8 <_Balloc>
 800ab88:	4681      	mov	r9, r0
 800ab8a:	2800      	cmp	r0, #0
 800ab8c:	f43f aef7 	beq.w	800a97e <_strtod_l+0x446>
 800ab90:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab92:	691a      	ldr	r2, [r3, #16]
 800ab94:	3202      	adds	r2, #2
 800ab96:	f103 010c 	add.w	r1, r3, #12
 800ab9a:	0092      	lsls	r2, r2, #2
 800ab9c:	300c      	adds	r0, #12
 800ab9e:	f000 fe8b 	bl	800b8b8 <memcpy>
 800aba2:	ec4b ab10 	vmov	d0, sl, fp
 800aba6:	9805      	ldr	r0, [sp, #20]
 800aba8:	aa1c      	add	r2, sp, #112	@ 0x70
 800abaa:	a91b      	add	r1, sp, #108	@ 0x6c
 800abac:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800abb0:	f7ff fbd6 	bl	800a360 <__d2b>
 800abb4:	901a      	str	r0, [sp, #104]	@ 0x68
 800abb6:	2800      	cmp	r0, #0
 800abb8:	f43f aee1 	beq.w	800a97e <_strtod_l+0x446>
 800abbc:	9805      	ldr	r0, [sp, #20]
 800abbe:	2101      	movs	r1, #1
 800abc0:	f7ff f930 	bl	8009e24 <__i2b>
 800abc4:	4680      	mov	r8, r0
 800abc6:	b948      	cbnz	r0, 800abdc <_strtod_l+0x6a4>
 800abc8:	f04f 0800 	mov.w	r8, #0
 800abcc:	e6d7      	b.n	800a97e <_strtod_l+0x446>
 800abce:	f04f 32ff 	mov.w	r2, #4294967295
 800abd2:	fa02 f303 	lsl.w	r3, r2, r3
 800abd6:	ea03 0a0a 	and.w	sl, r3, sl
 800abda:	e7af      	b.n	800ab3c <_strtod_l+0x604>
 800abdc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800abde:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800abe0:	2d00      	cmp	r5, #0
 800abe2:	bfab      	itete	ge
 800abe4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800abe6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800abe8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800abea:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800abec:	bfac      	ite	ge
 800abee:	18ef      	addge	r7, r5, r3
 800abf0:	1b5e      	sublt	r6, r3, r5
 800abf2:	9b08      	ldr	r3, [sp, #32]
 800abf4:	1aed      	subs	r5, r5, r3
 800abf6:	4415      	add	r5, r2
 800abf8:	4b65      	ldr	r3, [pc, #404]	@ (800ad90 <_strtod_l+0x858>)
 800abfa:	3d01      	subs	r5, #1
 800abfc:	429d      	cmp	r5, r3
 800abfe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ac02:	da50      	bge.n	800aca6 <_strtod_l+0x76e>
 800ac04:	1b5b      	subs	r3, r3, r5
 800ac06:	2b1f      	cmp	r3, #31
 800ac08:	eba2 0203 	sub.w	r2, r2, r3
 800ac0c:	f04f 0101 	mov.w	r1, #1
 800ac10:	dc3d      	bgt.n	800ac8e <_strtod_l+0x756>
 800ac12:	fa01 f303 	lsl.w	r3, r1, r3
 800ac16:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ac18:	2300      	movs	r3, #0
 800ac1a:	9310      	str	r3, [sp, #64]	@ 0x40
 800ac1c:	18bd      	adds	r5, r7, r2
 800ac1e:	9b08      	ldr	r3, [sp, #32]
 800ac20:	42af      	cmp	r7, r5
 800ac22:	4416      	add	r6, r2
 800ac24:	441e      	add	r6, r3
 800ac26:	463b      	mov	r3, r7
 800ac28:	bfa8      	it	ge
 800ac2a:	462b      	movge	r3, r5
 800ac2c:	42b3      	cmp	r3, r6
 800ac2e:	bfa8      	it	ge
 800ac30:	4633      	movge	r3, r6
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	bfc2      	ittt	gt
 800ac36:	1aed      	subgt	r5, r5, r3
 800ac38:	1af6      	subgt	r6, r6, r3
 800ac3a:	1aff      	subgt	r7, r7, r3
 800ac3c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	dd16      	ble.n	800ac70 <_strtod_l+0x738>
 800ac42:	4641      	mov	r1, r8
 800ac44:	9805      	ldr	r0, [sp, #20]
 800ac46:	461a      	mov	r2, r3
 800ac48:	f7ff f9a4 	bl	8009f94 <__pow5mult>
 800ac4c:	4680      	mov	r8, r0
 800ac4e:	2800      	cmp	r0, #0
 800ac50:	d0ba      	beq.n	800abc8 <_strtod_l+0x690>
 800ac52:	4601      	mov	r1, r0
 800ac54:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ac56:	9805      	ldr	r0, [sp, #20]
 800ac58:	f7ff f8fa 	bl	8009e50 <__multiply>
 800ac5c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ac5e:	2800      	cmp	r0, #0
 800ac60:	f43f ae8d 	beq.w	800a97e <_strtod_l+0x446>
 800ac64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ac66:	9805      	ldr	r0, [sp, #20]
 800ac68:	f7fe ffde 	bl	8009c28 <_Bfree>
 800ac6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac6e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ac70:	2d00      	cmp	r5, #0
 800ac72:	dc1d      	bgt.n	800acb0 <_strtod_l+0x778>
 800ac74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	dd23      	ble.n	800acc2 <_strtod_l+0x78a>
 800ac7a:	4649      	mov	r1, r9
 800ac7c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ac7e:	9805      	ldr	r0, [sp, #20]
 800ac80:	f7ff f988 	bl	8009f94 <__pow5mult>
 800ac84:	4681      	mov	r9, r0
 800ac86:	b9e0      	cbnz	r0, 800acc2 <_strtod_l+0x78a>
 800ac88:	f04f 0900 	mov.w	r9, #0
 800ac8c:	e677      	b.n	800a97e <_strtod_l+0x446>
 800ac8e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ac92:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ac96:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ac9a:	35e2      	adds	r5, #226	@ 0xe2
 800ac9c:	fa01 f305 	lsl.w	r3, r1, r5
 800aca0:	9310      	str	r3, [sp, #64]	@ 0x40
 800aca2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800aca4:	e7ba      	b.n	800ac1c <_strtod_l+0x6e4>
 800aca6:	2300      	movs	r3, #0
 800aca8:	9310      	str	r3, [sp, #64]	@ 0x40
 800acaa:	2301      	movs	r3, #1
 800acac:	9313      	str	r3, [sp, #76]	@ 0x4c
 800acae:	e7b5      	b.n	800ac1c <_strtod_l+0x6e4>
 800acb0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800acb2:	9805      	ldr	r0, [sp, #20]
 800acb4:	462a      	mov	r2, r5
 800acb6:	f7ff f9c7 	bl	800a048 <__lshift>
 800acba:	901a      	str	r0, [sp, #104]	@ 0x68
 800acbc:	2800      	cmp	r0, #0
 800acbe:	d1d9      	bne.n	800ac74 <_strtod_l+0x73c>
 800acc0:	e65d      	b.n	800a97e <_strtod_l+0x446>
 800acc2:	2e00      	cmp	r6, #0
 800acc4:	dd07      	ble.n	800acd6 <_strtod_l+0x79e>
 800acc6:	4649      	mov	r1, r9
 800acc8:	9805      	ldr	r0, [sp, #20]
 800acca:	4632      	mov	r2, r6
 800accc:	f7ff f9bc 	bl	800a048 <__lshift>
 800acd0:	4681      	mov	r9, r0
 800acd2:	2800      	cmp	r0, #0
 800acd4:	d0d8      	beq.n	800ac88 <_strtod_l+0x750>
 800acd6:	2f00      	cmp	r7, #0
 800acd8:	dd08      	ble.n	800acec <_strtod_l+0x7b4>
 800acda:	4641      	mov	r1, r8
 800acdc:	9805      	ldr	r0, [sp, #20]
 800acde:	463a      	mov	r2, r7
 800ace0:	f7ff f9b2 	bl	800a048 <__lshift>
 800ace4:	4680      	mov	r8, r0
 800ace6:	2800      	cmp	r0, #0
 800ace8:	f43f ae49 	beq.w	800a97e <_strtod_l+0x446>
 800acec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800acee:	9805      	ldr	r0, [sp, #20]
 800acf0:	464a      	mov	r2, r9
 800acf2:	f7ff fa31 	bl	800a158 <__mdiff>
 800acf6:	4604      	mov	r4, r0
 800acf8:	2800      	cmp	r0, #0
 800acfa:	f43f ae40 	beq.w	800a97e <_strtod_l+0x446>
 800acfe:	68c3      	ldr	r3, [r0, #12]
 800ad00:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ad02:	2300      	movs	r3, #0
 800ad04:	60c3      	str	r3, [r0, #12]
 800ad06:	4641      	mov	r1, r8
 800ad08:	f7ff fa0a 	bl	800a120 <__mcmp>
 800ad0c:	2800      	cmp	r0, #0
 800ad0e:	da45      	bge.n	800ad9c <_strtod_l+0x864>
 800ad10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad12:	ea53 030a 	orrs.w	r3, r3, sl
 800ad16:	d16b      	bne.n	800adf0 <_strtod_l+0x8b8>
 800ad18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d167      	bne.n	800adf0 <_strtod_l+0x8b8>
 800ad20:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ad24:	0d1b      	lsrs	r3, r3, #20
 800ad26:	051b      	lsls	r3, r3, #20
 800ad28:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ad2c:	d960      	bls.n	800adf0 <_strtod_l+0x8b8>
 800ad2e:	6963      	ldr	r3, [r4, #20]
 800ad30:	b913      	cbnz	r3, 800ad38 <_strtod_l+0x800>
 800ad32:	6923      	ldr	r3, [r4, #16]
 800ad34:	2b01      	cmp	r3, #1
 800ad36:	dd5b      	ble.n	800adf0 <_strtod_l+0x8b8>
 800ad38:	4621      	mov	r1, r4
 800ad3a:	2201      	movs	r2, #1
 800ad3c:	9805      	ldr	r0, [sp, #20]
 800ad3e:	f7ff f983 	bl	800a048 <__lshift>
 800ad42:	4641      	mov	r1, r8
 800ad44:	4604      	mov	r4, r0
 800ad46:	f7ff f9eb 	bl	800a120 <__mcmp>
 800ad4a:	2800      	cmp	r0, #0
 800ad4c:	dd50      	ble.n	800adf0 <_strtod_l+0x8b8>
 800ad4e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ad52:	9a08      	ldr	r2, [sp, #32]
 800ad54:	0d1b      	lsrs	r3, r3, #20
 800ad56:	051b      	lsls	r3, r3, #20
 800ad58:	2a00      	cmp	r2, #0
 800ad5a:	d06a      	beq.n	800ae32 <_strtod_l+0x8fa>
 800ad5c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ad60:	d867      	bhi.n	800ae32 <_strtod_l+0x8fa>
 800ad62:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ad66:	f67f ae9d 	bls.w	800aaa4 <_strtod_l+0x56c>
 800ad6a:	4b0a      	ldr	r3, [pc, #40]	@ (800ad94 <_strtod_l+0x85c>)
 800ad6c:	4650      	mov	r0, sl
 800ad6e:	4659      	mov	r1, fp
 800ad70:	2200      	movs	r2, #0
 800ad72:	f7f5 fc69 	bl	8000648 <__aeabi_dmul>
 800ad76:	4b08      	ldr	r3, [pc, #32]	@ (800ad98 <_strtod_l+0x860>)
 800ad78:	400b      	ands	r3, r1
 800ad7a:	4682      	mov	sl, r0
 800ad7c:	468b      	mov	fp, r1
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	f47f ae08 	bne.w	800a994 <_strtod_l+0x45c>
 800ad84:	9a05      	ldr	r2, [sp, #20]
 800ad86:	2322      	movs	r3, #34	@ 0x22
 800ad88:	6013      	str	r3, [r2, #0]
 800ad8a:	e603      	b.n	800a994 <_strtod_l+0x45c>
 800ad8c:	0800e420 	.word	0x0800e420
 800ad90:	fffffc02 	.word	0xfffffc02
 800ad94:	39500000 	.word	0x39500000
 800ad98:	7ff00000 	.word	0x7ff00000
 800ad9c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ada0:	d165      	bne.n	800ae6e <_strtod_l+0x936>
 800ada2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ada4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ada8:	b35a      	cbz	r2, 800ae02 <_strtod_l+0x8ca>
 800adaa:	4a9f      	ldr	r2, [pc, #636]	@ (800b028 <_strtod_l+0xaf0>)
 800adac:	4293      	cmp	r3, r2
 800adae:	d12b      	bne.n	800ae08 <_strtod_l+0x8d0>
 800adb0:	9b08      	ldr	r3, [sp, #32]
 800adb2:	4651      	mov	r1, sl
 800adb4:	b303      	cbz	r3, 800adf8 <_strtod_l+0x8c0>
 800adb6:	4b9d      	ldr	r3, [pc, #628]	@ (800b02c <_strtod_l+0xaf4>)
 800adb8:	465a      	mov	r2, fp
 800adba:	4013      	ands	r3, r2
 800adbc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800adc0:	f04f 32ff 	mov.w	r2, #4294967295
 800adc4:	d81b      	bhi.n	800adfe <_strtod_l+0x8c6>
 800adc6:	0d1b      	lsrs	r3, r3, #20
 800adc8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800adcc:	fa02 f303 	lsl.w	r3, r2, r3
 800add0:	4299      	cmp	r1, r3
 800add2:	d119      	bne.n	800ae08 <_strtod_l+0x8d0>
 800add4:	4b96      	ldr	r3, [pc, #600]	@ (800b030 <_strtod_l+0xaf8>)
 800add6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800add8:	429a      	cmp	r2, r3
 800adda:	d102      	bne.n	800ade2 <_strtod_l+0x8aa>
 800addc:	3101      	adds	r1, #1
 800adde:	f43f adce 	beq.w	800a97e <_strtod_l+0x446>
 800ade2:	4b92      	ldr	r3, [pc, #584]	@ (800b02c <_strtod_l+0xaf4>)
 800ade4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ade6:	401a      	ands	r2, r3
 800ade8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800adec:	f04f 0a00 	mov.w	sl, #0
 800adf0:	9b08      	ldr	r3, [sp, #32]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d1b9      	bne.n	800ad6a <_strtod_l+0x832>
 800adf6:	e5cd      	b.n	800a994 <_strtod_l+0x45c>
 800adf8:	f04f 33ff 	mov.w	r3, #4294967295
 800adfc:	e7e8      	b.n	800add0 <_strtod_l+0x898>
 800adfe:	4613      	mov	r3, r2
 800ae00:	e7e6      	b.n	800add0 <_strtod_l+0x898>
 800ae02:	ea53 030a 	orrs.w	r3, r3, sl
 800ae06:	d0a2      	beq.n	800ad4e <_strtod_l+0x816>
 800ae08:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ae0a:	b1db      	cbz	r3, 800ae44 <_strtod_l+0x90c>
 800ae0c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ae0e:	4213      	tst	r3, r2
 800ae10:	d0ee      	beq.n	800adf0 <_strtod_l+0x8b8>
 800ae12:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae14:	9a08      	ldr	r2, [sp, #32]
 800ae16:	4650      	mov	r0, sl
 800ae18:	4659      	mov	r1, fp
 800ae1a:	b1bb      	cbz	r3, 800ae4c <_strtod_l+0x914>
 800ae1c:	f7ff fb6e 	bl	800a4fc <sulp>
 800ae20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ae24:	ec53 2b10 	vmov	r2, r3, d0
 800ae28:	f7f5 fa58 	bl	80002dc <__adddf3>
 800ae2c:	4682      	mov	sl, r0
 800ae2e:	468b      	mov	fp, r1
 800ae30:	e7de      	b.n	800adf0 <_strtod_l+0x8b8>
 800ae32:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ae36:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ae3a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ae3e:	f04f 3aff 	mov.w	sl, #4294967295
 800ae42:	e7d5      	b.n	800adf0 <_strtod_l+0x8b8>
 800ae44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ae46:	ea13 0f0a 	tst.w	r3, sl
 800ae4a:	e7e1      	b.n	800ae10 <_strtod_l+0x8d8>
 800ae4c:	f7ff fb56 	bl	800a4fc <sulp>
 800ae50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ae54:	ec53 2b10 	vmov	r2, r3, d0
 800ae58:	f7f5 fa3e 	bl	80002d8 <__aeabi_dsub>
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	2300      	movs	r3, #0
 800ae60:	4682      	mov	sl, r0
 800ae62:	468b      	mov	fp, r1
 800ae64:	f7f5 fe58 	bl	8000b18 <__aeabi_dcmpeq>
 800ae68:	2800      	cmp	r0, #0
 800ae6a:	d0c1      	beq.n	800adf0 <_strtod_l+0x8b8>
 800ae6c:	e61a      	b.n	800aaa4 <_strtod_l+0x56c>
 800ae6e:	4641      	mov	r1, r8
 800ae70:	4620      	mov	r0, r4
 800ae72:	f7ff facd 	bl	800a410 <__ratio>
 800ae76:	ec57 6b10 	vmov	r6, r7, d0
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ae80:	4630      	mov	r0, r6
 800ae82:	4639      	mov	r1, r7
 800ae84:	f7f5 fe5c 	bl	8000b40 <__aeabi_dcmple>
 800ae88:	2800      	cmp	r0, #0
 800ae8a:	d06f      	beq.n	800af6c <_strtod_l+0xa34>
 800ae8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d17a      	bne.n	800af88 <_strtod_l+0xa50>
 800ae92:	f1ba 0f00 	cmp.w	sl, #0
 800ae96:	d158      	bne.n	800af4a <_strtod_l+0xa12>
 800ae98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d15a      	bne.n	800af58 <_strtod_l+0xa20>
 800aea2:	4b64      	ldr	r3, [pc, #400]	@ (800b034 <_strtod_l+0xafc>)
 800aea4:	2200      	movs	r2, #0
 800aea6:	4630      	mov	r0, r6
 800aea8:	4639      	mov	r1, r7
 800aeaa:	f7f5 fe3f 	bl	8000b2c <__aeabi_dcmplt>
 800aeae:	2800      	cmp	r0, #0
 800aeb0:	d159      	bne.n	800af66 <_strtod_l+0xa2e>
 800aeb2:	4630      	mov	r0, r6
 800aeb4:	4639      	mov	r1, r7
 800aeb6:	4b60      	ldr	r3, [pc, #384]	@ (800b038 <_strtod_l+0xb00>)
 800aeb8:	2200      	movs	r2, #0
 800aeba:	f7f5 fbc5 	bl	8000648 <__aeabi_dmul>
 800aebe:	4606      	mov	r6, r0
 800aec0:	460f      	mov	r7, r1
 800aec2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800aec6:	9606      	str	r6, [sp, #24]
 800aec8:	9307      	str	r3, [sp, #28]
 800aeca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aece:	4d57      	ldr	r5, [pc, #348]	@ (800b02c <_strtod_l+0xaf4>)
 800aed0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800aed4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aed6:	401d      	ands	r5, r3
 800aed8:	4b58      	ldr	r3, [pc, #352]	@ (800b03c <_strtod_l+0xb04>)
 800aeda:	429d      	cmp	r5, r3
 800aedc:	f040 80b2 	bne.w	800b044 <_strtod_l+0xb0c>
 800aee0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aee2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800aee6:	ec4b ab10 	vmov	d0, sl, fp
 800aeea:	f7ff f9c9 	bl	800a280 <__ulp>
 800aeee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aef2:	ec51 0b10 	vmov	r0, r1, d0
 800aef6:	f7f5 fba7 	bl	8000648 <__aeabi_dmul>
 800aefa:	4652      	mov	r2, sl
 800aefc:	465b      	mov	r3, fp
 800aefe:	f7f5 f9ed 	bl	80002dc <__adddf3>
 800af02:	460b      	mov	r3, r1
 800af04:	4949      	ldr	r1, [pc, #292]	@ (800b02c <_strtod_l+0xaf4>)
 800af06:	4a4e      	ldr	r2, [pc, #312]	@ (800b040 <_strtod_l+0xb08>)
 800af08:	4019      	ands	r1, r3
 800af0a:	4291      	cmp	r1, r2
 800af0c:	4682      	mov	sl, r0
 800af0e:	d942      	bls.n	800af96 <_strtod_l+0xa5e>
 800af10:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800af12:	4b47      	ldr	r3, [pc, #284]	@ (800b030 <_strtod_l+0xaf8>)
 800af14:	429a      	cmp	r2, r3
 800af16:	d103      	bne.n	800af20 <_strtod_l+0x9e8>
 800af18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af1a:	3301      	adds	r3, #1
 800af1c:	f43f ad2f 	beq.w	800a97e <_strtod_l+0x446>
 800af20:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b030 <_strtod_l+0xaf8>
 800af24:	f04f 3aff 	mov.w	sl, #4294967295
 800af28:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800af2a:	9805      	ldr	r0, [sp, #20]
 800af2c:	f7fe fe7c 	bl	8009c28 <_Bfree>
 800af30:	9805      	ldr	r0, [sp, #20]
 800af32:	4649      	mov	r1, r9
 800af34:	f7fe fe78 	bl	8009c28 <_Bfree>
 800af38:	9805      	ldr	r0, [sp, #20]
 800af3a:	4641      	mov	r1, r8
 800af3c:	f7fe fe74 	bl	8009c28 <_Bfree>
 800af40:	9805      	ldr	r0, [sp, #20]
 800af42:	4621      	mov	r1, r4
 800af44:	f7fe fe70 	bl	8009c28 <_Bfree>
 800af48:	e619      	b.n	800ab7e <_strtod_l+0x646>
 800af4a:	f1ba 0f01 	cmp.w	sl, #1
 800af4e:	d103      	bne.n	800af58 <_strtod_l+0xa20>
 800af50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af52:	2b00      	cmp	r3, #0
 800af54:	f43f ada6 	beq.w	800aaa4 <_strtod_l+0x56c>
 800af58:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b008 <_strtod_l+0xad0>
 800af5c:	4f35      	ldr	r7, [pc, #212]	@ (800b034 <_strtod_l+0xafc>)
 800af5e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800af62:	2600      	movs	r6, #0
 800af64:	e7b1      	b.n	800aeca <_strtod_l+0x992>
 800af66:	4f34      	ldr	r7, [pc, #208]	@ (800b038 <_strtod_l+0xb00>)
 800af68:	2600      	movs	r6, #0
 800af6a:	e7aa      	b.n	800aec2 <_strtod_l+0x98a>
 800af6c:	4b32      	ldr	r3, [pc, #200]	@ (800b038 <_strtod_l+0xb00>)
 800af6e:	4630      	mov	r0, r6
 800af70:	4639      	mov	r1, r7
 800af72:	2200      	movs	r2, #0
 800af74:	f7f5 fb68 	bl	8000648 <__aeabi_dmul>
 800af78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af7a:	4606      	mov	r6, r0
 800af7c:	460f      	mov	r7, r1
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d09f      	beq.n	800aec2 <_strtod_l+0x98a>
 800af82:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800af86:	e7a0      	b.n	800aeca <_strtod_l+0x992>
 800af88:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b010 <_strtod_l+0xad8>
 800af8c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800af90:	ec57 6b17 	vmov	r6, r7, d7
 800af94:	e799      	b.n	800aeca <_strtod_l+0x992>
 800af96:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800af9a:	9b08      	ldr	r3, [sp, #32]
 800af9c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d1c1      	bne.n	800af28 <_strtod_l+0x9f0>
 800afa4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800afa8:	0d1b      	lsrs	r3, r3, #20
 800afaa:	051b      	lsls	r3, r3, #20
 800afac:	429d      	cmp	r5, r3
 800afae:	d1bb      	bne.n	800af28 <_strtod_l+0x9f0>
 800afb0:	4630      	mov	r0, r6
 800afb2:	4639      	mov	r1, r7
 800afb4:	f7f5 fea8 	bl	8000d08 <__aeabi_d2lz>
 800afb8:	f7f5 fb18 	bl	80005ec <__aeabi_l2d>
 800afbc:	4602      	mov	r2, r0
 800afbe:	460b      	mov	r3, r1
 800afc0:	4630      	mov	r0, r6
 800afc2:	4639      	mov	r1, r7
 800afc4:	f7f5 f988 	bl	80002d8 <__aeabi_dsub>
 800afc8:	460b      	mov	r3, r1
 800afca:	4602      	mov	r2, r0
 800afcc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800afd0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800afd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800afd6:	ea46 060a 	orr.w	r6, r6, sl
 800afda:	431e      	orrs	r6, r3
 800afdc:	d06f      	beq.n	800b0be <_strtod_l+0xb86>
 800afde:	a30e      	add	r3, pc, #56	@ (adr r3, 800b018 <_strtod_l+0xae0>)
 800afe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe4:	f7f5 fda2 	bl	8000b2c <__aeabi_dcmplt>
 800afe8:	2800      	cmp	r0, #0
 800afea:	f47f acd3 	bne.w	800a994 <_strtod_l+0x45c>
 800afee:	a30c      	add	r3, pc, #48	@ (adr r3, 800b020 <_strtod_l+0xae8>)
 800aff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aff8:	f7f5 fdb6 	bl	8000b68 <__aeabi_dcmpgt>
 800affc:	2800      	cmp	r0, #0
 800affe:	d093      	beq.n	800af28 <_strtod_l+0x9f0>
 800b000:	e4c8      	b.n	800a994 <_strtod_l+0x45c>
 800b002:	bf00      	nop
 800b004:	f3af 8000 	nop.w
 800b008:	00000000 	.word	0x00000000
 800b00c:	bff00000 	.word	0xbff00000
 800b010:	00000000 	.word	0x00000000
 800b014:	3ff00000 	.word	0x3ff00000
 800b018:	94a03595 	.word	0x94a03595
 800b01c:	3fdfffff 	.word	0x3fdfffff
 800b020:	35afe535 	.word	0x35afe535
 800b024:	3fe00000 	.word	0x3fe00000
 800b028:	000fffff 	.word	0x000fffff
 800b02c:	7ff00000 	.word	0x7ff00000
 800b030:	7fefffff 	.word	0x7fefffff
 800b034:	3ff00000 	.word	0x3ff00000
 800b038:	3fe00000 	.word	0x3fe00000
 800b03c:	7fe00000 	.word	0x7fe00000
 800b040:	7c9fffff 	.word	0x7c9fffff
 800b044:	9b08      	ldr	r3, [sp, #32]
 800b046:	b323      	cbz	r3, 800b092 <_strtod_l+0xb5a>
 800b048:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b04c:	d821      	bhi.n	800b092 <_strtod_l+0xb5a>
 800b04e:	a328      	add	r3, pc, #160	@ (adr r3, 800b0f0 <_strtod_l+0xbb8>)
 800b050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b054:	4630      	mov	r0, r6
 800b056:	4639      	mov	r1, r7
 800b058:	f7f5 fd72 	bl	8000b40 <__aeabi_dcmple>
 800b05c:	b1a0      	cbz	r0, 800b088 <_strtod_l+0xb50>
 800b05e:	4639      	mov	r1, r7
 800b060:	4630      	mov	r0, r6
 800b062:	f7f5 fdc9 	bl	8000bf8 <__aeabi_d2uiz>
 800b066:	2801      	cmp	r0, #1
 800b068:	bf38      	it	cc
 800b06a:	2001      	movcc	r0, #1
 800b06c:	f7f5 fa72 	bl	8000554 <__aeabi_ui2d>
 800b070:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b072:	4606      	mov	r6, r0
 800b074:	460f      	mov	r7, r1
 800b076:	b9fb      	cbnz	r3, 800b0b8 <_strtod_l+0xb80>
 800b078:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b07c:	9014      	str	r0, [sp, #80]	@ 0x50
 800b07e:	9315      	str	r3, [sp, #84]	@ 0x54
 800b080:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b084:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b088:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b08a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b08e:	1b5b      	subs	r3, r3, r5
 800b090:	9311      	str	r3, [sp, #68]	@ 0x44
 800b092:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b096:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b09a:	f7ff f8f1 	bl	800a280 <__ulp>
 800b09e:	4650      	mov	r0, sl
 800b0a0:	ec53 2b10 	vmov	r2, r3, d0
 800b0a4:	4659      	mov	r1, fp
 800b0a6:	f7f5 facf 	bl	8000648 <__aeabi_dmul>
 800b0aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b0ae:	f7f5 f915 	bl	80002dc <__adddf3>
 800b0b2:	4682      	mov	sl, r0
 800b0b4:	468b      	mov	fp, r1
 800b0b6:	e770      	b.n	800af9a <_strtod_l+0xa62>
 800b0b8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b0bc:	e7e0      	b.n	800b080 <_strtod_l+0xb48>
 800b0be:	a30e      	add	r3, pc, #56	@ (adr r3, 800b0f8 <_strtod_l+0xbc0>)
 800b0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0c4:	f7f5 fd32 	bl	8000b2c <__aeabi_dcmplt>
 800b0c8:	e798      	b.n	800affc <_strtod_l+0xac4>
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	930e      	str	r3, [sp, #56]	@ 0x38
 800b0ce:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b0d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b0d2:	6013      	str	r3, [r2, #0]
 800b0d4:	f7ff ba6d 	b.w	800a5b2 <_strtod_l+0x7a>
 800b0d8:	2a65      	cmp	r2, #101	@ 0x65
 800b0da:	f43f ab68 	beq.w	800a7ae <_strtod_l+0x276>
 800b0de:	2a45      	cmp	r2, #69	@ 0x45
 800b0e0:	f43f ab65 	beq.w	800a7ae <_strtod_l+0x276>
 800b0e4:	2301      	movs	r3, #1
 800b0e6:	f7ff bba0 	b.w	800a82a <_strtod_l+0x2f2>
 800b0ea:	bf00      	nop
 800b0ec:	f3af 8000 	nop.w
 800b0f0:	ffc00000 	.word	0xffc00000
 800b0f4:	41dfffff 	.word	0x41dfffff
 800b0f8:	94a03595 	.word	0x94a03595
 800b0fc:	3fcfffff 	.word	0x3fcfffff

0800b100 <_strtod_r>:
 800b100:	4b01      	ldr	r3, [pc, #4]	@ (800b108 <_strtod_r+0x8>)
 800b102:	f7ff ba19 	b.w	800a538 <_strtod_l>
 800b106:	bf00      	nop
 800b108:	200000a4 	.word	0x200000a4

0800b10c <_strtol_l.isra.0>:
 800b10c:	2b24      	cmp	r3, #36	@ 0x24
 800b10e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b112:	4686      	mov	lr, r0
 800b114:	4690      	mov	r8, r2
 800b116:	d801      	bhi.n	800b11c <_strtol_l.isra.0+0x10>
 800b118:	2b01      	cmp	r3, #1
 800b11a:	d106      	bne.n	800b12a <_strtol_l.isra.0+0x1e>
 800b11c:	f7fd fdb8 	bl	8008c90 <__errno>
 800b120:	2316      	movs	r3, #22
 800b122:	6003      	str	r3, [r0, #0]
 800b124:	2000      	movs	r0, #0
 800b126:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b12a:	4834      	ldr	r0, [pc, #208]	@ (800b1fc <_strtol_l.isra.0+0xf0>)
 800b12c:	460d      	mov	r5, r1
 800b12e:	462a      	mov	r2, r5
 800b130:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b134:	5d06      	ldrb	r6, [r0, r4]
 800b136:	f016 0608 	ands.w	r6, r6, #8
 800b13a:	d1f8      	bne.n	800b12e <_strtol_l.isra.0+0x22>
 800b13c:	2c2d      	cmp	r4, #45	@ 0x2d
 800b13e:	d110      	bne.n	800b162 <_strtol_l.isra.0+0x56>
 800b140:	782c      	ldrb	r4, [r5, #0]
 800b142:	2601      	movs	r6, #1
 800b144:	1c95      	adds	r5, r2, #2
 800b146:	f033 0210 	bics.w	r2, r3, #16
 800b14a:	d115      	bne.n	800b178 <_strtol_l.isra.0+0x6c>
 800b14c:	2c30      	cmp	r4, #48	@ 0x30
 800b14e:	d10d      	bne.n	800b16c <_strtol_l.isra.0+0x60>
 800b150:	782a      	ldrb	r2, [r5, #0]
 800b152:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b156:	2a58      	cmp	r2, #88	@ 0x58
 800b158:	d108      	bne.n	800b16c <_strtol_l.isra.0+0x60>
 800b15a:	786c      	ldrb	r4, [r5, #1]
 800b15c:	3502      	adds	r5, #2
 800b15e:	2310      	movs	r3, #16
 800b160:	e00a      	b.n	800b178 <_strtol_l.isra.0+0x6c>
 800b162:	2c2b      	cmp	r4, #43	@ 0x2b
 800b164:	bf04      	itt	eq
 800b166:	782c      	ldrbeq	r4, [r5, #0]
 800b168:	1c95      	addeq	r5, r2, #2
 800b16a:	e7ec      	b.n	800b146 <_strtol_l.isra.0+0x3a>
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d1f6      	bne.n	800b15e <_strtol_l.isra.0+0x52>
 800b170:	2c30      	cmp	r4, #48	@ 0x30
 800b172:	bf14      	ite	ne
 800b174:	230a      	movne	r3, #10
 800b176:	2308      	moveq	r3, #8
 800b178:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b17c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b180:	2200      	movs	r2, #0
 800b182:	fbbc f9f3 	udiv	r9, ip, r3
 800b186:	4610      	mov	r0, r2
 800b188:	fb03 ca19 	mls	sl, r3, r9, ip
 800b18c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b190:	2f09      	cmp	r7, #9
 800b192:	d80f      	bhi.n	800b1b4 <_strtol_l.isra.0+0xa8>
 800b194:	463c      	mov	r4, r7
 800b196:	42a3      	cmp	r3, r4
 800b198:	dd1b      	ble.n	800b1d2 <_strtol_l.isra.0+0xc6>
 800b19a:	1c57      	adds	r7, r2, #1
 800b19c:	d007      	beq.n	800b1ae <_strtol_l.isra.0+0xa2>
 800b19e:	4581      	cmp	r9, r0
 800b1a0:	d314      	bcc.n	800b1cc <_strtol_l.isra.0+0xc0>
 800b1a2:	d101      	bne.n	800b1a8 <_strtol_l.isra.0+0x9c>
 800b1a4:	45a2      	cmp	sl, r4
 800b1a6:	db11      	blt.n	800b1cc <_strtol_l.isra.0+0xc0>
 800b1a8:	fb00 4003 	mla	r0, r0, r3, r4
 800b1ac:	2201      	movs	r2, #1
 800b1ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b1b2:	e7eb      	b.n	800b18c <_strtol_l.isra.0+0x80>
 800b1b4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b1b8:	2f19      	cmp	r7, #25
 800b1ba:	d801      	bhi.n	800b1c0 <_strtol_l.isra.0+0xb4>
 800b1bc:	3c37      	subs	r4, #55	@ 0x37
 800b1be:	e7ea      	b.n	800b196 <_strtol_l.isra.0+0x8a>
 800b1c0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b1c4:	2f19      	cmp	r7, #25
 800b1c6:	d804      	bhi.n	800b1d2 <_strtol_l.isra.0+0xc6>
 800b1c8:	3c57      	subs	r4, #87	@ 0x57
 800b1ca:	e7e4      	b.n	800b196 <_strtol_l.isra.0+0x8a>
 800b1cc:	f04f 32ff 	mov.w	r2, #4294967295
 800b1d0:	e7ed      	b.n	800b1ae <_strtol_l.isra.0+0xa2>
 800b1d2:	1c53      	adds	r3, r2, #1
 800b1d4:	d108      	bne.n	800b1e8 <_strtol_l.isra.0+0xdc>
 800b1d6:	2322      	movs	r3, #34	@ 0x22
 800b1d8:	f8ce 3000 	str.w	r3, [lr]
 800b1dc:	4660      	mov	r0, ip
 800b1de:	f1b8 0f00 	cmp.w	r8, #0
 800b1e2:	d0a0      	beq.n	800b126 <_strtol_l.isra.0+0x1a>
 800b1e4:	1e69      	subs	r1, r5, #1
 800b1e6:	e006      	b.n	800b1f6 <_strtol_l.isra.0+0xea>
 800b1e8:	b106      	cbz	r6, 800b1ec <_strtol_l.isra.0+0xe0>
 800b1ea:	4240      	negs	r0, r0
 800b1ec:	f1b8 0f00 	cmp.w	r8, #0
 800b1f0:	d099      	beq.n	800b126 <_strtol_l.isra.0+0x1a>
 800b1f2:	2a00      	cmp	r2, #0
 800b1f4:	d1f6      	bne.n	800b1e4 <_strtol_l.isra.0+0xd8>
 800b1f6:	f8c8 1000 	str.w	r1, [r8]
 800b1fa:	e794      	b.n	800b126 <_strtol_l.isra.0+0x1a>
 800b1fc:	0800e449 	.word	0x0800e449

0800b200 <_strtol_r>:
 800b200:	f7ff bf84 	b.w	800b10c <_strtol_l.isra.0>

0800b204 <__ssputs_r>:
 800b204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b208:	688e      	ldr	r6, [r1, #8]
 800b20a:	461f      	mov	r7, r3
 800b20c:	42be      	cmp	r6, r7
 800b20e:	680b      	ldr	r3, [r1, #0]
 800b210:	4682      	mov	sl, r0
 800b212:	460c      	mov	r4, r1
 800b214:	4690      	mov	r8, r2
 800b216:	d82d      	bhi.n	800b274 <__ssputs_r+0x70>
 800b218:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b21c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b220:	d026      	beq.n	800b270 <__ssputs_r+0x6c>
 800b222:	6965      	ldr	r5, [r4, #20]
 800b224:	6909      	ldr	r1, [r1, #16]
 800b226:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b22a:	eba3 0901 	sub.w	r9, r3, r1
 800b22e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b232:	1c7b      	adds	r3, r7, #1
 800b234:	444b      	add	r3, r9
 800b236:	106d      	asrs	r5, r5, #1
 800b238:	429d      	cmp	r5, r3
 800b23a:	bf38      	it	cc
 800b23c:	461d      	movcc	r5, r3
 800b23e:	0553      	lsls	r3, r2, #21
 800b240:	d527      	bpl.n	800b292 <__ssputs_r+0x8e>
 800b242:	4629      	mov	r1, r5
 800b244:	f7fe fc24 	bl	8009a90 <_malloc_r>
 800b248:	4606      	mov	r6, r0
 800b24a:	b360      	cbz	r0, 800b2a6 <__ssputs_r+0xa2>
 800b24c:	6921      	ldr	r1, [r4, #16]
 800b24e:	464a      	mov	r2, r9
 800b250:	f000 fb32 	bl	800b8b8 <memcpy>
 800b254:	89a3      	ldrh	r3, [r4, #12]
 800b256:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b25a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b25e:	81a3      	strh	r3, [r4, #12]
 800b260:	6126      	str	r6, [r4, #16]
 800b262:	6165      	str	r5, [r4, #20]
 800b264:	444e      	add	r6, r9
 800b266:	eba5 0509 	sub.w	r5, r5, r9
 800b26a:	6026      	str	r6, [r4, #0]
 800b26c:	60a5      	str	r5, [r4, #8]
 800b26e:	463e      	mov	r6, r7
 800b270:	42be      	cmp	r6, r7
 800b272:	d900      	bls.n	800b276 <__ssputs_r+0x72>
 800b274:	463e      	mov	r6, r7
 800b276:	6820      	ldr	r0, [r4, #0]
 800b278:	4632      	mov	r2, r6
 800b27a:	4641      	mov	r1, r8
 800b27c:	f000 fabe 	bl	800b7fc <memmove>
 800b280:	68a3      	ldr	r3, [r4, #8]
 800b282:	1b9b      	subs	r3, r3, r6
 800b284:	60a3      	str	r3, [r4, #8]
 800b286:	6823      	ldr	r3, [r4, #0]
 800b288:	4433      	add	r3, r6
 800b28a:	6023      	str	r3, [r4, #0]
 800b28c:	2000      	movs	r0, #0
 800b28e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b292:	462a      	mov	r2, r5
 800b294:	f000 fea5 	bl	800bfe2 <_realloc_r>
 800b298:	4606      	mov	r6, r0
 800b29a:	2800      	cmp	r0, #0
 800b29c:	d1e0      	bne.n	800b260 <__ssputs_r+0x5c>
 800b29e:	6921      	ldr	r1, [r4, #16]
 800b2a0:	4650      	mov	r0, sl
 800b2a2:	f7fe fb81 	bl	80099a8 <_free_r>
 800b2a6:	230c      	movs	r3, #12
 800b2a8:	f8ca 3000 	str.w	r3, [sl]
 800b2ac:	89a3      	ldrh	r3, [r4, #12]
 800b2ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2b2:	81a3      	strh	r3, [r4, #12]
 800b2b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2b8:	e7e9      	b.n	800b28e <__ssputs_r+0x8a>
	...

0800b2bc <_svfiprintf_r>:
 800b2bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2c0:	4698      	mov	r8, r3
 800b2c2:	898b      	ldrh	r3, [r1, #12]
 800b2c4:	061b      	lsls	r3, r3, #24
 800b2c6:	b09d      	sub	sp, #116	@ 0x74
 800b2c8:	4607      	mov	r7, r0
 800b2ca:	460d      	mov	r5, r1
 800b2cc:	4614      	mov	r4, r2
 800b2ce:	d510      	bpl.n	800b2f2 <_svfiprintf_r+0x36>
 800b2d0:	690b      	ldr	r3, [r1, #16]
 800b2d2:	b973      	cbnz	r3, 800b2f2 <_svfiprintf_r+0x36>
 800b2d4:	2140      	movs	r1, #64	@ 0x40
 800b2d6:	f7fe fbdb 	bl	8009a90 <_malloc_r>
 800b2da:	6028      	str	r0, [r5, #0]
 800b2dc:	6128      	str	r0, [r5, #16]
 800b2de:	b930      	cbnz	r0, 800b2ee <_svfiprintf_r+0x32>
 800b2e0:	230c      	movs	r3, #12
 800b2e2:	603b      	str	r3, [r7, #0]
 800b2e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2e8:	b01d      	add	sp, #116	@ 0x74
 800b2ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2ee:	2340      	movs	r3, #64	@ 0x40
 800b2f0:	616b      	str	r3, [r5, #20]
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2f6:	2320      	movs	r3, #32
 800b2f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b2fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b300:	2330      	movs	r3, #48	@ 0x30
 800b302:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b4a0 <_svfiprintf_r+0x1e4>
 800b306:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b30a:	f04f 0901 	mov.w	r9, #1
 800b30e:	4623      	mov	r3, r4
 800b310:	469a      	mov	sl, r3
 800b312:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b316:	b10a      	cbz	r2, 800b31c <_svfiprintf_r+0x60>
 800b318:	2a25      	cmp	r2, #37	@ 0x25
 800b31a:	d1f9      	bne.n	800b310 <_svfiprintf_r+0x54>
 800b31c:	ebba 0b04 	subs.w	fp, sl, r4
 800b320:	d00b      	beq.n	800b33a <_svfiprintf_r+0x7e>
 800b322:	465b      	mov	r3, fp
 800b324:	4622      	mov	r2, r4
 800b326:	4629      	mov	r1, r5
 800b328:	4638      	mov	r0, r7
 800b32a:	f7ff ff6b 	bl	800b204 <__ssputs_r>
 800b32e:	3001      	adds	r0, #1
 800b330:	f000 80a7 	beq.w	800b482 <_svfiprintf_r+0x1c6>
 800b334:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b336:	445a      	add	r2, fp
 800b338:	9209      	str	r2, [sp, #36]	@ 0x24
 800b33a:	f89a 3000 	ldrb.w	r3, [sl]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	f000 809f 	beq.w	800b482 <_svfiprintf_r+0x1c6>
 800b344:	2300      	movs	r3, #0
 800b346:	f04f 32ff 	mov.w	r2, #4294967295
 800b34a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b34e:	f10a 0a01 	add.w	sl, sl, #1
 800b352:	9304      	str	r3, [sp, #16]
 800b354:	9307      	str	r3, [sp, #28]
 800b356:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b35a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b35c:	4654      	mov	r4, sl
 800b35e:	2205      	movs	r2, #5
 800b360:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b364:	484e      	ldr	r0, [pc, #312]	@ (800b4a0 <_svfiprintf_r+0x1e4>)
 800b366:	f7f4 ff5b 	bl	8000220 <memchr>
 800b36a:	9a04      	ldr	r2, [sp, #16]
 800b36c:	b9d8      	cbnz	r0, 800b3a6 <_svfiprintf_r+0xea>
 800b36e:	06d0      	lsls	r0, r2, #27
 800b370:	bf44      	itt	mi
 800b372:	2320      	movmi	r3, #32
 800b374:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b378:	0711      	lsls	r1, r2, #28
 800b37a:	bf44      	itt	mi
 800b37c:	232b      	movmi	r3, #43	@ 0x2b
 800b37e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b382:	f89a 3000 	ldrb.w	r3, [sl]
 800b386:	2b2a      	cmp	r3, #42	@ 0x2a
 800b388:	d015      	beq.n	800b3b6 <_svfiprintf_r+0xfa>
 800b38a:	9a07      	ldr	r2, [sp, #28]
 800b38c:	4654      	mov	r4, sl
 800b38e:	2000      	movs	r0, #0
 800b390:	f04f 0c0a 	mov.w	ip, #10
 800b394:	4621      	mov	r1, r4
 800b396:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b39a:	3b30      	subs	r3, #48	@ 0x30
 800b39c:	2b09      	cmp	r3, #9
 800b39e:	d94b      	bls.n	800b438 <_svfiprintf_r+0x17c>
 800b3a0:	b1b0      	cbz	r0, 800b3d0 <_svfiprintf_r+0x114>
 800b3a2:	9207      	str	r2, [sp, #28]
 800b3a4:	e014      	b.n	800b3d0 <_svfiprintf_r+0x114>
 800b3a6:	eba0 0308 	sub.w	r3, r0, r8
 800b3aa:	fa09 f303 	lsl.w	r3, r9, r3
 800b3ae:	4313      	orrs	r3, r2
 800b3b0:	9304      	str	r3, [sp, #16]
 800b3b2:	46a2      	mov	sl, r4
 800b3b4:	e7d2      	b.n	800b35c <_svfiprintf_r+0xa0>
 800b3b6:	9b03      	ldr	r3, [sp, #12]
 800b3b8:	1d19      	adds	r1, r3, #4
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	9103      	str	r1, [sp, #12]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	bfbb      	ittet	lt
 800b3c2:	425b      	neglt	r3, r3
 800b3c4:	f042 0202 	orrlt.w	r2, r2, #2
 800b3c8:	9307      	strge	r3, [sp, #28]
 800b3ca:	9307      	strlt	r3, [sp, #28]
 800b3cc:	bfb8      	it	lt
 800b3ce:	9204      	strlt	r2, [sp, #16]
 800b3d0:	7823      	ldrb	r3, [r4, #0]
 800b3d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b3d4:	d10a      	bne.n	800b3ec <_svfiprintf_r+0x130>
 800b3d6:	7863      	ldrb	r3, [r4, #1]
 800b3d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3da:	d132      	bne.n	800b442 <_svfiprintf_r+0x186>
 800b3dc:	9b03      	ldr	r3, [sp, #12]
 800b3de:	1d1a      	adds	r2, r3, #4
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	9203      	str	r2, [sp, #12]
 800b3e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b3e8:	3402      	adds	r4, #2
 800b3ea:	9305      	str	r3, [sp, #20]
 800b3ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b4b0 <_svfiprintf_r+0x1f4>
 800b3f0:	7821      	ldrb	r1, [r4, #0]
 800b3f2:	2203      	movs	r2, #3
 800b3f4:	4650      	mov	r0, sl
 800b3f6:	f7f4 ff13 	bl	8000220 <memchr>
 800b3fa:	b138      	cbz	r0, 800b40c <_svfiprintf_r+0x150>
 800b3fc:	9b04      	ldr	r3, [sp, #16]
 800b3fe:	eba0 000a 	sub.w	r0, r0, sl
 800b402:	2240      	movs	r2, #64	@ 0x40
 800b404:	4082      	lsls	r2, r0
 800b406:	4313      	orrs	r3, r2
 800b408:	3401      	adds	r4, #1
 800b40a:	9304      	str	r3, [sp, #16]
 800b40c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b410:	4824      	ldr	r0, [pc, #144]	@ (800b4a4 <_svfiprintf_r+0x1e8>)
 800b412:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b416:	2206      	movs	r2, #6
 800b418:	f7f4 ff02 	bl	8000220 <memchr>
 800b41c:	2800      	cmp	r0, #0
 800b41e:	d036      	beq.n	800b48e <_svfiprintf_r+0x1d2>
 800b420:	4b21      	ldr	r3, [pc, #132]	@ (800b4a8 <_svfiprintf_r+0x1ec>)
 800b422:	bb1b      	cbnz	r3, 800b46c <_svfiprintf_r+0x1b0>
 800b424:	9b03      	ldr	r3, [sp, #12]
 800b426:	3307      	adds	r3, #7
 800b428:	f023 0307 	bic.w	r3, r3, #7
 800b42c:	3308      	adds	r3, #8
 800b42e:	9303      	str	r3, [sp, #12]
 800b430:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b432:	4433      	add	r3, r6
 800b434:	9309      	str	r3, [sp, #36]	@ 0x24
 800b436:	e76a      	b.n	800b30e <_svfiprintf_r+0x52>
 800b438:	fb0c 3202 	mla	r2, ip, r2, r3
 800b43c:	460c      	mov	r4, r1
 800b43e:	2001      	movs	r0, #1
 800b440:	e7a8      	b.n	800b394 <_svfiprintf_r+0xd8>
 800b442:	2300      	movs	r3, #0
 800b444:	3401      	adds	r4, #1
 800b446:	9305      	str	r3, [sp, #20]
 800b448:	4619      	mov	r1, r3
 800b44a:	f04f 0c0a 	mov.w	ip, #10
 800b44e:	4620      	mov	r0, r4
 800b450:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b454:	3a30      	subs	r2, #48	@ 0x30
 800b456:	2a09      	cmp	r2, #9
 800b458:	d903      	bls.n	800b462 <_svfiprintf_r+0x1a6>
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d0c6      	beq.n	800b3ec <_svfiprintf_r+0x130>
 800b45e:	9105      	str	r1, [sp, #20]
 800b460:	e7c4      	b.n	800b3ec <_svfiprintf_r+0x130>
 800b462:	fb0c 2101 	mla	r1, ip, r1, r2
 800b466:	4604      	mov	r4, r0
 800b468:	2301      	movs	r3, #1
 800b46a:	e7f0      	b.n	800b44e <_svfiprintf_r+0x192>
 800b46c:	ab03      	add	r3, sp, #12
 800b46e:	9300      	str	r3, [sp, #0]
 800b470:	462a      	mov	r2, r5
 800b472:	4b0e      	ldr	r3, [pc, #56]	@ (800b4ac <_svfiprintf_r+0x1f0>)
 800b474:	a904      	add	r1, sp, #16
 800b476:	4638      	mov	r0, r7
 800b478:	f7fc fb44 	bl	8007b04 <_printf_float>
 800b47c:	1c42      	adds	r2, r0, #1
 800b47e:	4606      	mov	r6, r0
 800b480:	d1d6      	bne.n	800b430 <_svfiprintf_r+0x174>
 800b482:	89ab      	ldrh	r3, [r5, #12]
 800b484:	065b      	lsls	r3, r3, #25
 800b486:	f53f af2d 	bmi.w	800b2e4 <_svfiprintf_r+0x28>
 800b48a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b48c:	e72c      	b.n	800b2e8 <_svfiprintf_r+0x2c>
 800b48e:	ab03      	add	r3, sp, #12
 800b490:	9300      	str	r3, [sp, #0]
 800b492:	462a      	mov	r2, r5
 800b494:	4b05      	ldr	r3, [pc, #20]	@ (800b4ac <_svfiprintf_r+0x1f0>)
 800b496:	a904      	add	r1, sp, #16
 800b498:	4638      	mov	r0, r7
 800b49a:	f7fc fdcb 	bl	8008034 <_printf_i>
 800b49e:	e7ed      	b.n	800b47c <_svfiprintf_r+0x1c0>
 800b4a0:	0800e245 	.word	0x0800e245
 800b4a4:	0800e24f 	.word	0x0800e24f
 800b4a8:	08007b05 	.word	0x08007b05
 800b4ac:	0800b205 	.word	0x0800b205
 800b4b0:	0800e24b 	.word	0x0800e24b

0800b4b4 <__sfputc_r>:
 800b4b4:	6893      	ldr	r3, [r2, #8]
 800b4b6:	3b01      	subs	r3, #1
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	b410      	push	{r4}
 800b4bc:	6093      	str	r3, [r2, #8]
 800b4be:	da08      	bge.n	800b4d2 <__sfputc_r+0x1e>
 800b4c0:	6994      	ldr	r4, [r2, #24]
 800b4c2:	42a3      	cmp	r3, r4
 800b4c4:	db01      	blt.n	800b4ca <__sfputc_r+0x16>
 800b4c6:	290a      	cmp	r1, #10
 800b4c8:	d103      	bne.n	800b4d2 <__sfputc_r+0x1e>
 800b4ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4ce:	f7fd baf8 	b.w	8008ac2 <__swbuf_r>
 800b4d2:	6813      	ldr	r3, [r2, #0]
 800b4d4:	1c58      	adds	r0, r3, #1
 800b4d6:	6010      	str	r0, [r2, #0]
 800b4d8:	7019      	strb	r1, [r3, #0]
 800b4da:	4608      	mov	r0, r1
 800b4dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4e0:	4770      	bx	lr

0800b4e2 <__sfputs_r>:
 800b4e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4e4:	4606      	mov	r6, r0
 800b4e6:	460f      	mov	r7, r1
 800b4e8:	4614      	mov	r4, r2
 800b4ea:	18d5      	adds	r5, r2, r3
 800b4ec:	42ac      	cmp	r4, r5
 800b4ee:	d101      	bne.n	800b4f4 <__sfputs_r+0x12>
 800b4f0:	2000      	movs	r0, #0
 800b4f2:	e007      	b.n	800b504 <__sfputs_r+0x22>
 800b4f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4f8:	463a      	mov	r2, r7
 800b4fa:	4630      	mov	r0, r6
 800b4fc:	f7ff ffda 	bl	800b4b4 <__sfputc_r>
 800b500:	1c43      	adds	r3, r0, #1
 800b502:	d1f3      	bne.n	800b4ec <__sfputs_r+0xa>
 800b504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b508 <_vfiprintf_r>:
 800b508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b50c:	460d      	mov	r5, r1
 800b50e:	b09d      	sub	sp, #116	@ 0x74
 800b510:	4614      	mov	r4, r2
 800b512:	4698      	mov	r8, r3
 800b514:	4606      	mov	r6, r0
 800b516:	b118      	cbz	r0, 800b520 <_vfiprintf_r+0x18>
 800b518:	6a03      	ldr	r3, [r0, #32]
 800b51a:	b90b      	cbnz	r3, 800b520 <_vfiprintf_r+0x18>
 800b51c:	f7fd f9ee 	bl	80088fc <__sinit>
 800b520:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b522:	07d9      	lsls	r1, r3, #31
 800b524:	d405      	bmi.n	800b532 <_vfiprintf_r+0x2a>
 800b526:	89ab      	ldrh	r3, [r5, #12]
 800b528:	059a      	lsls	r2, r3, #22
 800b52a:	d402      	bmi.n	800b532 <_vfiprintf_r+0x2a>
 800b52c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b52e:	f7fd fbda 	bl	8008ce6 <__retarget_lock_acquire_recursive>
 800b532:	89ab      	ldrh	r3, [r5, #12]
 800b534:	071b      	lsls	r3, r3, #28
 800b536:	d501      	bpl.n	800b53c <_vfiprintf_r+0x34>
 800b538:	692b      	ldr	r3, [r5, #16]
 800b53a:	b99b      	cbnz	r3, 800b564 <_vfiprintf_r+0x5c>
 800b53c:	4629      	mov	r1, r5
 800b53e:	4630      	mov	r0, r6
 800b540:	f7fd fafe 	bl	8008b40 <__swsetup_r>
 800b544:	b170      	cbz	r0, 800b564 <_vfiprintf_r+0x5c>
 800b546:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b548:	07dc      	lsls	r4, r3, #31
 800b54a:	d504      	bpl.n	800b556 <_vfiprintf_r+0x4e>
 800b54c:	f04f 30ff 	mov.w	r0, #4294967295
 800b550:	b01d      	add	sp, #116	@ 0x74
 800b552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b556:	89ab      	ldrh	r3, [r5, #12]
 800b558:	0598      	lsls	r0, r3, #22
 800b55a:	d4f7      	bmi.n	800b54c <_vfiprintf_r+0x44>
 800b55c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b55e:	f7fd fbc3 	bl	8008ce8 <__retarget_lock_release_recursive>
 800b562:	e7f3      	b.n	800b54c <_vfiprintf_r+0x44>
 800b564:	2300      	movs	r3, #0
 800b566:	9309      	str	r3, [sp, #36]	@ 0x24
 800b568:	2320      	movs	r3, #32
 800b56a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b56e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b572:	2330      	movs	r3, #48	@ 0x30
 800b574:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b724 <_vfiprintf_r+0x21c>
 800b578:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b57c:	f04f 0901 	mov.w	r9, #1
 800b580:	4623      	mov	r3, r4
 800b582:	469a      	mov	sl, r3
 800b584:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b588:	b10a      	cbz	r2, 800b58e <_vfiprintf_r+0x86>
 800b58a:	2a25      	cmp	r2, #37	@ 0x25
 800b58c:	d1f9      	bne.n	800b582 <_vfiprintf_r+0x7a>
 800b58e:	ebba 0b04 	subs.w	fp, sl, r4
 800b592:	d00b      	beq.n	800b5ac <_vfiprintf_r+0xa4>
 800b594:	465b      	mov	r3, fp
 800b596:	4622      	mov	r2, r4
 800b598:	4629      	mov	r1, r5
 800b59a:	4630      	mov	r0, r6
 800b59c:	f7ff ffa1 	bl	800b4e2 <__sfputs_r>
 800b5a0:	3001      	adds	r0, #1
 800b5a2:	f000 80a7 	beq.w	800b6f4 <_vfiprintf_r+0x1ec>
 800b5a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5a8:	445a      	add	r2, fp
 800b5aa:	9209      	str	r2, [sp, #36]	@ 0x24
 800b5ac:	f89a 3000 	ldrb.w	r3, [sl]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	f000 809f 	beq.w	800b6f4 <_vfiprintf_r+0x1ec>
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	f04f 32ff 	mov.w	r2, #4294967295
 800b5bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b5c0:	f10a 0a01 	add.w	sl, sl, #1
 800b5c4:	9304      	str	r3, [sp, #16]
 800b5c6:	9307      	str	r3, [sp, #28]
 800b5c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b5cc:	931a      	str	r3, [sp, #104]	@ 0x68
 800b5ce:	4654      	mov	r4, sl
 800b5d0:	2205      	movs	r2, #5
 800b5d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5d6:	4853      	ldr	r0, [pc, #332]	@ (800b724 <_vfiprintf_r+0x21c>)
 800b5d8:	f7f4 fe22 	bl	8000220 <memchr>
 800b5dc:	9a04      	ldr	r2, [sp, #16]
 800b5de:	b9d8      	cbnz	r0, 800b618 <_vfiprintf_r+0x110>
 800b5e0:	06d1      	lsls	r1, r2, #27
 800b5e2:	bf44      	itt	mi
 800b5e4:	2320      	movmi	r3, #32
 800b5e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5ea:	0713      	lsls	r3, r2, #28
 800b5ec:	bf44      	itt	mi
 800b5ee:	232b      	movmi	r3, #43	@ 0x2b
 800b5f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5f4:	f89a 3000 	ldrb.w	r3, [sl]
 800b5f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5fa:	d015      	beq.n	800b628 <_vfiprintf_r+0x120>
 800b5fc:	9a07      	ldr	r2, [sp, #28]
 800b5fe:	4654      	mov	r4, sl
 800b600:	2000      	movs	r0, #0
 800b602:	f04f 0c0a 	mov.w	ip, #10
 800b606:	4621      	mov	r1, r4
 800b608:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b60c:	3b30      	subs	r3, #48	@ 0x30
 800b60e:	2b09      	cmp	r3, #9
 800b610:	d94b      	bls.n	800b6aa <_vfiprintf_r+0x1a2>
 800b612:	b1b0      	cbz	r0, 800b642 <_vfiprintf_r+0x13a>
 800b614:	9207      	str	r2, [sp, #28]
 800b616:	e014      	b.n	800b642 <_vfiprintf_r+0x13a>
 800b618:	eba0 0308 	sub.w	r3, r0, r8
 800b61c:	fa09 f303 	lsl.w	r3, r9, r3
 800b620:	4313      	orrs	r3, r2
 800b622:	9304      	str	r3, [sp, #16]
 800b624:	46a2      	mov	sl, r4
 800b626:	e7d2      	b.n	800b5ce <_vfiprintf_r+0xc6>
 800b628:	9b03      	ldr	r3, [sp, #12]
 800b62a:	1d19      	adds	r1, r3, #4
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	9103      	str	r1, [sp, #12]
 800b630:	2b00      	cmp	r3, #0
 800b632:	bfbb      	ittet	lt
 800b634:	425b      	neglt	r3, r3
 800b636:	f042 0202 	orrlt.w	r2, r2, #2
 800b63a:	9307      	strge	r3, [sp, #28]
 800b63c:	9307      	strlt	r3, [sp, #28]
 800b63e:	bfb8      	it	lt
 800b640:	9204      	strlt	r2, [sp, #16]
 800b642:	7823      	ldrb	r3, [r4, #0]
 800b644:	2b2e      	cmp	r3, #46	@ 0x2e
 800b646:	d10a      	bne.n	800b65e <_vfiprintf_r+0x156>
 800b648:	7863      	ldrb	r3, [r4, #1]
 800b64a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b64c:	d132      	bne.n	800b6b4 <_vfiprintf_r+0x1ac>
 800b64e:	9b03      	ldr	r3, [sp, #12]
 800b650:	1d1a      	adds	r2, r3, #4
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	9203      	str	r2, [sp, #12]
 800b656:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b65a:	3402      	adds	r4, #2
 800b65c:	9305      	str	r3, [sp, #20]
 800b65e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b734 <_vfiprintf_r+0x22c>
 800b662:	7821      	ldrb	r1, [r4, #0]
 800b664:	2203      	movs	r2, #3
 800b666:	4650      	mov	r0, sl
 800b668:	f7f4 fdda 	bl	8000220 <memchr>
 800b66c:	b138      	cbz	r0, 800b67e <_vfiprintf_r+0x176>
 800b66e:	9b04      	ldr	r3, [sp, #16]
 800b670:	eba0 000a 	sub.w	r0, r0, sl
 800b674:	2240      	movs	r2, #64	@ 0x40
 800b676:	4082      	lsls	r2, r0
 800b678:	4313      	orrs	r3, r2
 800b67a:	3401      	adds	r4, #1
 800b67c:	9304      	str	r3, [sp, #16]
 800b67e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b682:	4829      	ldr	r0, [pc, #164]	@ (800b728 <_vfiprintf_r+0x220>)
 800b684:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b688:	2206      	movs	r2, #6
 800b68a:	f7f4 fdc9 	bl	8000220 <memchr>
 800b68e:	2800      	cmp	r0, #0
 800b690:	d03f      	beq.n	800b712 <_vfiprintf_r+0x20a>
 800b692:	4b26      	ldr	r3, [pc, #152]	@ (800b72c <_vfiprintf_r+0x224>)
 800b694:	bb1b      	cbnz	r3, 800b6de <_vfiprintf_r+0x1d6>
 800b696:	9b03      	ldr	r3, [sp, #12]
 800b698:	3307      	adds	r3, #7
 800b69a:	f023 0307 	bic.w	r3, r3, #7
 800b69e:	3308      	adds	r3, #8
 800b6a0:	9303      	str	r3, [sp, #12]
 800b6a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6a4:	443b      	add	r3, r7
 800b6a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6a8:	e76a      	b.n	800b580 <_vfiprintf_r+0x78>
 800b6aa:	fb0c 3202 	mla	r2, ip, r2, r3
 800b6ae:	460c      	mov	r4, r1
 800b6b0:	2001      	movs	r0, #1
 800b6b2:	e7a8      	b.n	800b606 <_vfiprintf_r+0xfe>
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	3401      	adds	r4, #1
 800b6b8:	9305      	str	r3, [sp, #20]
 800b6ba:	4619      	mov	r1, r3
 800b6bc:	f04f 0c0a 	mov.w	ip, #10
 800b6c0:	4620      	mov	r0, r4
 800b6c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6c6:	3a30      	subs	r2, #48	@ 0x30
 800b6c8:	2a09      	cmp	r2, #9
 800b6ca:	d903      	bls.n	800b6d4 <_vfiprintf_r+0x1cc>
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d0c6      	beq.n	800b65e <_vfiprintf_r+0x156>
 800b6d0:	9105      	str	r1, [sp, #20]
 800b6d2:	e7c4      	b.n	800b65e <_vfiprintf_r+0x156>
 800b6d4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b6d8:	4604      	mov	r4, r0
 800b6da:	2301      	movs	r3, #1
 800b6dc:	e7f0      	b.n	800b6c0 <_vfiprintf_r+0x1b8>
 800b6de:	ab03      	add	r3, sp, #12
 800b6e0:	9300      	str	r3, [sp, #0]
 800b6e2:	462a      	mov	r2, r5
 800b6e4:	4b12      	ldr	r3, [pc, #72]	@ (800b730 <_vfiprintf_r+0x228>)
 800b6e6:	a904      	add	r1, sp, #16
 800b6e8:	4630      	mov	r0, r6
 800b6ea:	f7fc fa0b 	bl	8007b04 <_printf_float>
 800b6ee:	4607      	mov	r7, r0
 800b6f0:	1c78      	adds	r0, r7, #1
 800b6f2:	d1d6      	bne.n	800b6a2 <_vfiprintf_r+0x19a>
 800b6f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6f6:	07d9      	lsls	r1, r3, #31
 800b6f8:	d405      	bmi.n	800b706 <_vfiprintf_r+0x1fe>
 800b6fa:	89ab      	ldrh	r3, [r5, #12]
 800b6fc:	059a      	lsls	r2, r3, #22
 800b6fe:	d402      	bmi.n	800b706 <_vfiprintf_r+0x1fe>
 800b700:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b702:	f7fd faf1 	bl	8008ce8 <__retarget_lock_release_recursive>
 800b706:	89ab      	ldrh	r3, [r5, #12]
 800b708:	065b      	lsls	r3, r3, #25
 800b70a:	f53f af1f 	bmi.w	800b54c <_vfiprintf_r+0x44>
 800b70e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b710:	e71e      	b.n	800b550 <_vfiprintf_r+0x48>
 800b712:	ab03      	add	r3, sp, #12
 800b714:	9300      	str	r3, [sp, #0]
 800b716:	462a      	mov	r2, r5
 800b718:	4b05      	ldr	r3, [pc, #20]	@ (800b730 <_vfiprintf_r+0x228>)
 800b71a:	a904      	add	r1, sp, #16
 800b71c:	4630      	mov	r0, r6
 800b71e:	f7fc fc89 	bl	8008034 <_printf_i>
 800b722:	e7e4      	b.n	800b6ee <_vfiprintf_r+0x1e6>
 800b724:	0800e245 	.word	0x0800e245
 800b728:	0800e24f 	.word	0x0800e24f
 800b72c:	08007b05 	.word	0x08007b05
 800b730:	0800b4e3 	.word	0x0800b4e3
 800b734:	0800e24b 	.word	0x0800e24b

0800b738 <__swhatbuf_r>:
 800b738:	b570      	push	{r4, r5, r6, lr}
 800b73a:	460c      	mov	r4, r1
 800b73c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b740:	2900      	cmp	r1, #0
 800b742:	b096      	sub	sp, #88	@ 0x58
 800b744:	4615      	mov	r5, r2
 800b746:	461e      	mov	r6, r3
 800b748:	da0d      	bge.n	800b766 <__swhatbuf_r+0x2e>
 800b74a:	89a3      	ldrh	r3, [r4, #12]
 800b74c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b750:	f04f 0100 	mov.w	r1, #0
 800b754:	bf14      	ite	ne
 800b756:	2340      	movne	r3, #64	@ 0x40
 800b758:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b75c:	2000      	movs	r0, #0
 800b75e:	6031      	str	r1, [r6, #0]
 800b760:	602b      	str	r3, [r5, #0]
 800b762:	b016      	add	sp, #88	@ 0x58
 800b764:	bd70      	pop	{r4, r5, r6, pc}
 800b766:	466a      	mov	r2, sp
 800b768:	f000 f874 	bl	800b854 <_fstat_r>
 800b76c:	2800      	cmp	r0, #0
 800b76e:	dbec      	blt.n	800b74a <__swhatbuf_r+0x12>
 800b770:	9901      	ldr	r1, [sp, #4]
 800b772:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b776:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b77a:	4259      	negs	r1, r3
 800b77c:	4159      	adcs	r1, r3
 800b77e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b782:	e7eb      	b.n	800b75c <__swhatbuf_r+0x24>

0800b784 <__smakebuf_r>:
 800b784:	898b      	ldrh	r3, [r1, #12]
 800b786:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b788:	079d      	lsls	r5, r3, #30
 800b78a:	4606      	mov	r6, r0
 800b78c:	460c      	mov	r4, r1
 800b78e:	d507      	bpl.n	800b7a0 <__smakebuf_r+0x1c>
 800b790:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b794:	6023      	str	r3, [r4, #0]
 800b796:	6123      	str	r3, [r4, #16]
 800b798:	2301      	movs	r3, #1
 800b79a:	6163      	str	r3, [r4, #20]
 800b79c:	b003      	add	sp, #12
 800b79e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7a0:	ab01      	add	r3, sp, #4
 800b7a2:	466a      	mov	r2, sp
 800b7a4:	f7ff ffc8 	bl	800b738 <__swhatbuf_r>
 800b7a8:	9f00      	ldr	r7, [sp, #0]
 800b7aa:	4605      	mov	r5, r0
 800b7ac:	4639      	mov	r1, r7
 800b7ae:	4630      	mov	r0, r6
 800b7b0:	f7fe f96e 	bl	8009a90 <_malloc_r>
 800b7b4:	b948      	cbnz	r0, 800b7ca <__smakebuf_r+0x46>
 800b7b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7ba:	059a      	lsls	r2, r3, #22
 800b7bc:	d4ee      	bmi.n	800b79c <__smakebuf_r+0x18>
 800b7be:	f023 0303 	bic.w	r3, r3, #3
 800b7c2:	f043 0302 	orr.w	r3, r3, #2
 800b7c6:	81a3      	strh	r3, [r4, #12]
 800b7c8:	e7e2      	b.n	800b790 <__smakebuf_r+0xc>
 800b7ca:	89a3      	ldrh	r3, [r4, #12]
 800b7cc:	6020      	str	r0, [r4, #0]
 800b7ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7d2:	81a3      	strh	r3, [r4, #12]
 800b7d4:	9b01      	ldr	r3, [sp, #4]
 800b7d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b7da:	b15b      	cbz	r3, 800b7f4 <__smakebuf_r+0x70>
 800b7dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b7e0:	4630      	mov	r0, r6
 800b7e2:	f000 f849 	bl	800b878 <_isatty_r>
 800b7e6:	b128      	cbz	r0, 800b7f4 <__smakebuf_r+0x70>
 800b7e8:	89a3      	ldrh	r3, [r4, #12]
 800b7ea:	f023 0303 	bic.w	r3, r3, #3
 800b7ee:	f043 0301 	orr.w	r3, r3, #1
 800b7f2:	81a3      	strh	r3, [r4, #12]
 800b7f4:	89a3      	ldrh	r3, [r4, #12]
 800b7f6:	431d      	orrs	r5, r3
 800b7f8:	81a5      	strh	r5, [r4, #12]
 800b7fa:	e7cf      	b.n	800b79c <__smakebuf_r+0x18>

0800b7fc <memmove>:
 800b7fc:	4288      	cmp	r0, r1
 800b7fe:	b510      	push	{r4, lr}
 800b800:	eb01 0402 	add.w	r4, r1, r2
 800b804:	d902      	bls.n	800b80c <memmove+0x10>
 800b806:	4284      	cmp	r4, r0
 800b808:	4623      	mov	r3, r4
 800b80a:	d807      	bhi.n	800b81c <memmove+0x20>
 800b80c:	1e43      	subs	r3, r0, #1
 800b80e:	42a1      	cmp	r1, r4
 800b810:	d008      	beq.n	800b824 <memmove+0x28>
 800b812:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b816:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b81a:	e7f8      	b.n	800b80e <memmove+0x12>
 800b81c:	4402      	add	r2, r0
 800b81e:	4601      	mov	r1, r0
 800b820:	428a      	cmp	r2, r1
 800b822:	d100      	bne.n	800b826 <memmove+0x2a>
 800b824:	bd10      	pop	{r4, pc}
 800b826:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b82a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b82e:	e7f7      	b.n	800b820 <memmove+0x24>

0800b830 <strncmp>:
 800b830:	b510      	push	{r4, lr}
 800b832:	b16a      	cbz	r2, 800b850 <strncmp+0x20>
 800b834:	3901      	subs	r1, #1
 800b836:	1884      	adds	r4, r0, r2
 800b838:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b83c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b840:	429a      	cmp	r2, r3
 800b842:	d103      	bne.n	800b84c <strncmp+0x1c>
 800b844:	42a0      	cmp	r0, r4
 800b846:	d001      	beq.n	800b84c <strncmp+0x1c>
 800b848:	2a00      	cmp	r2, #0
 800b84a:	d1f5      	bne.n	800b838 <strncmp+0x8>
 800b84c:	1ad0      	subs	r0, r2, r3
 800b84e:	bd10      	pop	{r4, pc}
 800b850:	4610      	mov	r0, r2
 800b852:	e7fc      	b.n	800b84e <strncmp+0x1e>

0800b854 <_fstat_r>:
 800b854:	b538      	push	{r3, r4, r5, lr}
 800b856:	4d07      	ldr	r5, [pc, #28]	@ (800b874 <_fstat_r+0x20>)
 800b858:	2300      	movs	r3, #0
 800b85a:	4604      	mov	r4, r0
 800b85c:	4608      	mov	r0, r1
 800b85e:	4611      	mov	r1, r2
 800b860:	602b      	str	r3, [r5, #0]
 800b862:	f7f6 f931 	bl	8001ac8 <_fstat>
 800b866:	1c43      	adds	r3, r0, #1
 800b868:	d102      	bne.n	800b870 <_fstat_r+0x1c>
 800b86a:	682b      	ldr	r3, [r5, #0]
 800b86c:	b103      	cbz	r3, 800b870 <_fstat_r+0x1c>
 800b86e:	6023      	str	r3, [r4, #0]
 800b870:	bd38      	pop	{r3, r4, r5, pc}
 800b872:	bf00      	nop
 800b874:	200005d8 	.word	0x200005d8

0800b878 <_isatty_r>:
 800b878:	b538      	push	{r3, r4, r5, lr}
 800b87a:	4d06      	ldr	r5, [pc, #24]	@ (800b894 <_isatty_r+0x1c>)
 800b87c:	2300      	movs	r3, #0
 800b87e:	4604      	mov	r4, r0
 800b880:	4608      	mov	r0, r1
 800b882:	602b      	str	r3, [r5, #0]
 800b884:	f7f6 f930 	bl	8001ae8 <_isatty>
 800b888:	1c43      	adds	r3, r0, #1
 800b88a:	d102      	bne.n	800b892 <_isatty_r+0x1a>
 800b88c:	682b      	ldr	r3, [r5, #0]
 800b88e:	b103      	cbz	r3, 800b892 <_isatty_r+0x1a>
 800b890:	6023      	str	r3, [r4, #0]
 800b892:	bd38      	pop	{r3, r4, r5, pc}
 800b894:	200005d8 	.word	0x200005d8

0800b898 <_sbrk_r>:
 800b898:	b538      	push	{r3, r4, r5, lr}
 800b89a:	4d06      	ldr	r5, [pc, #24]	@ (800b8b4 <_sbrk_r+0x1c>)
 800b89c:	2300      	movs	r3, #0
 800b89e:	4604      	mov	r4, r0
 800b8a0:	4608      	mov	r0, r1
 800b8a2:	602b      	str	r3, [r5, #0]
 800b8a4:	f7f6 f938 	bl	8001b18 <_sbrk>
 800b8a8:	1c43      	adds	r3, r0, #1
 800b8aa:	d102      	bne.n	800b8b2 <_sbrk_r+0x1a>
 800b8ac:	682b      	ldr	r3, [r5, #0]
 800b8ae:	b103      	cbz	r3, 800b8b2 <_sbrk_r+0x1a>
 800b8b0:	6023      	str	r3, [r4, #0]
 800b8b2:	bd38      	pop	{r3, r4, r5, pc}
 800b8b4:	200005d8 	.word	0x200005d8

0800b8b8 <memcpy>:
 800b8b8:	440a      	add	r2, r1
 800b8ba:	4291      	cmp	r1, r2
 800b8bc:	f100 33ff 	add.w	r3, r0, #4294967295
 800b8c0:	d100      	bne.n	800b8c4 <memcpy+0xc>
 800b8c2:	4770      	bx	lr
 800b8c4:	b510      	push	{r4, lr}
 800b8c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b8ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b8ce:	4291      	cmp	r1, r2
 800b8d0:	d1f9      	bne.n	800b8c6 <memcpy+0xe>
 800b8d2:	bd10      	pop	{r4, pc}
 800b8d4:	0000      	movs	r0, r0
	...

0800b8d8 <nan>:
 800b8d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b8e0 <nan+0x8>
 800b8dc:	4770      	bx	lr
 800b8de:	bf00      	nop
 800b8e0:	00000000 	.word	0x00000000
 800b8e4:	7ff80000 	.word	0x7ff80000

0800b8e8 <__assert_func>:
 800b8e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b8ea:	4614      	mov	r4, r2
 800b8ec:	461a      	mov	r2, r3
 800b8ee:	4b09      	ldr	r3, [pc, #36]	@ (800b914 <__assert_func+0x2c>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	4605      	mov	r5, r0
 800b8f4:	68d8      	ldr	r0, [r3, #12]
 800b8f6:	b14c      	cbz	r4, 800b90c <__assert_func+0x24>
 800b8f8:	4b07      	ldr	r3, [pc, #28]	@ (800b918 <__assert_func+0x30>)
 800b8fa:	9100      	str	r1, [sp, #0]
 800b8fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b900:	4906      	ldr	r1, [pc, #24]	@ (800b91c <__assert_func+0x34>)
 800b902:	462b      	mov	r3, r5
 800b904:	f7fd f812 	bl	800892c <fiprintf>
 800b908:	f000 fba6 	bl	800c058 <abort>
 800b90c:	4b04      	ldr	r3, [pc, #16]	@ (800b920 <__assert_func+0x38>)
 800b90e:	461c      	mov	r4, r3
 800b910:	e7f3      	b.n	800b8fa <__assert_func+0x12>
 800b912:	bf00      	nop
 800b914:	20000054 	.word	0x20000054
 800b918:	0800e25e 	.word	0x0800e25e
 800b91c:	0800e26b 	.word	0x0800e26b
 800b920:	0800e299 	.word	0x0800e299

0800b924 <_calloc_r>:
 800b924:	b570      	push	{r4, r5, r6, lr}
 800b926:	fba1 5402 	umull	r5, r4, r1, r2
 800b92a:	b934      	cbnz	r4, 800b93a <_calloc_r+0x16>
 800b92c:	4629      	mov	r1, r5
 800b92e:	f7fe f8af 	bl	8009a90 <_malloc_r>
 800b932:	4606      	mov	r6, r0
 800b934:	b928      	cbnz	r0, 800b942 <_calloc_r+0x1e>
 800b936:	4630      	mov	r0, r6
 800b938:	bd70      	pop	{r4, r5, r6, pc}
 800b93a:	220c      	movs	r2, #12
 800b93c:	6002      	str	r2, [r0, #0]
 800b93e:	2600      	movs	r6, #0
 800b940:	e7f9      	b.n	800b936 <_calloc_r+0x12>
 800b942:	462a      	mov	r2, r5
 800b944:	4621      	mov	r1, r4
 800b946:	f7fd f951 	bl	8008bec <memset>
 800b94a:	e7f4      	b.n	800b936 <_calloc_r+0x12>

0800b94c <rshift>:
 800b94c:	6903      	ldr	r3, [r0, #16]
 800b94e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b952:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b956:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b95a:	f100 0414 	add.w	r4, r0, #20
 800b95e:	dd45      	ble.n	800b9ec <rshift+0xa0>
 800b960:	f011 011f 	ands.w	r1, r1, #31
 800b964:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b968:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b96c:	d10c      	bne.n	800b988 <rshift+0x3c>
 800b96e:	f100 0710 	add.w	r7, r0, #16
 800b972:	4629      	mov	r1, r5
 800b974:	42b1      	cmp	r1, r6
 800b976:	d334      	bcc.n	800b9e2 <rshift+0x96>
 800b978:	1a9b      	subs	r3, r3, r2
 800b97a:	009b      	lsls	r3, r3, #2
 800b97c:	1eea      	subs	r2, r5, #3
 800b97e:	4296      	cmp	r6, r2
 800b980:	bf38      	it	cc
 800b982:	2300      	movcc	r3, #0
 800b984:	4423      	add	r3, r4
 800b986:	e015      	b.n	800b9b4 <rshift+0x68>
 800b988:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b98c:	f1c1 0820 	rsb	r8, r1, #32
 800b990:	40cf      	lsrs	r7, r1
 800b992:	f105 0e04 	add.w	lr, r5, #4
 800b996:	46a1      	mov	r9, r4
 800b998:	4576      	cmp	r6, lr
 800b99a:	46f4      	mov	ip, lr
 800b99c:	d815      	bhi.n	800b9ca <rshift+0x7e>
 800b99e:	1a9a      	subs	r2, r3, r2
 800b9a0:	0092      	lsls	r2, r2, #2
 800b9a2:	3a04      	subs	r2, #4
 800b9a4:	3501      	adds	r5, #1
 800b9a6:	42ae      	cmp	r6, r5
 800b9a8:	bf38      	it	cc
 800b9aa:	2200      	movcc	r2, #0
 800b9ac:	18a3      	adds	r3, r4, r2
 800b9ae:	50a7      	str	r7, [r4, r2]
 800b9b0:	b107      	cbz	r7, 800b9b4 <rshift+0x68>
 800b9b2:	3304      	adds	r3, #4
 800b9b4:	1b1a      	subs	r2, r3, r4
 800b9b6:	42a3      	cmp	r3, r4
 800b9b8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b9bc:	bf08      	it	eq
 800b9be:	2300      	moveq	r3, #0
 800b9c0:	6102      	str	r2, [r0, #16]
 800b9c2:	bf08      	it	eq
 800b9c4:	6143      	streq	r3, [r0, #20]
 800b9c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b9ca:	f8dc c000 	ldr.w	ip, [ip]
 800b9ce:	fa0c fc08 	lsl.w	ip, ip, r8
 800b9d2:	ea4c 0707 	orr.w	r7, ip, r7
 800b9d6:	f849 7b04 	str.w	r7, [r9], #4
 800b9da:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b9de:	40cf      	lsrs	r7, r1
 800b9e0:	e7da      	b.n	800b998 <rshift+0x4c>
 800b9e2:	f851 cb04 	ldr.w	ip, [r1], #4
 800b9e6:	f847 cf04 	str.w	ip, [r7, #4]!
 800b9ea:	e7c3      	b.n	800b974 <rshift+0x28>
 800b9ec:	4623      	mov	r3, r4
 800b9ee:	e7e1      	b.n	800b9b4 <rshift+0x68>

0800b9f0 <__hexdig_fun>:
 800b9f0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b9f4:	2b09      	cmp	r3, #9
 800b9f6:	d802      	bhi.n	800b9fe <__hexdig_fun+0xe>
 800b9f8:	3820      	subs	r0, #32
 800b9fa:	b2c0      	uxtb	r0, r0
 800b9fc:	4770      	bx	lr
 800b9fe:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ba02:	2b05      	cmp	r3, #5
 800ba04:	d801      	bhi.n	800ba0a <__hexdig_fun+0x1a>
 800ba06:	3847      	subs	r0, #71	@ 0x47
 800ba08:	e7f7      	b.n	800b9fa <__hexdig_fun+0xa>
 800ba0a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ba0e:	2b05      	cmp	r3, #5
 800ba10:	d801      	bhi.n	800ba16 <__hexdig_fun+0x26>
 800ba12:	3827      	subs	r0, #39	@ 0x27
 800ba14:	e7f1      	b.n	800b9fa <__hexdig_fun+0xa>
 800ba16:	2000      	movs	r0, #0
 800ba18:	4770      	bx	lr
	...

0800ba1c <__gethex>:
 800ba1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba20:	b085      	sub	sp, #20
 800ba22:	468a      	mov	sl, r1
 800ba24:	9302      	str	r3, [sp, #8]
 800ba26:	680b      	ldr	r3, [r1, #0]
 800ba28:	9001      	str	r0, [sp, #4]
 800ba2a:	4690      	mov	r8, r2
 800ba2c:	1c9c      	adds	r4, r3, #2
 800ba2e:	46a1      	mov	r9, r4
 800ba30:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ba34:	2830      	cmp	r0, #48	@ 0x30
 800ba36:	d0fa      	beq.n	800ba2e <__gethex+0x12>
 800ba38:	eba9 0303 	sub.w	r3, r9, r3
 800ba3c:	f1a3 0b02 	sub.w	fp, r3, #2
 800ba40:	f7ff ffd6 	bl	800b9f0 <__hexdig_fun>
 800ba44:	4605      	mov	r5, r0
 800ba46:	2800      	cmp	r0, #0
 800ba48:	d168      	bne.n	800bb1c <__gethex+0x100>
 800ba4a:	49a0      	ldr	r1, [pc, #640]	@ (800bccc <__gethex+0x2b0>)
 800ba4c:	2201      	movs	r2, #1
 800ba4e:	4648      	mov	r0, r9
 800ba50:	f7ff feee 	bl	800b830 <strncmp>
 800ba54:	4607      	mov	r7, r0
 800ba56:	2800      	cmp	r0, #0
 800ba58:	d167      	bne.n	800bb2a <__gethex+0x10e>
 800ba5a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ba5e:	4626      	mov	r6, r4
 800ba60:	f7ff ffc6 	bl	800b9f0 <__hexdig_fun>
 800ba64:	2800      	cmp	r0, #0
 800ba66:	d062      	beq.n	800bb2e <__gethex+0x112>
 800ba68:	4623      	mov	r3, r4
 800ba6a:	7818      	ldrb	r0, [r3, #0]
 800ba6c:	2830      	cmp	r0, #48	@ 0x30
 800ba6e:	4699      	mov	r9, r3
 800ba70:	f103 0301 	add.w	r3, r3, #1
 800ba74:	d0f9      	beq.n	800ba6a <__gethex+0x4e>
 800ba76:	f7ff ffbb 	bl	800b9f0 <__hexdig_fun>
 800ba7a:	fab0 f580 	clz	r5, r0
 800ba7e:	096d      	lsrs	r5, r5, #5
 800ba80:	f04f 0b01 	mov.w	fp, #1
 800ba84:	464a      	mov	r2, r9
 800ba86:	4616      	mov	r6, r2
 800ba88:	3201      	adds	r2, #1
 800ba8a:	7830      	ldrb	r0, [r6, #0]
 800ba8c:	f7ff ffb0 	bl	800b9f0 <__hexdig_fun>
 800ba90:	2800      	cmp	r0, #0
 800ba92:	d1f8      	bne.n	800ba86 <__gethex+0x6a>
 800ba94:	498d      	ldr	r1, [pc, #564]	@ (800bccc <__gethex+0x2b0>)
 800ba96:	2201      	movs	r2, #1
 800ba98:	4630      	mov	r0, r6
 800ba9a:	f7ff fec9 	bl	800b830 <strncmp>
 800ba9e:	2800      	cmp	r0, #0
 800baa0:	d13f      	bne.n	800bb22 <__gethex+0x106>
 800baa2:	b944      	cbnz	r4, 800bab6 <__gethex+0x9a>
 800baa4:	1c74      	adds	r4, r6, #1
 800baa6:	4622      	mov	r2, r4
 800baa8:	4616      	mov	r6, r2
 800baaa:	3201      	adds	r2, #1
 800baac:	7830      	ldrb	r0, [r6, #0]
 800baae:	f7ff ff9f 	bl	800b9f0 <__hexdig_fun>
 800bab2:	2800      	cmp	r0, #0
 800bab4:	d1f8      	bne.n	800baa8 <__gethex+0x8c>
 800bab6:	1ba4      	subs	r4, r4, r6
 800bab8:	00a7      	lsls	r7, r4, #2
 800baba:	7833      	ldrb	r3, [r6, #0]
 800babc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bac0:	2b50      	cmp	r3, #80	@ 0x50
 800bac2:	d13e      	bne.n	800bb42 <__gethex+0x126>
 800bac4:	7873      	ldrb	r3, [r6, #1]
 800bac6:	2b2b      	cmp	r3, #43	@ 0x2b
 800bac8:	d033      	beq.n	800bb32 <__gethex+0x116>
 800baca:	2b2d      	cmp	r3, #45	@ 0x2d
 800bacc:	d034      	beq.n	800bb38 <__gethex+0x11c>
 800bace:	1c71      	adds	r1, r6, #1
 800bad0:	2400      	movs	r4, #0
 800bad2:	7808      	ldrb	r0, [r1, #0]
 800bad4:	f7ff ff8c 	bl	800b9f0 <__hexdig_fun>
 800bad8:	1e43      	subs	r3, r0, #1
 800bada:	b2db      	uxtb	r3, r3
 800badc:	2b18      	cmp	r3, #24
 800bade:	d830      	bhi.n	800bb42 <__gethex+0x126>
 800bae0:	f1a0 0210 	sub.w	r2, r0, #16
 800bae4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bae8:	f7ff ff82 	bl	800b9f0 <__hexdig_fun>
 800baec:	f100 3cff 	add.w	ip, r0, #4294967295
 800baf0:	fa5f fc8c 	uxtb.w	ip, ip
 800baf4:	f1bc 0f18 	cmp.w	ip, #24
 800baf8:	f04f 030a 	mov.w	r3, #10
 800bafc:	d91e      	bls.n	800bb3c <__gethex+0x120>
 800bafe:	b104      	cbz	r4, 800bb02 <__gethex+0xe6>
 800bb00:	4252      	negs	r2, r2
 800bb02:	4417      	add	r7, r2
 800bb04:	f8ca 1000 	str.w	r1, [sl]
 800bb08:	b1ed      	cbz	r5, 800bb46 <__gethex+0x12a>
 800bb0a:	f1bb 0f00 	cmp.w	fp, #0
 800bb0e:	bf0c      	ite	eq
 800bb10:	2506      	moveq	r5, #6
 800bb12:	2500      	movne	r5, #0
 800bb14:	4628      	mov	r0, r5
 800bb16:	b005      	add	sp, #20
 800bb18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb1c:	2500      	movs	r5, #0
 800bb1e:	462c      	mov	r4, r5
 800bb20:	e7b0      	b.n	800ba84 <__gethex+0x68>
 800bb22:	2c00      	cmp	r4, #0
 800bb24:	d1c7      	bne.n	800bab6 <__gethex+0x9a>
 800bb26:	4627      	mov	r7, r4
 800bb28:	e7c7      	b.n	800baba <__gethex+0x9e>
 800bb2a:	464e      	mov	r6, r9
 800bb2c:	462f      	mov	r7, r5
 800bb2e:	2501      	movs	r5, #1
 800bb30:	e7c3      	b.n	800baba <__gethex+0x9e>
 800bb32:	2400      	movs	r4, #0
 800bb34:	1cb1      	adds	r1, r6, #2
 800bb36:	e7cc      	b.n	800bad2 <__gethex+0xb6>
 800bb38:	2401      	movs	r4, #1
 800bb3a:	e7fb      	b.n	800bb34 <__gethex+0x118>
 800bb3c:	fb03 0002 	mla	r0, r3, r2, r0
 800bb40:	e7ce      	b.n	800bae0 <__gethex+0xc4>
 800bb42:	4631      	mov	r1, r6
 800bb44:	e7de      	b.n	800bb04 <__gethex+0xe8>
 800bb46:	eba6 0309 	sub.w	r3, r6, r9
 800bb4a:	3b01      	subs	r3, #1
 800bb4c:	4629      	mov	r1, r5
 800bb4e:	2b07      	cmp	r3, #7
 800bb50:	dc0a      	bgt.n	800bb68 <__gethex+0x14c>
 800bb52:	9801      	ldr	r0, [sp, #4]
 800bb54:	f7fe f828 	bl	8009ba8 <_Balloc>
 800bb58:	4604      	mov	r4, r0
 800bb5a:	b940      	cbnz	r0, 800bb6e <__gethex+0x152>
 800bb5c:	4b5c      	ldr	r3, [pc, #368]	@ (800bcd0 <__gethex+0x2b4>)
 800bb5e:	4602      	mov	r2, r0
 800bb60:	21e4      	movs	r1, #228	@ 0xe4
 800bb62:	485c      	ldr	r0, [pc, #368]	@ (800bcd4 <__gethex+0x2b8>)
 800bb64:	f7ff fec0 	bl	800b8e8 <__assert_func>
 800bb68:	3101      	adds	r1, #1
 800bb6a:	105b      	asrs	r3, r3, #1
 800bb6c:	e7ef      	b.n	800bb4e <__gethex+0x132>
 800bb6e:	f100 0a14 	add.w	sl, r0, #20
 800bb72:	2300      	movs	r3, #0
 800bb74:	4655      	mov	r5, sl
 800bb76:	469b      	mov	fp, r3
 800bb78:	45b1      	cmp	r9, r6
 800bb7a:	d337      	bcc.n	800bbec <__gethex+0x1d0>
 800bb7c:	f845 bb04 	str.w	fp, [r5], #4
 800bb80:	eba5 050a 	sub.w	r5, r5, sl
 800bb84:	10ad      	asrs	r5, r5, #2
 800bb86:	6125      	str	r5, [r4, #16]
 800bb88:	4658      	mov	r0, fp
 800bb8a:	f7fe f8ff 	bl	8009d8c <__hi0bits>
 800bb8e:	016d      	lsls	r5, r5, #5
 800bb90:	f8d8 6000 	ldr.w	r6, [r8]
 800bb94:	1a2d      	subs	r5, r5, r0
 800bb96:	42b5      	cmp	r5, r6
 800bb98:	dd54      	ble.n	800bc44 <__gethex+0x228>
 800bb9a:	1bad      	subs	r5, r5, r6
 800bb9c:	4629      	mov	r1, r5
 800bb9e:	4620      	mov	r0, r4
 800bba0:	f7fe fc8b 	bl	800a4ba <__any_on>
 800bba4:	4681      	mov	r9, r0
 800bba6:	b178      	cbz	r0, 800bbc8 <__gethex+0x1ac>
 800bba8:	1e6b      	subs	r3, r5, #1
 800bbaa:	1159      	asrs	r1, r3, #5
 800bbac:	f003 021f 	and.w	r2, r3, #31
 800bbb0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bbb4:	f04f 0901 	mov.w	r9, #1
 800bbb8:	fa09 f202 	lsl.w	r2, r9, r2
 800bbbc:	420a      	tst	r2, r1
 800bbbe:	d003      	beq.n	800bbc8 <__gethex+0x1ac>
 800bbc0:	454b      	cmp	r3, r9
 800bbc2:	dc36      	bgt.n	800bc32 <__gethex+0x216>
 800bbc4:	f04f 0902 	mov.w	r9, #2
 800bbc8:	4629      	mov	r1, r5
 800bbca:	4620      	mov	r0, r4
 800bbcc:	f7ff febe 	bl	800b94c <rshift>
 800bbd0:	442f      	add	r7, r5
 800bbd2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bbd6:	42bb      	cmp	r3, r7
 800bbd8:	da42      	bge.n	800bc60 <__gethex+0x244>
 800bbda:	9801      	ldr	r0, [sp, #4]
 800bbdc:	4621      	mov	r1, r4
 800bbde:	f7fe f823 	bl	8009c28 <_Bfree>
 800bbe2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	6013      	str	r3, [r2, #0]
 800bbe8:	25a3      	movs	r5, #163	@ 0xa3
 800bbea:	e793      	b.n	800bb14 <__gethex+0xf8>
 800bbec:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bbf0:	2a2e      	cmp	r2, #46	@ 0x2e
 800bbf2:	d012      	beq.n	800bc1a <__gethex+0x1fe>
 800bbf4:	2b20      	cmp	r3, #32
 800bbf6:	d104      	bne.n	800bc02 <__gethex+0x1e6>
 800bbf8:	f845 bb04 	str.w	fp, [r5], #4
 800bbfc:	f04f 0b00 	mov.w	fp, #0
 800bc00:	465b      	mov	r3, fp
 800bc02:	7830      	ldrb	r0, [r6, #0]
 800bc04:	9303      	str	r3, [sp, #12]
 800bc06:	f7ff fef3 	bl	800b9f0 <__hexdig_fun>
 800bc0a:	9b03      	ldr	r3, [sp, #12]
 800bc0c:	f000 000f 	and.w	r0, r0, #15
 800bc10:	4098      	lsls	r0, r3
 800bc12:	ea4b 0b00 	orr.w	fp, fp, r0
 800bc16:	3304      	adds	r3, #4
 800bc18:	e7ae      	b.n	800bb78 <__gethex+0x15c>
 800bc1a:	45b1      	cmp	r9, r6
 800bc1c:	d8ea      	bhi.n	800bbf4 <__gethex+0x1d8>
 800bc1e:	492b      	ldr	r1, [pc, #172]	@ (800bccc <__gethex+0x2b0>)
 800bc20:	9303      	str	r3, [sp, #12]
 800bc22:	2201      	movs	r2, #1
 800bc24:	4630      	mov	r0, r6
 800bc26:	f7ff fe03 	bl	800b830 <strncmp>
 800bc2a:	9b03      	ldr	r3, [sp, #12]
 800bc2c:	2800      	cmp	r0, #0
 800bc2e:	d1e1      	bne.n	800bbf4 <__gethex+0x1d8>
 800bc30:	e7a2      	b.n	800bb78 <__gethex+0x15c>
 800bc32:	1ea9      	subs	r1, r5, #2
 800bc34:	4620      	mov	r0, r4
 800bc36:	f7fe fc40 	bl	800a4ba <__any_on>
 800bc3a:	2800      	cmp	r0, #0
 800bc3c:	d0c2      	beq.n	800bbc4 <__gethex+0x1a8>
 800bc3e:	f04f 0903 	mov.w	r9, #3
 800bc42:	e7c1      	b.n	800bbc8 <__gethex+0x1ac>
 800bc44:	da09      	bge.n	800bc5a <__gethex+0x23e>
 800bc46:	1b75      	subs	r5, r6, r5
 800bc48:	4621      	mov	r1, r4
 800bc4a:	9801      	ldr	r0, [sp, #4]
 800bc4c:	462a      	mov	r2, r5
 800bc4e:	f7fe f9fb 	bl	800a048 <__lshift>
 800bc52:	1b7f      	subs	r7, r7, r5
 800bc54:	4604      	mov	r4, r0
 800bc56:	f100 0a14 	add.w	sl, r0, #20
 800bc5a:	f04f 0900 	mov.w	r9, #0
 800bc5e:	e7b8      	b.n	800bbd2 <__gethex+0x1b6>
 800bc60:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bc64:	42bd      	cmp	r5, r7
 800bc66:	dd6f      	ble.n	800bd48 <__gethex+0x32c>
 800bc68:	1bed      	subs	r5, r5, r7
 800bc6a:	42ae      	cmp	r6, r5
 800bc6c:	dc34      	bgt.n	800bcd8 <__gethex+0x2bc>
 800bc6e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bc72:	2b02      	cmp	r3, #2
 800bc74:	d022      	beq.n	800bcbc <__gethex+0x2a0>
 800bc76:	2b03      	cmp	r3, #3
 800bc78:	d024      	beq.n	800bcc4 <__gethex+0x2a8>
 800bc7a:	2b01      	cmp	r3, #1
 800bc7c:	d115      	bne.n	800bcaa <__gethex+0x28e>
 800bc7e:	42ae      	cmp	r6, r5
 800bc80:	d113      	bne.n	800bcaa <__gethex+0x28e>
 800bc82:	2e01      	cmp	r6, #1
 800bc84:	d10b      	bne.n	800bc9e <__gethex+0x282>
 800bc86:	9a02      	ldr	r2, [sp, #8]
 800bc88:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bc8c:	6013      	str	r3, [r2, #0]
 800bc8e:	2301      	movs	r3, #1
 800bc90:	6123      	str	r3, [r4, #16]
 800bc92:	f8ca 3000 	str.w	r3, [sl]
 800bc96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc98:	2562      	movs	r5, #98	@ 0x62
 800bc9a:	601c      	str	r4, [r3, #0]
 800bc9c:	e73a      	b.n	800bb14 <__gethex+0xf8>
 800bc9e:	1e71      	subs	r1, r6, #1
 800bca0:	4620      	mov	r0, r4
 800bca2:	f7fe fc0a 	bl	800a4ba <__any_on>
 800bca6:	2800      	cmp	r0, #0
 800bca8:	d1ed      	bne.n	800bc86 <__gethex+0x26a>
 800bcaa:	9801      	ldr	r0, [sp, #4]
 800bcac:	4621      	mov	r1, r4
 800bcae:	f7fd ffbb 	bl	8009c28 <_Bfree>
 800bcb2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	6013      	str	r3, [r2, #0]
 800bcb8:	2550      	movs	r5, #80	@ 0x50
 800bcba:	e72b      	b.n	800bb14 <__gethex+0xf8>
 800bcbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d1f3      	bne.n	800bcaa <__gethex+0x28e>
 800bcc2:	e7e0      	b.n	800bc86 <__gethex+0x26a>
 800bcc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d1dd      	bne.n	800bc86 <__gethex+0x26a>
 800bcca:	e7ee      	b.n	800bcaa <__gethex+0x28e>
 800bccc:	0800e243 	.word	0x0800e243
 800bcd0:	0800e1d9 	.word	0x0800e1d9
 800bcd4:	0800e29a 	.word	0x0800e29a
 800bcd8:	1e6f      	subs	r7, r5, #1
 800bcda:	f1b9 0f00 	cmp.w	r9, #0
 800bcde:	d130      	bne.n	800bd42 <__gethex+0x326>
 800bce0:	b127      	cbz	r7, 800bcec <__gethex+0x2d0>
 800bce2:	4639      	mov	r1, r7
 800bce4:	4620      	mov	r0, r4
 800bce6:	f7fe fbe8 	bl	800a4ba <__any_on>
 800bcea:	4681      	mov	r9, r0
 800bcec:	117a      	asrs	r2, r7, #5
 800bcee:	2301      	movs	r3, #1
 800bcf0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bcf4:	f007 071f 	and.w	r7, r7, #31
 800bcf8:	40bb      	lsls	r3, r7
 800bcfa:	4213      	tst	r3, r2
 800bcfc:	4629      	mov	r1, r5
 800bcfe:	4620      	mov	r0, r4
 800bd00:	bf18      	it	ne
 800bd02:	f049 0902 	orrne.w	r9, r9, #2
 800bd06:	f7ff fe21 	bl	800b94c <rshift>
 800bd0a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800bd0e:	1b76      	subs	r6, r6, r5
 800bd10:	2502      	movs	r5, #2
 800bd12:	f1b9 0f00 	cmp.w	r9, #0
 800bd16:	d047      	beq.n	800bda8 <__gethex+0x38c>
 800bd18:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd1c:	2b02      	cmp	r3, #2
 800bd1e:	d015      	beq.n	800bd4c <__gethex+0x330>
 800bd20:	2b03      	cmp	r3, #3
 800bd22:	d017      	beq.n	800bd54 <__gethex+0x338>
 800bd24:	2b01      	cmp	r3, #1
 800bd26:	d109      	bne.n	800bd3c <__gethex+0x320>
 800bd28:	f019 0f02 	tst.w	r9, #2
 800bd2c:	d006      	beq.n	800bd3c <__gethex+0x320>
 800bd2e:	f8da 3000 	ldr.w	r3, [sl]
 800bd32:	ea49 0903 	orr.w	r9, r9, r3
 800bd36:	f019 0f01 	tst.w	r9, #1
 800bd3a:	d10e      	bne.n	800bd5a <__gethex+0x33e>
 800bd3c:	f045 0510 	orr.w	r5, r5, #16
 800bd40:	e032      	b.n	800bda8 <__gethex+0x38c>
 800bd42:	f04f 0901 	mov.w	r9, #1
 800bd46:	e7d1      	b.n	800bcec <__gethex+0x2d0>
 800bd48:	2501      	movs	r5, #1
 800bd4a:	e7e2      	b.n	800bd12 <__gethex+0x2f6>
 800bd4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd4e:	f1c3 0301 	rsb	r3, r3, #1
 800bd52:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bd54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d0f0      	beq.n	800bd3c <__gethex+0x320>
 800bd5a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bd5e:	f104 0314 	add.w	r3, r4, #20
 800bd62:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bd66:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bd6a:	f04f 0c00 	mov.w	ip, #0
 800bd6e:	4618      	mov	r0, r3
 800bd70:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd74:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bd78:	d01b      	beq.n	800bdb2 <__gethex+0x396>
 800bd7a:	3201      	adds	r2, #1
 800bd7c:	6002      	str	r2, [r0, #0]
 800bd7e:	2d02      	cmp	r5, #2
 800bd80:	f104 0314 	add.w	r3, r4, #20
 800bd84:	d13c      	bne.n	800be00 <__gethex+0x3e4>
 800bd86:	f8d8 2000 	ldr.w	r2, [r8]
 800bd8a:	3a01      	subs	r2, #1
 800bd8c:	42b2      	cmp	r2, r6
 800bd8e:	d109      	bne.n	800bda4 <__gethex+0x388>
 800bd90:	1171      	asrs	r1, r6, #5
 800bd92:	2201      	movs	r2, #1
 800bd94:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bd98:	f006 061f 	and.w	r6, r6, #31
 800bd9c:	fa02 f606 	lsl.w	r6, r2, r6
 800bda0:	421e      	tst	r6, r3
 800bda2:	d13a      	bne.n	800be1a <__gethex+0x3fe>
 800bda4:	f045 0520 	orr.w	r5, r5, #32
 800bda8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bdaa:	601c      	str	r4, [r3, #0]
 800bdac:	9b02      	ldr	r3, [sp, #8]
 800bdae:	601f      	str	r7, [r3, #0]
 800bdb0:	e6b0      	b.n	800bb14 <__gethex+0xf8>
 800bdb2:	4299      	cmp	r1, r3
 800bdb4:	f843 cc04 	str.w	ip, [r3, #-4]
 800bdb8:	d8d9      	bhi.n	800bd6e <__gethex+0x352>
 800bdba:	68a3      	ldr	r3, [r4, #8]
 800bdbc:	459b      	cmp	fp, r3
 800bdbe:	db17      	blt.n	800bdf0 <__gethex+0x3d4>
 800bdc0:	6861      	ldr	r1, [r4, #4]
 800bdc2:	9801      	ldr	r0, [sp, #4]
 800bdc4:	3101      	adds	r1, #1
 800bdc6:	f7fd feef 	bl	8009ba8 <_Balloc>
 800bdca:	4681      	mov	r9, r0
 800bdcc:	b918      	cbnz	r0, 800bdd6 <__gethex+0x3ba>
 800bdce:	4b1a      	ldr	r3, [pc, #104]	@ (800be38 <__gethex+0x41c>)
 800bdd0:	4602      	mov	r2, r0
 800bdd2:	2184      	movs	r1, #132	@ 0x84
 800bdd4:	e6c5      	b.n	800bb62 <__gethex+0x146>
 800bdd6:	6922      	ldr	r2, [r4, #16]
 800bdd8:	3202      	adds	r2, #2
 800bdda:	f104 010c 	add.w	r1, r4, #12
 800bdde:	0092      	lsls	r2, r2, #2
 800bde0:	300c      	adds	r0, #12
 800bde2:	f7ff fd69 	bl	800b8b8 <memcpy>
 800bde6:	4621      	mov	r1, r4
 800bde8:	9801      	ldr	r0, [sp, #4]
 800bdea:	f7fd ff1d 	bl	8009c28 <_Bfree>
 800bdee:	464c      	mov	r4, r9
 800bdf0:	6923      	ldr	r3, [r4, #16]
 800bdf2:	1c5a      	adds	r2, r3, #1
 800bdf4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bdf8:	6122      	str	r2, [r4, #16]
 800bdfa:	2201      	movs	r2, #1
 800bdfc:	615a      	str	r2, [r3, #20]
 800bdfe:	e7be      	b.n	800bd7e <__gethex+0x362>
 800be00:	6922      	ldr	r2, [r4, #16]
 800be02:	455a      	cmp	r2, fp
 800be04:	dd0b      	ble.n	800be1e <__gethex+0x402>
 800be06:	2101      	movs	r1, #1
 800be08:	4620      	mov	r0, r4
 800be0a:	f7ff fd9f 	bl	800b94c <rshift>
 800be0e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800be12:	3701      	adds	r7, #1
 800be14:	42bb      	cmp	r3, r7
 800be16:	f6ff aee0 	blt.w	800bbda <__gethex+0x1be>
 800be1a:	2501      	movs	r5, #1
 800be1c:	e7c2      	b.n	800bda4 <__gethex+0x388>
 800be1e:	f016 061f 	ands.w	r6, r6, #31
 800be22:	d0fa      	beq.n	800be1a <__gethex+0x3fe>
 800be24:	4453      	add	r3, sl
 800be26:	f1c6 0620 	rsb	r6, r6, #32
 800be2a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800be2e:	f7fd ffad 	bl	8009d8c <__hi0bits>
 800be32:	42b0      	cmp	r0, r6
 800be34:	dbe7      	blt.n	800be06 <__gethex+0x3ea>
 800be36:	e7f0      	b.n	800be1a <__gethex+0x3fe>
 800be38:	0800e1d9 	.word	0x0800e1d9

0800be3c <L_shift>:
 800be3c:	f1c2 0208 	rsb	r2, r2, #8
 800be40:	0092      	lsls	r2, r2, #2
 800be42:	b570      	push	{r4, r5, r6, lr}
 800be44:	f1c2 0620 	rsb	r6, r2, #32
 800be48:	6843      	ldr	r3, [r0, #4]
 800be4a:	6804      	ldr	r4, [r0, #0]
 800be4c:	fa03 f506 	lsl.w	r5, r3, r6
 800be50:	432c      	orrs	r4, r5
 800be52:	40d3      	lsrs	r3, r2
 800be54:	6004      	str	r4, [r0, #0]
 800be56:	f840 3f04 	str.w	r3, [r0, #4]!
 800be5a:	4288      	cmp	r0, r1
 800be5c:	d3f4      	bcc.n	800be48 <L_shift+0xc>
 800be5e:	bd70      	pop	{r4, r5, r6, pc}

0800be60 <__match>:
 800be60:	b530      	push	{r4, r5, lr}
 800be62:	6803      	ldr	r3, [r0, #0]
 800be64:	3301      	adds	r3, #1
 800be66:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be6a:	b914      	cbnz	r4, 800be72 <__match+0x12>
 800be6c:	6003      	str	r3, [r0, #0]
 800be6e:	2001      	movs	r0, #1
 800be70:	bd30      	pop	{r4, r5, pc}
 800be72:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be76:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800be7a:	2d19      	cmp	r5, #25
 800be7c:	bf98      	it	ls
 800be7e:	3220      	addls	r2, #32
 800be80:	42a2      	cmp	r2, r4
 800be82:	d0f0      	beq.n	800be66 <__match+0x6>
 800be84:	2000      	movs	r0, #0
 800be86:	e7f3      	b.n	800be70 <__match+0x10>

0800be88 <__hexnan>:
 800be88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be8c:	680b      	ldr	r3, [r1, #0]
 800be8e:	6801      	ldr	r1, [r0, #0]
 800be90:	115e      	asrs	r6, r3, #5
 800be92:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800be96:	f013 031f 	ands.w	r3, r3, #31
 800be9a:	b087      	sub	sp, #28
 800be9c:	bf18      	it	ne
 800be9e:	3604      	addne	r6, #4
 800bea0:	2500      	movs	r5, #0
 800bea2:	1f37      	subs	r7, r6, #4
 800bea4:	4682      	mov	sl, r0
 800bea6:	4690      	mov	r8, r2
 800bea8:	9301      	str	r3, [sp, #4]
 800beaa:	f846 5c04 	str.w	r5, [r6, #-4]
 800beae:	46b9      	mov	r9, r7
 800beb0:	463c      	mov	r4, r7
 800beb2:	9502      	str	r5, [sp, #8]
 800beb4:	46ab      	mov	fp, r5
 800beb6:	784a      	ldrb	r2, [r1, #1]
 800beb8:	1c4b      	adds	r3, r1, #1
 800beba:	9303      	str	r3, [sp, #12]
 800bebc:	b342      	cbz	r2, 800bf10 <__hexnan+0x88>
 800bebe:	4610      	mov	r0, r2
 800bec0:	9105      	str	r1, [sp, #20]
 800bec2:	9204      	str	r2, [sp, #16]
 800bec4:	f7ff fd94 	bl	800b9f0 <__hexdig_fun>
 800bec8:	2800      	cmp	r0, #0
 800beca:	d151      	bne.n	800bf70 <__hexnan+0xe8>
 800becc:	9a04      	ldr	r2, [sp, #16]
 800bece:	9905      	ldr	r1, [sp, #20]
 800bed0:	2a20      	cmp	r2, #32
 800bed2:	d818      	bhi.n	800bf06 <__hexnan+0x7e>
 800bed4:	9b02      	ldr	r3, [sp, #8]
 800bed6:	459b      	cmp	fp, r3
 800bed8:	dd13      	ble.n	800bf02 <__hexnan+0x7a>
 800beda:	454c      	cmp	r4, r9
 800bedc:	d206      	bcs.n	800beec <__hexnan+0x64>
 800bede:	2d07      	cmp	r5, #7
 800bee0:	dc04      	bgt.n	800beec <__hexnan+0x64>
 800bee2:	462a      	mov	r2, r5
 800bee4:	4649      	mov	r1, r9
 800bee6:	4620      	mov	r0, r4
 800bee8:	f7ff ffa8 	bl	800be3c <L_shift>
 800beec:	4544      	cmp	r4, r8
 800beee:	d952      	bls.n	800bf96 <__hexnan+0x10e>
 800bef0:	2300      	movs	r3, #0
 800bef2:	f1a4 0904 	sub.w	r9, r4, #4
 800bef6:	f844 3c04 	str.w	r3, [r4, #-4]
 800befa:	f8cd b008 	str.w	fp, [sp, #8]
 800befe:	464c      	mov	r4, r9
 800bf00:	461d      	mov	r5, r3
 800bf02:	9903      	ldr	r1, [sp, #12]
 800bf04:	e7d7      	b.n	800beb6 <__hexnan+0x2e>
 800bf06:	2a29      	cmp	r2, #41	@ 0x29
 800bf08:	d157      	bne.n	800bfba <__hexnan+0x132>
 800bf0a:	3102      	adds	r1, #2
 800bf0c:	f8ca 1000 	str.w	r1, [sl]
 800bf10:	f1bb 0f00 	cmp.w	fp, #0
 800bf14:	d051      	beq.n	800bfba <__hexnan+0x132>
 800bf16:	454c      	cmp	r4, r9
 800bf18:	d206      	bcs.n	800bf28 <__hexnan+0xa0>
 800bf1a:	2d07      	cmp	r5, #7
 800bf1c:	dc04      	bgt.n	800bf28 <__hexnan+0xa0>
 800bf1e:	462a      	mov	r2, r5
 800bf20:	4649      	mov	r1, r9
 800bf22:	4620      	mov	r0, r4
 800bf24:	f7ff ff8a 	bl	800be3c <L_shift>
 800bf28:	4544      	cmp	r4, r8
 800bf2a:	d936      	bls.n	800bf9a <__hexnan+0x112>
 800bf2c:	f1a8 0204 	sub.w	r2, r8, #4
 800bf30:	4623      	mov	r3, r4
 800bf32:	f853 1b04 	ldr.w	r1, [r3], #4
 800bf36:	f842 1f04 	str.w	r1, [r2, #4]!
 800bf3a:	429f      	cmp	r7, r3
 800bf3c:	d2f9      	bcs.n	800bf32 <__hexnan+0xaa>
 800bf3e:	1b3b      	subs	r3, r7, r4
 800bf40:	f023 0303 	bic.w	r3, r3, #3
 800bf44:	3304      	adds	r3, #4
 800bf46:	3401      	adds	r4, #1
 800bf48:	3e03      	subs	r6, #3
 800bf4a:	42b4      	cmp	r4, r6
 800bf4c:	bf88      	it	hi
 800bf4e:	2304      	movhi	r3, #4
 800bf50:	4443      	add	r3, r8
 800bf52:	2200      	movs	r2, #0
 800bf54:	f843 2b04 	str.w	r2, [r3], #4
 800bf58:	429f      	cmp	r7, r3
 800bf5a:	d2fb      	bcs.n	800bf54 <__hexnan+0xcc>
 800bf5c:	683b      	ldr	r3, [r7, #0]
 800bf5e:	b91b      	cbnz	r3, 800bf68 <__hexnan+0xe0>
 800bf60:	4547      	cmp	r7, r8
 800bf62:	d128      	bne.n	800bfb6 <__hexnan+0x12e>
 800bf64:	2301      	movs	r3, #1
 800bf66:	603b      	str	r3, [r7, #0]
 800bf68:	2005      	movs	r0, #5
 800bf6a:	b007      	add	sp, #28
 800bf6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf70:	3501      	adds	r5, #1
 800bf72:	2d08      	cmp	r5, #8
 800bf74:	f10b 0b01 	add.w	fp, fp, #1
 800bf78:	dd06      	ble.n	800bf88 <__hexnan+0x100>
 800bf7a:	4544      	cmp	r4, r8
 800bf7c:	d9c1      	bls.n	800bf02 <__hexnan+0x7a>
 800bf7e:	2300      	movs	r3, #0
 800bf80:	f844 3c04 	str.w	r3, [r4, #-4]
 800bf84:	2501      	movs	r5, #1
 800bf86:	3c04      	subs	r4, #4
 800bf88:	6822      	ldr	r2, [r4, #0]
 800bf8a:	f000 000f 	and.w	r0, r0, #15
 800bf8e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800bf92:	6020      	str	r0, [r4, #0]
 800bf94:	e7b5      	b.n	800bf02 <__hexnan+0x7a>
 800bf96:	2508      	movs	r5, #8
 800bf98:	e7b3      	b.n	800bf02 <__hexnan+0x7a>
 800bf9a:	9b01      	ldr	r3, [sp, #4]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d0dd      	beq.n	800bf5c <__hexnan+0xd4>
 800bfa0:	f1c3 0320 	rsb	r3, r3, #32
 800bfa4:	f04f 32ff 	mov.w	r2, #4294967295
 800bfa8:	40da      	lsrs	r2, r3
 800bfaa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800bfae:	4013      	ands	r3, r2
 800bfb0:	f846 3c04 	str.w	r3, [r6, #-4]
 800bfb4:	e7d2      	b.n	800bf5c <__hexnan+0xd4>
 800bfb6:	3f04      	subs	r7, #4
 800bfb8:	e7d0      	b.n	800bf5c <__hexnan+0xd4>
 800bfba:	2004      	movs	r0, #4
 800bfbc:	e7d5      	b.n	800bf6a <__hexnan+0xe2>

0800bfbe <__ascii_mbtowc>:
 800bfbe:	b082      	sub	sp, #8
 800bfc0:	b901      	cbnz	r1, 800bfc4 <__ascii_mbtowc+0x6>
 800bfc2:	a901      	add	r1, sp, #4
 800bfc4:	b142      	cbz	r2, 800bfd8 <__ascii_mbtowc+0x1a>
 800bfc6:	b14b      	cbz	r3, 800bfdc <__ascii_mbtowc+0x1e>
 800bfc8:	7813      	ldrb	r3, [r2, #0]
 800bfca:	600b      	str	r3, [r1, #0]
 800bfcc:	7812      	ldrb	r2, [r2, #0]
 800bfce:	1e10      	subs	r0, r2, #0
 800bfd0:	bf18      	it	ne
 800bfd2:	2001      	movne	r0, #1
 800bfd4:	b002      	add	sp, #8
 800bfd6:	4770      	bx	lr
 800bfd8:	4610      	mov	r0, r2
 800bfda:	e7fb      	b.n	800bfd4 <__ascii_mbtowc+0x16>
 800bfdc:	f06f 0001 	mvn.w	r0, #1
 800bfe0:	e7f8      	b.n	800bfd4 <__ascii_mbtowc+0x16>

0800bfe2 <_realloc_r>:
 800bfe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfe6:	4607      	mov	r7, r0
 800bfe8:	4614      	mov	r4, r2
 800bfea:	460d      	mov	r5, r1
 800bfec:	b921      	cbnz	r1, 800bff8 <_realloc_r+0x16>
 800bfee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bff2:	4611      	mov	r1, r2
 800bff4:	f7fd bd4c 	b.w	8009a90 <_malloc_r>
 800bff8:	b92a      	cbnz	r2, 800c006 <_realloc_r+0x24>
 800bffa:	f7fd fcd5 	bl	80099a8 <_free_r>
 800bffe:	4625      	mov	r5, r4
 800c000:	4628      	mov	r0, r5
 800c002:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c006:	f000 f82e 	bl	800c066 <_malloc_usable_size_r>
 800c00a:	4284      	cmp	r4, r0
 800c00c:	4606      	mov	r6, r0
 800c00e:	d802      	bhi.n	800c016 <_realloc_r+0x34>
 800c010:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c014:	d8f4      	bhi.n	800c000 <_realloc_r+0x1e>
 800c016:	4621      	mov	r1, r4
 800c018:	4638      	mov	r0, r7
 800c01a:	f7fd fd39 	bl	8009a90 <_malloc_r>
 800c01e:	4680      	mov	r8, r0
 800c020:	b908      	cbnz	r0, 800c026 <_realloc_r+0x44>
 800c022:	4645      	mov	r5, r8
 800c024:	e7ec      	b.n	800c000 <_realloc_r+0x1e>
 800c026:	42b4      	cmp	r4, r6
 800c028:	4622      	mov	r2, r4
 800c02a:	4629      	mov	r1, r5
 800c02c:	bf28      	it	cs
 800c02e:	4632      	movcs	r2, r6
 800c030:	f7ff fc42 	bl	800b8b8 <memcpy>
 800c034:	4629      	mov	r1, r5
 800c036:	4638      	mov	r0, r7
 800c038:	f7fd fcb6 	bl	80099a8 <_free_r>
 800c03c:	e7f1      	b.n	800c022 <_realloc_r+0x40>

0800c03e <__ascii_wctomb>:
 800c03e:	4603      	mov	r3, r0
 800c040:	4608      	mov	r0, r1
 800c042:	b141      	cbz	r1, 800c056 <__ascii_wctomb+0x18>
 800c044:	2aff      	cmp	r2, #255	@ 0xff
 800c046:	d904      	bls.n	800c052 <__ascii_wctomb+0x14>
 800c048:	228a      	movs	r2, #138	@ 0x8a
 800c04a:	601a      	str	r2, [r3, #0]
 800c04c:	f04f 30ff 	mov.w	r0, #4294967295
 800c050:	4770      	bx	lr
 800c052:	700a      	strb	r2, [r1, #0]
 800c054:	2001      	movs	r0, #1
 800c056:	4770      	bx	lr

0800c058 <abort>:
 800c058:	b508      	push	{r3, lr}
 800c05a:	2006      	movs	r0, #6
 800c05c:	f000 f834 	bl	800c0c8 <raise>
 800c060:	2001      	movs	r0, #1
 800c062:	f7f5 fce1 	bl	8001a28 <_exit>

0800c066 <_malloc_usable_size_r>:
 800c066:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c06a:	1f18      	subs	r0, r3, #4
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	bfbc      	itt	lt
 800c070:	580b      	ldrlt	r3, [r1, r0]
 800c072:	18c0      	addlt	r0, r0, r3
 800c074:	4770      	bx	lr

0800c076 <_raise_r>:
 800c076:	291f      	cmp	r1, #31
 800c078:	b538      	push	{r3, r4, r5, lr}
 800c07a:	4605      	mov	r5, r0
 800c07c:	460c      	mov	r4, r1
 800c07e:	d904      	bls.n	800c08a <_raise_r+0x14>
 800c080:	2316      	movs	r3, #22
 800c082:	6003      	str	r3, [r0, #0]
 800c084:	f04f 30ff 	mov.w	r0, #4294967295
 800c088:	bd38      	pop	{r3, r4, r5, pc}
 800c08a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c08c:	b112      	cbz	r2, 800c094 <_raise_r+0x1e>
 800c08e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c092:	b94b      	cbnz	r3, 800c0a8 <_raise_r+0x32>
 800c094:	4628      	mov	r0, r5
 800c096:	f000 f831 	bl	800c0fc <_getpid_r>
 800c09a:	4622      	mov	r2, r4
 800c09c:	4601      	mov	r1, r0
 800c09e:	4628      	mov	r0, r5
 800c0a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0a4:	f000 b818 	b.w	800c0d8 <_kill_r>
 800c0a8:	2b01      	cmp	r3, #1
 800c0aa:	d00a      	beq.n	800c0c2 <_raise_r+0x4c>
 800c0ac:	1c59      	adds	r1, r3, #1
 800c0ae:	d103      	bne.n	800c0b8 <_raise_r+0x42>
 800c0b0:	2316      	movs	r3, #22
 800c0b2:	6003      	str	r3, [r0, #0]
 800c0b4:	2001      	movs	r0, #1
 800c0b6:	e7e7      	b.n	800c088 <_raise_r+0x12>
 800c0b8:	2100      	movs	r1, #0
 800c0ba:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c0be:	4620      	mov	r0, r4
 800c0c0:	4798      	blx	r3
 800c0c2:	2000      	movs	r0, #0
 800c0c4:	e7e0      	b.n	800c088 <_raise_r+0x12>
	...

0800c0c8 <raise>:
 800c0c8:	4b02      	ldr	r3, [pc, #8]	@ (800c0d4 <raise+0xc>)
 800c0ca:	4601      	mov	r1, r0
 800c0cc:	6818      	ldr	r0, [r3, #0]
 800c0ce:	f7ff bfd2 	b.w	800c076 <_raise_r>
 800c0d2:	bf00      	nop
 800c0d4:	20000054 	.word	0x20000054

0800c0d8 <_kill_r>:
 800c0d8:	b538      	push	{r3, r4, r5, lr}
 800c0da:	4d07      	ldr	r5, [pc, #28]	@ (800c0f8 <_kill_r+0x20>)
 800c0dc:	2300      	movs	r3, #0
 800c0de:	4604      	mov	r4, r0
 800c0e0:	4608      	mov	r0, r1
 800c0e2:	4611      	mov	r1, r2
 800c0e4:	602b      	str	r3, [r5, #0]
 800c0e6:	f7f5 fc8f 	bl	8001a08 <_kill>
 800c0ea:	1c43      	adds	r3, r0, #1
 800c0ec:	d102      	bne.n	800c0f4 <_kill_r+0x1c>
 800c0ee:	682b      	ldr	r3, [r5, #0]
 800c0f0:	b103      	cbz	r3, 800c0f4 <_kill_r+0x1c>
 800c0f2:	6023      	str	r3, [r4, #0]
 800c0f4:	bd38      	pop	{r3, r4, r5, pc}
 800c0f6:	bf00      	nop
 800c0f8:	200005d8 	.word	0x200005d8

0800c0fc <_getpid_r>:
 800c0fc:	f7f5 bc7c 	b.w	80019f8 <_getpid>

0800c100 <atan2>:
 800c100:	f000 bb32 	b.w	800c768 <__ieee754_atan2>

0800c104 <sqrt>:
 800c104:	b538      	push	{r3, r4, r5, lr}
 800c106:	ed2d 8b02 	vpush	{d8}
 800c10a:	ec55 4b10 	vmov	r4, r5, d0
 800c10e:	f000 f8cf 	bl	800c2b0 <__ieee754_sqrt>
 800c112:	4622      	mov	r2, r4
 800c114:	462b      	mov	r3, r5
 800c116:	4620      	mov	r0, r4
 800c118:	4629      	mov	r1, r5
 800c11a:	eeb0 8a40 	vmov.f32	s16, s0
 800c11e:	eef0 8a60 	vmov.f32	s17, s1
 800c122:	f7f4 fd2b 	bl	8000b7c <__aeabi_dcmpun>
 800c126:	b990      	cbnz	r0, 800c14e <sqrt+0x4a>
 800c128:	2200      	movs	r2, #0
 800c12a:	2300      	movs	r3, #0
 800c12c:	4620      	mov	r0, r4
 800c12e:	4629      	mov	r1, r5
 800c130:	f7f4 fcfc 	bl	8000b2c <__aeabi_dcmplt>
 800c134:	b158      	cbz	r0, 800c14e <sqrt+0x4a>
 800c136:	f7fc fdab 	bl	8008c90 <__errno>
 800c13a:	2321      	movs	r3, #33	@ 0x21
 800c13c:	6003      	str	r3, [r0, #0]
 800c13e:	2200      	movs	r2, #0
 800c140:	2300      	movs	r3, #0
 800c142:	4610      	mov	r0, r2
 800c144:	4619      	mov	r1, r3
 800c146:	f7f4 fba9 	bl	800089c <__aeabi_ddiv>
 800c14a:	ec41 0b18 	vmov	d8, r0, r1
 800c14e:	eeb0 0a48 	vmov.f32	s0, s16
 800c152:	eef0 0a68 	vmov.f32	s1, s17
 800c156:	ecbd 8b02 	vpop	{d8}
 800c15a:	bd38      	pop	{r3, r4, r5, pc}
 800c15c:	0000      	movs	r0, r0
	...

0800c160 <cos>:
 800c160:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c162:	ec53 2b10 	vmov	r2, r3, d0
 800c166:	4826      	ldr	r0, [pc, #152]	@ (800c200 <cos+0xa0>)
 800c168:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c16c:	4281      	cmp	r1, r0
 800c16e:	d806      	bhi.n	800c17e <cos+0x1e>
 800c170:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800c1f8 <cos+0x98>
 800c174:	b005      	add	sp, #20
 800c176:	f85d eb04 	ldr.w	lr, [sp], #4
 800c17a:	f000 b971 	b.w	800c460 <__kernel_cos>
 800c17e:	4821      	ldr	r0, [pc, #132]	@ (800c204 <cos+0xa4>)
 800c180:	4281      	cmp	r1, r0
 800c182:	d908      	bls.n	800c196 <cos+0x36>
 800c184:	4610      	mov	r0, r2
 800c186:	4619      	mov	r1, r3
 800c188:	f7f4 f8a6 	bl	80002d8 <__aeabi_dsub>
 800c18c:	ec41 0b10 	vmov	d0, r0, r1
 800c190:	b005      	add	sp, #20
 800c192:	f85d fb04 	ldr.w	pc, [sp], #4
 800c196:	4668      	mov	r0, sp
 800c198:	f000 fbae 	bl	800c8f8 <__ieee754_rem_pio2>
 800c19c:	f000 0003 	and.w	r0, r0, #3
 800c1a0:	2801      	cmp	r0, #1
 800c1a2:	d00b      	beq.n	800c1bc <cos+0x5c>
 800c1a4:	2802      	cmp	r0, #2
 800c1a6:	d015      	beq.n	800c1d4 <cos+0x74>
 800c1a8:	b9d8      	cbnz	r0, 800c1e2 <cos+0x82>
 800c1aa:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c1ae:	ed9d 0b00 	vldr	d0, [sp]
 800c1b2:	f000 f955 	bl	800c460 <__kernel_cos>
 800c1b6:	ec51 0b10 	vmov	r0, r1, d0
 800c1ba:	e7e7      	b.n	800c18c <cos+0x2c>
 800c1bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c1c0:	ed9d 0b00 	vldr	d0, [sp]
 800c1c4:	f000 fa14 	bl	800c5f0 <__kernel_sin>
 800c1c8:	ec53 2b10 	vmov	r2, r3, d0
 800c1cc:	4610      	mov	r0, r2
 800c1ce:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800c1d2:	e7db      	b.n	800c18c <cos+0x2c>
 800c1d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c1d8:	ed9d 0b00 	vldr	d0, [sp]
 800c1dc:	f000 f940 	bl	800c460 <__kernel_cos>
 800c1e0:	e7f2      	b.n	800c1c8 <cos+0x68>
 800c1e2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c1e6:	ed9d 0b00 	vldr	d0, [sp]
 800c1ea:	2001      	movs	r0, #1
 800c1ec:	f000 fa00 	bl	800c5f0 <__kernel_sin>
 800c1f0:	e7e1      	b.n	800c1b6 <cos+0x56>
 800c1f2:	bf00      	nop
 800c1f4:	f3af 8000 	nop.w
	...
 800c200:	3fe921fb 	.word	0x3fe921fb
 800c204:	7fefffff 	.word	0x7fefffff

0800c208 <sin>:
 800c208:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c20a:	ec53 2b10 	vmov	r2, r3, d0
 800c20e:	4826      	ldr	r0, [pc, #152]	@ (800c2a8 <sin+0xa0>)
 800c210:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c214:	4281      	cmp	r1, r0
 800c216:	d807      	bhi.n	800c228 <sin+0x20>
 800c218:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800c2a0 <sin+0x98>
 800c21c:	2000      	movs	r0, #0
 800c21e:	b005      	add	sp, #20
 800c220:	f85d eb04 	ldr.w	lr, [sp], #4
 800c224:	f000 b9e4 	b.w	800c5f0 <__kernel_sin>
 800c228:	4820      	ldr	r0, [pc, #128]	@ (800c2ac <sin+0xa4>)
 800c22a:	4281      	cmp	r1, r0
 800c22c:	d908      	bls.n	800c240 <sin+0x38>
 800c22e:	4610      	mov	r0, r2
 800c230:	4619      	mov	r1, r3
 800c232:	f7f4 f851 	bl	80002d8 <__aeabi_dsub>
 800c236:	ec41 0b10 	vmov	d0, r0, r1
 800c23a:	b005      	add	sp, #20
 800c23c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c240:	4668      	mov	r0, sp
 800c242:	f000 fb59 	bl	800c8f8 <__ieee754_rem_pio2>
 800c246:	f000 0003 	and.w	r0, r0, #3
 800c24a:	2801      	cmp	r0, #1
 800c24c:	d00c      	beq.n	800c268 <sin+0x60>
 800c24e:	2802      	cmp	r0, #2
 800c250:	d011      	beq.n	800c276 <sin+0x6e>
 800c252:	b9e8      	cbnz	r0, 800c290 <sin+0x88>
 800c254:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c258:	ed9d 0b00 	vldr	d0, [sp]
 800c25c:	2001      	movs	r0, #1
 800c25e:	f000 f9c7 	bl	800c5f0 <__kernel_sin>
 800c262:	ec51 0b10 	vmov	r0, r1, d0
 800c266:	e7e6      	b.n	800c236 <sin+0x2e>
 800c268:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c26c:	ed9d 0b00 	vldr	d0, [sp]
 800c270:	f000 f8f6 	bl	800c460 <__kernel_cos>
 800c274:	e7f5      	b.n	800c262 <sin+0x5a>
 800c276:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c27a:	ed9d 0b00 	vldr	d0, [sp]
 800c27e:	2001      	movs	r0, #1
 800c280:	f000 f9b6 	bl	800c5f0 <__kernel_sin>
 800c284:	ec53 2b10 	vmov	r2, r3, d0
 800c288:	4610      	mov	r0, r2
 800c28a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800c28e:	e7d2      	b.n	800c236 <sin+0x2e>
 800c290:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c294:	ed9d 0b00 	vldr	d0, [sp]
 800c298:	f000 f8e2 	bl	800c460 <__kernel_cos>
 800c29c:	e7f2      	b.n	800c284 <sin+0x7c>
 800c29e:	bf00      	nop
	...
 800c2a8:	3fe921fb 	.word	0x3fe921fb
 800c2ac:	7fefffff 	.word	0x7fefffff

0800c2b0 <__ieee754_sqrt>:
 800c2b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2b4:	4a66      	ldr	r2, [pc, #408]	@ (800c450 <__ieee754_sqrt+0x1a0>)
 800c2b6:	ec55 4b10 	vmov	r4, r5, d0
 800c2ba:	43aa      	bics	r2, r5
 800c2bc:	462b      	mov	r3, r5
 800c2be:	4621      	mov	r1, r4
 800c2c0:	d110      	bne.n	800c2e4 <__ieee754_sqrt+0x34>
 800c2c2:	4622      	mov	r2, r4
 800c2c4:	4620      	mov	r0, r4
 800c2c6:	4629      	mov	r1, r5
 800c2c8:	f7f4 f9be 	bl	8000648 <__aeabi_dmul>
 800c2cc:	4602      	mov	r2, r0
 800c2ce:	460b      	mov	r3, r1
 800c2d0:	4620      	mov	r0, r4
 800c2d2:	4629      	mov	r1, r5
 800c2d4:	f7f4 f802 	bl	80002dc <__adddf3>
 800c2d8:	4604      	mov	r4, r0
 800c2da:	460d      	mov	r5, r1
 800c2dc:	ec45 4b10 	vmov	d0, r4, r5
 800c2e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2e4:	2d00      	cmp	r5, #0
 800c2e6:	dc0e      	bgt.n	800c306 <__ieee754_sqrt+0x56>
 800c2e8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800c2ec:	4322      	orrs	r2, r4
 800c2ee:	d0f5      	beq.n	800c2dc <__ieee754_sqrt+0x2c>
 800c2f0:	b19d      	cbz	r5, 800c31a <__ieee754_sqrt+0x6a>
 800c2f2:	4622      	mov	r2, r4
 800c2f4:	4620      	mov	r0, r4
 800c2f6:	4629      	mov	r1, r5
 800c2f8:	f7f3 ffee 	bl	80002d8 <__aeabi_dsub>
 800c2fc:	4602      	mov	r2, r0
 800c2fe:	460b      	mov	r3, r1
 800c300:	f7f4 facc 	bl	800089c <__aeabi_ddiv>
 800c304:	e7e8      	b.n	800c2d8 <__ieee754_sqrt+0x28>
 800c306:	152a      	asrs	r2, r5, #20
 800c308:	d115      	bne.n	800c336 <__ieee754_sqrt+0x86>
 800c30a:	2000      	movs	r0, #0
 800c30c:	e009      	b.n	800c322 <__ieee754_sqrt+0x72>
 800c30e:	0acb      	lsrs	r3, r1, #11
 800c310:	3a15      	subs	r2, #21
 800c312:	0549      	lsls	r1, r1, #21
 800c314:	2b00      	cmp	r3, #0
 800c316:	d0fa      	beq.n	800c30e <__ieee754_sqrt+0x5e>
 800c318:	e7f7      	b.n	800c30a <__ieee754_sqrt+0x5a>
 800c31a:	462a      	mov	r2, r5
 800c31c:	e7fa      	b.n	800c314 <__ieee754_sqrt+0x64>
 800c31e:	005b      	lsls	r3, r3, #1
 800c320:	3001      	adds	r0, #1
 800c322:	02dc      	lsls	r4, r3, #11
 800c324:	d5fb      	bpl.n	800c31e <__ieee754_sqrt+0x6e>
 800c326:	1e44      	subs	r4, r0, #1
 800c328:	1b12      	subs	r2, r2, r4
 800c32a:	f1c0 0420 	rsb	r4, r0, #32
 800c32e:	fa21 f404 	lsr.w	r4, r1, r4
 800c332:	4323      	orrs	r3, r4
 800c334:	4081      	lsls	r1, r0
 800c336:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c33a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800c33e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c342:	07d2      	lsls	r2, r2, #31
 800c344:	bf5c      	itt	pl
 800c346:	005b      	lslpl	r3, r3, #1
 800c348:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800c34c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c350:	bf58      	it	pl
 800c352:	0049      	lslpl	r1, r1, #1
 800c354:	2600      	movs	r6, #0
 800c356:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800c35a:	107f      	asrs	r7, r7, #1
 800c35c:	0049      	lsls	r1, r1, #1
 800c35e:	2016      	movs	r0, #22
 800c360:	4632      	mov	r2, r6
 800c362:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800c366:	1915      	adds	r5, r2, r4
 800c368:	429d      	cmp	r5, r3
 800c36a:	bfde      	ittt	le
 800c36c:	192a      	addle	r2, r5, r4
 800c36e:	1b5b      	suble	r3, r3, r5
 800c370:	1936      	addle	r6, r6, r4
 800c372:	0fcd      	lsrs	r5, r1, #31
 800c374:	3801      	subs	r0, #1
 800c376:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800c37a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c37e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800c382:	d1f0      	bne.n	800c366 <__ieee754_sqrt+0xb6>
 800c384:	4605      	mov	r5, r0
 800c386:	2420      	movs	r4, #32
 800c388:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800c38c:	4293      	cmp	r3, r2
 800c38e:	eb0c 0e00 	add.w	lr, ip, r0
 800c392:	dc02      	bgt.n	800c39a <__ieee754_sqrt+0xea>
 800c394:	d113      	bne.n	800c3be <__ieee754_sqrt+0x10e>
 800c396:	458e      	cmp	lr, r1
 800c398:	d811      	bhi.n	800c3be <__ieee754_sqrt+0x10e>
 800c39a:	f1be 0f00 	cmp.w	lr, #0
 800c39e:	eb0e 000c 	add.w	r0, lr, ip
 800c3a2:	da3f      	bge.n	800c424 <__ieee754_sqrt+0x174>
 800c3a4:	2800      	cmp	r0, #0
 800c3a6:	db3d      	blt.n	800c424 <__ieee754_sqrt+0x174>
 800c3a8:	f102 0801 	add.w	r8, r2, #1
 800c3ac:	1a9b      	subs	r3, r3, r2
 800c3ae:	458e      	cmp	lr, r1
 800c3b0:	bf88      	it	hi
 800c3b2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c3b6:	eba1 010e 	sub.w	r1, r1, lr
 800c3ba:	4465      	add	r5, ip
 800c3bc:	4642      	mov	r2, r8
 800c3be:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800c3c2:	3c01      	subs	r4, #1
 800c3c4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800c3c8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c3cc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800c3d0:	d1dc      	bne.n	800c38c <__ieee754_sqrt+0xdc>
 800c3d2:	4319      	orrs	r1, r3
 800c3d4:	d01b      	beq.n	800c40e <__ieee754_sqrt+0x15e>
 800c3d6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800c454 <__ieee754_sqrt+0x1a4>
 800c3da:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800c458 <__ieee754_sqrt+0x1a8>
 800c3de:	e9da 0100 	ldrd	r0, r1, [sl]
 800c3e2:	e9db 2300 	ldrd	r2, r3, [fp]
 800c3e6:	f7f3 ff77 	bl	80002d8 <__aeabi_dsub>
 800c3ea:	e9da 8900 	ldrd	r8, r9, [sl]
 800c3ee:	4602      	mov	r2, r0
 800c3f0:	460b      	mov	r3, r1
 800c3f2:	4640      	mov	r0, r8
 800c3f4:	4649      	mov	r1, r9
 800c3f6:	f7f4 fba3 	bl	8000b40 <__aeabi_dcmple>
 800c3fa:	b140      	cbz	r0, 800c40e <__ieee754_sqrt+0x15e>
 800c3fc:	f1b5 3fff 	cmp.w	r5, #4294967295
 800c400:	e9da 0100 	ldrd	r0, r1, [sl]
 800c404:	e9db 2300 	ldrd	r2, r3, [fp]
 800c408:	d10e      	bne.n	800c428 <__ieee754_sqrt+0x178>
 800c40a:	3601      	adds	r6, #1
 800c40c:	4625      	mov	r5, r4
 800c40e:	1073      	asrs	r3, r6, #1
 800c410:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800c414:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800c418:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800c41c:	086b      	lsrs	r3, r5, #1
 800c41e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800c422:	e759      	b.n	800c2d8 <__ieee754_sqrt+0x28>
 800c424:	4690      	mov	r8, r2
 800c426:	e7c1      	b.n	800c3ac <__ieee754_sqrt+0xfc>
 800c428:	f7f3 ff58 	bl	80002dc <__adddf3>
 800c42c:	e9da 8900 	ldrd	r8, r9, [sl]
 800c430:	4602      	mov	r2, r0
 800c432:	460b      	mov	r3, r1
 800c434:	4640      	mov	r0, r8
 800c436:	4649      	mov	r1, r9
 800c438:	f7f4 fb78 	bl	8000b2c <__aeabi_dcmplt>
 800c43c:	b120      	cbz	r0, 800c448 <__ieee754_sqrt+0x198>
 800c43e:	1cab      	adds	r3, r5, #2
 800c440:	bf08      	it	eq
 800c442:	3601      	addeq	r6, #1
 800c444:	3502      	adds	r5, #2
 800c446:	e7e2      	b.n	800c40e <__ieee754_sqrt+0x15e>
 800c448:	1c6b      	adds	r3, r5, #1
 800c44a:	f023 0501 	bic.w	r5, r3, #1
 800c44e:	e7de      	b.n	800c40e <__ieee754_sqrt+0x15e>
 800c450:	7ff00000 	.word	0x7ff00000
 800c454:	0800e558 	.word	0x0800e558
 800c458:	0800e550 	.word	0x0800e550
 800c45c:	00000000 	.word	0x00000000

0800c460 <__kernel_cos>:
 800c460:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c464:	ec57 6b10 	vmov	r6, r7, d0
 800c468:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800c46c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800c470:	ed8d 1b00 	vstr	d1, [sp]
 800c474:	d206      	bcs.n	800c484 <__kernel_cos+0x24>
 800c476:	4630      	mov	r0, r6
 800c478:	4639      	mov	r1, r7
 800c47a:	f7f4 fb95 	bl	8000ba8 <__aeabi_d2iz>
 800c47e:	2800      	cmp	r0, #0
 800c480:	f000 8088 	beq.w	800c594 <__kernel_cos+0x134>
 800c484:	4632      	mov	r2, r6
 800c486:	463b      	mov	r3, r7
 800c488:	4630      	mov	r0, r6
 800c48a:	4639      	mov	r1, r7
 800c48c:	f7f4 f8dc 	bl	8000648 <__aeabi_dmul>
 800c490:	4b51      	ldr	r3, [pc, #324]	@ (800c5d8 <__kernel_cos+0x178>)
 800c492:	2200      	movs	r2, #0
 800c494:	4604      	mov	r4, r0
 800c496:	460d      	mov	r5, r1
 800c498:	f7f4 f8d6 	bl	8000648 <__aeabi_dmul>
 800c49c:	a340      	add	r3, pc, #256	@ (adr r3, 800c5a0 <__kernel_cos+0x140>)
 800c49e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4a2:	4682      	mov	sl, r0
 800c4a4:	468b      	mov	fp, r1
 800c4a6:	4620      	mov	r0, r4
 800c4a8:	4629      	mov	r1, r5
 800c4aa:	f7f4 f8cd 	bl	8000648 <__aeabi_dmul>
 800c4ae:	a33e      	add	r3, pc, #248	@ (adr r3, 800c5a8 <__kernel_cos+0x148>)
 800c4b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4b4:	f7f3 ff12 	bl	80002dc <__adddf3>
 800c4b8:	4622      	mov	r2, r4
 800c4ba:	462b      	mov	r3, r5
 800c4bc:	f7f4 f8c4 	bl	8000648 <__aeabi_dmul>
 800c4c0:	a33b      	add	r3, pc, #236	@ (adr r3, 800c5b0 <__kernel_cos+0x150>)
 800c4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4c6:	f7f3 ff07 	bl	80002d8 <__aeabi_dsub>
 800c4ca:	4622      	mov	r2, r4
 800c4cc:	462b      	mov	r3, r5
 800c4ce:	f7f4 f8bb 	bl	8000648 <__aeabi_dmul>
 800c4d2:	a339      	add	r3, pc, #228	@ (adr r3, 800c5b8 <__kernel_cos+0x158>)
 800c4d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d8:	f7f3 ff00 	bl	80002dc <__adddf3>
 800c4dc:	4622      	mov	r2, r4
 800c4de:	462b      	mov	r3, r5
 800c4e0:	f7f4 f8b2 	bl	8000648 <__aeabi_dmul>
 800c4e4:	a336      	add	r3, pc, #216	@ (adr r3, 800c5c0 <__kernel_cos+0x160>)
 800c4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ea:	f7f3 fef5 	bl	80002d8 <__aeabi_dsub>
 800c4ee:	4622      	mov	r2, r4
 800c4f0:	462b      	mov	r3, r5
 800c4f2:	f7f4 f8a9 	bl	8000648 <__aeabi_dmul>
 800c4f6:	a334      	add	r3, pc, #208	@ (adr r3, 800c5c8 <__kernel_cos+0x168>)
 800c4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4fc:	f7f3 feee 	bl	80002dc <__adddf3>
 800c500:	4622      	mov	r2, r4
 800c502:	462b      	mov	r3, r5
 800c504:	f7f4 f8a0 	bl	8000648 <__aeabi_dmul>
 800c508:	4622      	mov	r2, r4
 800c50a:	462b      	mov	r3, r5
 800c50c:	f7f4 f89c 	bl	8000648 <__aeabi_dmul>
 800c510:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c514:	4604      	mov	r4, r0
 800c516:	460d      	mov	r5, r1
 800c518:	4630      	mov	r0, r6
 800c51a:	4639      	mov	r1, r7
 800c51c:	f7f4 f894 	bl	8000648 <__aeabi_dmul>
 800c520:	460b      	mov	r3, r1
 800c522:	4602      	mov	r2, r0
 800c524:	4629      	mov	r1, r5
 800c526:	4620      	mov	r0, r4
 800c528:	f7f3 fed6 	bl	80002d8 <__aeabi_dsub>
 800c52c:	4b2b      	ldr	r3, [pc, #172]	@ (800c5dc <__kernel_cos+0x17c>)
 800c52e:	4598      	cmp	r8, r3
 800c530:	4606      	mov	r6, r0
 800c532:	460f      	mov	r7, r1
 800c534:	d810      	bhi.n	800c558 <__kernel_cos+0xf8>
 800c536:	4602      	mov	r2, r0
 800c538:	460b      	mov	r3, r1
 800c53a:	4650      	mov	r0, sl
 800c53c:	4659      	mov	r1, fp
 800c53e:	f7f3 fecb 	bl	80002d8 <__aeabi_dsub>
 800c542:	460b      	mov	r3, r1
 800c544:	4926      	ldr	r1, [pc, #152]	@ (800c5e0 <__kernel_cos+0x180>)
 800c546:	4602      	mov	r2, r0
 800c548:	2000      	movs	r0, #0
 800c54a:	f7f3 fec5 	bl	80002d8 <__aeabi_dsub>
 800c54e:	ec41 0b10 	vmov	d0, r0, r1
 800c552:	b003      	add	sp, #12
 800c554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c558:	4b22      	ldr	r3, [pc, #136]	@ (800c5e4 <__kernel_cos+0x184>)
 800c55a:	4921      	ldr	r1, [pc, #132]	@ (800c5e0 <__kernel_cos+0x180>)
 800c55c:	4598      	cmp	r8, r3
 800c55e:	bf8c      	ite	hi
 800c560:	4d21      	ldrhi	r5, [pc, #132]	@ (800c5e8 <__kernel_cos+0x188>)
 800c562:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800c566:	2400      	movs	r4, #0
 800c568:	4622      	mov	r2, r4
 800c56a:	462b      	mov	r3, r5
 800c56c:	2000      	movs	r0, #0
 800c56e:	f7f3 feb3 	bl	80002d8 <__aeabi_dsub>
 800c572:	4622      	mov	r2, r4
 800c574:	4680      	mov	r8, r0
 800c576:	4689      	mov	r9, r1
 800c578:	462b      	mov	r3, r5
 800c57a:	4650      	mov	r0, sl
 800c57c:	4659      	mov	r1, fp
 800c57e:	f7f3 feab 	bl	80002d8 <__aeabi_dsub>
 800c582:	4632      	mov	r2, r6
 800c584:	463b      	mov	r3, r7
 800c586:	f7f3 fea7 	bl	80002d8 <__aeabi_dsub>
 800c58a:	4602      	mov	r2, r0
 800c58c:	460b      	mov	r3, r1
 800c58e:	4640      	mov	r0, r8
 800c590:	4649      	mov	r1, r9
 800c592:	e7da      	b.n	800c54a <__kernel_cos+0xea>
 800c594:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800c5d0 <__kernel_cos+0x170>
 800c598:	e7db      	b.n	800c552 <__kernel_cos+0xf2>
 800c59a:	bf00      	nop
 800c59c:	f3af 8000 	nop.w
 800c5a0:	be8838d4 	.word	0xbe8838d4
 800c5a4:	bda8fae9 	.word	0xbda8fae9
 800c5a8:	bdb4b1c4 	.word	0xbdb4b1c4
 800c5ac:	3e21ee9e 	.word	0x3e21ee9e
 800c5b0:	809c52ad 	.word	0x809c52ad
 800c5b4:	3e927e4f 	.word	0x3e927e4f
 800c5b8:	19cb1590 	.word	0x19cb1590
 800c5bc:	3efa01a0 	.word	0x3efa01a0
 800c5c0:	16c15177 	.word	0x16c15177
 800c5c4:	3f56c16c 	.word	0x3f56c16c
 800c5c8:	5555554c 	.word	0x5555554c
 800c5cc:	3fa55555 	.word	0x3fa55555
 800c5d0:	00000000 	.word	0x00000000
 800c5d4:	3ff00000 	.word	0x3ff00000
 800c5d8:	3fe00000 	.word	0x3fe00000
 800c5dc:	3fd33332 	.word	0x3fd33332
 800c5e0:	3ff00000 	.word	0x3ff00000
 800c5e4:	3fe90000 	.word	0x3fe90000
 800c5e8:	3fd20000 	.word	0x3fd20000
 800c5ec:	00000000 	.word	0x00000000

0800c5f0 <__kernel_sin>:
 800c5f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5f4:	ec55 4b10 	vmov	r4, r5, d0
 800c5f8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c5fc:	b085      	sub	sp, #20
 800c5fe:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800c602:	ed8d 1b02 	vstr	d1, [sp, #8]
 800c606:	4680      	mov	r8, r0
 800c608:	d205      	bcs.n	800c616 <__kernel_sin+0x26>
 800c60a:	4620      	mov	r0, r4
 800c60c:	4629      	mov	r1, r5
 800c60e:	f7f4 facb 	bl	8000ba8 <__aeabi_d2iz>
 800c612:	2800      	cmp	r0, #0
 800c614:	d052      	beq.n	800c6bc <__kernel_sin+0xcc>
 800c616:	4622      	mov	r2, r4
 800c618:	462b      	mov	r3, r5
 800c61a:	4620      	mov	r0, r4
 800c61c:	4629      	mov	r1, r5
 800c61e:	f7f4 f813 	bl	8000648 <__aeabi_dmul>
 800c622:	4682      	mov	sl, r0
 800c624:	468b      	mov	fp, r1
 800c626:	4602      	mov	r2, r0
 800c628:	460b      	mov	r3, r1
 800c62a:	4620      	mov	r0, r4
 800c62c:	4629      	mov	r1, r5
 800c62e:	f7f4 f80b 	bl	8000648 <__aeabi_dmul>
 800c632:	a342      	add	r3, pc, #264	@ (adr r3, 800c73c <__kernel_sin+0x14c>)
 800c634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c638:	e9cd 0100 	strd	r0, r1, [sp]
 800c63c:	4650      	mov	r0, sl
 800c63e:	4659      	mov	r1, fp
 800c640:	f7f4 f802 	bl	8000648 <__aeabi_dmul>
 800c644:	a33f      	add	r3, pc, #252	@ (adr r3, 800c744 <__kernel_sin+0x154>)
 800c646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c64a:	f7f3 fe45 	bl	80002d8 <__aeabi_dsub>
 800c64e:	4652      	mov	r2, sl
 800c650:	465b      	mov	r3, fp
 800c652:	f7f3 fff9 	bl	8000648 <__aeabi_dmul>
 800c656:	a33d      	add	r3, pc, #244	@ (adr r3, 800c74c <__kernel_sin+0x15c>)
 800c658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c65c:	f7f3 fe3e 	bl	80002dc <__adddf3>
 800c660:	4652      	mov	r2, sl
 800c662:	465b      	mov	r3, fp
 800c664:	f7f3 fff0 	bl	8000648 <__aeabi_dmul>
 800c668:	a33a      	add	r3, pc, #232	@ (adr r3, 800c754 <__kernel_sin+0x164>)
 800c66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c66e:	f7f3 fe33 	bl	80002d8 <__aeabi_dsub>
 800c672:	4652      	mov	r2, sl
 800c674:	465b      	mov	r3, fp
 800c676:	f7f3 ffe7 	bl	8000648 <__aeabi_dmul>
 800c67a:	a338      	add	r3, pc, #224	@ (adr r3, 800c75c <__kernel_sin+0x16c>)
 800c67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c680:	f7f3 fe2c 	bl	80002dc <__adddf3>
 800c684:	4606      	mov	r6, r0
 800c686:	460f      	mov	r7, r1
 800c688:	f1b8 0f00 	cmp.w	r8, #0
 800c68c:	d11b      	bne.n	800c6c6 <__kernel_sin+0xd6>
 800c68e:	4602      	mov	r2, r0
 800c690:	460b      	mov	r3, r1
 800c692:	4650      	mov	r0, sl
 800c694:	4659      	mov	r1, fp
 800c696:	f7f3 ffd7 	bl	8000648 <__aeabi_dmul>
 800c69a:	a325      	add	r3, pc, #148	@ (adr r3, 800c730 <__kernel_sin+0x140>)
 800c69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a0:	f7f3 fe1a 	bl	80002d8 <__aeabi_dsub>
 800c6a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c6a8:	f7f3 ffce 	bl	8000648 <__aeabi_dmul>
 800c6ac:	4602      	mov	r2, r0
 800c6ae:	460b      	mov	r3, r1
 800c6b0:	4620      	mov	r0, r4
 800c6b2:	4629      	mov	r1, r5
 800c6b4:	f7f3 fe12 	bl	80002dc <__adddf3>
 800c6b8:	4604      	mov	r4, r0
 800c6ba:	460d      	mov	r5, r1
 800c6bc:	ec45 4b10 	vmov	d0, r4, r5
 800c6c0:	b005      	add	sp, #20
 800c6c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6ca:	4b1b      	ldr	r3, [pc, #108]	@ (800c738 <__kernel_sin+0x148>)
 800c6cc:	2200      	movs	r2, #0
 800c6ce:	f7f3 ffbb 	bl	8000648 <__aeabi_dmul>
 800c6d2:	4632      	mov	r2, r6
 800c6d4:	4680      	mov	r8, r0
 800c6d6:	4689      	mov	r9, r1
 800c6d8:	463b      	mov	r3, r7
 800c6da:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c6de:	f7f3 ffb3 	bl	8000648 <__aeabi_dmul>
 800c6e2:	4602      	mov	r2, r0
 800c6e4:	460b      	mov	r3, r1
 800c6e6:	4640      	mov	r0, r8
 800c6e8:	4649      	mov	r1, r9
 800c6ea:	f7f3 fdf5 	bl	80002d8 <__aeabi_dsub>
 800c6ee:	4652      	mov	r2, sl
 800c6f0:	465b      	mov	r3, fp
 800c6f2:	f7f3 ffa9 	bl	8000648 <__aeabi_dmul>
 800c6f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c6fa:	f7f3 fded 	bl	80002d8 <__aeabi_dsub>
 800c6fe:	a30c      	add	r3, pc, #48	@ (adr r3, 800c730 <__kernel_sin+0x140>)
 800c700:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c704:	4606      	mov	r6, r0
 800c706:	460f      	mov	r7, r1
 800c708:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c70c:	f7f3 ff9c 	bl	8000648 <__aeabi_dmul>
 800c710:	4602      	mov	r2, r0
 800c712:	460b      	mov	r3, r1
 800c714:	4630      	mov	r0, r6
 800c716:	4639      	mov	r1, r7
 800c718:	f7f3 fde0 	bl	80002dc <__adddf3>
 800c71c:	4602      	mov	r2, r0
 800c71e:	460b      	mov	r3, r1
 800c720:	4620      	mov	r0, r4
 800c722:	4629      	mov	r1, r5
 800c724:	f7f3 fdd8 	bl	80002d8 <__aeabi_dsub>
 800c728:	e7c6      	b.n	800c6b8 <__kernel_sin+0xc8>
 800c72a:	bf00      	nop
 800c72c:	f3af 8000 	nop.w
 800c730:	55555549 	.word	0x55555549
 800c734:	3fc55555 	.word	0x3fc55555
 800c738:	3fe00000 	.word	0x3fe00000
 800c73c:	5acfd57c 	.word	0x5acfd57c
 800c740:	3de5d93a 	.word	0x3de5d93a
 800c744:	8a2b9ceb 	.word	0x8a2b9ceb
 800c748:	3e5ae5e6 	.word	0x3e5ae5e6
 800c74c:	57b1fe7d 	.word	0x57b1fe7d
 800c750:	3ec71de3 	.word	0x3ec71de3
 800c754:	19c161d5 	.word	0x19c161d5
 800c758:	3f2a01a0 	.word	0x3f2a01a0
 800c75c:	1110f8a6 	.word	0x1110f8a6
 800c760:	3f811111 	.word	0x3f811111
 800c764:	00000000 	.word	0x00000000

0800c768 <__ieee754_atan2>:
 800c768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c76c:	ec57 6b11 	vmov	r6, r7, d1
 800c770:	4273      	negs	r3, r6
 800c772:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800c8f0 <__ieee754_atan2+0x188>
 800c776:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800c77a:	4333      	orrs	r3, r6
 800c77c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800c780:	4543      	cmp	r3, r8
 800c782:	ec51 0b10 	vmov	r0, r1, d0
 800c786:	4635      	mov	r5, r6
 800c788:	d809      	bhi.n	800c79e <__ieee754_atan2+0x36>
 800c78a:	4244      	negs	r4, r0
 800c78c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c790:	4304      	orrs	r4, r0
 800c792:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800c796:	4544      	cmp	r4, r8
 800c798:	468e      	mov	lr, r1
 800c79a:	4681      	mov	r9, r0
 800c79c:	d907      	bls.n	800c7ae <__ieee754_atan2+0x46>
 800c79e:	4632      	mov	r2, r6
 800c7a0:	463b      	mov	r3, r7
 800c7a2:	f7f3 fd9b 	bl	80002dc <__adddf3>
 800c7a6:	ec41 0b10 	vmov	d0, r0, r1
 800c7aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7ae:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800c7b2:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800c7b6:	4334      	orrs	r4, r6
 800c7b8:	d103      	bne.n	800c7c2 <__ieee754_atan2+0x5a>
 800c7ba:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7be:	f000 ba97 	b.w	800ccf0 <atan>
 800c7c2:	17bc      	asrs	r4, r7, #30
 800c7c4:	f004 0402 	and.w	r4, r4, #2
 800c7c8:	ea53 0909 	orrs.w	r9, r3, r9
 800c7cc:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800c7d0:	d107      	bne.n	800c7e2 <__ieee754_atan2+0x7a>
 800c7d2:	2c02      	cmp	r4, #2
 800c7d4:	d05f      	beq.n	800c896 <__ieee754_atan2+0x12e>
 800c7d6:	2c03      	cmp	r4, #3
 800c7d8:	d1e5      	bne.n	800c7a6 <__ieee754_atan2+0x3e>
 800c7da:	a143      	add	r1, pc, #268	@ (adr r1, 800c8e8 <__ieee754_atan2+0x180>)
 800c7dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7e0:	e7e1      	b.n	800c7a6 <__ieee754_atan2+0x3e>
 800c7e2:	4315      	orrs	r5, r2
 800c7e4:	d106      	bne.n	800c7f4 <__ieee754_atan2+0x8c>
 800c7e6:	f1be 0f00 	cmp.w	lr, #0
 800c7ea:	db5f      	blt.n	800c8ac <__ieee754_atan2+0x144>
 800c7ec:	a136      	add	r1, pc, #216	@ (adr r1, 800c8c8 <__ieee754_atan2+0x160>)
 800c7ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7f2:	e7d8      	b.n	800c7a6 <__ieee754_atan2+0x3e>
 800c7f4:	4542      	cmp	r2, r8
 800c7f6:	d10f      	bne.n	800c818 <__ieee754_atan2+0xb0>
 800c7f8:	4293      	cmp	r3, r2
 800c7fa:	f104 34ff 	add.w	r4, r4, #4294967295
 800c7fe:	d107      	bne.n	800c810 <__ieee754_atan2+0xa8>
 800c800:	2c02      	cmp	r4, #2
 800c802:	d84c      	bhi.n	800c89e <__ieee754_atan2+0x136>
 800c804:	4b36      	ldr	r3, [pc, #216]	@ (800c8e0 <__ieee754_atan2+0x178>)
 800c806:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c80a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c80e:	e7ca      	b.n	800c7a6 <__ieee754_atan2+0x3e>
 800c810:	2c02      	cmp	r4, #2
 800c812:	d848      	bhi.n	800c8a6 <__ieee754_atan2+0x13e>
 800c814:	4b33      	ldr	r3, [pc, #204]	@ (800c8e4 <__ieee754_atan2+0x17c>)
 800c816:	e7f6      	b.n	800c806 <__ieee754_atan2+0x9e>
 800c818:	4543      	cmp	r3, r8
 800c81a:	d0e4      	beq.n	800c7e6 <__ieee754_atan2+0x7e>
 800c81c:	1a9b      	subs	r3, r3, r2
 800c81e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800c822:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c826:	da1e      	bge.n	800c866 <__ieee754_atan2+0xfe>
 800c828:	2f00      	cmp	r7, #0
 800c82a:	da01      	bge.n	800c830 <__ieee754_atan2+0xc8>
 800c82c:	323c      	adds	r2, #60	@ 0x3c
 800c82e:	db1e      	blt.n	800c86e <__ieee754_atan2+0x106>
 800c830:	4632      	mov	r2, r6
 800c832:	463b      	mov	r3, r7
 800c834:	f7f4 f832 	bl	800089c <__aeabi_ddiv>
 800c838:	ec41 0b10 	vmov	d0, r0, r1
 800c83c:	f000 fbf0 	bl	800d020 <fabs>
 800c840:	f000 fa56 	bl	800ccf0 <atan>
 800c844:	ec51 0b10 	vmov	r0, r1, d0
 800c848:	2c01      	cmp	r4, #1
 800c84a:	d013      	beq.n	800c874 <__ieee754_atan2+0x10c>
 800c84c:	2c02      	cmp	r4, #2
 800c84e:	d015      	beq.n	800c87c <__ieee754_atan2+0x114>
 800c850:	2c00      	cmp	r4, #0
 800c852:	d0a8      	beq.n	800c7a6 <__ieee754_atan2+0x3e>
 800c854:	a318      	add	r3, pc, #96	@ (adr r3, 800c8b8 <__ieee754_atan2+0x150>)
 800c856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c85a:	f7f3 fd3d 	bl	80002d8 <__aeabi_dsub>
 800c85e:	a318      	add	r3, pc, #96	@ (adr r3, 800c8c0 <__ieee754_atan2+0x158>)
 800c860:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c864:	e014      	b.n	800c890 <__ieee754_atan2+0x128>
 800c866:	a118      	add	r1, pc, #96	@ (adr r1, 800c8c8 <__ieee754_atan2+0x160>)
 800c868:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c86c:	e7ec      	b.n	800c848 <__ieee754_atan2+0xe0>
 800c86e:	2000      	movs	r0, #0
 800c870:	2100      	movs	r1, #0
 800c872:	e7e9      	b.n	800c848 <__ieee754_atan2+0xe0>
 800c874:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c878:	4619      	mov	r1, r3
 800c87a:	e794      	b.n	800c7a6 <__ieee754_atan2+0x3e>
 800c87c:	a30e      	add	r3, pc, #56	@ (adr r3, 800c8b8 <__ieee754_atan2+0x150>)
 800c87e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c882:	f7f3 fd29 	bl	80002d8 <__aeabi_dsub>
 800c886:	4602      	mov	r2, r0
 800c888:	460b      	mov	r3, r1
 800c88a:	a10d      	add	r1, pc, #52	@ (adr r1, 800c8c0 <__ieee754_atan2+0x158>)
 800c88c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c890:	f7f3 fd22 	bl	80002d8 <__aeabi_dsub>
 800c894:	e787      	b.n	800c7a6 <__ieee754_atan2+0x3e>
 800c896:	a10a      	add	r1, pc, #40	@ (adr r1, 800c8c0 <__ieee754_atan2+0x158>)
 800c898:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c89c:	e783      	b.n	800c7a6 <__ieee754_atan2+0x3e>
 800c89e:	a10c      	add	r1, pc, #48	@ (adr r1, 800c8d0 <__ieee754_atan2+0x168>)
 800c8a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8a4:	e77f      	b.n	800c7a6 <__ieee754_atan2+0x3e>
 800c8a6:	2000      	movs	r0, #0
 800c8a8:	2100      	movs	r1, #0
 800c8aa:	e77c      	b.n	800c7a6 <__ieee754_atan2+0x3e>
 800c8ac:	a10a      	add	r1, pc, #40	@ (adr r1, 800c8d8 <__ieee754_atan2+0x170>)
 800c8ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8b2:	e778      	b.n	800c7a6 <__ieee754_atan2+0x3e>
 800c8b4:	f3af 8000 	nop.w
 800c8b8:	33145c07 	.word	0x33145c07
 800c8bc:	3ca1a626 	.word	0x3ca1a626
 800c8c0:	54442d18 	.word	0x54442d18
 800c8c4:	400921fb 	.word	0x400921fb
 800c8c8:	54442d18 	.word	0x54442d18
 800c8cc:	3ff921fb 	.word	0x3ff921fb
 800c8d0:	54442d18 	.word	0x54442d18
 800c8d4:	3fe921fb 	.word	0x3fe921fb
 800c8d8:	54442d18 	.word	0x54442d18
 800c8dc:	bff921fb 	.word	0xbff921fb
 800c8e0:	0800e578 	.word	0x0800e578
 800c8e4:	0800e560 	.word	0x0800e560
 800c8e8:	54442d18 	.word	0x54442d18
 800c8ec:	c00921fb 	.word	0xc00921fb
 800c8f0:	7ff00000 	.word	0x7ff00000
 800c8f4:	00000000 	.word	0x00000000

0800c8f8 <__ieee754_rem_pio2>:
 800c8f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8fc:	ec57 6b10 	vmov	r6, r7, d0
 800c900:	4bc5      	ldr	r3, [pc, #788]	@ (800cc18 <__ieee754_rem_pio2+0x320>)
 800c902:	b08d      	sub	sp, #52	@ 0x34
 800c904:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800c908:	4598      	cmp	r8, r3
 800c90a:	4604      	mov	r4, r0
 800c90c:	9704      	str	r7, [sp, #16]
 800c90e:	d807      	bhi.n	800c920 <__ieee754_rem_pio2+0x28>
 800c910:	2200      	movs	r2, #0
 800c912:	2300      	movs	r3, #0
 800c914:	ed80 0b00 	vstr	d0, [r0]
 800c918:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c91c:	2500      	movs	r5, #0
 800c91e:	e028      	b.n	800c972 <__ieee754_rem_pio2+0x7a>
 800c920:	4bbe      	ldr	r3, [pc, #760]	@ (800cc1c <__ieee754_rem_pio2+0x324>)
 800c922:	4598      	cmp	r8, r3
 800c924:	d878      	bhi.n	800ca18 <__ieee754_rem_pio2+0x120>
 800c926:	9b04      	ldr	r3, [sp, #16]
 800c928:	4dbd      	ldr	r5, [pc, #756]	@ (800cc20 <__ieee754_rem_pio2+0x328>)
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	4630      	mov	r0, r6
 800c92e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800cbe0 <__ieee754_rem_pio2+0x2e8>)
 800c930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c934:	4639      	mov	r1, r7
 800c936:	dd38      	ble.n	800c9aa <__ieee754_rem_pio2+0xb2>
 800c938:	f7f3 fcce 	bl	80002d8 <__aeabi_dsub>
 800c93c:	45a8      	cmp	r8, r5
 800c93e:	4606      	mov	r6, r0
 800c940:	460f      	mov	r7, r1
 800c942:	d01a      	beq.n	800c97a <__ieee754_rem_pio2+0x82>
 800c944:	a3a8      	add	r3, pc, #672	@ (adr r3, 800cbe8 <__ieee754_rem_pio2+0x2f0>)
 800c946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c94a:	f7f3 fcc5 	bl	80002d8 <__aeabi_dsub>
 800c94e:	4602      	mov	r2, r0
 800c950:	460b      	mov	r3, r1
 800c952:	4680      	mov	r8, r0
 800c954:	4689      	mov	r9, r1
 800c956:	4630      	mov	r0, r6
 800c958:	4639      	mov	r1, r7
 800c95a:	f7f3 fcbd 	bl	80002d8 <__aeabi_dsub>
 800c95e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800cbe8 <__ieee754_rem_pio2+0x2f0>)
 800c960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c964:	f7f3 fcb8 	bl	80002d8 <__aeabi_dsub>
 800c968:	e9c4 8900 	strd	r8, r9, [r4]
 800c96c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c970:	2501      	movs	r5, #1
 800c972:	4628      	mov	r0, r5
 800c974:	b00d      	add	sp, #52	@ 0x34
 800c976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c97a:	a39d      	add	r3, pc, #628	@ (adr r3, 800cbf0 <__ieee754_rem_pio2+0x2f8>)
 800c97c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c980:	f7f3 fcaa 	bl	80002d8 <__aeabi_dsub>
 800c984:	a39c      	add	r3, pc, #624	@ (adr r3, 800cbf8 <__ieee754_rem_pio2+0x300>)
 800c986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c98a:	4606      	mov	r6, r0
 800c98c:	460f      	mov	r7, r1
 800c98e:	f7f3 fca3 	bl	80002d8 <__aeabi_dsub>
 800c992:	4602      	mov	r2, r0
 800c994:	460b      	mov	r3, r1
 800c996:	4680      	mov	r8, r0
 800c998:	4689      	mov	r9, r1
 800c99a:	4630      	mov	r0, r6
 800c99c:	4639      	mov	r1, r7
 800c99e:	f7f3 fc9b 	bl	80002d8 <__aeabi_dsub>
 800c9a2:	a395      	add	r3, pc, #596	@ (adr r3, 800cbf8 <__ieee754_rem_pio2+0x300>)
 800c9a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a8:	e7dc      	b.n	800c964 <__ieee754_rem_pio2+0x6c>
 800c9aa:	f7f3 fc97 	bl	80002dc <__adddf3>
 800c9ae:	45a8      	cmp	r8, r5
 800c9b0:	4606      	mov	r6, r0
 800c9b2:	460f      	mov	r7, r1
 800c9b4:	d018      	beq.n	800c9e8 <__ieee754_rem_pio2+0xf0>
 800c9b6:	a38c      	add	r3, pc, #560	@ (adr r3, 800cbe8 <__ieee754_rem_pio2+0x2f0>)
 800c9b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9bc:	f7f3 fc8e 	bl	80002dc <__adddf3>
 800c9c0:	4602      	mov	r2, r0
 800c9c2:	460b      	mov	r3, r1
 800c9c4:	4680      	mov	r8, r0
 800c9c6:	4689      	mov	r9, r1
 800c9c8:	4630      	mov	r0, r6
 800c9ca:	4639      	mov	r1, r7
 800c9cc:	f7f3 fc84 	bl	80002d8 <__aeabi_dsub>
 800c9d0:	a385      	add	r3, pc, #532	@ (adr r3, 800cbe8 <__ieee754_rem_pio2+0x2f0>)
 800c9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9d6:	f7f3 fc81 	bl	80002dc <__adddf3>
 800c9da:	f04f 35ff 	mov.w	r5, #4294967295
 800c9de:	e9c4 8900 	strd	r8, r9, [r4]
 800c9e2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c9e6:	e7c4      	b.n	800c972 <__ieee754_rem_pio2+0x7a>
 800c9e8:	a381      	add	r3, pc, #516	@ (adr r3, 800cbf0 <__ieee754_rem_pio2+0x2f8>)
 800c9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ee:	f7f3 fc75 	bl	80002dc <__adddf3>
 800c9f2:	a381      	add	r3, pc, #516	@ (adr r3, 800cbf8 <__ieee754_rem_pio2+0x300>)
 800c9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9f8:	4606      	mov	r6, r0
 800c9fa:	460f      	mov	r7, r1
 800c9fc:	f7f3 fc6e 	bl	80002dc <__adddf3>
 800ca00:	4602      	mov	r2, r0
 800ca02:	460b      	mov	r3, r1
 800ca04:	4680      	mov	r8, r0
 800ca06:	4689      	mov	r9, r1
 800ca08:	4630      	mov	r0, r6
 800ca0a:	4639      	mov	r1, r7
 800ca0c:	f7f3 fc64 	bl	80002d8 <__aeabi_dsub>
 800ca10:	a379      	add	r3, pc, #484	@ (adr r3, 800cbf8 <__ieee754_rem_pio2+0x300>)
 800ca12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca16:	e7de      	b.n	800c9d6 <__ieee754_rem_pio2+0xde>
 800ca18:	4b82      	ldr	r3, [pc, #520]	@ (800cc24 <__ieee754_rem_pio2+0x32c>)
 800ca1a:	4598      	cmp	r8, r3
 800ca1c:	f200 80d1 	bhi.w	800cbc2 <__ieee754_rem_pio2+0x2ca>
 800ca20:	f000 fafe 	bl	800d020 <fabs>
 800ca24:	ec57 6b10 	vmov	r6, r7, d0
 800ca28:	a375      	add	r3, pc, #468	@ (adr r3, 800cc00 <__ieee754_rem_pio2+0x308>)
 800ca2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca2e:	4630      	mov	r0, r6
 800ca30:	4639      	mov	r1, r7
 800ca32:	f7f3 fe09 	bl	8000648 <__aeabi_dmul>
 800ca36:	4b7c      	ldr	r3, [pc, #496]	@ (800cc28 <__ieee754_rem_pio2+0x330>)
 800ca38:	2200      	movs	r2, #0
 800ca3a:	f7f3 fc4f 	bl	80002dc <__adddf3>
 800ca3e:	f7f4 f8b3 	bl	8000ba8 <__aeabi_d2iz>
 800ca42:	4605      	mov	r5, r0
 800ca44:	f7f3 fd96 	bl	8000574 <__aeabi_i2d>
 800ca48:	4602      	mov	r2, r0
 800ca4a:	460b      	mov	r3, r1
 800ca4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ca50:	a363      	add	r3, pc, #396	@ (adr r3, 800cbe0 <__ieee754_rem_pio2+0x2e8>)
 800ca52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca56:	f7f3 fdf7 	bl	8000648 <__aeabi_dmul>
 800ca5a:	4602      	mov	r2, r0
 800ca5c:	460b      	mov	r3, r1
 800ca5e:	4630      	mov	r0, r6
 800ca60:	4639      	mov	r1, r7
 800ca62:	f7f3 fc39 	bl	80002d8 <__aeabi_dsub>
 800ca66:	a360      	add	r3, pc, #384	@ (adr r3, 800cbe8 <__ieee754_rem_pio2+0x2f0>)
 800ca68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca6c:	4682      	mov	sl, r0
 800ca6e:	468b      	mov	fp, r1
 800ca70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca74:	f7f3 fde8 	bl	8000648 <__aeabi_dmul>
 800ca78:	2d1f      	cmp	r5, #31
 800ca7a:	4606      	mov	r6, r0
 800ca7c:	460f      	mov	r7, r1
 800ca7e:	dc0c      	bgt.n	800ca9a <__ieee754_rem_pio2+0x1a2>
 800ca80:	4b6a      	ldr	r3, [pc, #424]	@ (800cc2c <__ieee754_rem_pio2+0x334>)
 800ca82:	1e6a      	subs	r2, r5, #1
 800ca84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca88:	4543      	cmp	r3, r8
 800ca8a:	d006      	beq.n	800ca9a <__ieee754_rem_pio2+0x1a2>
 800ca8c:	4632      	mov	r2, r6
 800ca8e:	463b      	mov	r3, r7
 800ca90:	4650      	mov	r0, sl
 800ca92:	4659      	mov	r1, fp
 800ca94:	f7f3 fc20 	bl	80002d8 <__aeabi_dsub>
 800ca98:	e00e      	b.n	800cab8 <__ieee754_rem_pio2+0x1c0>
 800ca9a:	463b      	mov	r3, r7
 800ca9c:	4632      	mov	r2, r6
 800ca9e:	4650      	mov	r0, sl
 800caa0:	4659      	mov	r1, fp
 800caa2:	f7f3 fc19 	bl	80002d8 <__aeabi_dsub>
 800caa6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800caaa:	9305      	str	r3, [sp, #20]
 800caac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cab0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800cab4:	2b10      	cmp	r3, #16
 800cab6:	dc02      	bgt.n	800cabe <__ieee754_rem_pio2+0x1c6>
 800cab8:	e9c4 0100 	strd	r0, r1, [r4]
 800cabc:	e039      	b.n	800cb32 <__ieee754_rem_pio2+0x23a>
 800cabe:	a34c      	add	r3, pc, #304	@ (adr r3, 800cbf0 <__ieee754_rem_pio2+0x2f8>)
 800cac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cac4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cac8:	f7f3 fdbe 	bl	8000648 <__aeabi_dmul>
 800cacc:	4606      	mov	r6, r0
 800cace:	460f      	mov	r7, r1
 800cad0:	4602      	mov	r2, r0
 800cad2:	460b      	mov	r3, r1
 800cad4:	4650      	mov	r0, sl
 800cad6:	4659      	mov	r1, fp
 800cad8:	f7f3 fbfe 	bl	80002d8 <__aeabi_dsub>
 800cadc:	4602      	mov	r2, r0
 800cade:	460b      	mov	r3, r1
 800cae0:	4680      	mov	r8, r0
 800cae2:	4689      	mov	r9, r1
 800cae4:	4650      	mov	r0, sl
 800cae6:	4659      	mov	r1, fp
 800cae8:	f7f3 fbf6 	bl	80002d8 <__aeabi_dsub>
 800caec:	4632      	mov	r2, r6
 800caee:	463b      	mov	r3, r7
 800caf0:	f7f3 fbf2 	bl	80002d8 <__aeabi_dsub>
 800caf4:	a340      	add	r3, pc, #256	@ (adr r3, 800cbf8 <__ieee754_rem_pio2+0x300>)
 800caf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cafa:	4606      	mov	r6, r0
 800cafc:	460f      	mov	r7, r1
 800cafe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb02:	f7f3 fda1 	bl	8000648 <__aeabi_dmul>
 800cb06:	4632      	mov	r2, r6
 800cb08:	463b      	mov	r3, r7
 800cb0a:	f7f3 fbe5 	bl	80002d8 <__aeabi_dsub>
 800cb0e:	4602      	mov	r2, r0
 800cb10:	460b      	mov	r3, r1
 800cb12:	4606      	mov	r6, r0
 800cb14:	460f      	mov	r7, r1
 800cb16:	4640      	mov	r0, r8
 800cb18:	4649      	mov	r1, r9
 800cb1a:	f7f3 fbdd 	bl	80002d8 <__aeabi_dsub>
 800cb1e:	9a05      	ldr	r2, [sp, #20]
 800cb20:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cb24:	1ad3      	subs	r3, r2, r3
 800cb26:	2b31      	cmp	r3, #49	@ 0x31
 800cb28:	dc20      	bgt.n	800cb6c <__ieee754_rem_pio2+0x274>
 800cb2a:	e9c4 0100 	strd	r0, r1, [r4]
 800cb2e:	46c2      	mov	sl, r8
 800cb30:	46cb      	mov	fp, r9
 800cb32:	e9d4 8900 	ldrd	r8, r9, [r4]
 800cb36:	4650      	mov	r0, sl
 800cb38:	4642      	mov	r2, r8
 800cb3a:	464b      	mov	r3, r9
 800cb3c:	4659      	mov	r1, fp
 800cb3e:	f7f3 fbcb 	bl	80002d8 <__aeabi_dsub>
 800cb42:	463b      	mov	r3, r7
 800cb44:	4632      	mov	r2, r6
 800cb46:	f7f3 fbc7 	bl	80002d8 <__aeabi_dsub>
 800cb4a:	9b04      	ldr	r3, [sp, #16]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cb52:	f6bf af0e 	bge.w	800c972 <__ieee754_rem_pio2+0x7a>
 800cb56:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800cb5a:	6063      	str	r3, [r4, #4]
 800cb5c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cb60:	f8c4 8000 	str.w	r8, [r4]
 800cb64:	60a0      	str	r0, [r4, #8]
 800cb66:	60e3      	str	r3, [r4, #12]
 800cb68:	426d      	negs	r5, r5
 800cb6a:	e702      	b.n	800c972 <__ieee754_rem_pio2+0x7a>
 800cb6c:	a326      	add	r3, pc, #152	@ (adr r3, 800cc08 <__ieee754_rem_pio2+0x310>)
 800cb6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb76:	f7f3 fd67 	bl	8000648 <__aeabi_dmul>
 800cb7a:	4606      	mov	r6, r0
 800cb7c:	460f      	mov	r7, r1
 800cb7e:	4602      	mov	r2, r0
 800cb80:	460b      	mov	r3, r1
 800cb82:	4640      	mov	r0, r8
 800cb84:	4649      	mov	r1, r9
 800cb86:	f7f3 fba7 	bl	80002d8 <__aeabi_dsub>
 800cb8a:	4602      	mov	r2, r0
 800cb8c:	460b      	mov	r3, r1
 800cb8e:	4682      	mov	sl, r0
 800cb90:	468b      	mov	fp, r1
 800cb92:	4640      	mov	r0, r8
 800cb94:	4649      	mov	r1, r9
 800cb96:	f7f3 fb9f 	bl	80002d8 <__aeabi_dsub>
 800cb9a:	4632      	mov	r2, r6
 800cb9c:	463b      	mov	r3, r7
 800cb9e:	f7f3 fb9b 	bl	80002d8 <__aeabi_dsub>
 800cba2:	a31b      	add	r3, pc, #108	@ (adr r3, 800cc10 <__ieee754_rem_pio2+0x318>)
 800cba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cba8:	4606      	mov	r6, r0
 800cbaa:	460f      	mov	r7, r1
 800cbac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cbb0:	f7f3 fd4a 	bl	8000648 <__aeabi_dmul>
 800cbb4:	4632      	mov	r2, r6
 800cbb6:	463b      	mov	r3, r7
 800cbb8:	f7f3 fb8e 	bl	80002d8 <__aeabi_dsub>
 800cbbc:	4606      	mov	r6, r0
 800cbbe:	460f      	mov	r7, r1
 800cbc0:	e764      	b.n	800ca8c <__ieee754_rem_pio2+0x194>
 800cbc2:	4b1b      	ldr	r3, [pc, #108]	@ (800cc30 <__ieee754_rem_pio2+0x338>)
 800cbc4:	4598      	cmp	r8, r3
 800cbc6:	d935      	bls.n	800cc34 <__ieee754_rem_pio2+0x33c>
 800cbc8:	4632      	mov	r2, r6
 800cbca:	463b      	mov	r3, r7
 800cbcc:	4630      	mov	r0, r6
 800cbce:	4639      	mov	r1, r7
 800cbd0:	f7f3 fb82 	bl	80002d8 <__aeabi_dsub>
 800cbd4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cbd8:	e9c4 0100 	strd	r0, r1, [r4]
 800cbdc:	e69e      	b.n	800c91c <__ieee754_rem_pio2+0x24>
 800cbde:	bf00      	nop
 800cbe0:	54400000 	.word	0x54400000
 800cbe4:	3ff921fb 	.word	0x3ff921fb
 800cbe8:	1a626331 	.word	0x1a626331
 800cbec:	3dd0b461 	.word	0x3dd0b461
 800cbf0:	1a600000 	.word	0x1a600000
 800cbf4:	3dd0b461 	.word	0x3dd0b461
 800cbf8:	2e037073 	.word	0x2e037073
 800cbfc:	3ba3198a 	.word	0x3ba3198a
 800cc00:	6dc9c883 	.word	0x6dc9c883
 800cc04:	3fe45f30 	.word	0x3fe45f30
 800cc08:	2e000000 	.word	0x2e000000
 800cc0c:	3ba3198a 	.word	0x3ba3198a
 800cc10:	252049c1 	.word	0x252049c1
 800cc14:	397b839a 	.word	0x397b839a
 800cc18:	3fe921fb 	.word	0x3fe921fb
 800cc1c:	4002d97b 	.word	0x4002d97b
 800cc20:	3ff921fb 	.word	0x3ff921fb
 800cc24:	413921fb 	.word	0x413921fb
 800cc28:	3fe00000 	.word	0x3fe00000
 800cc2c:	0800e590 	.word	0x0800e590
 800cc30:	7fefffff 	.word	0x7fefffff
 800cc34:	ea4f 5528 	mov.w	r5, r8, asr #20
 800cc38:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800cc3c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800cc40:	4630      	mov	r0, r6
 800cc42:	460f      	mov	r7, r1
 800cc44:	f7f3 ffb0 	bl	8000ba8 <__aeabi_d2iz>
 800cc48:	f7f3 fc94 	bl	8000574 <__aeabi_i2d>
 800cc4c:	4602      	mov	r2, r0
 800cc4e:	460b      	mov	r3, r1
 800cc50:	4630      	mov	r0, r6
 800cc52:	4639      	mov	r1, r7
 800cc54:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cc58:	f7f3 fb3e 	bl	80002d8 <__aeabi_dsub>
 800cc5c:	4b22      	ldr	r3, [pc, #136]	@ (800cce8 <__ieee754_rem_pio2+0x3f0>)
 800cc5e:	2200      	movs	r2, #0
 800cc60:	f7f3 fcf2 	bl	8000648 <__aeabi_dmul>
 800cc64:	460f      	mov	r7, r1
 800cc66:	4606      	mov	r6, r0
 800cc68:	f7f3 ff9e 	bl	8000ba8 <__aeabi_d2iz>
 800cc6c:	f7f3 fc82 	bl	8000574 <__aeabi_i2d>
 800cc70:	4602      	mov	r2, r0
 800cc72:	460b      	mov	r3, r1
 800cc74:	4630      	mov	r0, r6
 800cc76:	4639      	mov	r1, r7
 800cc78:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cc7c:	f7f3 fb2c 	bl	80002d8 <__aeabi_dsub>
 800cc80:	4b19      	ldr	r3, [pc, #100]	@ (800cce8 <__ieee754_rem_pio2+0x3f0>)
 800cc82:	2200      	movs	r2, #0
 800cc84:	f7f3 fce0 	bl	8000648 <__aeabi_dmul>
 800cc88:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800cc8c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800cc90:	f04f 0803 	mov.w	r8, #3
 800cc94:	2600      	movs	r6, #0
 800cc96:	2700      	movs	r7, #0
 800cc98:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800cc9c:	4632      	mov	r2, r6
 800cc9e:	463b      	mov	r3, r7
 800cca0:	46c2      	mov	sl, r8
 800cca2:	f108 38ff 	add.w	r8, r8, #4294967295
 800cca6:	f7f3 ff37 	bl	8000b18 <__aeabi_dcmpeq>
 800ccaa:	2800      	cmp	r0, #0
 800ccac:	d1f4      	bne.n	800cc98 <__ieee754_rem_pio2+0x3a0>
 800ccae:	4b0f      	ldr	r3, [pc, #60]	@ (800ccec <__ieee754_rem_pio2+0x3f4>)
 800ccb0:	9301      	str	r3, [sp, #4]
 800ccb2:	2302      	movs	r3, #2
 800ccb4:	9300      	str	r3, [sp, #0]
 800ccb6:	462a      	mov	r2, r5
 800ccb8:	4653      	mov	r3, sl
 800ccba:	4621      	mov	r1, r4
 800ccbc:	a806      	add	r0, sp, #24
 800ccbe:	f000 f9b7 	bl	800d030 <__kernel_rem_pio2>
 800ccc2:	9b04      	ldr	r3, [sp, #16]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	4605      	mov	r5, r0
 800ccc8:	f6bf ae53 	bge.w	800c972 <__ieee754_rem_pio2+0x7a>
 800cccc:	e9d4 2100 	ldrd	r2, r1, [r4]
 800ccd0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ccd4:	e9c4 2300 	strd	r2, r3, [r4]
 800ccd8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800ccdc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cce0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800cce4:	e740      	b.n	800cb68 <__ieee754_rem_pio2+0x270>
 800cce6:	bf00      	nop
 800cce8:	41700000 	.word	0x41700000
 800ccec:	0800e610 	.word	0x0800e610

0800ccf0 <atan>:
 800ccf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccf4:	ec55 4b10 	vmov	r4, r5, d0
 800ccf8:	4bbf      	ldr	r3, [pc, #764]	@ (800cff8 <atan+0x308>)
 800ccfa:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800ccfe:	429e      	cmp	r6, r3
 800cd00:	46ab      	mov	fp, r5
 800cd02:	d918      	bls.n	800cd36 <atan+0x46>
 800cd04:	4bbd      	ldr	r3, [pc, #756]	@ (800cffc <atan+0x30c>)
 800cd06:	429e      	cmp	r6, r3
 800cd08:	d801      	bhi.n	800cd0e <atan+0x1e>
 800cd0a:	d109      	bne.n	800cd20 <atan+0x30>
 800cd0c:	b144      	cbz	r4, 800cd20 <atan+0x30>
 800cd0e:	4622      	mov	r2, r4
 800cd10:	462b      	mov	r3, r5
 800cd12:	4620      	mov	r0, r4
 800cd14:	4629      	mov	r1, r5
 800cd16:	f7f3 fae1 	bl	80002dc <__adddf3>
 800cd1a:	4604      	mov	r4, r0
 800cd1c:	460d      	mov	r5, r1
 800cd1e:	e006      	b.n	800cd2e <atan+0x3e>
 800cd20:	f1bb 0f00 	cmp.w	fp, #0
 800cd24:	f340 812b 	ble.w	800cf7e <atan+0x28e>
 800cd28:	a597      	add	r5, pc, #604	@ (adr r5, 800cf88 <atan+0x298>)
 800cd2a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cd2e:	ec45 4b10 	vmov	d0, r4, r5
 800cd32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd36:	4bb2      	ldr	r3, [pc, #712]	@ (800d000 <atan+0x310>)
 800cd38:	429e      	cmp	r6, r3
 800cd3a:	d813      	bhi.n	800cd64 <atan+0x74>
 800cd3c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800cd40:	429e      	cmp	r6, r3
 800cd42:	d80c      	bhi.n	800cd5e <atan+0x6e>
 800cd44:	a392      	add	r3, pc, #584	@ (adr r3, 800cf90 <atan+0x2a0>)
 800cd46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd4a:	4620      	mov	r0, r4
 800cd4c:	4629      	mov	r1, r5
 800cd4e:	f7f3 fac5 	bl	80002dc <__adddf3>
 800cd52:	4bac      	ldr	r3, [pc, #688]	@ (800d004 <atan+0x314>)
 800cd54:	2200      	movs	r2, #0
 800cd56:	f7f3 ff07 	bl	8000b68 <__aeabi_dcmpgt>
 800cd5a:	2800      	cmp	r0, #0
 800cd5c:	d1e7      	bne.n	800cd2e <atan+0x3e>
 800cd5e:	f04f 3aff 	mov.w	sl, #4294967295
 800cd62:	e029      	b.n	800cdb8 <atan+0xc8>
 800cd64:	f000 f95c 	bl	800d020 <fabs>
 800cd68:	4ba7      	ldr	r3, [pc, #668]	@ (800d008 <atan+0x318>)
 800cd6a:	429e      	cmp	r6, r3
 800cd6c:	ec55 4b10 	vmov	r4, r5, d0
 800cd70:	f200 80bc 	bhi.w	800ceec <atan+0x1fc>
 800cd74:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800cd78:	429e      	cmp	r6, r3
 800cd7a:	f200 809e 	bhi.w	800ceba <atan+0x1ca>
 800cd7e:	4622      	mov	r2, r4
 800cd80:	462b      	mov	r3, r5
 800cd82:	4620      	mov	r0, r4
 800cd84:	4629      	mov	r1, r5
 800cd86:	f7f3 faa9 	bl	80002dc <__adddf3>
 800cd8a:	4b9e      	ldr	r3, [pc, #632]	@ (800d004 <atan+0x314>)
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	f7f3 faa3 	bl	80002d8 <__aeabi_dsub>
 800cd92:	2200      	movs	r2, #0
 800cd94:	4606      	mov	r6, r0
 800cd96:	460f      	mov	r7, r1
 800cd98:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cd9c:	4620      	mov	r0, r4
 800cd9e:	4629      	mov	r1, r5
 800cda0:	f7f3 fa9c 	bl	80002dc <__adddf3>
 800cda4:	4602      	mov	r2, r0
 800cda6:	460b      	mov	r3, r1
 800cda8:	4630      	mov	r0, r6
 800cdaa:	4639      	mov	r1, r7
 800cdac:	f7f3 fd76 	bl	800089c <__aeabi_ddiv>
 800cdb0:	f04f 0a00 	mov.w	sl, #0
 800cdb4:	4604      	mov	r4, r0
 800cdb6:	460d      	mov	r5, r1
 800cdb8:	4622      	mov	r2, r4
 800cdba:	462b      	mov	r3, r5
 800cdbc:	4620      	mov	r0, r4
 800cdbe:	4629      	mov	r1, r5
 800cdc0:	f7f3 fc42 	bl	8000648 <__aeabi_dmul>
 800cdc4:	4602      	mov	r2, r0
 800cdc6:	460b      	mov	r3, r1
 800cdc8:	4680      	mov	r8, r0
 800cdca:	4689      	mov	r9, r1
 800cdcc:	f7f3 fc3c 	bl	8000648 <__aeabi_dmul>
 800cdd0:	a371      	add	r3, pc, #452	@ (adr r3, 800cf98 <atan+0x2a8>)
 800cdd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdd6:	4606      	mov	r6, r0
 800cdd8:	460f      	mov	r7, r1
 800cdda:	f7f3 fc35 	bl	8000648 <__aeabi_dmul>
 800cdde:	a370      	add	r3, pc, #448	@ (adr r3, 800cfa0 <atan+0x2b0>)
 800cde0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cde4:	f7f3 fa7a 	bl	80002dc <__adddf3>
 800cde8:	4632      	mov	r2, r6
 800cdea:	463b      	mov	r3, r7
 800cdec:	f7f3 fc2c 	bl	8000648 <__aeabi_dmul>
 800cdf0:	a36d      	add	r3, pc, #436	@ (adr r3, 800cfa8 <atan+0x2b8>)
 800cdf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdf6:	f7f3 fa71 	bl	80002dc <__adddf3>
 800cdfa:	4632      	mov	r2, r6
 800cdfc:	463b      	mov	r3, r7
 800cdfe:	f7f3 fc23 	bl	8000648 <__aeabi_dmul>
 800ce02:	a36b      	add	r3, pc, #428	@ (adr r3, 800cfb0 <atan+0x2c0>)
 800ce04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce08:	f7f3 fa68 	bl	80002dc <__adddf3>
 800ce0c:	4632      	mov	r2, r6
 800ce0e:	463b      	mov	r3, r7
 800ce10:	f7f3 fc1a 	bl	8000648 <__aeabi_dmul>
 800ce14:	a368      	add	r3, pc, #416	@ (adr r3, 800cfb8 <atan+0x2c8>)
 800ce16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce1a:	f7f3 fa5f 	bl	80002dc <__adddf3>
 800ce1e:	4632      	mov	r2, r6
 800ce20:	463b      	mov	r3, r7
 800ce22:	f7f3 fc11 	bl	8000648 <__aeabi_dmul>
 800ce26:	a366      	add	r3, pc, #408	@ (adr r3, 800cfc0 <atan+0x2d0>)
 800ce28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce2c:	f7f3 fa56 	bl	80002dc <__adddf3>
 800ce30:	4642      	mov	r2, r8
 800ce32:	464b      	mov	r3, r9
 800ce34:	f7f3 fc08 	bl	8000648 <__aeabi_dmul>
 800ce38:	a363      	add	r3, pc, #396	@ (adr r3, 800cfc8 <atan+0x2d8>)
 800ce3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce3e:	4680      	mov	r8, r0
 800ce40:	4689      	mov	r9, r1
 800ce42:	4630      	mov	r0, r6
 800ce44:	4639      	mov	r1, r7
 800ce46:	f7f3 fbff 	bl	8000648 <__aeabi_dmul>
 800ce4a:	a361      	add	r3, pc, #388	@ (adr r3, 800cfd0 <atan+0x2e0>)
 800ce4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce50:	f7f3 fa42 	bl	80002d8 <__aeabi_dsub>
 800ce54:	4632      	mov	r2, r6
 800ce56:	463b      	mov	r3, r7
 800ce58:	f7f3 fbf6 	bl	8000648 <__aeabi_dmul>
 800ce5c:	a35e      	add	r3, pc, #376	@ (adr r3, 800cfd8 <atan+0x2e8>)
 800ce5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce62:	f7f3 fa39 	bl	80002d8 <__aeabi_dsub>
 800ce66:	4632      	mov	r2, r6
 800ce68:	463b      	mov	r3, r7
 800ce6a:	f7f3 fbed 	bl	8000648 <__aeabi_dmul>
 800ce6e:	a35c      	add	r3, pc, #368	@ (adr r3, 800cfe0 <atan+0x2f0>)
 800ce70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce74:	f7f3 fa30 	bl	80002d8 <__aeabi_dsub>
 800ce78:	4632      	mov	r2, r6
 800ce7a:	463b      	mov	r3, r7
 800ce7c:	f7f3 fbe4 	bl	8000648 <__aeabi_dmul>
 800ce80:	a359      	add	r3, pc, #356	@ (adr r3, 800cfe8 <atan+0x2f8>)
 800ce82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce86:	f7f3 fa27 	bl	80002d8 <__aeabi_dsub>
 800ce8a:	4632      	mov	r2, r6
 800ce8c:	463b      	mov	r3, r7
 800ce8e:	f7f3 fbdb 	bl	8000648 <__aeabi_dmul>
 800ce92:	4602      	mov	r2, r0
 800ce94:	460b      	mov	r3, r1
 800ce96:	4640      	mov	r0, r8
 800ce98:	4649      	mov	r1, r9
 800ce9a:	f7f3 fa1f 	bl	80002dc <__adddf3>
 800ce9e:	4622      	mov	r2, r4
 800cea0:	462b      	mov	r3, r5
 800cea2:	f7f3 fbd1 	bl	8000648 <__aeabi_dmul>
 800cea6:	f1ba 3fff 	cmp.w	sl, #4294967295
 800ceaa:	4602      	mov	r2, r0
 800ceac:	460b      	mov	r3, r1
 800ceae:	d148      	bne.n	800cf42 <atan+0x252>
 800ceb0:	4620      	mov	r0, r4
 800ceb2:	4629      	mov	r1, r5
 800ceb4:	f7f3 fa10 	bl	80002d8 <__aeabi_dsub>
 800ceb8:	e72f      	b.n	800cd1a <atan+0x2a>
 800ceba:	4b52      	ldr	r3, [pc, #328]	@ (800d004 <atan+0x314>)
 800cebc:	2200      	movs	r2, #0
 800cebe:	4620      	mov	r0, r4
 800cec0:	4629      	mov	r1, r5
 800cec2:	f7f3 fa09 	bl	80002d8 <__aeabi_dsub>
 800cec6:	4b4f      	ldr	r3, [pc, #316]	@ (800d004 <atan+0x314>)
 800cec8:	4606      	mov	r6, r0
 800ceca:	460f      	mov	r7, r1
 800cecc:	2200      	movs	r2, #0
 800cece:	4620      	mov	r0, r4
 800ced0:	4629      	mov	r1, r5
 800ced2:	f7f3 fa03 	bl	80002dc <__adddf3>
 800ced6:	4602      	mov	r2, r0
 800ced8:	460b      	mov	r3, r1
 800ceda:	4630      	mov	r0, r6
 800cedc:	4639      	mov	r1, r7
 800cede:	f7f3 fcdd 	bl	800089c <__aeabi_ddiv>
 800cee2:	f04f 0a01 	mov.w	sl, #1
 800cee6:	4604      	mov	r4, r0
 800cee8:	460d      	mov	r5, r1
 800ceea:	e765      	b.n	800cdb8 <atan+0xc8>
 800ceec:	4b47      	ldr	r3, [pc, #284]	@ (800d00c <atan+0x31c>)
 800ceee:	429e      	cmp	r6, r3
 800cef0:	d21c      	bcs.n	800cf2c <atan+0x23c>
 800cef2:	4b47      	ldr	r3, [pc, #284]	@ (800d010 <atan+0x320>)
 800cef4:	2200      	movs	r2, #0
 800cef6:	4620      	mov	r0, r4
 800cef8:	4629      	mov	r1, r5
 800cefa:	f7f3 f9ed 	bl	80002d8 <__aeabi_dsub>
 800cefe:	4b44      	ldr	r3, [pc, #272]	@ (800d010 <atan+0x320>)
 800cf00:	4606      	mov	r6, r0
 800cf02:	460f      	mov	r7, r1
 800cf04:	2200      	movs	r2, #0
 800cf06:	4620      	mov	r0, r4
 800cf08:	4629      	mov	r1, r5
 800cf0a:	f7f3 fb9d 	bl	8000648 <__aeabi_dmul>
 800cf0e:	4b3d      	ldr	r3, [pc, #244]	@ (800d004 <atan+0x314>)
 800cf10:	2200      	movs	r2, #0
 800cf12:	f7f3 f9e3 	bl	80002dc <__adddf3>
 800cf16:	4602      	mov	r2, r0
 800cf18:	460b      	mov	r3, r1
 800cf1a:	4630      	mov	r0, r6
 800cf1c:	4639      	mov	r1, r7
 800cf1e:	f7f3 fcbd 	bl	800089c <__aeabi_ddiv>
 800cf22:	f04f 0a02 	mov.w	sl, #2
 800cf26:	4604      	mov	r4, r0
 800cf28:	460d      	mov	r5, r1
 800cf2a:	e745      	b.n	800cdb8 <atan+0xc8>
 800cf2c:	4622      	mov	r2, r4
 800cf2e:	462b      	mov	r3, r5
 800cf30:	4938      	ldr	r1, [pc, #224]	@ (800d014 <atan+0x324>)
 800cf32:	2000      	movs	r0, #0
 800cf34:	f7f3 fcb2 	bl	800089c <__aeabi_ddiv>
 800cf38:	f04f 0a03 	mov.w	sl, #3
 800cf3c:	4604      	mov	r4, r0
 800cf3e:	460d      	mov	r5, r1
 800cf40:	e73a      	b.n	800cdb8 <atan+0xc8>
 800cf42:	4b35      	ldr	r3, [pc, #212]	@ (800d018 <atan+0x328>)
 800cf44:	4e35      	ldr	r6, [pc, #212]	@ (800d01c <atan+0x32c>)
 800cf46:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cf4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf4e:	f7f3 f9c3 	bl	80002d8 <__aeabi_dsub>
 800cf52:	4622      	mov	r2, r4
 800cf54:	462b      	mov	r3, r5
 800cf56:	f7f3 f9bf 	bl	80002d8 <__aeabi_dsub>
 800cf5a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800cf5e:	4602      	mov	r2, r0
 800cf60:	460b      	mov	r3, r1
 800cf62:	e9d6 0100 	ldrd	r0, r1, [r6]
 800cf66:	f7f3 f9b7 	bl	80002d8 <__aeabi_dsub>
 800cf6a:	f1bb 0f00 	cmp.w	fp, #0
 800cf6e:	4604      	mov	r4, r0
 800cf70:	460d      	mov	r5, r1
 800cf72:	f6bf aedc 	bge.w	800cd2e <atan+0x3e>
 800cf76:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cf7a:	461d      	mov	r5, r3
 800cf7c:	e6d7      	b.n	800cd2e <atan+0x3e>
 800cf7e:	a51c      	add	r5, pc, #112	@ (adr r5, 800cff0 <atan+0x300>)
 800cf80:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cf84:	e6d3      	b.n	800cd2e <atan+0x3e>
 800cf86:	bf00      	nop
 800cf88:	54442d18 	.word	0x54442d18
 800cf8c:	3ff921fb 	.word	0x3ff921fb
 800cf90:	8800759c 	.word	0x8800759c
 800cf94:	7e37e43c 	.word	0x7e37e43c
 800cf98:	e322da11 	.word	0xe322da11
 800cf9c:	3f90ad3a 	.word	0x3f90ad3a
 800cfa0:	24760deb 	.word	0x24760deb
 800cfa4:	3fa97b4b 	.word	0x3fa97b4b
 800cfa8:	a0d03d51 	.word	0xa0d03d51
 800cfac:	3fb10d66 	.word	0x3fb10d66
 800cfb0:	c54c206e 	.word	0xc54c206e
 800cfb4:	3fb745cd 	.word	0x3fb745cd
 800cfb8:	920083ff 	.word	0x920083ff
 800cfbc:	3fc24924 	.word	0x3fc24924
 800cfc0:	5555550d 	.word	0x5555550d
 800cfc4:	3fd55555 	.word	0x3fd55555
 800cfc8:	2c6a6c2f 	.word	0x2c6a6c2f
 800cfcc:	bfa2b444 	.word	0xbfa2b444
 800cfd0:	52defd9a 	.word	0x52defd9a
 800cfd4:	3fadde2d 	.word	0x3fadde2d
 800cfd8:	af749a6d 	.word	0xaf749a6d
 800cfdc:	3fb3b0f2 	.word	0x3fb3b0f2
 800cfe0:	fe231671 	.word	0xfe231671
 800cfe4:	3fbc71c6 	.word	0x3fbc71c6
 800cfe8:	9998ebc4 	.word	0x9998ebc4
 800cfec:	3fc99999 	.word	0x3fc99999
 800cff0:	54442d18 	.word	0x54442d18
 800cff4:	bff921fb 	.word	0xbff921fb
 800cff8:	440fffff 	.word	0x440fffff
 800cffc:	7ff00000 	.word	0x7ff00000
 800d000:	3fdbffff 	.word	0x3fdbffff
 800d004:	3ff00000 	.word	0x3ff00000
 800d008:	3ff2ffff 	.word	0x3ff2ffff
 800d00c:	40038000 	.word	0x40038000
 800d010:	3ff80000 	.word	0x3ff80000
 800d014:	bff00000 	.word	0xbff00000
 800d018:	0800e718 	.word	0x0800e718
 800d01c:	0800e738 	.word	0x0800e738

0800d020 <fabs>:
 800d020:	ec51 0b10 	vmov	r0, r1, d0
 800d024:	4602      	mov	r2, r0
 800d026:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d02a:	ec43 2b10 	vmov	d0, r2, r3
 800d02e:	4770      	bx	lr

0800d030 <__kernel_rem_pio2>:
 800d030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d034:	ed2d 8b02 	vpush	{d8}
 800d038:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800d03c:	f112 0f14 	cmn.w	r2, #20
 800d040:	9306      	str	r3, [sp, #24]
 800d042:	9104      	str	r1, [sp, #16]
 800d044:	4bc2      	ldr	r3, [pc, #776]	@ (800d350 <__kernel_rem_pio2+0x320>)
 800d046:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800d048:	9008      	str	r0, [sp, #32]
 800d04a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d04e:	9300      	str	r3, [sp, #0]
 800d050:	9b06      	ldr	r3, [sp, #24]
 800d052:	f103 33ff 	add.w	r3, r3, #4294967295
 800d056:	bfa8      	it	ge
 800d058:	1ed4      	subge	r4, r2, #3
 800d05a:	9305      	str	r3, [sp, #20]
 800d05c:	bfb2      	itee	lt
 800d05e:	2400      	movlt	r4, #0
 800d060:	2318      	movge	r3, #24
 800d062:	fb94 f4f3 	sdivge	r4, r4, r3
 800d066:	f06f 0317 	mvn.w	r3, #23
 800d06a:	fb04 3303 	mla	r3, r4, r3, r3
 800d06e:	eb03 0b02 	add.w	fp, r3, r2
 800d072:	9b00      	ldr	r3, [sp, #0]
 800d074:	9a05      	ldr	r2, [sp, #20]
 800d076:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800d340 <__kernel_rem_pio2+0x310>
 800d07a:	eb03 0802 	add.w	r8, r3, r2
 800d07e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800d080:	1aa7      	subs	r7, r4, r2
 800d082:	ae20      	add	r6, sp, #128	@ 0x80
 800d084:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d088:	2500      	movs	r5, #0
 800d08a:	4545      	cmp	r5, r8
 800d08c:	dd12      	ble.n	800d0b4 <__kernel_rem_pio2+0x84>
 800d08e:	9b06      	ldr	r3, [sp, #24]
 800d090:	aa20      	add	r2, sp, #128	@ 0x80
 800d092:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d096:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800d09a:	2700      	movs	r7, #0
 800d09c:	9b00      	ldr	r3, [sp, #0]
 800d09e:	429f      	cmp	r7, r3
 800d0a0:	dc2e      	bgt.n	800d100 <__kernel_rem_pio2+0xd0>
 800d0a2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800d340 <__kernel_rem_pio2+0x310>
 800d0a6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d0aa:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d0ae:	46a8      	mov	r8, r5
 800d0b0:	2600      	movs	r6, #0
 800d0b2:	e01b      	b.n	800d0ec <__kernel_rem_pio2+0xbc>
 800d0b4:	42ef      	cmn	r7, r5
 800d0b6:	d407      	bmi.n	800d0c8 <__kernel_rem_pio2+0x98>
 800d0b8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d0bc:	f7f3 fa5a 	bl	8000574 <__aeabi_i2d>
 800d0c0:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d0c4:	3501      	adds	r5, #1
 800d0c6:	e7e0      	b.n	800d08a <__kernel_rem_pio2+0x5a>
 800d0c8:	ec51 0b18 	vmov	r0, r1, d8
 800d0cc:	e7f8      	b.n	800d0c0 <__kernel_rem_pio2+0x90>
 800d0ce:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800d0d2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d0d6:	f7f3 fab7 	bl	8000648 <__aeabi_dmul>
 800d0da:	4602      	mov	r2, r0
 800d0dc:	460b      	mov	r3, r1
 800d0de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d0e2:	f7f3 f8fb 	bl	80002dc <__adddf3>
 800d0e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d0ea:	3601      	adds	r6, #1
 800d0ec:	9b05      	ldr	r3, [sp, #20]
 800d0ee:	429e      	cmp	r6, r3
 800d0f0:	dded      	ble.n	800d0ce <__kernel_rem_pio2+0x9e>
 800d0f2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d0f6:	3701      	adds	r7, #1
 800d0f8:	ecaa 7b02 	vstmia	sl!, {d7}
 800d0fc:	3508      	adds	r5, #8
 800d0fe:	e7cd      	b.n	800d09c <__kernel_rem_pio2+0x6c>
 800d100:	9b00      	ldr	r3, [sp, #0]
 800d102:	f8dd 8000 	ldr.w	r8, [sp]
 800d106:	aa0c      	add	r2, sp, #48	@ 0x30
 800d108:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d10c:	930a      	str	r3, [sp, #40]	@ 0x28
 800d10e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800d110:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d114:	9309      	str	r3, [sp, #36]	@ 0x24
 800d116:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800d11a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d11c:	ab98      	add	r3, sp, #608	@ 0x260
 800d11e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d122:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800d126:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d12a:	ac0c      	add	r4, sp, #48	@ 0x30
 800d12c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800d12e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800d132:	46a1      	mov	r9, r4
 800d134:	46c2      	mov	sl, r8
 800d136:	f1ba 0f00 	cmp.w	sl, #0
 800d13a:	dc77      	bgt.n	800d22c <__kernel_rem_pio2+0x1fc>
 800d13c:	4658      	mov	r0, fp
 800d13e:	ed9d 0b02 	vldr	d0, [sp, #8]
 800d142:	f000 fac5 	bl	800d6d0 <scalbn>
 800d146:	ec57 6b10 	vmov	r6, r7, d0
 800d14a:	2200      	movs	r2, #0
 800d14c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800d150:	4630      	mov	r0, r6
 800d152:	4639      	mov	r1, r7
 800d154:	f7f3 fa78 	bl	8000648 <__aeabi_dmul>
 800d158:	ec41 0b10 	vmov	d0, r0, r1
 800d15c:	f000 fb34 	bl	800d7c8 <floor>
 800d160:	4b7c      	ldr	r3, [pc, #496]	@ (800d354 <__kernel_rem_pio2+0x324>)
 800d162:	ec51 0b10 	vmov	r0, r1, d0
 800d166:	2200      	movs	r2, #0
 800d168:	f7f3 fa6e 	bl	8000648 <__aeabi_dmul>
 800d16c:	4602      	mov	r2, r0
 800d16e:	460b      	mov	r3, r1
 800d170:	4630      	mov	r0, r6
 800d172:	4639      	mov	r1, r7
 800d174:	f7f3 f8b0 	bl	80002d8 <__aeabi_dsub>
 800d178:	460f      	mov	r7, r1
 800d17a:	4606      	mov	r6, r0
 800d17c:	f7f3 fd14 	bl	8000ba8 <__aeabi_d2iz>
 800d180:	9002      	str	r0, [sp, #8]
 800d182:	f7f3 f9f7 	bl	8000574 <__aeabi_i2d>
 800d186:	4602      	mov	r2, r0
 800d188:	460b      	mov	r3, r1
 800d18a:	4630      	mov	r0, r6
 800d18c:	4639      	mov	r1, r7
 800d18e:	f7f3 f8a3 	bl	80002d8 <__aeabi_dsub>
 800d192:	f1bb 0f00 	cmp.w	fp, #0
 800d196:	4606      	mov	r6, r0
 800d198:	460f      	mov	r7, r1
 800d19a:	dd6c      	ble.n	800d276 <__kernel_rem_pio2+0x246>
 800d19c:	f108 31ff 	add.w	r1, r8, #4294967295
 800d1a0:	ab0c      	add	r3, sp, #48	@ 0x30
 800d1a2:	9d02      	ldr	r5, [sp, #8]
 800d1a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d1a8:	f1cb 0018 	rsb	r0, fp, #24
 800d1ac:	fa43 f200 	asr.w	r2, r3, r0
 800d1b0:	4415      	add	r5, r2
 800d1b2:	4082      	lsls	r2, r0
 800d1b4:	1a9b      	subs	r3, r3, r2
 800d1b6:	aa0c      	add	r2, sp, #48	@ 0x30
 800d1b8:	9502      	str	r5, [sp, #8]
 800d1ba:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d1be:	f1cb 0217 	rsb	r2, fp, #23
 800d1c2:	fa43 f902 	asr.w	r9, r3, r2
 800d1c6:	f1b9 0f00 	cmp.w	r9, #0
 800d1ca:	dd64      	ble.n	800d296 <__kernel_rem_pio2+0x266>
 800d1cc:	9b02      	ldr	r3, [sp, #8]
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	3301      	adds	r3, #1
 800d1d2:	9302      	str	r3, [sp, #8]
 800d1d4:	4615      	mov	r5, r2
 800d1d6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800d1da:	4590      	cmp	r8, r2
 800d1dc:	f300 80a1 	bgt.w	800d322 <__kernel_rem_pio2+0x2f2>
 800d1e0:	f1bb 0f00 	cmp.w	fp, #0
 800d1e4:	dd07      	ble.n	800d1f6 <__kernel_rem_pio2+0x1c6>
 800d1e6:	f1bb 0f01 	cmp.w	fp, #1
 800d1ea:	f000 80c1 	beq.w	800d370 <__kernel_rem_pio2+0x340>
 800d1ee:	f1bb 0f02 	cmp.w	fp, #2
 800d1f2:	f000 80c8 	beq.w	800d386 <__kernel_rem_pio2+0x356>
 800d1f6:	f1b9 0f02 	cmp.w	r9, #2
 800d1fa:	d14c      	bne.n	800d296 <__kernel_rem_pio2+0x266>
 800d1fc:	4632      	mov	r2, r6
 800d1fe:	463b      	mov	r3, r7
 800d200:	4955      	ldr	r1, [pc, #340]	@ (800d358 <__kernel_rem_pio2+0x328>)
 800d202:	2000      	movs	r0, #0
 800d204:	f7f3 f868 	bl	80002d8 <__aeabi_dsub>
 800d208:	4606      	mov	r6, r0
 800d20a:	460f      	mov	r7, r1
 800d20c:	2d00      	cmp	r5, #0
 800d20e:	d042      	beq.n	800d296 <__kernel_rem_pio2+0x266>
 800d210:	4658      	mov	r0, fp
 800d212:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800d348 <__kernel_rem_pio2+0x318>
 800d216:	f000 fa5b 	bl	800d6d0 <scalbn>
 800d21a:	4630      	mov	r0, r6
 800d21c:	4639      	mov	r1, r7
 800d21e:	ec53 2b10 	vmov	r2, r3, d0
 800d222:	f7f3 f859 	bl	80002d8 <__aeabi_dsub>
 800d226:	4606      	mov	r6, r0
 800d228:	460f      	mov	r7, r1
 800d22a:	e034      	b.n	800d296 <__kernel_rem_pio2+0x266>
 800d22c:	4b4b      	ldr	r3, [pc, #300]	@ (800d35c <__kernel_rem_pio2+0x32c>)
 800d22e:	2200      	movs	r2, #0
 800d230:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d234:	f7f3 fa08 	bl	8000648 <__aeabi_dmul>
 800d238:	f7f3 fcb6 	bl	8000ba8 <__aeabi_d2iz>
 800d23c:	f7f3 f99a 	bl	8000574 <__aeabi_i2d>
 800d240:	4b47      	ldr	r3, [pc, #284]	@ (800d360 <__kernel_rem_pio2+0x330>)
 800d242:	2200      	movs	r2, #0
 800d244:	4606      	mov	r6, r0
 800d246:	460f      	mov	r7, r1
 800d248:	f7f3 f9fe 	bl	8000648 <__aeabi_dmul>
 800d24c:	4602      	mov	r2, r0
 800d24e:	460b      	mov	r3, r1
 800d250:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d254:	f7f3 f840 	bl	80002d8 <__aeabi_dsub>
 800d258:	f7f3 fca6 	bl	8000ba8 <__aeabi_d2iz>
 800d25c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800d260:	f849 0b04 	str.w	r0, [r9], #4
 800d264:	4639      	mov	r1, r7
 800d266:	4630      	mov	r0, r6
 800d268:	f7f3 f838 	bl	80002dc <__adddf3>
 800d26c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d270:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d274:	e75f      	b.n	800d136 <__kernel_rem_pio2+0x106>
 800d276:	d107      	bne.n	800d288 <__kernel_rem_pio2+0x258>
 800d278:	f108 33ff 	add.w	r3, r8, #4294967295
 800d27c:	aa0c      	add	r2, sp, #48	@ 0x30
 800d27e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d282:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800d286:	e79e      	b.n	800d1c6 <__kernel_rem_pio2+0x196>
 800d288:	4b36      	ldr	r3, [pc, #216]	@ (800d364 <__kernel_rem_pio2+0x334>)
 800d28a:	2200      	movs	r2, #0
 800d28c:	f7f3 fc62 	bl	8000b54 <__aeabi_dcmpge>
 800d290:	2800      	cmp	r0, #0
 800d292:	d143      	bne.n	800d31c <__kernel_rem_pio2+0x2ec>
 800d294:	4681      	mov	r9, r0
 800d296:	2200      	movs	r2, #0
 800d298:	2300      	movs	r3, #0
 800d29a:	4630      	mov	r0, r6
 800d29c:	4639      	mov	r1, r7
 800d29e:	f7f3 fc3b 	bl	8000b18 <__aeabi_dcmpeq>
 800d2a2:	2800      	cmp	r0, #0
 800d2a4:	f000 80c1 	beq.w	800d42a <__kernel_rem_pio2+0x3fa>
 800d2a8:	f108 33ff 	add.w	r3, r8, #4294967295
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	9900      	ldr	r1, [sp, #0]
 800d2b0:	428b      	cmp	r3, r1
 800d2b2:	da70      	bge.n	800d396 <__kernel_rem_pio2+0x366>
 800d2b4:	2a00      	cmp	r2, #0
 800d2b6:	f000 808b 	beq.w	800d3d0 <__kernel_rem_pio2+0x3a0>
 800d2ba:	f108 38ff 	add.w	r8, r8, #4294967295
 800d2be:	ab0c      	add	r3, sp, #48	@ 0x30
 800d2c0:	f1ab 0b18 	sub.w	fp, fp, #24
 800d2c4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d0f6      	beq.n	800d2ba <__kernel_rem_pio2+0x28a>
 800d2cc:	4658      	mov	r0, fp
 800d2ce:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800d348 <__kernel_rem_pio2+0x318>
 800d2d2:	f000 f9fd 	bl	800d6d0 <scalbn>
 800d2d6:	f108 0301 	add.w	r3, r8, #1
 800d2da:	00da      	lsls	r2, r3, #3
 800d2dc:	9205      	str	r2, [sp, #20]
 800d2de:	ec55 4b10 	vmov	r4, r5, d0
 800d2e2:	aa70      	add	r2, sp, #448	@ 0x1c0
 800d2e4:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800d35c <__kernel_rem_pio2+0x32c>
 800d2e8:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800d2ec:	4646      	mov	r6, r8
 800d2ee:	f04f 0a00 	mov.w	sl, #0
 800d2f2:	2e00      	cmp	r6, #0
 800d2f4:	f280 80d1 	bge.w	800d49a <__kernel_rem_pio2+0x46a>
 800d2f8:	4644      	mov	r4, r8
 800d2fa:	2c00      	cmp	r4, #0
 800d2fc:	f2c0 80ff 	blt.w	800d4fe <__kernel_rem_pio2+0x4ce>
 800d300:	4b19      	ldr	r3, [pc, #100]	@ (800d368 <__kernel_rem_pio2+0x338>)
 800d302:	461f      	mov	r7, r3
 800d304:	ab70      	add	r3, sp, #448	@ 0x1c0
 800d306:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d30a:	9306      	str	r3, [sp, #24]
 800d30c:	f04f 0a00 	mov.w	sl, #0
 800d310:	f04f 0b00 	mov.w	fp, #0
 800d314:	2600      	movs	r6, #0
 800d316:	eba8 0504 	sub.w	r5, r8, r4
 800d31a:	e0e4      	b.n	800d4e6 <__kernel_rem_pio2+0x4b6>
 800d31c:	f04f 0902 	mov.w	r9, #2
 800d320:	e754      	b.n	800d1cc <__kernel_rem_pio2+0x19c>
 800d322:	f854 3b04 	ldr.w	r3, [r4], #4
 800d326:	bb0d      	cbnz	r5, 800d36c <__kernel_rem_pio2+0x33c>
 800d328:	b123      	cbz	r3, 800d334 <__kernel_rem_pio2+0x304>
 800d32a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800d32e:	f844 3c04 	str.w	r3, [r4, #-4]
 800d332:	2301      	movs	r3, #1
 800d334:	3201      	adds	r2, #1
 800d336:	461d      	mov	r5, r3
 800d338:	e74f      	b.n	800d1da <__kernel_rem_pio2+0x1aa>
 800d33a:	bf00      	nop
 800d33c:	f3af 8000 	nop.w
	...
 800d34c:	3ff00000 	.word	0x3ff00000
 800d350:	0800e798 	.word	0x0800e798
 800d354:	40200000 	.word	0x40200000
 800d358:	3ff00000 	.word	0x3ff00000
 800d35c:	3e700000 	.word	0x3e700000
 800d360:	41700000 	.word	0x41700000
 800d364:	3fe00000 	.word	0x3fe00000
 800d368:	0800e758 	.word	0x0800e758
 800d36c:	1acb      	subs	r3, r1, r3
 800d36e:	e7de      	b.n	800d32e <__kernel_rem_pio2+0x2fe>
 800d370:	f108 32ff 	add.w	r2, r8, #4294967295
 800d374:	ab0c      	add	r3, sp, #48	@ 0x30
 800d376:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d37a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d37e:	a90c      	add	r1, sp, #48	@ 0x30
 800d380:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d384:	e737      	b.n	800d1f6 <__kernel_rem_pio2+0x1c6>
 800d386:	f108 32ff 	add.w	r2, r8, #4294967295
 800d38a:	ab0c      	add	r3, sp, #48	@ 0x30
 800d38c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d390:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d394:	e7f3      	b.n	800d37e <__kernel_rem_pio2+0x34e>
 800d396:	a90c      	add	r1, sp, #48	@ 0x30
 800d398:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d39c:	3b01      	subs	r3, #1
 800d39e:	430a      	orrs	r2, r1
 800d3a0:	e785      	b.n	800d2ae <__kernel_rem_pio2+0x27e>
 800d3a2:	3401      	adds	r4, #1
 800d3a4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d3a8:	2a00      	cmp	r2, #0
 800d3aa:	d0fa      	beq.n	800d3a2 <__kernel_rem_pio2+0x372>
 800d3ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d3ae:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d3b2:	eb0d 0503 	add.w	r5, sp, r3
 800d3b6:	9b06      	ldr	r3, [sp, #24]
 800d3b8:	aa20      	add	r2, sp, #128	@ 0x80
 800d3ba:	4443      	add	r3, r8
 800d3bc:	f108 0701 	add.w	r7, r8, #1
 800d3c0:	3d98      	subs	r5, #152	@ 0x98
 800d3c2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800d3c6:	4444      	add	r4, r8
 800d3c8:	42bc      	cmp	r4, r7
 800d3ca:	da04      	bge.n	800d3d6 <__kernel_rem_pio2+0x3a6>
 800d3cc:	46a0      	mov	r8, r4
 800d3ce:	e6a2      	b.n	800d116 <__kernel_rem_pio2+0xe6>
 800d3d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d3d2:	2401      	movs	r4, #1
 800d3d4:	e7e6      	b.n	800d3a4 <__kernel_rem_pio2+0x374>
 800d3d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3d8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800d3dc:	f7f3 f8ca 	bl	8000574 <__aeabi_i2d>
 800d3e0:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800d6a0 <__kernel_rem_pio2+0x670>
 800d3e4:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d3e8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d3ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d3f0:	46b2      	mov	sl, r6
 800d3f2:	f04f 0800 	mov.w	r8, #0
 800d3f6:	9b05      	ldr	r3, [sp, #20]
 800d3f8:	4598      	cmp	r8, r3
 800d3fa:	dd05      	ble.n	800d408 <__kernel_rem_pio2+0x3d8>
 800d3fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d400:	3701      	adds	r7, #1
 800d402:	eca5 7b02 	vstmia	r5!, {d7}
 800d406:	e7df      	b.n	800d3c8 <__kernel_rem_pio2+0x398>
 800d408:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800d40c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d410:	f7f3 f91a 	bl	8000648 <__aeabi_dmul>
 800d414:	4602      	mov	r2, r0
 800d416:	460b      	mov	r3, r1
 800d418:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d41c:	f7f2 ff5e 	bl	80002dc <__adddf3>
 800d420:	f108 0801 	add.w	r8, r8, #1
 800d424:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d428:	e7e5      	b.n	800d3f6 <__kernel_rem_pio2+0x3c6>
 800d42a:	f1cb 0000 	rsb	r0, fp, #0
 800d42e:	ec47 6b10 	vmov	d0, r6, r7
 800d432:	f000 f94d 	bl	800d6d0 <scalbn>
 800d436:	ec55 4b10 	vmov	r4, r5, d0
 800d43a:	4b9b      	ldr	r3, [pc, #620]	@ (800d6a8 <__kernel_rem_pio2+0x678>)
 800d43c:	2200      	movs	r2, #0
 800d43e:	4620      	mov	r0, r4
 800d440:	4629      	mov	r1, r5
 800d442:	f7f3 fb87 	bl	8000b54 <__aeabi_dcmpge>
 800d446:	b300      	cbz	r0, 800d48a <__kernel_rem_pio2+0x45a>
 800d448:	4b98      	ldr	r3, [pc, #608]	@ (800d6ac <__kernel_rem_pio2+0x67c>)
 800d44a:	2200      	movs	r2, #0
 800d44c:	4620      	mov	r0, r4
 800d44e:	4629      	mov	r1, r5
 800d450:	f7f3 f8fa 	bl	8000648 <__aeabi_dmul>
 800d454:	f7f3 fba8 	bl	8000ba8 <__aeabi_d2iz>
 800d458:	4606      	mov	r6, r0
 800d45a:	f7f3 f88b 	bl	8000574 <__aeabi_i2d>
 800d45e:	4b92      	ldr	r3, [pc, #584]	@ (800d6a8 <__kernel_rem_pio2+0x678>)
 800d460:	2200      	movs	r2, #0
 800d462:	f7f3 f8f1 	bl	8000648 <__aeabi_dmul>
 800d466:	460b      	mov	r3, r1
 800d468:	4602      	mov	r2, r0
 800d46a:	4629      	mov	r1, r5
 800d46c:	4620      	mov	r0, r4
 800d46e:	f7f2 ff33 	bl	80002d8 <__aeabi_dsub>
 800d472:	f7f3 fb99 	bl	8000ba8 <__aeabi_d2iz>
 800d476:	ab0c      	add	r3, sp, #48	@ 0x30
 800d478:	f10b 0b18 	add.w	fp, fp, #24
 800d47c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800d480:	f108 0801 	add.w	r8, r8, #1
 800d484:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800d488:	e720      	b.n	800d2cc <__kernel_rem_pio2+0x29c>
 800d48a:	4620      	mov	r0, r4
 800d48c:	4629      	mov	r1, r5
 800d48e:	f7f3 fb8b 	bl	8000ba8 <__aeabi_d2iz>
 800d492:	ab0c      	add	r3, sp, #48	@ 0x30
 800d494:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800d498:	e718      	b.n	800d2cc <__kernel_rem_pio2+0x29c>
 800d49a:	ab0c      	add	r3, sp, #48	@ 0x30
 800d49c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d4a0:	f7f3 f868 	bl	8000574 <__aeabi_i2d>
 800d4a4:	4622      	mov	r2, r4
 800d4a6:	462b      	mov	r3, r5
 800d4a8:	f7f3 f8ce 	bl	8000648 <__aeabi_dmul>
 800d4ac:	4652      	mov	r2, sl
 800d4ae:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800d4b2:	465b      	mov	r3, fp
 800d4b4:	4620      	mov	r0, r4
 800d4b6:	4629      	mov	r1, r5
 800d4b8:	f7f3 f8c6 	bl	8000648 <__aeabi_dmul>
 800d4bc:	3e01      	subs	r6, #1
 800d4be:	4604      	mov	r4, r0
 800d4c0:	460d      	mov	r5, r1
 800d4c2:	e716      	b.n	800d2f2 <__kernel_rem_pio2+0x2c2>
 800d4c4:	9906      	ldr	r1, [sp, #24]
 800d4c6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800d4ca:	9106      	str	r1, [sp, #24]
 800d4cc:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800d4d0:	f7f3 f8ba 	bl	8000648 <__aeabi_dmul>
 800d4d4:	4602      	mov	r2, r0
 800d4d6:	460b      	mov	r3, r1
 800d4d8:	4650      	mov	r0, sl
 800d4da:	4659      	mov	r1, fp
 800d4dc:	f7f2 fefe 	bl	80002dc <__adddf3>
 800d4e0:	3601      	adds	r6, #1
 800d4e2:	4682      	mov	sl, r0
 800d4e4:	468b      	mov	fp, r1
 800d4e6:	9b00      	ldr	r3, [sp, #0]
 800d4e8:	429e      	cmp	r6, r3
 800d4ea:	dc01      	bgt.n	800d4f0 <__kernel_rem_pio2+0x4c0>
 800d4ec:	42ae      	cmp	r6, r5
 800d4ee:	dde9      	ble.n	800d4c4 <__kernel_rem_pio2+0x494>
 800d4f0:	ab48      	add	r3, sp, #288	@ 0x120
 800d4f2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d4f6:	e9c5 ab00 	strd	sl, fp, [r5]
 800d4fa:	3c01      	subs	r4, #1
 800d4fc:	e6fd      	b.n	800d2fa <__kernel_rem_pio2+0x2ca>
 800d4fe:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800d500:	2b02      	cmp	r3, #2
 800d502:	dc0b      	bgt.n	800d51c <__kernel_rem_pio2+0x4ec>
 800d504:	2b00      	cmp	r3, #0
 800d506:	dc35      	bgt.n	800d574 <__kernel_rem_pio2+0x544>
 800d508:	d059      	beq.n	800d5be <__kernel_rem_pio2+0x58e>
 800d50a:	9b02      	ldr	r3, [sp, #8]
 800d50c:	f003 0007 	and.w	r0, r3, #7
 800d510:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800d514:	ecbd 8b02 	vpop	{d8}
 800d518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d51c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800d51e:	2b03      	cmp	r3, #3
 800d520:	d1f3      	bne.n	800d50a <__kernel_rem_pio2+0x4da>
 800d522:	9b05      	ldr	r3, [sp, #20]
 800d524:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d528:	eb0d 0403 	add.w	r4, sp, r3
 800d52c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800d530:	4625      	mov	r5, r4
 800d532:	46c2      	mov	sl, r8
 800d534:	f1ba 0f00 	cmp.w	sl, #0
 800d538:	dc69      	bgt.n	800d60e <__kernel_rem_pio2+0x5de>
 800d53a:	4645      	mov	r5, r8
 800d53c:	2d01      	cmp	r5, #1
 800d53e:	f300 8087 	bgt.w	800d650 <__kernel_rem_pio2+0x620>
 800d542:	9c05      	ldr	r4, [sp, #20]
 800d544:	ab48      	add	r3, sp, #288	@ 0x120
 800d546:	441c      	add	r4, r3
 800d548:	2000      	movs	r0, #0
 800d54a:	2100      	movs	r1, #0
 800d54c:	f1b8 0f01 	cmp.w	r8, #1
 800d550:	f300 809c 	bgt.w	800d68c <__kernel_rem_pio2+0x65c>
 800d554:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800d558:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800d55c:	f1b9 0f00 	cmp.w	r9, #0
 800d560:	f040 80a6 	bne.w	800d6b0 <__kernel_rem_pio2+0x680>
 800d564:	9b04      	ldr	r3, [sp, #16]
 800d566:	e9c3 5600 	strd	r5, r6, [r3]
 800d56a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800d56e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d572:	e7ca      	b.n	800d50a <__kernel_rem_pio2+0x4da>
 800d574:	9d05      	ldr	r5, [sp, #20]
 800d576:	ab48      	add	r3, sp, #288	@ 0x120
 800d578:	441d      	add	r5, r3
 800d57a:	4644      	mov	r4, r8
 800d57c:	2000      	movs	r0, #0
 800d57e:	2100      	movs	r1, #0
 800d580:	2c00      	cmp	r4, #0
 800d582:	da35      	bge.n	800d5f0 <__kernel_rem_pio2+0x5c0>
 800d584:	f1b9 0f00 	cmp.w	r9, #0
 800d588:	d038      	beq.n	800d5fc <__kernel_rem_pio2+0x5cc>
 800d58a:	4602      	mov	r2, r0
 800d58c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d590:	9c04      	ldr	r4, [sp, #16]
 800d592:	e9c4 2300 	strd	r2, r3, [r4]
 800d596:	4602      	mov	r2, r0
 800d598:	460b      	mov	r3, r1
 800d59a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800d59e:	f7f2 fe9b 	bl	80002d8 <__aeabi_dsub>
 800d5a2:	ad4a      	add	r5, sp, #296	@ 0x128
 800d5a4:	2401      	movs	r4, #1
 800d5a6:	45a0      	cmp	r8, r4
 800d5a8:	da2b      	bge.n	800d602 <__kernel_rem_pio2+0x5d2>
 800d5aa:	f1b9 0f00 	cmp.w	r9, #0
 800d5ae:	d002      	beq.n	800d5b6 <__kernel_rem_pio2+0x586>
 800d5b0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d5b4:	4619      	mov	r1, r3
 800d5b6:	9b04      	ldr	r3, [sp, #16]
 800d5b8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d5bc:	e7a5      	b.n	800d50a <__kernel_rem_pio2+0x4da>
 800d5be:	9c05      	ldr	r4, [sp, #20]
 800d5c0:	ab48      	add	r3, sp, #288	@ 0x120
 800d5c2:	441c      	add	r4, r3
 800d5c4:	2000      	movs	r0, #0
 800d5c6:	2100      	movs	r1, #0
 800d5c8:	f1b8 0f00 	cmp.w	r8, #0
 800d5cc:	da09      	bge.n	800d5e2 <__kernel_rem_pio2+0x5b2>
 800d5ce:	f1b9 0f00 	cmp.w	r9, #0
 800d5d2:	d002      	beq.n	800d5da <__kernel_rem_pio2+0x5aa>
 800d5d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d5d8:	4619      	mov	r1, r3
 800d5da:	9b04      	ldr	r3, [sp, #16]
 800d5dc:	e9c3 0100 	strd	r0, r1, [r3]
 800d5e0:	e793      	b.n	800d50a <__kernel_rem_pio2+0x4da>
 800d5e2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d5e6:	f7f2 fe79 	bl	80002dc <__adddf3>
 800d5ea:	f108 38ff 	add.w	r8, r8, #4294967295
 800d5ee:	e7eb      	b.n	800d5c8 <__kernel_rem_pio2+0x598>
 800d5f0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800d5f4:	f7f2 fe72 	bl	80002dc <__adddf3>
 800d5f8:	3c01      	subs	r4, #1
 800d5fa:	e7c1      	b.n	800d580 <__kernel_rem_pio2+0x550>
 800d5fc:	4602      	mov	r2, r0
 800d5fe:	460b      	mov	r3, r1
 800d600:	e7c6      	b.n	800d590 <__kernel_rem_pio2+0x560>
 800d602:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800d606:	f7f2 fe69 	bl	80002dc <__adddf3>
 800d60a:	3401      	adds	r4, #1
 800d60c:	e7cb      	b.n	800d5a6 <__kernel_rem_pio2+0x576>
 800d60e:	ed35 7b02 	vldmdb	r5!, {d7}
 800d612:	ed8d 7b00 	vstr	d7, [sp]
 800d616:	ed95 7b02 	vldr	d7, [r5, #8]
 800d61a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d61e:	ec53 2b17 	vmov	r2, r3, d7
 800d622:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d626:	f7f2 fe59 	bl	80002dc <__adddf3>
 800d62a:	4602      	mov	r2, r0
 800d62c:	460b      	mov	r3, r1
 800d62e:	4606      	mov	r6, r0
 800d630:	460f      	mov	r7, r1
 800d632:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d636:	f7f2 fe4f 	bl	80002d8 <__aeabi_dsub>
 800d63a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d63e:	f7f2 fe4d 	bl	80002dc <__adddf3>
 800d642:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d646:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800d64a:	e9c5 6700 	strd	r6, r7, [r5]
 800d64e:	e771      	b.n	800d534 <__kernel_rem_pio2+0x504>
 800d650:	ed34 7b02 	vldmdb	r4!, {d7}
 800d654:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800d658:	ec51 0b17 	vmov	r0, r1, d7
 800d65c:	4652      	mov	r2, sl
 800d65e:	465b      	mov	r3, fp
 800d660:	ed8d 7b00 	vstr	d7, [sp]
 800d664:	f7f2 fe3a 	bl	80002dc <__adddf3>
 800d668:	4602      	mov	r2, r0
 800d66a:	460b      	mov	r3, r1
 800d66c:	4606      	mov	r6, r0
 800d66e:	460f      	mov	r7, r1
 800d670:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d674:	f7f2 fe30 	bl	80002d8 <__aeabi_dsub>
 800d678:	4652      	mov	r2, sl
 800d67a:	465b      	mov	r3, fp
 800d67c:	f7f2 fe2e 	bl	80002dc <__adddf3>
 800d680:	3d01      	subs	r5, #1
 800d682:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d686:	e9c4 6700 	strd	r6, r7, [r4]
 800d68a:	e757      	b.n	800d53c <__kernel_rem_pio2+0x50c>
 800d68c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d690:	f7f2 fe24 	bl	80002dc <__adddf3>
 800d694:	f108 38ff 	add.w	r8, r8, #4294967295
 800d698:	e758      	b.n	800d54c <__kernel_rem_pio2+0x51c>
 800d69a:	bf00      	nop
 800d69c:	f3af 8000 	nop.w
	...
 800d6a8:	41700000 	.word	0x41700000
 800d6ac:	3e700000 	.word	0x3e700000
 800d6b0:	9b04      	ldr	r3, [sp, #16]
 800d6b2:	9a04      	ldr	r2, [sp, #16]
 800d6b4:	601d      	str	r5, [r3, #0]
 800d6b6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800d6ba:	605c      	str	r4, [r3, #4]
 800d6bc:	609f      	str	r7, [r3, #8]
 800d6be:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800d6c2:	60d3      	str	r3, [r2, #12]
 800d6c4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d6c8:	6110      	str	r0, [r2, #16]
 800d6ca:	6153      	str	r3, [r2, #20]
 800d6cc:	e71d      	b.n	800d50a <__kernel_rem_pio2+0x4da>
 800d6ce:	bf00      	nop

0800d6d0 <scalbn>:
 800d6d0:	b570      	push	{r4, r5, r6, lr}
 800d6d2:	ec55 4b10 	vmov	r4, r5, d0
 800d6d6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800d6da:	4606      	mov	r6, r0
 800d6dc:	462b      	mov	r3, r5
 800d6de:	b991      	cbnz	r1, 800d706 <scalbn+0x36>
 800d6e0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800d6e4:	4323      	orrs	r3, r4
 800d6e6:	d03b      	beq.n	800d760 <scalbn+0x90>
 800d6e8:	4b33      	ldr	r3, [pc, #204]	@ (800d7b8 <scalbn+0xe8>)
 800d6ea:	4620      	mov	r0, r4
 800d6ec:	4629      	mov	r1, r5
 800d6ee:	2200      	movs	r2, #0
 800d6f0:	f7f2 ffaa 	bl	8000648 <__aeabi_dmul>
 800d6f4:	4b31      	ldr	r3, [pc, #196]	@ (800d7bc <scalbn+0xec>)
 800d6f6:	429e      	cmp	r6, r3
 800d6f8:	4604      	mov	r4, r0
 800d6fa:	460d      	mov	r5, r1
 800d6fc:	da0f      	bge.n	800d71e <scalbn+0x4e>
 800d6fe:	a326      	add	r3, pc, #152	@ (adr r3, 800d798 <scalbn+0xc8>)
 800d700:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d704:	e01e      	b.n	800d744 <scalbn+0x74>
 800d706:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800d70a:	4291      	cmp	r1, r2
 800d70c:	d10b      	bne.n	800d726 <scalbn+0x56>
 800d70e:	4622      	mov	r2, r4
 800d710:	4620      	mov	r0, r4
 800d712:	4629      	mov	r1, r5
 800d714:	f7f2 fde2 	bl	80002dc <__adddf3>
 800d718:	4604      	mov	r4, r0
 800d71a:	460d      	mov	r5, r1
 800d71c:	e020      	b.n	800d760 <scalbn+0x90>
 800d71e:	460b      	mov	r3, r1
 800d720:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800d724:	3936      	subs	r1, #54	@ 0x36
 800d726:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800d72a:	4296      	cmp	r6, r2
 800d72c:	dd0d      	ble.n	800d74a <scalbn+0x7a>
 800d72e:	2d00      	cmp	r5, #0
 800d730:	a11b      	add	r1, pc, #108	@ (adr r1, 800d7a0 <scalbn+0xd0>)
 800d732:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d736:	da02      	bge.n	800d73e <scalbn+0x6e>
 800d738:	a11b      	add	r1, pc, #108	@ (adr r1, 800d7a8 <scalbn+0xd8>)
 800d73a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d73e:	a318      	add	r3, pc, #96	@ (adr r3, 800d7a0 <scalbn+0xd0>)
 800d740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d744:	f7f2 ff80 	bl	8000648 <__aeabi_dmul>
 800d748:	e7e6      	b.n	800d718 <scalbn+0x48>
 800d74a:	1872      	adds	r2, r6, r1
 800d74c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800d750:	428a      	cmp	r2, r1
 800d752:	dcec      	bgt.n	800d72e <scalbn+0x5e>
 800d754:	2a00      	cmp	r2, #0
 800d756:	dd06      	ble.n	800d766 <scalbn+0x96>
 800d758:	f36f 531e 	bfc	r3, #20, #11
 800d75c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d760:	ec45 4b10 	vmov	d0, r4, r5
 800d764:	bd70      	pop	{r4, r5, r6, pc}
 800d766:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800d76a:	da08      	bge.n	800d77e <scalbn+0xae>
 800d76c:	2d00      	cmp	r5, #0
 800d76e:	a10a      	add	r1, pc, #40	@ (adr r1, 800d798 <scalbn+0xc8>)
 800d770:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d774:	dac3      	bge.n	800d6fe <scalbn+0x2e>
 800d776:	a10e      	add	r1, pc, #56	@ (adr r1, 800d7b0 <scalbn+0xe0>)
 800d778:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d77c:	e7bf      	b.n	800d6fe <scalbn+0x2e>
 800d77e:	3236      	adds	r2, #54	@ 0x36
 800d780:	f36f 531e 	bfc	r3, #20, #11
 800d784:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d788:	4620      	mov	r0, r4
 800d78a:	4b0d      	ldr	r3, [pc, #52]	@ (800d7c0 <scalbn+0xf0>)
 800d78c:	4629      	mov	r1, r5
 800d78e:	2200      	movs	r2, #0
 800d790:	e7d8      	b.n	800d744 <scalbn+0x74>
 800d792:	bf00      	nop
 800d794:	f3af 8000 	nop.w
 800d798:	c2f8f359 	.word	0xc2f8f359
 800d79c:	01a56e1f 	.word	0x01a56e1f
 800d7a0:	8800759c 	.word	0x8800759c
 800d7a4:	7e37e43c 	.word	0x7e37e43c
 800d7a8:	8800759c 	.word	0x8800759c
 800d7ac:	fe37e43c 	.word	0xfe37e43c
 800d7b0:	c2f8f359 	.word	0xc2f8f359
 800d7b4:	81a56e1f 	.word	0x81a56e1f
 800d7b8:	43500000 	.word	0x43500000
 800d7bc:	ffff3cb0 	.word	0xffff3cb0
 800d7c0:	3c900000 	.word	0x3c900000
 800d7c4:	00000000 	.word	0x00000000

0800d7c8 <floor>:
 800d7c8:	ec51 0b10 	vmov	r0, r1, d0
 800d7cc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d7d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7d4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800d7d8:	2e13      	cmp	r6, #19
 800d7da:	460c      	mov	r4, r1
 800d7dc:	4605      	mov	r5, r0
 800d7de:	4680      	mov	r8, r0
 800d7e0:	dc34      	bgt.n	800d84c <floor+0x84>
 800d7e2:	2e00      	cmp	r6, #0
 800d7e4:	da17      	bge.n	800d816 <floor+0x4e>
 800d7e6:	a332      	add	r3, pc, #200	@ (adr r3, 800d8b0 <floor+0xe8>)
 800d7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7ec:	f7f2 fd76 	bl	80002dc <__adddf3>
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	f7f3 f9b8 	bl	8000b68 <__aeabi_dcmpgt>
 800d7f8:	b150      	cbz	r0, 800d810 <floor+0x48>
 800d7fa:	2c00      	cmp	r4, #0
 800d7fc:	da55      	bge.n	800d8aa <floor+0xe2>
 800d7fe:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800d802:	432c      	orrs	r4, r5
 800d804:	2500      	movs	r5, #0
 800d806:	42ac      	cmp	r4, r5
 800d808:	4c2b      	ldr	r4, [pc, #172]	@ (800d8b8 <floor+0xf0>)
 800d80a:	bf08      	it	eq
 800d80c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800d810:	4621      	mov	r1, r4
 800d812:	4628      	mov	r0, r5
 800d814:	e023      	b.n	800d85e <floor+0x96>
 800d816:	4f29      	ldr	r7, [pc, #164]	@ (800d8bc <floor+0xf4>)
 800d818:	4137      	asrs	r7, r6
 800d81a:	ea01 0307 	and.w	r3, r1, r7
 800d81e:	4303      	orrs	r3, r0
 800d820:	d01d      	beq.n	800d85e <floor+0x96>
 800d822:	a323      	add	r3, pc, #140	@ (adr r3, 800d8b0 <floor+0xe8>)
 800d824:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d828:	f7f2 fd58 	bl	80002dc <__adddf3>
 800d82c:	2200      	movs	r2, #0
 800d82e:	2300      	movs	r3, #0
 800d830:	f7f3 f99a 	bl	8000b68 <__aeabi_dcmpgt>
 800d834:	2800      	cmp	r0, #0
 800d836:	d0eb      	beq.n	800d810 <floor+0x48>
 800d838:	2c00      	cmp	r4, #0
 800d83a:	bfbe      	ittt	lt
 800d83c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800d840:	4133      	asrlt	r3, r6
 800d842:	18e4      	addlt	r4, r4, r3
 800d844:	ea24 0407 	bic.w	r4, r4, r7
 800d848:	2500      	movs	r5, #0
 800d84a:	e7e1      	b.n	800d810 <floor+0x48>
 800d84c:	2e33      	cmp	r6, #51	@ 0x33
 800d84e:	dd0a      	ble.n	800d866 <floor+0x9e>
 800d850:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800d854:	d103      	bne.n	800d85e <floor+0x96>
 800d856:	4602      	mov	r2, r0
 800d858:	460b      	mov	r3, r1
 800d85a:	f7f2 fd3f 	bl	80002dc <__adddf3>
 800d85e:	ec41 0b10 	vmov	d0, r0, r1
 800d862:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d866:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800d86a:	f04f 37ff 	mov.w	r7, #4294967295
 800d86e:	40df      	lsrs	r7, r3
 800d870:	4207      	tst	r7, r0
 800d872:	d0f4      	beq.n	800d85e <floor+0x96>
 800d874:	a30e      	add	r3, pc, #56	@ (adr r3, 800d8b0 <floor+0xe8>)
 800d876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d87a:	f7f2 fd2f 	bl	80002dc <__adddf3>
 800d87e:	2200      	movs	r2, #0
 800d880:	2300      	movs	r3, #0
 800d882:	f7f3 f971 	bl	8000b68 <__aeabi_dcmpgt>
 800d886:	2800      	cmp	r0, #0
 800d888:	d0c2      	beq.n	800d810 <floor+0x48>
 800d88a:	2c00      	cmp	r4, #0
 800d88c:	da0a      	bge.n	800d8a4 <floor+0xdc>
 800d88e:	2e14      	cmp	r6, #20
 800d890:	d101      	bne.n	800d896 <floor+0xce>
 800d892:	3401      	adds	r4, #1
 800d894:	e006      	b.n	800d8a4 <floor+0xdc>
 800d896:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800d89a:	2301      	movs	r3, #1
 800d89c:	40b3      	lsls	r3, r6
 800d89e:	441d      	add	r5, r3
 800d8a0:	4545      	cmp	r5, r8
 800d8a2:	d3f6      	bcc.n	800d892 <floor+0xca>
 800d8a4:	ea25 0507 	bic.w	r5, r5, r7
 800d8a8:	e7b2      	b.n	800d810 <floor+0x48>
 800d8aa:	2500      	movs	r5, #0
 800d8ac:	462c      	mov	r4, r5
 800d8ae:	e7af      	b.n	800d810 <floor+0x48>
 800d8b0:	8800759c 	.word	0x8800759c
 800d8b4:	7e37e43c 	.word	0x7e37e43c
 800d8b8:	bff00000 	.word	0xbff00000
 800d8bc:	000fffff 	.word	0x000fffff

0800d8c0 <_init>:
 800d8c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8c2:	bf00      	nop
 800d8c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8c6:	bc08      	pop	{r3}
 800d8c8:	469e      	mov	lr, r3
 800d8ca:	4770      	bx	lr

0800d8cc <_fini>:
 800d8cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8ce:	bf00      	nop
 800d8d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8d2:	bc08      	pop	{r3}
 800d8d4:	469e      	mov	lr, r3
 800d8d6:	4770      	bx	lr
