{"content":"---\ntitle: \"CorSymAddrKind Enumeration | Microsoft Docs\"\nms.custom: \"\"\nms.date: \"03/30/2017\"\nms.prod: \".net-framework\"\nms.reviewer: \"\"\nms.suite: \"\"\nms.technology: \n  - \"dotnet-clr\"\nms.tgt_pltfrm: \"\"\nms.topic: \"reference\"\napi_name: \n  - \"CorSymAddrKind\"\napi_location: \n  - \"mscoree.dll\"\napi_type: \n  - \"COM\"\nf1_keywords: \n  - \"CorSymAddrKind\"\ndev_langs: \n  - \"C++\"\nhelpviewer_keywords: \n  - \"CorSymAddrKind enumeration [.NET Framework debugging]\"\nms.assetid: 3ef841c2-cade-42ee-ba34-2ef91d6d0879\ntopic_type: \n  - \"apiref\"\ncaps.latest.revision: 9\nauthor: \"mairaw\"\nms.author: \"mairaw\"\nmanager: \"wpickett\"\n---\n# CorSymAddrKind Enumeration\nIndicates the type of memory address.  \n  \n## Syntax  \n  \n```  \ntypedef enum CorSymAddrKind  \n{  \n    ADDR_IL_OFFSET          = 1,  \n    ADDR_NATIVE_RVA         = 2,  \n    ADDR_NATIVE_REGISTER    = 3,  \n    ADDR_NATIVE_REGREL      = 4,  \n    ADDR_NATIVE_OFFSET      = 5,  \n    ADDR_NATIVE_REGREG      = 6,  \n    ADDR_NATIVE_REGSTK      = 7,  \n    ADDR_NATIVE_STKREG      = 8,  \n    ADDR_BITFIELD           = 9,  \n    ADDR_NATIVE_ISECTOFFSET = 10  \n} CorSymAddrKind;  \n```  \n  \n## Members  \n  \n|Member|Description|  \n|------------|-----------------|  \n|`ADDR_IL_OFFSET`|Indicates a Microsoft intermediate language (MSIL) local variable or parameter index.|  \n|`ADDR_NATIVE_RVA`|Indicates a relative virtual address into a module.|  \n|`ADDR_NATIVE_REGISTER`|Indicates a CPU register.|  \n|`ADDR_NATIVE_REGREL`|Indicates that the first address is a register and the second address is an offset.|  \n|`ADDR_NATIVE_OFFSET`|Indicates an offset from a base address.|  \n|`ADDR_NATIVE_REGREG`|Indicates that the first address is the low portion of a register, and the second address is the high portion.|  \n|`ADDR_NATIVE_REGSTK`|Indicates that the first address is the low portion of a register, the second is the high portion, and the third is an offset.|  \n|`ADDR_NATIVE_STKREG`|Indicates that the first address is a register, the second is an offset, and the third is the high portion of the register.|  \n|`ADDR_BITFIELD`|Indicates that the first address is the start of a field and the second address is the field length.|  \n|`ADDR_NATIVE_ISECTOFFSET`|Indicates that the first address is the section and the second address is an offset.|  \n  \n## Requirements  \n **Header:** CorSym.idl, CorSym.h  \n  \n## See Also  \n [Diagnostics Symbol Store Enumerations](../../../../docs/framework/unmanaged-api/diagnostics/diagnostics-symbol-store-enumerations.md)","nodes":[{"pos":[12,55],"content":"CorSymAddrKind Enumeration | Microsoft Docs","needQuote":false,"needEscape":true,"nodes":[{"content":"CorSymAddrKind Enumeration | Microsoft Docs","pos":[0,43]}]},{"pos":[608,634],"content":"CorSymAddrKind Enumeration","linkify":"CorSymAddrKind Enumeration","nodes":[{"content":"CorSymAddrKind Enumeration","pos":[0,26]}]},{"content":"Indicates the type of memory address.","pos":[635,672]},{"pos":[681,687],"content":"Syntax","linkify":"Syntax","nodes":[{"content":"Syntax","pos":[0,6]}]},{"pos":[1115,1122],"content":"Members","linkify":"Members","nodes":[{"content":"Members","pos":[0,7]}]},{"content":"Member","pos":[1129,1135]},{"content":"Description","pos":[1136,1147]},{"content":"Indicates a Microsoft intermediate language (MSIL) local variable or parameter index.","pos":[1204,1289]},{"content":"Indicates a relative virtual address into a module.","pos":[1312,1363]},{"content":"Indicates a CPU register.","pos":[1391,1416]},{"content":"Indicates that the first address is a register and the second address is an offset.","pos":[1442,1525]},{"content":"Indicates an offset from a base address.","pos":[1551,1591]},{"content":"Indicates that the first address is the low portion of a register, and the second address is the high portion.","pos":[1617,1727]},{"content":"Indicates that the first address is the low portion of a register, the second is the high portion, and the third is an offset.","pos":[1753,1879]},{"content":"Indicates that the first address is a register, the second is an offset, and the third is the high portion of the register.","pos":[1905,2028]},{"content":"Indicates that the first address is the start of a field and the second address is the field length.","pos":[2049,2149]},{"content":"Indicates that the first address is the section and the second address is an offset.","pos":[2180,2264]},{"pos":[2274,2286],"content":"Requirements","linkify":"Requirements","nodes":[{"content":"Requirements","pos":[0,12]}]},{"pos":[2290,2322],"content":"<bpt id=\"p1\">**</bpt>Header:<ept id=\"p1\">**</ept> CorSym.idl, CorSym.h","source":"**Header:** CorSym.idl, CorSym.h"},{"pos":[2331,2339],"content":"See Also","linkify":"See Also","nodes":[{"content":"See Also","pos":[0,8]}]},{"pos":[2343,2477],"content":"<bpt id=\"p1\">[</bpt>Diagnostics Symbol Store Enumerations<ept id=\"p1\">](../../../../docs/framework/unmanaged-api/diagnostics/diagnostics-symbol-store-enumerations.md)</ept>","source":"[Diagnostics Symbol Store Enumerations](../../../../docs/framework/unmanaged-api/diagnostics/diagnostics-symbol-store-enumerations.md)"}]}