// Seed: 4108054078
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output supply0 id_2;
  output wire id_1;
  wire id_5;
  logic [7:0] id_6;
  ;
  id_7(
      id_6[-1 :-1]
  ); id_8 :
  assert property (@(posedge 1) id_7)
  else;
  assign module_1.id_0 = 0;
  assign id_2 = -1 <= id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd44
) (
    output tri1 _id_0,
    output wor  id_1
);
  logic [id_0 : id_0] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
