

================================================================
== Vivado HLS Report for 'dut_reshape'
================================================================
* Date:           Wed Oct 26 19:06:44 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1345|  1345|  1345|  1345|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1344|  1344|        42|          -|          -|    32|    no    |
        | + Loop 1.1      |    40|    40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |     8|     8|         2|          -|          -|     4|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     32|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     13|
|Register         |        -|      -|      46|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      46|     45|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_103_p2        |     +    |      0|  0|   6|           6|           1|
    |o_index_fu_162_p2    |     +    |      0|  0|   9|           9|           9|
    |tmp_4_fu_149_p2      |     +    |      0|  0|   4|           4|           4|
    |x_1_fu_143_p2        |     +    |      0|  0|   3|           3|           1|
    |y_1_fu_115_p2        |     +    |      0|  0|   3|           3|           1|
    |exitcond1_fu_109_p2  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond2_fu_97_p2   |   icmp   |      0|  0|   3|           6|           7|
    |exitcond_fu_137_p2   |   icmp   |      0|  0|   2|           3|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  32|          37|          31|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          6|    1|          6|
    |c_reg_59   |   6|          2|    6|         12|
    |x_reg_82   |   3|          2|    3|          6|
    |y_reg_71   |   3|          2|    3|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  13|         12|   13|         30|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |ap_CS_fsm        |  5|   0|    5|          0|
    |c_1_reg_196      |  6|   0|    6|          0|
    |c_cast2_reg_188  |  6|   0|    9|          3|
    |c_reg_59         |  6|   0|    6|          0|
    |o_index_reg_222  |  9|   0|    9|          0|
    |tmp_2_reg_209    |  2|   0|    4|          2|
    |x_1_reg_217      |  3|   0|    3|          0|
    |x_reg_82         |  3|   0|    3|          0|
    |y_1_reg_204      |  3|   0|    3|          0|
    |y_reg_71         |  3|   0|    3|          0|
    +-----------------+---+----+-----+-----------+
    |Total            | 46|   0|   51|          5|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_done            | out |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  dut_reshape | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

