

================================================================
== Vitis HLS Report for 'local_memset_Pipeline_local_memset_label1'
================================================================
* Date:           Wed Jul  2 18:41:52 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.960 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       16|  16.000 ns|  0.128 us|    2|   16|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- local_memset_label1  |        0|       14|         1|          1|          1|  0 ~ 14|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      87|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      27|    -|
|Register             |        -|     -|       32|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       32|     114|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln57_fu_94_p2   |         +|   0|  0|  12|           4|           4|
    |add_ln65_fu_84_p2   |         +|   0|  0|  37|          30|           1|
    |icmp_ln65_fu_78_p2  |      icmp|   0|  0|  38|          31|          31|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  87|          65|          36|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_load  |   9|          2|   30|         60|
    |idx_fu_36                  |   9|          2|   30|         60|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  27|          6|   61|        122|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |idx_fu_36    |  30|   0|   30|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  local_memset_Pipeline_local_memset_label1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  local_memset_Pipeline_local_memset_label1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  local_memset_Pipeline_local_memset_label1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  local_memset_Pipeline_local_memset_label1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  local_memset_Pipeline_local_memset_label1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  local_memset_Pipeline_local_memset_label1|  return value|
|m                       |   in|   31|     ap_none|                                          m|        scalar|
|empty                   |   in|    4|     ap_none|                                      empty|        scalar|
|sha_info_data_address0  |  out|    4|   ap_memory|                              sha_info_data|         array|
|sha_info_data_ce0       |  out|    1|   ap_memory|                              sha_info_data|         array|
|sha_info_data_we0       |  out|    1|   ap_memory|                              sha_info_data|         array|
|sha_info_data_d0        |  out|   32|   ap_memory|                              sha_info_data|         array|
+------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.96>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 4 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty"   --->   Operation 5 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %m"   --->   Operation 6 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i30 0, i30 %idx"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body4"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idx_load = load i30 %idx" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:65]   --->   Operation 9 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i30 %idx_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:65]   --->   Operation 10 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.87ns)   --->   "%icmp_ln65 = icmp_slt  i31 %zext_ln65, i31 %m_read" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:65]   --->   Operation 11 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.86ns)   --->   "%add_ln65 = add i30 %idx_load, i30 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:65]   --->   Operation 12 'add' 'add_ln65' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %while.end6.loopexit.exitStub, void %while.body4.split" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:65]   --->   Operation 13 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i30 %idx_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:65]   --->   Operation 14 'trunc' 'trunc_ln65' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:57]   --->   Operation 15 'specpipeline' 'specpipeline_ln57' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 14, i64 7" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:66]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln66' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:65]   --->   Operation 17 'specloopname' 'specloopname_ln65' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln57 = add i4 %trunc_ln65, i4 %tmp" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:57]   --->   Operation 18 'add' 'add_ln57' <Predicate = (icmp_ln65)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i4 %add_ln57" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:57]   --->   Operation 19 'zext' 'zext_ln57' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln57" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:57]   --->   Operation 20 'getelementptr' 'p' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%store_ln67 = store i32 0, i4 %p" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:67]   --->   Operation 21 'store' 'store_ln67' <Predicate = (icmp_ln65)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln65 = store i30 %add_ln65, i30 %idx" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:65]   --->   Operation 22 'store' 'store_ln65' <Predicate = (icmp_ln65)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln65 = br void %while.body4" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/sha/sha.c:65]   --->   Operation 23 'br' 'br_ln65' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sha_info_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                    (alloca           ) [ 01]
tmp                    (read             ) [ 00]
m_read                 (read             ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
idx_load               (load             ) [ 00]
zext_ln65              (zext             ) [ 00]
icmp_ln65              (icmp             ) [ 01]
add_ln65               (add              ) [ 00]
br_ln65                (br               ) [ 00]
trunc_ln65             (trunc            ) [ 00]
specpipeline_ln57      (specpipeline     ) [ 00]
speclooptripcount_ln66 (speclooptripcount) [ 00]
specloopname_ln65      (specloopname     ) [ 00]
add_ln57               (add              ) [ 00]
zext_ln57              (zext             ) [ 00]
p                      (getelementptr    ) [ 00]
store_ln67             (store            ) [ 00]
store_ln65             (store            ) [ 00]
br_ln65                (br               ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sha_info_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="idx_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="tmp_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="4" slack="0"/>
<pin id="42" dir="0" index="1" bw="4" slack="0"/>
<pin id="43" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="m_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="31" slack="0"/>
<pin id="48" dir="0" index="1" bw="31" slack="0"/>
<pin id="49" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln67_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln0_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="30" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="idx_load_load_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="30" slack="0"/>
<pin id="73" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln65_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="30" slack="0"/>
<pin id="76" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln65_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="31" slack="0"/>
<pin id="80" dir="0" index="1" bw="31" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln65_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="30" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln65_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="30" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln57_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln57_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln65_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="30" slack="0"/>
<pin id="107" dir="0" index="1" bw="30" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="idx_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="30" slack="0"/>
<pin id="112" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="26" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="65"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="71" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="46" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="71" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="71" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="40" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="94" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="109"><net_src comp="84" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="36" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="105" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sha_info_data | {1 }
 - Input state : 
	Port: local_memset_Pipeline_local_memset_label1 : m | {1 }
	Port: local_memset_Pipeline_local_memset_label1 : empty | {1 }
	Port: local_memset_Pipeline_local_memset_label1 : sha_info_data | {}
  - Chain level:
	State 1
		store_ln0 : 1
		idx_load : 1
		zext_ln65 : 2
		icmp_ln65 : 3
		add_ln65 : 2
		br_ln65 : 4
		trunc_ln65 : 2
		add_ln57 : 3
		zext_ln57 : 4
		p : 5
		store_ln67 : 6
		store_ln65 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |   add_ln65_fu_84  |    0    |    37   |
|          |   add_ln57_fu_94  |    0    |    12   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln65_fu_78  |    0    |    38   |
|----------|-------------------|---------|---------|
|   read   |   tmp_read_fu_40  |    0    |    0    |
|          | m_read_read_fu_46 |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |  zext_ln65_fu_74  |    0    |    0    |
|          |  zext_ln57_fu_100 |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  |  trunc_ln65_fu_90 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    87   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|idx_reg_110|   30   |
+-----------+--------+
|   Total   |   30   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   87   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   30   |    -   |
+-----------+--------+--------+
|   Total   |   30   |   87   |
+-----------+--------+--------+
