 
cpldfit:  version K.39                              Xilinx Inc.
                                  Fitter Report
Design Name: TP3_Ejercicio_2142                  Date:  6- 8-2017,  4:27PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
13 /72  ( 18%) 17  /360  (  5%) 11 /216 (  5%)   0  /72  (  0%) 21 /34  ( 62%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           3/18        3/54        3/90       3/ 9
FB2           0/18        0/54        0/90       7/ 9
FB3           7/18        5/54       11/90       7/ 9
FB4           3/18        3/54        3/90       4/ 7
             -----       -----       -----      -----    
             13/72       11/216      17/360     21/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    8           8    |  I/O              :    18      28
Output        :   13          13    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     21          21

** Power Data **

There are 13 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 13 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
bout<0>             1     1     FB1_2   1    I/O     O       STD  FAST 
bout<1>             1     1     FB1_5   2    I/O     O       STD  FAST 
bout<2>             1     1     FB1_6   3    I/O     O       STD  FAST 
bout<3>             1     1     FB3_2   11   I/O     O       STD  FAST 
bout<4>             1     1     FB3_5   12   I/O     O       STD  FAST 
LED<0>              2     2     FB3_11  18   I/O     O       STD  FAST 
LED<1>              2     3     FB3_14  19   I/O     O       STD  FAST 
LED<2>              2     3     FB3_15  20   I/O     O       STD  FAST 
LED<4>              1     3     FB3_16  24   I/O     O       STD  FAST 
LED<3>              2     3     FB3_17  22   I/O     O       STD  FAST 
LED<5>              1     3     FB4_2   25   I/O     O       STD  FAST 
LED<6>              2     3     FB4_5   26   I/O     O       STD  FAST 
bce_out             0     0     FB4_11  28   I/O     O       STD  FAST 

** 8 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
bin<3>              FB2_2   35   I/O     I
bin<2>              FB2_5   36   I/O     I
bin<1>              FB2_6   37   I/O     I
bin<0>              FB2_8   38   I/O     I
A                   FB2_9   39   GSR/I/O I
B                   FB2_11  40   GTS/I/O I
C                   FB2_14  42   GTS/I/O I
bin<4>              FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               3/51
Number of signals used by logic mapping into function block:  3
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
bout<0>               1       0     0   4     FB1_2   1     I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
bout<1>               1       0     0   4     FB1_5   2     I/O     O
bout<2>               1       0     0   4     FB1_6   3     I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     
(unused)              0       0     0   5     FB1_9   5     GCK/I/O 
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  7     GCK/I/O 
(unused)              0       0     0   5     FB1_15  8     I/O     
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  9     I/O     
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: bin<0>             2: bin<1>             3: bin<2> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
bout<0>              X....................................... 1
bout<1>              .X...................................... 1
bout<2>              ..X..................................... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     I
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     I
(unused)              0       0     0   5     FB2_6   37    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     I
(unused)              0       0     0   5     FB2_9   39    GSR/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O I
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O I
(unused)              0       0     0   5     FB2_15  43    I/O     
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  44    I/O     
(unused)              0       0     0   5     FB2_18        (b)     
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               5/49
Number of signals used by logic mapping into function block:  5
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
bout<3>               1       0     0   4     FB3_2   11    I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
bout<4>               1       0     0   4     FB3_5   12    I/O     O
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     
(unused)              0       0     0   5     FB3_9   14    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
LED<0>                2       0     0   3     FB3_11  18    I/O     O
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
LED<1>                2       0     0   3     FB3_14  19    I/O     O
LED<2>                2       0     0   3     FB3_15  20    I/O     O
LED<4>                1       0     0   4     FB3_16  24    I/O     O
LED<3>                2       0     0   3     FB3_17  22    I/O     O
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: A                  3: C                  5: bin<4> 
  2: B                  4: bin<3>           

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
bout<3>              ...X.................................... 1
bout<4>              ....X................................... 1
LED<0>               XX...................................... 2
LED<1>               XXX..................................... 3
LED<2>               XXX..................................... 3
LED<4>               XXX..................................... 3
LED<3>               XXX..................................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               3/51
Number of signals used by logic mapping into function block:  3
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
LED<5>                1       0     0   4     FB4_2   25    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
LED<6>                2       0     0   3     FB4_5   26    I/O     O
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
bce_out               0       0     0   5     FB4_11  28    I/O     O
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     I
(unused)              0       0     0   5     FB4_18        (b)     

Signals Used by Logic in Function Block
  1: A                  2: B                  3: C 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
LED<5>               XXX..................................... 3
LED<6>               XXX..................................... 3
bce_out              ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


LED(0) <= A
	 XOR 
LED(0) <= B;


LED(1) <= ((NOT C AND NOT B)
	OR (B AND A));


LED(2) <= ((NOT C AND NOT A)
	OR (B AND A));


LED(3) <= NOT (((C AND NOT B AND NOT A)
	OR (NOT C AND NOT B AND A)));


LED(4) <= NOT ((NOT C AND B AND NOT A));


LED(5) <= NOT ((C AND NOT B AND A));


LED(6) <= NOT (((C AND NOT B AND NOT A)
	OR (NOT C AND NOT B AND A)));


bce_out <= '0';


bout(0) <= bin(0);


bout(1) <= bin(1);


bout(2) <= bin(2);


bout(3) <= bin(3);


bout(4) <= bin(4);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 bout<0>                          23 GND                           
  2 bout<1>                          24 LED<4>                        
  3 bout<2>                          25 LED<5>                        
  4 KPR                              26 LED<6>                        
  5 KPR                              27 KPR                           
  6 KPR                              28 bce_out                       
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 bout<3>                          33 KPR                           
 12 bout<4>                          34 bin<4>                        
 13 KPR                              35 bin<3>                        
 14 KPR                              36 bin<2>                        
 15 TDI                              37 bin<1>                        
 16 TMS                              38 bin<0>                        
 17 TCK                              39 A                             
 18 LED<0>                           40 B                             
 19 LED<1>                           41 VCC                           
 20 LED<2>                           42 C                             
 21 VCC                              43 KPR                           
 22 LED<3>                           44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
