// Seed: 3681202799
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_16 = 1;
  assign id_13 = ~1 & 1;
  if (id_6) begin
    id_17(
        .id_0(1), .id_1(id_3), .id_2(id_4), .id_3(1), .id_4(id_7), .id_5(1), .id_6(id_9)
    );
  end else begin
    wire id_18;
  end
  assign id_3 = id_14 ? 1 : 1;
  wire id_19;
endmodule
module module_1 (
    input  tri  id_0,
    inout  tri1 id_1,
    output tri0 id_2
);
  task id_4;
    begin
      #1 begin
        id_1 = 1 < 1;
      end
    end
  endtask
  always if ('b0) id_2 = id_1;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
