/export/SoftWare/Synopsys/fpga/Q-2020.03/bin/m_xilinx  -mp  4  -prjfile  /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/scratchproject.prs  -prodtype  synplify  -encrypt  -rundir  /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev   -part XC7A200TFBG484-2L    -use_vivado -enable_prepacking -overilog "wujian100_open.vm" -maxfan 10000 -m1 -infer_seqShift -verification_mode 0 -no_sequential_opt_bram_mapping both -summaryfile /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synlog/report/wujian100_open_premap.xml -RWCheckOnRam 1 -continue_on_error -reporting_ctd 1 -preserve_slash_names -gcc_allow_lat_combloops 0 -gcc_convert_lats_to_regs 0 -hold_time_fixup 0 -new_dsp_inference_beta 1 -opposite_phase_latch_optimization opaque_latches  -top_level_module  wujian100_open_top  -formal_partition  0  -dc_root  /tools/synopsys/syn_vD-2010.03  -implementation  wujian100_open_200t_3b_rev  -oedif  /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open.edf  -conchk_prepass  /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open_cck.rpt   -freq 1.000   -tcl  /home/master/xuantie/wujian100_open/fpga/synplify/FDC_constraints/wujian100_open_200t_3b_rev/wujian100_open_200t_3b_translated.fdc  /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synwork/wujian100_open_mult.srs  -flow prepass  -gcc_prepass  -osrd  /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synwork/wujian100_open_prem.srd  -qsap  /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open.sap  -devicelib  /export/SoftWare/Synopsys/fpga/Q-2020.03/lib/xilinx/unisim_retarget.v  -devicelib  /export/SoftWare/Synopsys/fpga/Q-2020.03/lib/xilinx/unisim_vivado.v  -ologparam  /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/syntmp/wujian100_open.plg  -osyn  /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synwork/wujian100_open_prem.srd  -prjdir  /home/master/xuantie/wujian100_open/fpga/synplify/  -prjname  wujian100_open_200t_3b  -log  /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synlog/wujian100_open_premap.srr  -sn  2020.03  -jobname  "premap" 
relcom:/export/SoftWare/Synopsys/fpga/Q-2020.03/bin/m_xilinx -mp 4 -prjfile ../scratchproject.prs -prodtype synplify -encrypt -rundir ../../wujian100_open_200t_3b_rev -part XC7A200TFBG484-2L -use_vivado -enable_prepacking -overilog "wujian100_open.vm" -maxfan 10000 -m1 -infer_seqShift -verification_mode 0 -no_sequential_opt_bram_mapping both -summaryfile ../synlog/report/wujian100_open_premap.xml -RWCheckOnRam 1 -continue_on_error -reporting_ctd 1 -preserve_slash_names -gcc_allow_lat_combloops 0 -gcc_convert_lats_to_regs 0 -hold_time_fixup 0 -new_dsp_inference_beta 1 -opposite_phase_latch_optimization opaque_latches -top_level_module wujian100_open_top -formal_partition 0 -dc_root /tools/synopsys/syn_vD-2010.03 -implementation wujian100_open_200t_3b_rev -oedif ../wujian100_open.edf -conchk_prepass ../wujian100_open_cck.rpt -freq 1.000 -tcl ../../FDC_constraints/wujian100_open_200t_3b_rev/wujian100_open_200t_3b_translated.fdc ../synwork/wujian100_open_mult.srs -flow prepass -gcc_prepass -osrd ../synwork/wujian100_open_prem.srd -qsap ../wujian100_open.sap -devicelib /export/SoftWare/Synopsys/fpga/Q-2020.03/lib/xilinx/unisim_retarget.v -devicelib /export/SoftWare/Synopsys/fpga/Q-2020.03/lib/xilinx/unisim_vivado.v -ologparam wujian100_open.plg -osyn ../synwork/wujian100_open_prem.srd -prjdir ../../ -prjname wujian100_open_200t_3b -log ../synlog/wujian100_open_premap.srr -sn 2020.03 -jobname "premap"
rc:1 success:1 runtime:10
file:../scratchproject.prs|io:o|time:1731982415|size:5258|exec:0|csum:
file:/tools/synopsys/syn_vD-2010.03|io:o|time:0|size:-1|exec:0|csum:
file:../wujian100_open.edf|io:o|time:0|size:-1|exec:0|csum:
file:../wujian100_open_cck.rpt|io:o|time:1731982428|size:12388|exec:0|csum:
file:../../FDC_constraints/wujian100_open_200t_3b_rev/wujian100_open_200t_3b_translated.fdc|io:i|time:1731982334|size:5050|exec:0|csum:F717060C48C5D87A47F1523318992370
file:../synwork/wujian100_open_mult.srs|io:i|time:1731935095|size:19193|exec:0|csum:EAA0133BDA98B112EF357074C7E6D9ED
file:../synwork/wujian100_open_prem.srd|io:o|time:1731982426|size:1937556|exec:0|csum:
file:../wujian100_open.sap|io:o|time:1731982428|size:30681|exec:0|csum:
file:/export/SoftWare/Synopsys/fpga/Q-2020.03/lib/xilinx/unisim_retarget.v|io:i|time:1582930608|size:573693|exec:0|csum:601255E8B21040E53A5CE4A96832EF60
file:/export/SoftWare/Synopsys/fpga/Q-2020.03/lib/xilinx/unisim_vivado.v|io:i|time:1582930608|size:1657443|exec:0|csum:243F4FABC63B4C4CE5E666B0859D642B
file:wujian100_open.plg|io:o|time:1731982418|size:0|exec:0|csum:
file:../synwork/wujian100_open_prem.srd|io:o|time:1731982426|size:1937556|exec:0|csum:
file:../synlog/wujian100_open_premap.srr|io:o|time:1731982428|size:60252|exec:0|csum:
file:/export/SoftWare/Synopsys/fpga/Q-2020.03/linux_a_64/m_xilinx|io:i|time:1582930683|size:41892880|exec:1|csum:B97EC6F410592D1781BEC90CA7112995
file:/export/SoftWare/Synopsys/fpga/Q-2020.03/bin/m_xilinx|io:i|time:1582930458|size:400|exec:1|csum:BE744E96C70563462C7FC0CEAEA1BD65
