{
  "module_name": "ccu-suniv-f1c100s.c",
  "hash_id": "a66040b9d1f3a81ff0502cdb732184819fa2fcb685040d7515f4068135eb20fa",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/sunxi-ng/ccu-suniv-f1c100s.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\n#include \"ccu_common.h\"\n#include \"ccu_reset.h\"\n\n#include \"ccu_div.h\"\n#include \"ccu_gate.h\"\n#include \"ccu_mp.h\"\n#include \"ccu_mult.h\"\n#include \"ccu_nk.h\"\n#include \"ccu_nkm.h\"\n#include \"ccu_nkmp.h\"\n#include \"ccu_nm.h\"\n#include \"ccu_phase.h\"\n\n#include \"ccu-suniv-f1c100s.h\"\n\nstatic struct ccu_nkmp pll_cpu_clk = {\n\t.enable = BIT(31),\n\t.lock\t= BIT(28),\n\n\t.n\t= _SUNXI_CCU_MULT(8, 5),\n\t.k\t= _SUNXI_CCU_MULT(4, 2),\n\t.m\t= _SUNXI_CCU_DIV(0, 2),\n\t \n\t.p\t= _SUNXI_CCU_DIV_MAX(16, 2, 4),\n\n\t.common\t= {\n\t\t.reg\t\t= 0x000,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-cpu\", \"osc24M\",\n\t\t\t\t\t      &ccu_nkmp_ops,\n\t\t\t\t\t      CLK_SET_RATE_UNGATE),\n\t},\n};\n\n \n#define SUNIV_PLL_AUDIO_REG\t0x008\n\nstatic SUNXI_CCU_NM_WITH_GATE_LOCK(pll_audio_base_clk, \"pll-audio-base\",\n\t\t\t\t   \"osc24M\", 0x008,\n\t\t\t\t   8, 7,\t\t \n\t\t\t\t   0, 5,\t\t \n\t\t\t\t   BIT(31),\t\t \n\t\t\t\t   BIT(28),\t\t \n\t\t\t\t   CLK_SET_RATE_UNGATE);\n\nstatic SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_video_clk, \"pll-video\",\n\t\t\t\t\t\"osc24M\", 0x010,\n\t\t\t\t\t8, 7,\t\t \n\t\t\t\t\t0, 4,\t\t \n\t\t\t\t\tBIT(24),\t \n\t\t\t\t\tBIT(25),\t \n\t\t\t\t\t270000000,\t \n\t\t\t\t\t297000000,\t \n\t\t\t\t\tBIT(31),\t \n\t\t\t\t\tBIT(28),\t \n\t\t\t\t\tCLK_SET_RATE_UNGATE);\n\nstatic SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_ve_clk, \"pll-ve\",\n\t\t\t\t\t\"osc24M\", 0x018,\n\t\t\t\t\t8, 7,\t\t \n\t\t\t\t\t0, 4,\t\t \n\t\t\t\t\tBIT(24),\t \n\t\t\t\t\tBIT(25),\t \n\t\t\t\t\t270000000,\t \n\t\t\t\t\t297000000,\t \n\t\t\t\t\tBIT(31),\t \n\t\t\t\t\tBIT(28),\t \n\t\t\t\t\tCLK_SET_RATE_UNGATE);\n\nstatic SUNXI_CCU_NKM_WITH_GATE_LOCK(pll_ddr0_clk, \"pll-ddr\",\n\t\t\t\t    \"osc24M\", 0x020,\n\t\t\t\t    8, 5,\t\t \n\t\t\t\t    4, 2,\t\t \n\t\t\t\t    0, 2,\t\t \n\t\t\t\t    BIT(31),\t\t \n\t\t\t\t    BIT(28),\t\t \n\t\t\t\t    CLK_IS_CRITICAL);\n\nstatic struct ccu_nk pll_periph_clk = {\n\t.enable\t\t= BIT(31),\n\t.lock\t\t= BIT(28),\n\t.k\t\t= _SUNXI_CCU_MULT(4, 2),\n\t.n\t\t= _SUNXI_CCU_MULT(8, 5),\n\t.common\t\t= {\n\t\t.reg\t\t= 0x028,\n\t\t.hw.init\t= CLK_HW_INIT(\"pll-periph\", \"osc24M\",\n\t\t\t\t\t      &ccu_nk_ops, 0),\n\t},\n};\n\nstatic const char * const cpu_parents[] = { \"osc32k\", \"osc24M\",\n\t\t\t\t\t     \"pll-cpu\", \"pll-cpu\" };\nstatic SUNXI_CCU_MUX(cpu_clk, \"cpu\", cpu_parents,\n\t\t     0x050, 16, 2, CLK_IS_CRITICAL | CLK_SET_RATE_PARENT);\n\nstatic const char * const ahb_parents[] = { \"osc32k\", \"osc24M\",\n\t\t\t\t\t    \"cpu\", \"pll-periph\" };\nstatic const struct ccu_mux_var_prediv ahb_predivs[] = {\n\t{ .index = 3, .shift = 6, .width = 2 },\n};\nstatic struct ccu_div ahb_clk = {\n\t.div\t\t= _SUNXI_CCU_DIV_FLAGS(4, 2, CLK_DIVIDER_POWER_OF_TWO),\n\n\t.mux\t\t= {\n\t\t.shift\t= 12,\n\t\t.width\t= 2,\n\n\t\t.var_predivs\t= ahb_predivs,\n\t\t.n_var_predivs\t= ARRAY_SIZE(ahb_predivs),\n\t},\n\n\t.common\t\t= {\n\t\t.reg\t\t= 0x054,\n\t\t.features\t= CCU_FEATURE_VARIABLE_PREDIV,\n\t\t.hw.init\t= CLK_HW_INIT_PARENTS(\"ahb\",\n\t\t\t\t\t\t      ahb_parents,\n\t\t\t\t\t\t      &ccu_div_ops,\n\t\t\t\t\t\t      0),\n\t},\n};\n\nstatic struct clk_div_table apb_div_table[] = {\n\t{ .val = 0, .div = 2 },\n\t{ .val = 1, .div = 2 },\n\t{ .val = 2, .div = 4 },\n\t{ .val = 3, .div = 8 },\n\t{   },\n};\nstatic SUNXI_CCU_DIV_TABLE(apb_clk, \"apb\", \"ahb\",\n\t\t\t   0x054, 8, 2, apb_div_table, 0);\n\nstatic SUNXI_CCU_GATE(bus_dma_clk,\t\"bus-dma\",\t\"ahb\",\n\t\t      0x060, BIT(6), 0);\nstatic SUNXI_CCU_GATE(bus_mmc0_clk,\t\"bus-mmc0\",\t\"ahb\",\n\t\t      0x060, BIT(8), 0);\nstatic SUNXI_CCU_GATE(bus_mmc1_clk,\t\"bus-mmc1\",\t\"ahb\",\n\t\t      0x060, BIT(9), 0);\nstatic SUNXI_CCU_GATE(bus_dram_clk,\t\"bus-dram\",\t\"ahb\",\n\t\t      0x060, BIT(14), 0);\nstatic SUNXI_CCU_GATE(bus_spi0_clk,\t\"bus-spi0\",\t\"ahb\",\n\t\t      0x060, BIT(20), 0);\nstatic SUNXI_CCU_GATE(bus_spi1_clk,\t\"bus-spi1\",\t\"ahb\",\n\t\t      0x060, BIT(21), 0);\nstatic SUNXI_CCU_GATE(bus_otg_clk,\t\"bus-otg\",\t\"ahb\",\n\t\t      0x060, BIT(24), 0);\n\nstatic SUNXI_CCU_GATE(bus_ve_clk,\t\"bus-ve\",\t\"ahb\",\n\t\t      0x064, BIT(0), 0);\nstatic SUNXI_CCU_GATE(bus_lcd_clk,\t\"bus-lcd\",\t\"ahb\",\n\t\t      0x064, BIT(4), 0);\nstatic SUNXI_CCU_GATE(bus_deinterlace_clk,\t\"bus-deinterlace\",\t\"ahb\",\n\t\t      0x064, BIT(5), 0);\nstatic SUNXI_CCU_GATE(bus_csi_clk,\t\"bus-csi\",\t\"ahb\",\n\t\t      0x064, BIT(8), 0);\nstatic SUNXI_CCU_GATE(bus_tvd_clk,\t\"bus-tvd\",\t\"ahb\",\n\t\t      0x064, BIT(9), 0);\nstatic SUNXI_CCU_GATE(bus_tve_clk,\t\"bus-tve\",\t\"ahb\",\n\t\t      0x064, BIT(10), 0);\nstatic SUNXI_CCU_GATE(bus_de_be_clk,\t\"bus-de-be\",\t\"ahb\",\n\t\t      0x064, BIT(12), 0);\nstatic SUNXI_CCU_GATE(bus_de_fe_clk,\t\"bus-de-fe\",\t\"ahb\",\n\t\t      0x064, BIT(14), 0);\n\nstatic SUNXI_CCU_GATE(bus_codec_clk,\t\"bus-codec\",\t\"apb\",\n\t\t      0x068, BIT(0), 0);\nstatic SUNXI_CCU_GATE(bus_spdif_clk,\t\"bus-spdif\",\t\"apb\",\n\t\t      0x068, BIT(1), 0);\nstatic SUNXI_CCU_GATE(bus_ir_clk,\t\"bus-ir\",\t\"apb\",\n\t\t      0x068, BIT(2), 0);\nstatic SUNXI_CCU_GATE(bus_rsb_clk,\t\"bus-rsb\",\t\"apb\",\n\t\t      0x068, BIT(3), 0);\nstatic SUNXI_CCU_GATE(bus_i2s0_clk,\t\"bus-i2s0\",\t\"apb\",\n\t\t      0x068, BIT(12), 0);\nstatic SUNXI_CCU_GATE(bus_i2c0_clk,\t\"bus-i2c0\",\t\"apb\",\n\t\t      0x068, BIT(16), 0);\nstatic SUNXI_CCU_GATE(bus_i2c1_clk,\t\"bus-i2c1\",\t\"apb\",\n\t\t      0x068, BIT(17), 0);\nstatic SUNXI_CCU_GATE(bus_i2c2_clk,\t\"bus-i2c2\",\t\"apb\",\n\t\t      0x068, BIT(18), 0);\nstatic SUNXI_CCU_GATE(bus_pio_clk,\t\"bus-pio\",\t\"apb\",\n\t\t      0x068, BIT(19), 0);\nstatic SUNXI_CCU_GATE(bus_uart0_clk,\t\"bus-uart0\",\t\"apb\",\n\t\t      0x068, BIT(20), 0);\nstatic SUNXI_CCU_GATE(bus_uart1_clk,\t\"bus-uart1\",\t\"apb\",\n\t\t      0x068, BIT(21), 0);\nstatic SUNXI_CCU_GATE(bus_uart2_clk,\t\"bus-uart2\",\t\"apb\",\n\t\t      0x068, BIT(22), 0);\n\nstatic const char * const mod0_default_parents[] = { \"osc24M\", \"pll-periph\" };\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mmc0_clk, \"mmc0\", mod0_default_parents, 0x088,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_PHASE(mmc0_sample_clk, \"mmc0_sample\", \"mmc0\",\n\t\t       0x088, 20, 3, 0);\nstatic SUNXI_CCU_PHASE(mmc0_output_clk, \"mmc0_output\", \"mmc0\",\n\t\t       0x088, 8, 3, 0);\n\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(mmc1_clk, \"mmc1\", mod0_default_parents, 0x08c,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,\t \n\t\t\t\t  BIT(31),\t \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_PHASE(mmc1_sample_clk, \"mmc1_sample\", \"mmc1\",\n\t\t       0x08c, 20, 3, 0);\nstatic SUNXI_CCU_PHASE(mmc1_output_clk, \"mmc1_output\", \"mmc1\",\n\t\t       0x08c, 8, 3, 0);\n\nstatic const char * const i2s_spdif_parents[] = { \"pll-audio-8x\",\n\t\t\t\t\t\t  \"pll-audio-4x\",\n\t\t\t\t\t\t  \"pll-audio-2x\",\n\t\t\t\t\t\t  \"pll-audio\" };\n\nstatic SUNXI_CCU_MUX_WITH_GATE(i2s_clk, \"i2s\", i2s_spdif_parents,\n\t\t\t       0x0b0, 16, 2, BIT(31), 0);\n\nstatic SUNXI_CCU_MUX_WITH_GATE(spdif_clk, \"spdif\", i2s_spdif_parents,\n\t\t\t       0x0b4, 16, 2, BIT(31), 0);\n\nstatic const char * const ir_parents[] = { \"osc32k\", \"osc24M\" };\nstatic SUNXI_CCU_MP_WITH_MUX_GATE(ir_clk, \"ir\",\n\t\t\t\t  ir_parents, 0x0b8,\n\t\t\t\t  0, 4,\t\t \n\t\t\t\t  16, 2,\t \n\t\t\t\t  24, 2,         \n\t\t\t\t  BIT(31),       \n\t\t\t\t  0);\n\nstatic SUNXI_CCU_GATE(usb_phy0_clk,\t\"usb-phy0\",\t\"osc24M\",\n\t\t      0x0cc, BIT(1), 0);\n\nstatic SUNXI_CCU_GATE(dram_ve_clk,\t\"dram-ve\",\t\"pll-ddr\",\n\t\t      0x100, BIT(0), 0);\nstatic SUNXI_CCU_GATE(dram_csi_clk,\t\"dram-csi\",\t\"pll-ddr\",\n\t\t      0x100, BIT(1), 0);\nstatic SUNXI_CCU_GATE(dram_deinterlace_clk,\t\"dram-deinterlace\",\n\t\t      \"pll-ddr\", 0x100, BIT(2), 0);\nstatic SUNXI_CCU_GATE(dram_tvd_clk,\t\"dram-tvd\",\t\"pll-ddr\",\n\t\t      0x100, BIT(3), 0);\nstatic SUNXI_CCU_GATE(dram_de_fe_clk,\t\"dram-de-fe\",\t\"pll-ddr\",\n\t\t      0x100, BIT(24), 0);\nstatic SUNXI_CCU_GATE(dram_de_be_clk,\t\"dram-de-be\",\t\"pll-ddr\",\n\t\t      0x100, BIT(26), 0);\n\nstatic const char * const de_parents[] = { \"pll-video\", \"pll-periph\" };\nstatic const u8 de_table[] = { 0, 2, };\nstatic SUNXI_CCU_M_WITH_MUX_TABLE_GATE(de_be_clk, \"de-be\",\n\t\t\t\t       de_parents, de_table,\n\t\t\t\t       0x104, 0, 4, 24, 3, BIT(31), 0);\n\nstatic SUNXI_CCU_M_WITH_MUX_TABLE_GATE(de_fe_clk, \"de-fe\",\n\t\t\t\t       de_parents, de_table,\n\t\t\t\t       0x10c, 0, 4, 24, 3, BIT(31), 0);\n\nstatic const char * const tcon_parents[] = { \"pll-video\", \"pll-video-2x\" };\nstatic const u8 tcon_table[] = { 0, 2, };\nstatic SUNXI_CCU_MUX_TABLE_WITH_GATE(tcon_clk, \"tcon\",\n\t\t\t\t     tcon_parents, tcon_table,\n\t\t\t\t     0x118, 24, 3, BIT(31),\n\t\t\t\t     CLK_SET_RATE_PARENT);\n\nstatic const char * const deinterlace_parents[] = { \"pll-video\",\n\t\t\t\t\t\t    \"pll-video-2x\" };\nstatic const u8 deinterlace_table[] = { 0, 2, };\nstatic SUNXI_CCU_M_WITH_MUX_TABLE_GATE(deinterlace_clk, \"deinterlace\",\n\t\t\t\t       deinterlace_parents, deinterlace_table,\n\t\t\t\t       0x11c, 0, 4, 24, 3, BIT(31), 0);\n\nstatic const char * const tve_clk2_parents[] = { \"pll-video\",\n\t\t\t\t\t\t \"pll-video-2x\" };\nstatic const u8 tve_clk2_table[] = { 0, 2, };\nstatic SUNXI_CCU_M_WITH_MUX_TABLE_GATE(tve_clk2_clk, \"tve-clk2\",\n\t\t\t\t       tve_clk2_parents, tve_clk2_table,\n\t\t\t\t       0x120, 0, 4, 24, 3, BIT(31), 0);\nstatic SUNXI_CCU_M_WITH_GATE(tve_clk1_clk, \"tve-clk1\", \"tve-clk2\",\n\t\t\t     0x120, 8, 1, BIT(15), 0);\n\nstatic const char * const tvd_parents[] = { \"pll-video\", \"osc24M\",\n\t\t\t\t\t    \"pll-video-2x\" };\nstatic SUNXI_CCU_M_WITH_MUX_GATE(tvd_clk, \"tvd\", tvd_parents,\n\t\t\t\t 0x124, 0, 4, 24, 3, BIT(31), 0);\n\nstatic const char * const csi_parents[] = { \"pll-video\", \"osc24M\" };\nstatic const u8 csi_table[] = { 0, 5, };\nstatic SUNXI_CCU_M_WITH_MUX_TABLE_GATE(csi_clk, \"csi\", csi_parents, csi_table,\n\t\t\t\t       0x120, 0, 4, 8, 3, BIT(15), 0);\n\n \nstatic SUNXI_CCU_GATE(ve_clk, \"ve\", \"pll-audio\", 0x13c, BIT(31), 0);\n\nstatic SUNXI_CCU_GATE(codec_clk, \"codec\", \"pll-audio\", 0x140, BIT(31), 0);\n\nstatic SUNXI_CCU_GATE(avs_clk, \"avs\", \"osc24M\", 0x144, BIT(31), 0);\n\nstatic struct ccu_common *suniv_ccu_clks[] = {\n\t&pll_cpu_clk.common,\n\t&pll_audio_base_clk.common,\n\t&pll_video_clk.common,\n\t&pll_ve_clk.common,\n\t&pll_ddr0_clk.common,\n\t&pll_periph_clk.common,\n\t&cpu_clk.common,\n\t&ahb_clk.common,\n\t&apb_clk.common,\n\t&bus_dma_clk.common,\n\t&bus_mmc0_clk.common,\n\t&bus_mmc1_clk.common,\n\t&bus_dram_clk.common,\n\t&bus_spi0_clk.common,\n\t&bus_spi1_clk.common,\n\t&bus_otg_clk.common,\n\t&bus_ve_clk.common,\n\t&bus_lcd_clk.common,\n\t&bus_deinterlace_clk.common,\n\t&bus_csi_clk.common,\n\t&bus_tve_clk.common,\n\t&bus_tvd_clk.common,\n\t&bus_de_be_clk.common,\n\t&bus_de_fe_clk.common,\n\t&bus_codec_clk.common,\n\t&bus_spdif_clk.common,\n\t&bus_ir_clk.common,\n\t&bus_rsb_clk.common,\n\t&bus_i2s0_clk.common,\n\t&bus_i2c0_clk.common,\n\t&bus_i2c1_clk.common,\n\t&bus_i2c2_clk.common,\n\t&bus_pio_clk.common,\n\t&bus_uart0_clk.common,\n\t&bus_uart1_clk.common,\n\t&bus_uart2_clk.common,\n\t&mmc0_clk.common,\n\t&mmc0_sample_clk.common,\n\t&mmc0_output_clk.common,\n\t&mmc1_clk.common,\n\t&mmc1_sample_clk.common,\n\t&mmc1_output_clk.common,\n\t&i2s_clk.common,\n\t&spdif_clk.common,\n\t&ir_clk.common,\n\t&usb_phy0_clk.common,\n\t&dram_ve_clk.common,\n\t&dram_csi_clk.common,\n\t&dram_deinterlace_clk.common,\n\t&dram_tvd_clk.common,\n\t&dram_de_fe_clk.common,\n\t&dram_de_be_clk.common,\n\t&de_be_clk.common,\n\t&de_fe_clk.common,\n\t&tcon_clk.common,\n\t&deinterlace_clk.common,\n\t&tve_clk2_clk.common,\n\t&tve_clk1_clk.common,\n\t&tvd_clk.common,\n\t&csi_clk.common,\n\t&ve_clk.common,\n\t&codec_clk.common,\n\t&avs_clk.common,\n};\n\nstatic const struct clk_hw *clk_parent_pll_audio[] = {\n\t&pll_audio_base_clk.common.hw\n};\n\nstatic CLK_FIXED_FACTOR_HWS(pll_audio_clk, \"pll-audio\",\n\t\t\t    clk_parent_pll_audio,\n\t\t\t    4, 1, CLK_SET_RATE_PARENT);\nstatic CLK_FIXED_FACTOR_HWS(pll_audio_2x_clk, \"pll-audio-2x\",\n\t\t\t    clk_parent_pll_audio,\n\t\t\t    2, 1, CLK_SET_RATE_PARENT);\nstatic CLK_FIXED_FACTOR_HWS(pll_audio_4x_clk, \"pll-audio-4x\",\n\t\t\t    clk_parent_pll_audio,\n\t\t\t    1, 1, CLK_SET_RATE_PARENT);\nstatic CLK_FIXED_FACTOR_HWS(pll_audio_8x_clk, \"pll-audio-8x\",\n\t\t\t    clk_parent_pll_audio,\n\t\t\t    1, 2, CLK_SET_RATE_PARENT);\nstatic CLK_FIXED_FACTOR_HW(pll_video_2x_clk, \"pll-video-2x\",\n\t\t\t    &pll_video_clk.common.hw,\n\t\t\t    1, 2, 0);\n\nstatic struct clk_hw_onecell_data suniv_hw_clks = {\n\t.hws\t= {\n\t\t[CLK_PLL_CPU]\t\t= &pll_cpu_clk.common.hw,\n\t\t[CLK_PLL_AUDIO_BASE]\t= &pll_audio_base_clk.common.hw,\n\t\t[CLK_PLL_AUDIO]\t\t= &pll_audio_clk.hw,\n\t\t[CLK_PLL_AUDIO_2X]\t= &pll_audio_2x_clk.hw,\n\t\t[CLK_PLL_AUDIO_4X]\t= &pll_audio_4x_clk.hw,\n\t\t[CLK_PLL_AUDIO_8X]\t= &pll_audio_8x_clk.hw,\n\t\t[CLK_PLL_VIDEO]\t\t= &pll_video_clk.common.hw,\n\t\t[CLK_PLL_VIDEO_2X]\t= &pll_video_2x_clk.hw,\n\t\t[CLK_PLL_VE]\t\t= &pll_ve_clk.common.hw,\n\t\t[CLK_PLL_DDR0]\t\t= &pll_ddr0_clk.common.hw,\n\t\t[CLK_PLL_PERIPH]\t= &pll_periph_clk.common.hw,\n\t\t[CLK_CPU]\t\t= &cpu_clk.common.hw,\n\t\t[CLK_AHB]\t\t= &ahb_clk.common.hw,\n\t\t[CLK_APB]\t\t= &apb_clk.common.hw,\n\t\t[CLK_BUS_DMA]\t\t= &bus_dma_clk.common.hw,\n\t\t[CLK_BUS_MMC0]\t\t= &bus_mmc0_clk.common.hw,\n\t\t[CLK_BUS_MMC1]\t\t= &bus_mmc1_clk.common.hw,\n\t\t[CLK_BUS_DRAM]\t\t= &bus_dram_clk.common.hw,\n\t\t[CLK_BUS_SPI0]\t\t= &bus_spi0_clk.common.hw,\n\t\t[CLK_BUS_SPI1]\t\t= &bus_spi1_clk.common.hw,\n\t\t[CLK_BUS_OTG]\t\t= &bus_otg_clk.common.hw,\n\t\t[CLK_BUS_VE]\t\t= &bus_ve_clk.common.hw,\n\t\t[CLK_BUS_LCD]\t\t= &bus_lcd_clk.common.hw,\n\t\t[CLK_BUS_DEINTERLACE]\t= &bus_deinterlace_clk.common.hw,\n\t\t[CLK_BUS_CSI]\t\t= &bus_csi_clk.common.hw,\n\t\t[CLK_BUS_TVD]\t\t= &bus_tvd_clk.common.hw,\n\t\t[CLK_BUS_TVE]\t\t= &bus_tve_clk.common.hw,\n\t\t[CLK_BUS_DE_BE]\t\t= &bus_de_be_clk.common.hw,\n\t\t[CLK_BUS_DE_FE]\t\t= &bus_de_fe_clk.common.hw,\n\t\t[CLK_BUS_CODEC]\t\t= &bus_codec_clk.common.hw,\n\t\t[CLK_BUS_SPDIF]\t\t= &bus_spdif_clk.common.hw,\n\t\t[CLK_BUS_IR]\t\t= &bus_ir_clk.common.hw,\n\t\t[CLK_BUS_RSB]\t\t= &bus_rsb_clk.common.hw,\n\t\t[CLK_BUS_I2S0]\t\t= &bus_i2s0_clk.common.hw,\n\t\t[CLK_BUS_I2C0]\t\t= &bus_i2c0_clk.common.hw,\n\t\t[CLK_BUS_I2C1]\t\t= &bus_i2c1_clk.common.hw,\n\t\t[CLK_BUS_I2C2]\t\t= &bus_i2c2_clk.common.hw,\n\t\t[CLK_BUS_PIO]\t\t= &bus_pio_clk.common.hw,\n\t\t[CLK_BUS_UART0]\t\t= &bus_uart0_clk.common.hw,\n\t\t[CLK_BUS_UART1]\t\t= &bus_uart1_clk.common.hw,\n\t\t[CLK_BUS_UART2]\t\t= &bus_uart2_clk.common.hw,\n\t\t[CLK_MMC0]\t\t= &mmc0_clk.common.hw,\n\t\t[CLK_MMC0_SAMPLE]\t= &mmc0_sample_clk.common.hw,\n\t\t[CLK_MMC0_OUTPUT]\t= &mmc0_output_clk.common.hw,\n\t\t[CLK_MMC1]\t\t= &mmc1_clk.common.hw,\n\t\t[CLK_MMC1_SAMPLE]\t= &mmc1_sample_clk.common.hw,\n\t\t[CLK_MMC1_OUTPUT]\t= &mmc1_output_clk.common.hw,\n\t\t[CLK_I2S]\t\t= &i2s_clk.common.hw,\n\t\t[CLK_SPDIF]\t\t= &spdif_clk.common.hw,\n\t\t[CLK_IR]\t\t= &ir_clk.common.hw,\n\t\t[CLK_USB_PHY0]\t\t= &usb_phy0_clk.common.hw,\n\t\t[CLK_DRAM_VE]\t\t= &dram_ve_clk.common.hw,\n\t\t[CLK_DRAM_CSI]\t\t= &dram_csi_clk.common.hw,\n\t\t[CLK_DRAM_DEINTERLACE]\t= &dram_deinterlace_clk.common.hw,\n\t\t[CLK_DRAM_TVD]\t\t= &dram_tvd_clk.common.hw,\n\t\t[CLK_DRAM_DE_FE]\t= &dram_de_fe_clk.common.hw,\n\t\t[CLK_DRAM_DE_BE]\t= &dram_de_be_clk.common.hw,\n\t\t[CLK_DE_BE]\t\t= &de_be_clk.common.hw,\n\t\t[CLK_DE_FE]\t\t= &de_fe_clk.common.hw,\n\t\t[CLK_TCON]\t\t= &tcon_clk.common.hw,\n\t\t[CLK_DEINTERLACE]\t= &deinterlace_clk.common.hw,\n\t\t[CLK_TVE2_CLK]\t\t= &tve_clk2_clk.common.hw,\n\t\t[CLK_TVE1_CLK]\t\t= &tve_clk1_clk.common.hw,\n\t\t[CLK_TVD]\t\t= &tvd_clk.common.hw,\n\t\t[CLK_CSI]\t\t= &csi_clk.common.hw,\n\t\t[CLK_VE]\t\t= &ve_clk.common.hw,\n\t\t[CLK_CODEC]\t\t= &codec_clk.common.hw,\n\t\t[CLK_AVS]\t\t= &avs_clk.common.hw,\n\t},\n\t.num\t= CLK_NUMBER,\n};\n\nstatic struct ccu_reset_map suniv_ccu_resets[] = {\n\t[RST_USB_PHY0]\t\t=  { 0x0cc, BIT(0) },\n\n\t[RST_BUS_DMA]\t\t=  { 0x2c0, BIT(6) },\n\t[RST_BUS_MMC0]\t\t=  { 0x2c0, BIT(8) },\n\t[RST_BUS_MMC1]\t\t=  { 0x2c0, BIT(9) },\n\t[RST_BUS_DRAM]\t\t=  { 0x2c0, BIT(14) },\n\t[RST_BUS_SPI0]\t\t=  { 0x2c0, BIT(20) },\n\t[RST_BUS_SPI1]\t\t=  { 0x2c0, BIT(21) },\n\t[RST_BUS_OTG]\t\t=  { 0x2c0, BIT(24) },\n\t[RST_BUS_VE]\t\t=  { 0x2c4, BIT(0) },\n\t[RST_BUS_LCD]\t\t=  { 0x2c4, BIT(4) },\n\t[RST_BUS_DEINTERLACE]\t=  { 0x2c4, BIT(5) },\n\t[RST_BUS_CSI]\t\t=  { 0x2c4, BIT(8) },\n\t[RST_BUS_TVD]\t\t=  { 0x2c4, BIT(9) },\n\t[RST_BUS_TVE]\t\t=  { 0x2c4, BIT(10) },\n\t[RST_BUS_DE_BE]\t\t=  { 0x2c4, BIT(12) },\n\t[RST_BUS_DE_FE]\t\t=  { 0x2c4, BIT(14) },\n\t[RST_BUS_CODEC]\t\t=  { 0x2d0, BIT(0) },\n\t[RST_BUS_SPDIF]\t\t=  { 0x2d0, BIT(1) },\n\t[RST_BUS_IR]\t\t=  { 0x2d0, BIT(2) },\n\t[RST_BUS_RSB]\t\t=  { 0x2d0, BIT(3) },\n\t[RST_BUS_I2S0]\t\t=  { 0x2d0, BIT(12) },\n\t[RST_BUS_I2C0]\t\t=  { 0x2d0, BIT(16) },\n\t[RST_BUS_I2C1]\t\t=  { 0x2d0, BIT(17) },\n\t[RST_BUS_I2C2]\t\t=  { 0x2d0, BIT(18) },\n\t[RST_BUS_UART0]\t\t=  { 0x2d0, BIT(20) },\n\t[RST_BUS_UART1]\t\t=  { 0x2d0, BIT(21) },\n\t[RST_BUS_UART2]\t\t=  { 0x2d0, BIT(22) },\n};\n\nstatic const struct sunxi_ccu_desc suniv_ccu_desc = {\n\t.ccu_clks\t= suniv_ccu_clks,\n\t.num_ccu_clks\t= ARRAY_SIZE(suniv_ccu_clks),\n\n\t.hw_clks\t= &suniv_hw_clks,\n\n\t.resets\t\t= suniv_ccu_resets,\n\t.num_resets\t= ARRAY_SIZE(suniv_ccu_resets),\n};\n\nstatic struct ccu_pll_nb suniv_pll_cpu_nb = {\n\t.common\t= &pll_cpu_clk.common,\n\t \n\t.enable\t= BIT(31),\n\t.lock\t= BIT(28),\n};\n\nstatic struct ccu_mux_nb suniv_cpu_nb = {\n\t.common\t\t= &cpu_clk.common,\n\t.cm\t\t= &cpu_clk.mux,\n\t.delay_us\t= 1,  \n\t.bypass_index\t= 1,  \n};\n\nstatic int suniv_f1c100s_ccu_probe(struct platform_device *pdev)\n{\n\tvoid __iomem *reg;\n\tint ret;\n\tu32 val;\n\n\treg = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(reg))\n\t\treturn PTR_ERR(reg);\n\n\t \n\tval = readl(reg + SUNIV_PLL_AUDIO_REG);\n\tval &= ~GENMASK(19, 16);\n\twritel(val | (3 << 16), reg + SUNIV_PLL_AUDIO_REG);\n\n\tret = devm_sunxi_ccu_probe(&pdev->dev, reg, &suniv_ccu_desc);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tccu_pll_notifier_register(&suniv_pll_cpu_nb);\n\n\t \n\tccu_mux_notifier_register(pll_cpu_clk.common.hw.clk,\n\t\t\t\t  &suniv_cpu_nb);\n\n\treturn 0;\n}\n\nstatic const struct of_device_id suniv_f1c100s_ccu_ids[] = {\n\t{ .compatible = \"allwinner,suniv-f1c100s-ccu\" },\n\t{ }\n};\n\nstatic struct platform_driver suniv_f1c100s_ccu_driver = {\n\t.probe\t= suniv_f1c100s_ccu_probe,\n\t.driver\t= {\n\t\t.name\t\t\t= \"suniv-f1c100s-ccu\",\n\t\t.suppress_bind_attrs\t= true,\n\t\t.of_match_table\t\t= suniv_f1c100s_ccu_ids,\n\t},\n};\nmodule_platform_driver(suniv_f1c100s_ccu_driver);\n\nMODULE_IMPORT_NS(SUNXI_CCU);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}