CORE
wire_and_wire.v

^file wire_and_wire\.v line 4: symbol `some_var' is already declared$
^EXIT=2$
^SIGNAL=0$
--
--
