#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Feb 19 16:25:00 2019
# Process ID: 3540
# Current directory: /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1
# Command line: vivado -log test_bench.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_bench.tcl -notrace
# Log file: /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench.vdi
# Journal file: /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_bench.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/ram_data_memory/ram_data_memory.dcp' for cell 'data_memory'
INFO: [Project 1-454] Reading design checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/rom_program_memory/rom_program_memory.dcp' for cell 'program_memory'
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'test_bench' is not ideal for floorplanning, since the cellview 'processor' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/constrs_1/imports/COL216_assn_5/assn_6.xdc]
Finished Parsing XDC File [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/constrs_1/imports/COL216_assn_5/assn_6.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/rom_program_memory/rom_program_memory.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/ip/ram_data_memory/ram_data_memory.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 32 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1286.492 ; gain = 285.277 ; free physical = 458 ; free virtual = 3349
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1313.500 ; gain = 27.008 ; free physical = 461 ; free virtual = 3352
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1b30e3d75

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 169609474

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1755.930 ; gain = 0.000 ; free physical = 120 ; free virtual = 3016

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 97 cells.
Phase 2 Constant propagation | Checksum: 16e7ca728

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1755.930 ; gain = 0.000 ; free physical = 120 ; free virtual = 3016

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 356 unconnected nets.
INFO: [Opt 31-11] Eliminated 104 unconnected cells.
Phase 3 Sweep | Checksum: ff479091

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1755.930 ; gain = 0.000 ; free physical = 120 ; free virtual = 3018

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: ff479091

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:01 . Memory (MB): peak = 1755.930 ; gain = 0.000 ; free physical = 120 ; free virtual = 3018

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1755.930 ; gain = 0.000 ; free physical = 120 ; free virtual = 3018
Ending Logic Optimization Task | Checksum: ff479091

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:01 . Memory (MB): peak = 1755.930 ; gain = 0.000 ; free physical = 120 ; free virtual = 3019

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ff479091

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1755.930 ; gain = 0.000 ; free physical = 119 ; free virtual = 3019
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1755.930 ; gain = 469.438 ; free physical = 119 ; free virtual = 3019
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1779.941 ; gain = 0.000 ; free physical = 117 ; free virtual = 3018
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.941 ; gain = 0.000 ; free physical = 175 ; free virtual = 3039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1779.941 ; gain = 0.000 ; free physical = 175 ; free virtual = 3039

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 85ec3bb8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1794.941 ; gain = 15.000 ; free physical = 168 ; free virtual = 3040

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 8dbb7f96

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1803.578 ; gain = 23.637 ; free physical = 156 ; free virtual = 3036

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 8dbb7f96

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1803.578 ; gain = 23.637 ; free physical = 156 ; free virtual = 3036
Phase 1 Placer Initialization | Checksum: 8dbb7f96

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1803.578 ; gain = 23.637 ; free physical = 156 ; free virtual = 3036

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f505c9af

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1803.578 ; gain = 23.637 ; free physical = 167 ; free virtual = 3055

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f505c9af

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1803.578 ; gain = 23.637 ; free physical = 167 ; free virtual = 3055

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bbc70771

Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1803.578 ; gain = 23.637 ; free physical = 164 ; free virtual = 3053

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10f78e223

Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1803.578 ; gain = 23.637 ; free physical = 164 ; free virtual = 3053

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10f78e223

Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1803.578 ; gain = 23.637 ; free physical = 164 ; free virtual = 3053

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: cfbbcf47

Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1803.578 ; gain = 23.637 ; free physical = 163 ; free virtual = 3053

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 11689856b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1803.578 ; gain = 23.637 ; free physical = 163 ; free virtual = 3053

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 118de876f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1803.578 ; gain = 23.637 ; free physical = 161 ; free virtual = 3051

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 199c7b0d1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1803.578 ; gain = 23.637 ; free physical = 161 ; free virtual = 3051

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 199c7b0d1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1803.578 ; gain = 23.637 ; free physical = 161 ; free virtual = 3051

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 9b9e52a1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1803.578 ; gain = 23.637 ; free physical = 160 ; free virtual = 3051
Phase 3 Detail Placement | Checksum: 9b9e52a1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1803.578 ; gain = 23.637 ; free physical = 160 ; free virtual = 3051

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.927. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cc508151

Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1804.582 ; gain = 24.641 ; free physical = 155 ; free virtual = 3047
Phase 4.1 Post Commit Optimization | Checksum: 1cc508151

Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1804.582 ; gain = 24.641 ; free physical = 155 ; free virtual = 3047

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cc508151

Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1804.582 ; gain = 24.641 ; free physical = 155 ; free virtual = 3047

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cc508151

Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1804.582 ; gain = 24.641 ; free physical = 155 ; free virtual = 3047

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1943f6607

Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1804.582 ; gain = 24.641 ; free physical = 155 ; free virtual = 3047
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1943f6607

Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1804.582 ; gain = 24.641 ; free physical = 155 ; free virtual = 3047
Ending Placer Task | Checksum: 10c628db6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1804.582 ; gain = 24.641 ; free physical = 155 ; free virtual = 3047
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 1804.582 ; gain = 24.641 ; free physical = 155 ; free virtual = 3047
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1804.582 ; gain = 0.000 ; free physical = 152 ; free virtual = 3047
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1804.582 ; gain = 0.000 ; free physical = 151 ; free virtual = 3043
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1804.582 ; gain = 0.000 ; free physical = 151 ; free virtual = 3043
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1804.582 ; gain = 0.000 ; free physical = 151 ; free virtual = 3043
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 78dde7bf ConstDB: 0 ShapeSum: 9384a5f7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18edfe9a8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 132 ; free virtual = 2986

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18edfe9a8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 131 ; free virtual = 2985

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18edfe9a8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 124 ; free virtual = 2979

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18edfe9a8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 124 ; free virtual = 2979
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13700c542

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 114 ; free virtual = 2970
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.579 | TNS=-5.062 | WHS=-0.095 | THS=-0.616 |

Phase 2 Router Initialization | Checksum: 1721651ea

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 114 ; free virtual = 2970

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 140c8e5fa

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 114 ; free virtual = 2970

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 567
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: e265e270

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.834 | TNS=-294.217| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: e6d2a600

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 159bee0e9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969
Phase 4.1.2 GlobIterForTiming | Checksum: 1ff3f3063

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969
Phase 4.1 Global Iteration 0 | Checksum: 1ff3f3063

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 2318da260

Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.531 | TNS=-170.065| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: d189118d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 183795821

Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969
Phase 4.2.2 GlobIterForTiming | Checksum: bf289ed5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969
Phase 4.2 Global Iteration 1 | Checksum: bf289ed5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 12fe65c0f

Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.322 | TNS=-125.898| WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 13a873682

Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: b7a664d9

Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969
Phase 4.3.2 GlobIterForTiming | Checksum: 1a3edf49d

Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969
Phase 4.3 Global Iteration 2 | Checksum: 1a3edf49d

Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 123660397

Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.493 | TNS=-122.759| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 14477784c

Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969
Phase 4 Rip-up And Reroute | Checksum: 14477784c

Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1471233ac

Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 113 ; free virtual = 2969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.259 | TNS=-95.768| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2a78d3cba

Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 109 ; free virtual = 2965

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2a78d3cba

Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 109 ; free virtual = 2965
Phase 5 Delay and Skew Optimization | Checksum: 2a78d3cba

Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 109 ; free virtual = 2965

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a8bdbb8e

Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 103 ; free virtual = 2959
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.242 | TNS=-91.089| WHS=0.246  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2a8bdbb8e

Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 103 ; free virtual = 2959
Phase 6 Post Hold Fix | Checksum: 2a8bdbb8e

Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 103 ; free virtual = 2959

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.4125 %
  Global Horizontal Routing Utilization  = 1.42074 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y46 -> INT_L_X8Y46
Phase 7 Route finalize | Checksum: 2481c5a77

Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 103 ; free virtual = 2959

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2481c5a77

Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 103 ; free virtual = 2959

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20285c7c0

Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 103 ; free virtual = 2959

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.242 | TNS=-91.089| WHS=0.246  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 20285c7c0

Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 103 ; free virtual = 2959
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 103 ; free virtual = 2959

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 1884.254 ; gain = 79.672 ; free physical = 103 ; free virtual = 2959
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1884.254 ; gain = 0.000 ; free physical = 108 ; free virtual = 2963
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/impl_1/test_bench_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file test_bench_power_routed.rpt -pb test_bench_power_summary_routed.pb -rpx test_bench_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Feb 19 16:28:16 2019...
