{"vcs1":{"timestamp_begin":1681484105.985665114, "rt":0.80, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1681484106.825452719, "rt":1.01, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681484107.858570085, "rt":0.70, "ut":0.06, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681484105.692642727}
{"VCS_COMP_START_TIME": 1681484105.692642727}
{"VCS_COMP_END_TIME": 1681484109.152981704}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338280}}
{"stitch_vcselab": {"peak_mem": 222604}}
