# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../verif" \
"../../../../axi_dma_verification_10xe_tcp.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

sv xil_defaultlib  --include "../../../../../../verif" \
"../../../../../../verif/params_pkg.sv" \
"../../../../../../verif/mem_model_pkg.sv" \
"../../../../../../verif/includes/includes.sv" \
"../../../../../../verif/configurations/axis_read_agent_config.sv" \
"../../../../../../verif/interfaces/clk_rst_io.sv" \
"../../../../../../verif/mm2s_uvc/axi_transaction.sv" \
"../../../../../../verif/mm2s_uvc/mm2s_driver.sv" \
"../../../../../../verif/mm2s_uvc/mm2s_monitor.sv" \
"../../../../../../verif/mm2s_uvc/axi_read_agent.sv" \
"../../../../../../verif/environment/environment.sv" \
"../../../../../../verif/axi_coverage_monitor/axi_monitor.sv" \
"../../../../../../verif/interfaces/axis_io.sv" \
"../../../../../../verif/ral_model/registers/s2mm_da.sv" \
"../../../../../../verif/ral_model/reg_block.sv" \
"../../../../../../verif/stream_uvc/axis_sequence.sv" \
"../../../../../../verif/stream_uvc/axis_read_monitor.sv" \
"../../../../../../verif/stream_uvc/axis_write_driver.sv" \
"../../../../../../verif/configurations/axis_write_agent_config.sv" \
"../../../../../../verif/environment/coverage_model.sv" \
"../../../../../../verif/register_uvc/axi_lite_agent.sv" \
"../../../../../../verif/stream_uvc/axis_write_agent.sv" \
"../../../../../../verif/stream_uvc/axis_read_agent.sv" \
"../../../../../../verif/stream_uvc/axis_read_driver.sv" \
"../../../../../../verif/tests/testlib.sv" \
"../../../../../../verif/ral_model/registers/mm2s_sa.sv" \
"../../../../../../verif/ral_model/registers/mm2s_dmacr.sv" \
"../../../../../../verif/ral_model/registers/s2mm_da_msb.sv" \
"../../../../../../verif/register_uvc/reg_transaction.sv" \
"../../../../../../verif/configurations/environment_config.sv" \
"../../../../../../verif/ral_model/registers/mm2s_sa_msb.sv" \
"../../../../../../verif/register_uvc/axi_lite_driver.sv" \
"../../../../../../verif/register_uvc/reg_sequence.sv" \
"../../../../../../verif/stream_uvc/axis_write_monitor.sv" \
"../../../../../../verif/interfaces/axi_io.sv" \
"../../../../../../verif/ral_model/registers/mm2s_length.sv" \
"../../../../../../verif/ral_model/registers/s2mm_dmacr.sv" \
"../../../../../../verif/environment/scoreboard.sv" \
"../../../../../../verif/ral_model/registers/s2mm_length.sv" \
"../../../../../../verif/interfaces/s_axi_lite_io.sv" \
"../../../../../../verif/ral_model/axi_lite_adapter.sv" \
"../../../../../../verif/register_uvc/axi_lite_monitor.sv" \
"../../../../../../verif/ral_model/registers/mm2s_dmasr.sv" \
"../../../../../../verif/ral_model/registers/s2mm_dmasr.sv" \
"../../../../../../verif/mem_model.sv" \
"../../../../../../verif/register_uvc/axi_lite_sequencer.sv" \
"../../../../../../verif/top/axi_dma_tb_top.sv" \
"../../../../../../verif/top/instantiation.sv" \
"../../../../../../verif/stream_uvc/axis_transaction.sv" \
"../../../../../../verif/mm2s_uvc/axi_sequence.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
