// Seed: 172371736
module module_0;
  wire  id_1;
  wire  id_2;
  uwire id_3;
  assign id_3 = id_3 - 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    output uwire id_2
);
  wire  id_4;
  uwire id_5;
  module_0 modCall_1 ();
  assign id_5 = 1;
  id_6(
      .id_0(id_4),
      .id_1(id_4),
      .id_2(1),
      .id_3(),
      .id_4(1),
      .id_5(id_0),
      .id_6(id_4),
      .id_7(1),
      .id_8(id_7),
      .id_9(id_0)
  );
  wire id_8;
  assign id_2 = 1;
  wire id_9;
endmodule
