0.7
2020.2
Nov  8 2024
22:36:55
/home/lukas/fpga_vivado/projects/Divider/Divider.sim/sim_2/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
/home/lukas/fpga_vivado/projects/Divider/MyHDL/sim/divider_tb.sv,1734966287,systemVerilog,,,,Divider_tb,,uvm,,,,,,
/home/lukas/fpga_vivado/projects/Divider/MyHDL/src/divider.v,1734964156,verilog,,,,Divider,,uvm,,,,,,
