// Seed: 854089392
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_4;
  wire id_5, id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd99
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire _id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2
  );
  wire  id_5;
  logic id_6;
  parameter id_7 = 1;
  always id_6 <= -1;
  logic id_8;
  wire  id_9  [1  ==  -1  +  id_1 : 1];
  logic id_10;
  ;
  assign id_4 = id_2;
endmodule
