

================================================================
== Vivado HLS Report for 'softmax_1_16_6_s'
================================================================
* Date:           Wed Nov 27 14:05:57 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.054 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7729|     7729| 77.290 us | 77.290 us |  7729|  7729|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SOFTMAX_LOOP_1   |     7728|     7728|       483|          -|          -|    16|    no    |
        | + SOFTMAX_LOOP_3  |       10|       10|         2|          -|          -|     5|    no    |
        | + SOFTMAX_LOOP_4  |      102|      102|        17|          -|          -|     6|    no    |
        | + SOFTMAX_LOOP_5  |      366|      366|        61|          -|          -|     6|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 23 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 6 
23 --> 24 2 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 84 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:320]   --->   Operation 84 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %SOFTMAX_LOOP_2_end ]"   --->   Operation 85 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.36ns)   --->   "%icmp_ln320 = icmp eq i5 %i_0, -16" [./layer.h:320]   --->   Operation 86 'icmp' 'icmp_ln320' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 87 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./layer.h:320]   --->   Operation 88 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln320, label %6, label %SOFTMAX_LOOP_2_begin" [./layer.h:320]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0, i3 0)" [./layer.h:322]   --->   Operation 90 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_53 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)" [./layer.h:322]   --->   Operation 91 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %tmp_53 to i8" [./layer.h:322]   --->   Operation 92 'zext' 'zext_ln203' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i8 %tmp_s, %zext_ln203" [./layer.h:322]   --->   Operation 93 'sub' 'sub_ln203' <Predicate = (!icmp_ln320)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i8 %sub_ln203 to i64" [./layer.h:322]   --->   Operation 94 'sext' 'sext_ln203' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [96 x i40]* %input_0_V, i64 0, i64 %sext_ln203" [./layer.h:322]   --->   Operation 95 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr, align 8" [./layer.h:322]   --->   Operation 96 'load' 'input_0_V_load' <Predicate = (!icmp_ln320)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "ret void" [./layer.h:334]   --->   Operation 97 'ret' <Predicate = (icmp_ln320)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str21) nounwind" [./layer.h:320]   --->   Operation 98 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str22)" [./layer.h:321]   --->   Operation 99 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/2] (3.25ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr, align 8" [./layer.h:322]   --->   Operation 100 'load' 'input_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_3 : Operation 101 [1/1] (1.76ns)   --->   "br label %4" [./layer.h:323]   --->   Operation 101 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%p_010_0 = phi i40 [ %input_0_V_load, %SOFTMAX_LOOP_2_begin ], [ %select_ln102, %5 ]" [./layer.h:322]   --->   Operation 102 'phi' 'p_010_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%k_0_0 = phi i3 [ 1, %SOFTMAX_LOOP_2_begin ], [ %add_ln323, %5 ]" [./layer.h:323]   --->   Operation 103 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.13ns)   --->   "%icmp_ln323 = icmp eq i3 %k_0_0, -2" [./layer.h:323]   --->   Operation 104 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 105 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln323, label %3, label %5" [./layer.h:323]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i3 %k_0_0 to i8" [./layer.h:324]   --->   Operation 107 'zext' 'zext_ln324' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.91ns)   --->   "%add_ln324 = add i8 %sub_ln203, %zext_ln324" [./layer.h:324]   --->   Operation 108 'add' 'add_ln324' <Predicate = (!icmp_ln323)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i8 %add_ln324 to i64" [./layer.h:324]   --->   Operation 109 'sext' 'sext_ln324' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%input_0_V_addr_1 = getelementptr [96 x i40]* %input_0_V, i64 0, i64 %sext_ln324" [./layer.h:324]   --->   Operation 110 'getelementptr' 'input_0_V_addr_1' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (3.25ns)   --->   "%input_0_V_load_1 = load i40* %input_0_V_addr_1, align 8" [./layer.h:324]   --->   Operation 111 'load' 'input_0_V_load_1' <Predicate = (!icmp_ln323)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_4 : Operation 112 [1/1] (1.65ns)   --->   "%add_ln323 = add i3 %k_0_0, 1" [./layer.h:323]   --->   Operation 112 'add' 'add_ln323' <Predicate = (!icmp_ln323)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i40 %p_010_0 to i41" [./layer.h:327]   --->   Operation 113 'sext' 'sext_ln703' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:326]   --->   Operation 114 'br' <Predicate = (icmp_ln323)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 7.34>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str23) nounwind" [./layer.h:324]   --->   Operation 115 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/2] (3.25ns)   --->   "%input_0_V_load_1 = load i40* %input_0_V_addr_1, align 8" [./layer.h:324]   --->   Operation 116 'load' 'input_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_5 : Operation 117 [1/1] (2.53ns)   --->   "%icmp_ln1494 = icmp sgt i40 %p_010_0, %input_0_V_load_1" [./layer.h:102->./layer.h:324]   --->   Operation 117 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.56ns)   --->   "%select_ln102 = select i1 %icmp_ln1494, i40 %p_010_0, i40 %input_0_V_load_1" [./layer.h:102->./layer.h:324]   --->   Operation 118 'select' 'select_ln102' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "br label %4" [./layer.h:323]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.16>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%p_Val2_35_0 = phi i40 [ 0, %3 ], [ %add_ln703, %_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0 ]" [./layer.h:328]   --->   Operation 120 'phi' 'p_Val2_35_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%k1_0_0 = phi i3 [ 0, %3 ], [ %add_ln326, %_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0 ]" [./layer.h:326]   --->   Operation 121 'phi' 'k1_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.13ns)   --->   "%icmp_ln326 = icmp eq i3 %k1_0_0, -2" [./layer.h:326]   --->   Operation 122 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 123 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.65ns)   --->   "%add_ln326 = add i3 %k1_0_0, 1" [./layer.h:326]   --->   Operation 124 'add' 'add_ln326' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln326, label %.preheader.preheader.0, label %_ZN13ap_fixed_baseILi41ELi25ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.0" [./layer.h:326]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i3 %k1_0_0 to i8" [./layer.h:327]   --->   Operation 126 'zext' 'zext_ln1265' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (1.91ns)   --->   "%add_ln1265 = add i8 %sub_ln203, %zext_ln1265" [./layer.h:327]   --->   Operation 127 'add' 'add_ln1265' <Predicate = (!icmp_ln326)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %add_ln1265 to i64" [./layer.h:327]   --->   Operation 128 'sext' 'sext_ln1265' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%input_0_V_addr_2 = getelementptr [96 x i40]* %input_0_V, i64 0, i64 %sext_ln1265" [./layer.h:327]   --->   Operation 129 'getelementptr' 'input_0_V_addr_2' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_6 : Operation 130 [2/2] (3.25ns)   --->   "%input_0_V_load_2 = load i40* %input_0_V_addr_2, align 8" [./layer.h:327]   --->   Operation 130 'load' 'input_0_V_load_2' <Predicate = (!icmp_ln326)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i40 %p_Val2_35_0 to i56" [./layer.h:331]   --->   Operation 131 'sext' 'sext_ln1148' <Predicate = (icmp_ln326)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.76ns)   --->   "br label %.preheader.0" [./layer.h:330]   --->   Operation 132 'br' <Predicate = (icmp_ln326)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 6.13>
ST_7 : Operation 133 [1/2] (3.25ns)   --->   "%input_0_V_load_2 = load i40* %input_0_V_addr_2, align 8" [./layer.h:327]   --->   Operation 133 'load' 'input_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i40 %input_0_V_load_2 to i41" [./layer.h:327]   --->   Operation 134 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (2.87ns)   --->   "%sub_ln1193 = sub nsw i41 %sext_ln703_1, %sext_ln703" [./layer.h:327]   --->   Operation 135 'sub' 'sub_ln1193' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 4.42>
ST_8 : Operation 136 [14/14] (4.42ns)   --->   "%agg_result_V_i = call fastcc i41 @"exp<41, 25>"(i41 %sub_ln1193)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327]   --->   Operation 136 'call' 'agg_result_V_i' <Predicate = true> <Delay = 4.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 7.90>
ST_9 : Operation 137 [13/14] (7.90ns)   --->   "%agg_result_V_i = call fastcc i41 @"exp<41, 25>"(i41 %sub_ln1193)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327]   --->   Operation 137 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 7.90>
ST_10 : Operation 138 [12/14] (7.90ns)   --->   "%agg_result_V_i = call fastcc i41 @"exp<41, 25>"(i41 %sub_ln1193)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327]   --->   Operation 138 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 7.90>
ST_11 : Operation 139 [11/14] (7.90ns)   --->   "%agg_result_V_i = call fastcc i41 @"exp<41, 25>"(i41 %sub_ln1193)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327]   --->   Operation 139 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 7.90>
ST_12 : Operation 140 [10/14] (7.90ns)   --->   "%agg_result_V_i = call fastcc i41 @"exp<41, 25>"(i41 %sub_ln1193)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327]   --->   Operation 140 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 7.90>
ST_13 : Operation 141 [9/14] (7.90ns)   --->   "%agg_result_V_i = call fastcc i41 @"exp<41, 25>"(i41 %sub_ln1193)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327]   --->   Operation 141 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 7.90>
ST_14 : Operation 142 [8/14] (7.90ns)   --->   "%agg_result_V_i = call fastcc i41 @"exp<41, 25>"(i41 %sub_ln1193)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327]   --->   Operation 142 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 7.90>
ST_15 : Operation 143 [7/14] (7.90ns)   --->   "%agg_result_V_i = call fastcc i41 @"exp<41, 25>"(i41 %sub_ln1193)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327]   --->   Operation 143 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 7.90>
ST_16 : Operation 144 [6/14] (7.90ns)   --->   "%agg_result_V_i = call fastcc i41 @"exp<41, 25>"(i41 %sub_ln1193)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327]   --->   Operation 144 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 7.90>
ST_17 : Operation 145 [5/14] (7.90ns)   --->   "%agg_result_V_i = call fastcc i41 @"exp<41, 25>"(i41 %sub_ln1193)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327]   --->   Operation 145 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 16> <Delay = 7.90>
ST_18 : Operation 146 [4/14] (7.90ns)   --->   "%agg_result_V_i = call fastcc i41 @"exp<41, 25>"(i41 %sub_ln1193)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327]   --->   Operation 146 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 17> <Delay = 7.90>
ST_19 : Operation 147 [3/14] (7.90ns)   --->   "%agg_result_V_i = call fastcc i41 @"exp<41, 25>"(i41 %sub_ln1193)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327]   --->   Operation 147 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 18> <Delay = 7.90>
ST_20 : Operation 148 [2/14] (7.90ns)   --->   "%agg_result_V_i = call fastcc i41 @"exp<41, 25>"(i41 %sub_ln1193)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327]   --->   Operation 148 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 19> <Delay = 7.90>
ST_21 : Operation 149 [1/14] (7.90ns)   --->   "%agg_result_V_i = call fastcc i41 @"exp<41, 25>"(i41 %sub_ln1193)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327]   --->   Operation 149 'call' 'agg_result_V_i' <Predicate = true> <Delay = 7.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i41 %agg_result_V_i to i40" [./layer.h:327]   --->   Operation 150 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>

State 22 <SV = 20> <Delay = 3.25>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str24) nounwind" [./layer.h:326]   --->   Operation 151 'specloopname' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (3.25ns)   --->   "store i40 %trunc_ln703, i40* %input_0_V_addr_2, align 8" [./layer.h:327]   --->   Operation 152 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_22 : Operation 153 [1/1] (2.87ns)   --->   "%add_ln703 = add i40 %p_Val2_35_0, %trunc_ln703" [./layer.h:328]   --->   Operation 153 'add' 'add_ln703' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:326]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 5> <Delay = 5.16>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%k2_0_0 = phi i3 [ %add_ln330, %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ 0, %.preheader.preheader.0 ]" [./layer.h:330]   --->   Operation 155 'phi' 'k2_0_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (1.13ns)   --->   "%icmp_ln330 = icmp eq i3 %k2_0_0, -2" [./layer.h:330]   --->   Operation 156 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 157 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (1.65ns)   --->   "%add_ln330 = add i3 %k2_0_0, 1" [./layer.h:330]   --->   Operation 158 'add' 'add_ln330' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln330, label %SOFTMAX_LOOP_2_end, label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0" [./layer.h:330]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1265_1 = zext i3 %k2_0_0 to i8" [./layer.h:331]   --->   Operation 160 'zext' 'zext_ln1265_1' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (1.91ns)   --->   "%add_ln1265_1 = add i8 %sub_ln203, %zext_ln1265_1" [./layer.h:331]   --->   Operation 161 'add' 'add_ln1265_1' <Predicate = (!icmp_ln330)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i8 %add_ln1265_1 to i64" [./layer.h:331]   --->   Operation 162 'sext' 'sext_ln1265_1' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%input_0_V_addr_3 = getelementptr [96 x i40]* %input_0_V, i64 0, i64 %sext_ln1265_1" [./layer.h:331]   --->   Operation 163 'getelementptr' 'input_0_V_addr_3' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_23 : Operation 164 [2/2] (3.25ns)   --->   "%input_0_V_load_3 = load i40* %input_0_V_addr_3, align 8" [./layer.h:331]   --->   Operation 164 'load' 'input_0_V_load_3' <Predicate = (!icmp_ln330)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str22, i32 %tmp)" [./layer.h:332]   --->   Operation 165 'specregionend' 'empty_86' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:320]   --->   Operation 166 'br' <Predicate = (icmp_ln330)> <Delay = 0.00>

State 24 <SV = 6> <Delay = 8.05>
ST_24 : Operation 167 [1/2] (3.25ns)   --->   "%input_0_V_load_3 = load i40* %input_0_V_addr_3, align 8" [./layer.h:331]   --->   Operation 167 'load' 'input_0_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %input_0_V_load_3, i16 0)" [./layer.h:331]   --->   Operation 168 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [60/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 169 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 7> <Delay = 4.80>
ST_25 : Operation 170 [59/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 170 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 8> <Delay = 4.80>
ST_26 : Operation 171 [58/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 171 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 9> <Delay = 4.80>
ST_27 : Operation 172 [57/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 172 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 10> <Delay = 4.80>
ST_28 : Operation 173 [56/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 173 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 11> <Delay = 4.80>
ST_29 : Operation 174 [55/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 174 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 12> <Delay = 4.80>
ST_30 : Operation 175 [54/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 175 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 13> <Delay = 4.80>
ST_31 : Operation 176 [53/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 176 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 14> <Delay = 4.80>
ST_32 : Operation 177 [52/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 177 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 15> <Delay = 4.80>
ST_33 : Operation 178 [51/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 178 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 16> <Delay = 4.80>
ST_34 : Operation 179 [50/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 179 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 17> <Delay = 4.80>
ST_35 : Operation 180 [49/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 180 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 18> <Delay = 4.80>
ST_36 : Operation 181 [48/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 181 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 19> <Delay = 4.80>
ST_37 : Operation 182 [47/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 182 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 20> <Delay = 4.80>
ST_38 : Operation 183 [46/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 183 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 21> <Delay = 4.80>
ST_39 : Operation 184 [45/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 184 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 22> <Delay = 4.80>
ST_40 : Operation 185 [44/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 185 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 23> <Delay = 4.80>
ST_41 : Operation 186 [43/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 186 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 24> <Delay = 4.80>
ST_42 : Operation 187 [42/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 187 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 25> <Delay = 4.80>
ST_43 : Operation 188 [41/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 188 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 26> <Delay = 4.80>
ST_44 : Operation 189 [40/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 189 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 27> <Delay = 4.80>
ST_45 : Operation 190 [39/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 190 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 28> <Delay = 4.80>
ST_46 : Operation 191 [38/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 191 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 29> <Delay = 4.80>
ST_47 : Operation 192 [37/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 192 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 30> <Delay = 4.80>
ST_48 : Operation 193 [36/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 193 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 31> <Delay = 4.80>
ST_49 : Operation 194 [35/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 194 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 32> <Delay = 4.80>
ST_50 : Operation 195 [34/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 195 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 33> <Delay = 4.80>
ST_51 : Operation 196 [33/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 196 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 34> <Delay = 4.80>
ST_52 : Operation 197 [32/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 197 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 35> <Delay = 4.80>
ST_53 : Operation 198 [31/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 198 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 36> <Delay = 4.80>
ST_54 : Operation 199 [30/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 199 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 37> <Delay = 4.80>
ST_55 : Operation 200 [29/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 200 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 38> <Delay = 4.80>
ST_56 : Operation 201 [28/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 201 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 39> <Delay = 4.80>
ST_57 : Operation 202 [27/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 202 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 40> <Delay = 4.80>
ST_58 : Operation 203 [26/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 203 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 41> <Delay = 4.80>
ST_59 : Operation 204 [25/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 204 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 42> <Delay = 4.80>
ST_60 : Operation 205 [24/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 205 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 43> <Delay = 4.80>
ST_61 : Operation 206 [23/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 206 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 44> <Delay = 4.80>
ST_62 : Operation 207 [22/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 207 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 45> <Delay = 4.80>
ST_63 : Operation 208 [21/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 208 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 46> <Delay = 4.80>
ST_64 : Operation 209 [20/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 209 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 47> <Delay = 4.80>
ST_65 : Operation 210 [19/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 210 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 48> <Delay = 4.80>
ST_66 : Operation 211 [18/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 211 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 49> <Delay = 4.80>
ST_67 : Operation 212 [17/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 212 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 50> <Delay = 4.80>
ST_68 : Operation 213 [16/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 213 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 51> <Delay = 4.80>
ST_69 : Operation 214 [15/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 214 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 52> <Delay = 4.80>
ST_70 : Operation 215 [14/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 215 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 53> <Delay = 4.80>
ST_71 : Operation 216 [13/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 216 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 54> <Delay = 4.80>
ST_72 : Operation 217 [12/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 217 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 55> <Delay = 4.80>
ST_73 : Operation 218 [11/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 218 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 56> <Delay = 4.80>
ST_74 : Operation 219 [10/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 219 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 57> <Delay = 4.80>
ST_75 : Operation 220 [9/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 220 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 58> <Delay = 4.80>
ST_76 : Operation 221 [8/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 221 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 59> <Delay = 4.80>
ST_77 : Operation 222 [7/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 222 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 60> <Delay = 4.80>
ST_78 : Operation 223 [6/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 223 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 61> <Delay = 4.80>
ST_79 : Operation 224 [5/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 224 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 62> <Delay = 4.80>
ST_80 : Operation 225 [4/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 225 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 63> <Delay = 4.80>
ST_81 : Operation 226 [3/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 226 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 64> <Delay = 4.80>
ST_82 : Operation 227 [2/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 227 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 65> <Delay = 8.05>
ST_83 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str25) nounwind" [./layer.h:331]   --->   Operation 228 'specloopname' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 229 [1/60] (4.80ns)   --->   "%sdiv_ln1148 = sdiv i56 %shl_ln, %sext_ln1148" [./layer.h:331]   --->   Operation 229 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.80> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 59> <II = 40> <Delay = 4.80> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i56 %sdiv_ln1148 to i40" [./layer.h:331]   --->   Operation 230 'trunc' 'trunc_ln703_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 231 [1/1] (3.25ns)   --->   "store i40 %trunc_ln703_1, i40* %input_0_V_addr_3, align 8" [./layer.h:331]   --->   Operation 231 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 96> <RAM>
ST_83 : Operation 232 [1/1] (0.00ns)   --->   "br label %.preheader.0" [./layer.h:330]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./layer.h:320) [10]  (1.77 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:320) [10]  (0 ns)
	'sub' operation ('sub_ln203', ./layer.h:322) [20]  (1.92 ns)
	'getelementptr' operation ('input_0_V_addr', ./layer.h:322) [22]  (0 ns)
	'load' operation ('input_0_V_load', ./layer.h:322) on array 'input_0_V' [24]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_0_V_load', ./layer.h:322) on array 'input_0_V' [24]  (3.25 ns)

 <State 4>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k_0_0', ./layer.h:323) with incoming values : ('add_ln323', ./layer.h:323) [28]  (0 ns)
	'add' operation ('add_ln324', ./layer.h:324) [35]  (1.92 ns)
	'getelementptr' operation ('input_0_V_addr_1', ./layer.h:324) [37]  (0 ns)
	'load' operation ('input_0_V_load_1', ./layer.h:324) on array 'input_0_V' [38]  (3.25 ns)

 <State 5>: 7.35ns
The critical path consists of the following:
	'load' operation ('input_0_V_load_1', ./layer.h:324) on array 'input_0_V' [38]  (3.25 ns)
	'icmp' operation ('icmp_ln1494', ./layer.h:102->./layer.h:324) [39]  (2.53 ns)
	'select' operation ('select_ln102', ./layer.h:102->./layer.h:324) [40]  (1.56 ns)

 <State 6>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k1_0_0', ./layer.h:326) with incoming values : ('add_ln326', ./layer.h:326) [48]  (0 ns)
	'add' operation ('add_ln1265', ./layer.h:327) [56]  (1.92 ns)
	'getelementptr' operation ('input_0_V_addr_2', ./layer.h:327) [58]  (0 ns)
	'load' operation ('input_0_V_load_2', ./layer.h:327) on array 'input_0_V' [59]  (3.25 ns)

 <State 7>: 6.13ns
The critical path consists of the following:
	'load' operation ('input_0_V_load_2', ./layer.h:327) on array 'input_0_V' [59]  (3.25 ns)
	'sub' operation ('sub_ln1193', ./layer.h:327) [61]  (2.88 ns)

 <State 8>: 4.43ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327) to 'exp<41, 25>' [62]  (4.43 ns)

 <State 9>: 7.9ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327) to 'exp<41, 25>' [62]  (7.9 ns)

 <State 10>: 7.9ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327) to 'exp<41, 25>' [62]  (7.9 ns)

 <State 11>: 7.9ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327) to 'exp<41, 25>' [62]  (7.9 ns)

 <State 12>: 7.9ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327) to 'exp<41, 25>' [62]  (7.9 ns)

 <State 13>: 7.9ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327) to 'exp<41, 25>' [62]  (7.9 ns)

 <State 14>: 7.9ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327) to 'exp<41, 25>' [62]  (7.9 ns)

 <State 15>: 7.9ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327) to 'exp<41, 25>' [62]  (7.9 ns)

 <State 16>: 7.9ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327) to 'exp<41, 25>' [62]  (7.9 ns)

 <State 17>: 7.9ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327) to 'exp<41, 25>' [62]  (7.9 ns)

 <State 18>: 7.9ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327) to 'exp<41, 25>' [62]  (7.9 ns)

 <State 19>: 7.9ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327) to 'exp<41, 25>' [62]  (7.9 ns)

 <State 20>: 7.9ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327) to 'exp<41, 25>' [62]  (7.9 ns)

 <State 21>: 7.9ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1137->./layer.h:327) to 'exp<41, 25>' [62]  (7.9 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln327', ./layer.h:327) of variable 'trunc_ln703', ./layer.h:327 on array 'input_0_V' [64]  (3.25 ns)

 <State 23>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k2_0_0', ./layer.h:330) with incoming values : ('add_ln330', ./layer.h:330) [71]  (0 ns)
	'add' operation ('add_ln1265_1', ./layer.h:331) [79]  (1.92 ns)
	'getelementptr' operation ('input_0_V_addr_3', ./layer.h:331) [81]  (0 ns)
	'load' operation ('input_0_V_load_3', ./layer.h:331) on array 'input_0_V' [82]  (3.25 ns)

 <State 24>: 8.05ns
The critical path consists of the following:
	'load' operation ('input_0_V_load_3', ./layer.h:331) on array 'input_0_V' [82]  (3.25 ns)
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 25>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 26>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 27>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 28>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 29>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 30>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 31>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 32>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 33>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 34>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 35>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 36>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 37>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 38>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 39>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 40>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 41>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 42>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 43>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 44>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 45>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 46>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 47>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 48>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 49>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 50>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 51>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 52>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 53>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 54>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 55>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 56>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 57>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 58>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 59>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 60>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 61>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 62>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 63>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 64>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 65>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 66>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 67>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 68>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 69>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 70>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 71>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 72>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 73>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 74>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 75>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 76>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 77>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 78>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 79>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 80>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 81>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 82>: 4.8ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)

 <State 83>: 8.05ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:331) [84]  (4.8 ns)
	'store' operation ('store_ln331', ./layer.h:331) of variable 'trunc_ln703_1', ./layer.h:331 on array 'input_0_V' [86]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
