#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Iverilog\lib\ivl\va_math.vpi";
S_000001a897408100 .scope module, "testbench1_1" "testbench1_1" 2 15;
 .timescale 0 0;
v000001a8974c6a00_0 .var "A", 0 0;
v000001a8974c6aa0_0 .var "B", 0 0;
v000001a8974c3d70_0 .var "C", 0 0;
v000001a8974c3e10_0 .net "Z", 0 0, L_000001a8974c44b0;  1 drivers
S_000001a8974c6730 .scope module, "tb1" "circuit1_1" 2 19, 2 4 0, S_000001a897408100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "X";
L_000001a8974c6b40 .functor NOT 1, v000001a8974c6a00_0, C4<0>, C4<0>, C4<0>;
L_000001a897493330 .functor XOR 1, v000001a8974c6aa0_0, v000001a8974c3d70_0, C4<0>, C4<0>;
L_000001a8974c4e60 .functor AND 1, L_000001a897493330, v000001a8974c6a00_0, C4<1>, C4<1>;
L_000001a8974c44b0 .functor NOR 1, L_000001a8974c4e60, L_000001a8974c6b40, C4<0>, C4<0>;
v000001a8974caf10_0 .net "A", 0 0, v000001a8974c6a00_0;  1 drivers
v000001a897492e90_0 .net "B", 0 0, v000001a8974c6aa0_0;  1 drivers
v000001a89740aeb0_0 .net "C", 0 0, v000001a8974c3d70_0;  1 drivers
v000001a897408290_0 .net "X", 0 0, L_000001a8974c44b0;  alias, 1 drivers
v000001a897408330_0 .net "wire1", 0 0, L_000001a897493330;  1 drivers
v000001a8974c68c0_0 .net "wire2", 0 0, L_000001a8974c6b40;  1 drivers
v000001a8974c6960_0 .net "wire3", 0 0, L_000001a8974c4e60;  1 drivers
    .scope S_000001a897408100;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8974c6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8974c6aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8974c3d70_0, 0, 1;
    %vpi_call 2 23 "$display", "Simulating output for circuit1_1" {0 0 0};
    %vpi_call 2 24 "$monitor", "A=%b B=%b C=%b Z=%b", v000001a8974c6a00_0, v000001a8974c6aa0_0, v000001a8974c3d70_0, v000001a8974c3e10_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8974c6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8974c6aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8974c3d70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8974c6a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8974c6aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8974c3d70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8974c6a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8974c6aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8974c3d70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8974c6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8974c6aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8974c3d70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8974c6a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8974c6aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8974c3d70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8974c6a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8974c6aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8974c3d70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8974c6a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8974c6aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8974c3d70_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "drill1_1.v";
