;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -207, <-120
	MOV 7, @10
	SUB #77, 206
	SUB #77, 206
	SUB 190, 0
	JMP @77, 206
	SUB #77, 206
	JMN -1, @-20
	JMN -1, @-20
	JMN -1, @-20
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	MOV -11, <-20
	MOV -11, <-20
	MOV 7, @10
	SUB #72, @200
	JMN <127, 100
	SLT 20, @12
	SUB #12, @0
	SUB #12, @0
	SUB 12, @10
	SUB -207, <-120
	SUB -207, <-120
	MOV -11, <-20
	SUB 12, @10
	ADD #12, @0
	ADD #77, 206
	SPL 0, <-54
	ADD #270, <1
	SUB @121, @106
	SUB @121, @106
	SPL 0, <-54
	SPL 0, <-54
	MOV -1, <-20
	MOV -11, <-20
	SUB -109, @-0
	MOV 7, @10
	ADD #12, @0
	SUB 12, @10
	SUB 12, @10
	ADD #12, @0
	MOV -11, <-20
	JMP @77, 206
	JMP @77, 206
	CMP -207, <-120
	CMP -207, <-120
