{
    "Report Information": {
        "Copyright": "Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.",
        "Tool Version": "Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023",
        "Date": "Mon Apr 15 12:17:16 2024",
        "Host": "EWESTERHOFF running 64-bit major release  (build 9200)",
        "Command": "report_design_analysis -qor_summary -disable_device_warning -json C:/Users/etwes/OneDrive/Documents/Sping_2024/Adv_Cmp_Arch/zynq-risc-v/zynq-risc-v/zynq-risc-v.runs/impl_1/.Xil/Vivado-23752-EWESTERHOFF/dcp0/Zybo_Z7_top_rda.json",
        "Design": "Zybo_Z7_top",
        "Device": "xc7z010",
        "Design State": "Synthesized"
    },
    "Design QoR Summary": [{
            "Task Name": "synth_design",
            "Options": "-define default::[not_specified] -vhdl_define default::[not_specified]",
            "Directives": "",
            "Runtime(mins)": "11",
            "Wns(ns)": "",
            "Tns(ns)": "",
            "Whs(ns)": "",
            "Ths(ns)": "",
            "RQA": "",
            "Global Cong Level N-E-S-W": "",
            "Global Cong Tile% N-E-S-W": "",
            "Long Cong Level N-E-S-W": "",
            "Long Cong Tile% N-E-S-W": "",
            "Short Cong Level N-E-S-W": "",
            "Short Cong Tile% N-E-S-W": "",
            "Number of threads": "2"
        }, {
            "Task Name": "opt_design",
            "Options": "",
            "Directives": "",
            "Runtime(mins)": "0",
            "Wns(ns)": "",
            "Tns(ns)": "",
            "Whs(ns)": "",
            "Ths(ns)": "",
            "RQA": "",
            "Global Cong Level N-E-S-W": "",
            "Global Cong Tile% N-E-S-W": "",
            "Long Cong Level N-E-S-W": "",
            "Long Cong Tile% N-E-S-W": "",
            "Short Cong Level N-E-S-W": "",
            "Short Cong Tile% N-E-S-W": "",
            "Number of threads": "2"
        }]
}