{
  "Top": "omp_reconstruction",
  "RtlTop": "omp_reconstruction",
  "RtlPrefix": "",
  "RtlSubPrefix": "omp_reconstruction_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu19eg",
    "Package": "-ffvc1760",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "y": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "A": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "x_out": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top omp_reconstruction -name omp_reconstruction"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "omp_reconstruction"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "22",
    "Uncertainty": "5.94",
    "IsCombinational": "0",
    "II": "12473 ~ 30106",
    "Latency": "12472"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 22.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "omp_reconstruction",
    "Version": "1.0",
    "DisplayName": "Omp_reconstruction",
    "Revision": "2114361096",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_omp_reconstruction_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src_omp.cpp"],
    "Vhdl": [
      "impl\/vhdl\/omp_reconstruction_A_local_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/omp_reconstruction_acd_inversion.vhd",
      "impl\/vhdl\/omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/omp_reconstruction_acd_inversion_Pipeline_calc_Ginv.vhd",
      "impl\/vhdl\/omp_reconstruction_acd_inversion_Pipeline_calc_Ginv_L_inv_02_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/omp_reconstruction_acd_inversion_Pipeline_calc_T.vhd",
      "impl\/vhdl\/omp_reconstruction_acd_inversion_Pipeline_init_mats.vhd",
      "impl\/vhdl\/omp_reconstruction_acd_inversion_Pipeline_inv_d_loop.vhd",
      "impl\/vhdl\/omp_reconstruction_atom_selection.vhd",
      "impl\/vhdl\/omp_reconstruction_atom_selection_Pipeline_atom_loop.vhd",
      "impl\/vhdl\/omp_reconstruction_control_s_axi.vhd",
      "impl\/vhdl\/omp_reconstruction_dot_product_M.vhd",
      "impl\/vhdl\/omp_reconstruction_dot_product_M_1.vhd",
      "impl\/vhdl\/omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_0.vhd",
      "impl\/vhdl\/omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_1.vhd",
      "impl\/vhdl\/omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.vhd",
      "impl\/vhdl\/omp_reconstruction_fcmp_32ns_32ns_1_1_no_dsp_1.vhd",
      "impl\/vhdl\/omp_reconstruction_fdiv_32ns_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/omp_reconstruction_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_0.vhd",
      "impl\/vhdl\/omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/omp_reconstruction_fsqrt_32ns_32ns_32_5_no_dsp_1.vhd",
      "impl\/vhdl\/omp_reconstruction_gmem0_m_axi.vhd",
      "impl\/vhdl\/omp_reconstruction_gmem1_m_axi.vhd",
      "impl\/vhdl\/omp_reconstruction_gmem2_m_axi.vhd",
      "impl\/vhdl\/omp_reconstruction_gram_schmidt.vhd",
      "impl\/vhdl\/omp_reconstruction_mux_8_3_32_1_1.vhd",
      "impl\/vhdl\/omp_reconstruction_mux_48_6_32_1_1.vhd",
      "impl\/vhdl\/omp_reconstruction_omp_reconstruction_Pipeline_compute_b.vhd",
      "impl\/vhdl\/omp_reconstruction_omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1.vhd",
      "impl\/vhdl\/omp_reconstruction_omp_reconstruction_Pipeline_init_x.vhd",
      "impl\/vhdl\/omp_reconstruction_omp_reconstruction_Pipeline_load_A_col.vhd",
      "impl\/vhdl\/omp_reconstruction_omp_reconstruction_Pipeline_map_out.vhd",
      "impl\/vhdl\/omp_reconstruction_omp_reconstruction_Pipeline_mult_theta.vhd",
      "impl\/vhdl\/omp_reconstruction_Q_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/omp_reconstruction_Selected_A_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/omp_reconstruction.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/omp_reconstruction_A_local_RAM_AUTO_1R1W.v",
      "impl\/verilog\/omp_reconstruction_acd_inversion.v",
      "impl\/verilog\/omp_reconstruction_acd_inversion_L_RAM_AUTO_1R1W.v",
      "impl\/verilog\/omp_reconstruction_acd_inversion_Pipeline_calc_Ginv.v",
      "impl\/verilog\/omp_reconstruction_acd_inversion_Pipeline_calc_Ginv_L_inv_02_ROM_AUTO_1R.dat",
      "impl\/verilog\/omp_reconstruction_acd_inversion_Pipeline_calc_Ginv_L_inv_02_ROM_AUTO_1R.v",
      "impl\/verilog\/omp_reconstruction_acd_inversion_Pipeline_calc_T.v",
      "impl\/verilog\/omp_reconstruction_acd_inversion_Pipeline_init_mats.v",
      "impl\/verilog\/omp_reconstruction_acd_inversion_Pipeline_inv_d_loop.v",
      "impl\/verilog\/omp_reconstruction_atom_selection.v",
      "impl\/verilog\/omp_reconstruction_atom_selection_Pipeline_atom_loop.v",
      "impl\/verilog\/omp_reconstruction_control_s_axi.v",
      "impl\/verilog\/omp_reconstruction_dot_product_M.v",
      "impl\/verilog\/omp_reconstruction_dot_product_M_1.v",
      "impl\/verilog\/omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_0.v",
      "impl\/verilog\/omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_1.v",
      "impl\/verilog\/omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1.v",
      "impl\/verilog\/omp_reconstruction_fcmp_32ns_32ns_1_1_no_dsp_1.v",
      "impl\/verilog\/omp_reconstruction_fdiv_32ns_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/omp_reconstruction_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_0.v",
      "impl\/verilog\/omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/omp_reconstruction_fsqrt_32ns_32ns_32_5_no_dsp_1.v",
      "impl\/verilog\/omp_reconstruction_gmem0_m_axi.v",
      "impl\/verilog\/omp_reconstruction_gmem1_m_axi.v",
      "impl\/verilog\/omp_reconstruction_gmem2_m_axi.v",
      "impl\/verilog\/omp_reconstruction_gram_schmidt.v",
      "impl\/verilog\/omp_reconstruction_mux_8_3_32_1_1.v",
      "impl\/verilog\/omp_reconstruction_mux_48_6_32_1_1.v",
      "impl\/verilog\/omp_reconstruction_omp_reconstruction_Pipeline_compute_b.v",
      "impl\/verilog\/omp_reconstruction_omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1.v",
      "impl\/verilog\/omp_reconstruction_omp_reconstruction_Pipeline_init_x.v",
      "impl\/verilog\/omp_reconstruction_omp_reconstruction_Pipeline_load_A_col.v",
      "impl\/verilog\/omp_reconstruction_omp_reconstruction_Pipeline_map_out.v",
      "impl\/verilog\/omp_reconstruction_omp_reconstruction_Pipeline_mult_theta.v",
      "impl\/verilog\/omp_reconstruction_Q_RAM_AUTO_1R1W.v",
      "impl\/verilog\/omp_reconstruction_Selected_A_RAM_AUTO_1R1W.v",
      "impl\/verilog\/omp_reconstruction.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/omp_reconstruction_v1_0\/data\/omp_reconstruction.mdd",
      "impl\/misc\/drivers\/omp_reconstruction_v1_0\/data\/omp_reconstruction.tcl",
      "impl\/misc\/drivers\/omp_reconstruction_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/omp_reconstruction_v1_0\/src\/xomp_reconstruction.c",
      "impl\/misc\/drivers\/omp_reconstruction_v1_0\/src\/xomp_reconstruction.h",
      "impl\/misc\/drivers\/omp_reconstruction_v1_0\/src\/xomp_reconstruction_hw.h",
      "impl\/misc\/drivers\/omp_reconstruction_v1_0\/src\/xomp_reconstruction_linux.c",
      "impl\/misc\/drivers\/omp_reconstruction_v1_0\/src\/xomp_reconstruction_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_0_ip.tcl",
      "impl\/misc\/omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl",
      "impl\/misc\/omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1_ip.tcl",
      "impl\/misc\/omp_reconstruction_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl",
      "impl\/misc\/omp_reconstruction_fdiv_32ns_32ns_32_6_no_dsp_1_ip.tcl",
      "impl\/misc\/omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_0_ip.tcl",
      "impl\/misc\/omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl",
      "impl\/misc\/omp_reconstruction_fsqrt_32ns_32ns_32_5_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/omp_reconstruction.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_0_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_0_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name omp_reconstruction_fadd_32ns_32ns_32_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name omp_reconstruction_faddfsub_32ns_32ns_32_2_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "omp_reconstruction_fcmp_32ns_32ns_1_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name omp_reconstruction_fcmp_32ns_32ns_1_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "omp_reconstruction_fdiv_32ns_32ns_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name omp_reconstruction_fdiv_32ns_32ns_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_0_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_0_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name omp_reconstruction_fmul_32ns_32ns_32_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "omp_reconstruction_fsqrt_32ns_32ns_32_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name omp_reconstruction_fsqrt_32ns_32ns_32_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "y_1",
          "access": "W",
          "description": "Data signal of y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y",
              "access": "W",
              "description": "Bit 31 to 0 of y"
            }]
        },
        {
          "offset": "0x14",
          "name": "y_2",
          "access": "W",
          "description": "Data signal of y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y",
              "access": "W",
              "description": "Bit 63 to 32 of y"
            }]
        },
        {
          "offset": "0x1c",
          "name": "A_1",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 31 to 0 of A"
            }]
        },
        {
          "offset": "0x20",
          "name": "A_2",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 63 to 32 of A"
            }]
        },
        {
          "offset": "0x28",
          "name": "x_out_1",
          "access": "W",
          "description": "Data signal of x_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x_out",
              "access": "W",
              "description": "Bit 31 to 0 of x_out"
            }]
        },
        {
          "offset": "0x2c",
          "name": "x_out_2",
          "access": "W",
          "description": "Data signal of x_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x_out",
              "access": "W",
              "description": "Bit 63 to 32 of x_out"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "y"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "x_out"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "y"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "y"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "A"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "x_out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "x_out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "omp_reconstruction",
      "Instances": [
        {
          "ModuleName": "omp_reconstruction_Pipeline_init_x",
          "InstanceName": "grp_omp_reconstruction_Pipeline_init_x_fu_3663"
        },
        {
          "ModuleName": "omp_reconstruction_Pipeline_load_A_col",
          "InstanceName": "grp_omp_reconstruction_Pipeline_load_A_col_fu_3670"
        },
        {
          "ModuleName": "atom_selection",
          "InstanceName": "grp_atom_selection_fu_3726",
          "Instances": [{
              "ModuleName": "atom_selection_Pipeline_atom_loop",
              "InstanceName": "grp_atom_selection_Pipeline_atom_loop_fu_1118",
              "Instances": [{
                  "ModuleName": "dot_product_M",
                  "InstanceName": "grp_dot_product_M_fu_1171"
                }]
            }]
        },
        {
          "ModuleName": "gram_schmidt",
          "InstanceName": "grp_gram_schmidt_fu_3826",
          "Instances": [{
              "ModuleName": "dot_product_M",
              "InstanceName": "grp_dot_product_M_fu_17199"
            }]
        },
        {
          "ModuleName": "dot_product_M",
          "InstanceName": "grp_dot_product_M_fu_3927"
        },
        {
          "ModuleName": "omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1",
          "InstanceName": "grp_omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1_fu_4027",
          "Instances": [{
              "ModuleName": "dot_product_M",
              "InstanceName": "grp_dot_product_M_fu_1468"
            }]
        },
        {
          "ModuleName": "omp_reconstruction_Pipeline_compute_b",
          "InstanceName": "grp_omp_reconstruction_Pipeline_compute_b_fu_4087",
          "Instances": [{
              "ModuleName": "dot_product_M_1",
              "InstanceName": "grp_dot_product_M_1_fu_1256"
            }]
        },
        {
          "ModuleName": "acd_inversion",
          "InstanceName": "grp_acd_inversion_fu_4195",
          "Instances": [
            {
              "ModuleName": "acd_inversion_Pipeline_init_mats",
              "InstanceName": "grp_acd_inversion_Pipeline_init_mats_fu_2762"
            },
            {
              "ModuleName": "acd_inversion_Pipeline_inv_d_loop",
              "InstanceName": "grp_acd_inversion_Pipeline_inv_d_loop_fu_2886"
            },
            {
              "ModuleName": "acd_inversion_Pipeline_calc_T",
              "InstanceName": "grp_acd_inversion_Pipeline_calc_T_fu_2906"
            },
            {
              "ModuleName": "acd_inversion_Pipeline_calc_Ginv",
              "InstanceName": "grp_acd_inversion_Pipeline_calc_Ginv_fu_3060"
            }
          ]
        },
        {
          "ModuleName": "omp_reconstruction_Pipeline_mult_theta",
          "InstanceName": "grp_omp_reconstruction_Pipeline_mult_theta_fu_4273"
        },
        {
          "ModuleName": "omp_reconstruction_Pipeline_map_out",
          "InstanceName": "grp_omp_reconstruction_Pipeline_map_out_fu_4350"
        }
      ]
    },
    "Info": {
      "omp_reconstruction_Pipeline_init_x": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "omp_reconstruction_Pipeline_load_A_col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dot_product_M": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "atom_selection_Pipeline_atom_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "atom_selection": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gram_schmidt": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dot_product_M_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "omp_reconstruction_Pipeline_compute_b": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "acd_inversion_Pipeline_init_mats": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "acd_inversion_Pipeline_inv_d_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "acd_inversion_Pipeline_calc_T": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "acd_inversion_Pipeline_calc_Ginv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "acd_inversion": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "omp_reconstruction_Pipeline_mult_theta": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "omp_reconstruction_Pipeline_map_out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "omp_reconstruction": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "omp_reconstruction_Pipeline_init_x": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "16.060"
        },
        "Loops": [{
            "Name": "init_x",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "~0",
          "LUT": "80",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "omp_reconstruction_Pipeline_load_A_col": {
        "Latency": {
          "LatencyBest": "131",
          "LatencyAvg": "131",
          "LatencyWorst": "131",
          "PipelineII": "131",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "16.060"
        },
        "Loops": [{
            "Name": "load_A_col",
            "TripCount": "128",
            "Latency": "129",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "62",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "~0",
          "LUT": "82",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "dot_product_M": {
        "Latency": {
          "LatencyBest": "97",
          "LatencyAvg": "97",
          "LatencyWorst": "97",
          "PipelineII": "1",
          "PipelineDepth": "98",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "12.653"
        },
        "Area": {
          "DSP": "240",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "12",
          "FF": "23793",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "2",
          "LUT": "17310",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "atom_selection_Pipeline_atom_loop": {
        "Latency": {
          "LatencyBest": "229",
          "LatencyAvg": "229",
          "LatencyWorst": "229",
          "PipelineII": "229",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "12.753"
        },
        "Loops": [{
            "Name": "atom_loop",
            "TripCount": "128",
            "Latency": "227",
            "PipelineII": "1",
            "PipelineDepth": "101"
          }],
        "Area": {
          "FF": "441",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "~0",
          "LUT": "313",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "atom_selection": {
        "Latency": {
          "LatencyBest": "232",
          "LatencyAvg": "232",
          "LatencyWorst": "232",
          "PipelineII": "232",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "12.753"
        },
        "Area": {
          "FF": "2014",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "~0",
          "LUT": "2138",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "gram_schmidt": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "930",
          "LatencyWorst": "1722",
          "PipelineIIMin": "130",
          "PipelineIIMax": "1722",
          "PipelineII": "130 ~ 1722",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "14.604"
        },
        "Loops": [{
            "Name": "gs_outer",
            "TripCount": "8",
            "LatencyMin": "16",
            "LatencyMax": "1608",
            "Latency": "16 ~ 1608",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "201",
            "PipelineDepth": "2 ~ 201",
            "Loops": [{
                "Name": "load_q",
                "TripCount": "48",
                "Latency": "96",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "14196",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "1",
          "LUT": "5690",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "omp_reconstruction_Pipeline_compute_G_VITIS_LOOP_254_1": {
        "Latency": {
          "LatencyBest": "164",
          "LatencyAvg": "164",
          "LatencyWorst": "164",
          "PipelineII": "164",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "13.330"
        },
        "Loops": [{
            "Name": "compute_G_VITIS_LOOP_254_1",
            "TripCount": "64",
            "Latency": "162",
            "PipelineII": "1",
            "PipelineDepth": "100"
          }],
        "Area": {
          "FF": "817",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "~0",
          "LUT": "435",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "dot_product_M_1": {
        "Latency": {
          "LatencyBest": "97",
          "LatencyAvg": "97",
          "LatencyWorst": "97",
          "PipelineII": "1",
          "PipelineDepth": "98",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "12.653"
        },
        "Area": {
          "DSP": "240",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "12",
          "FF": "23760",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "2",
          "LUT": "17296",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "omp_reconstruction_Pipeline_compute_b": {
        "Latency": {
          "LatencyBest": "108",
          "LatencyAvg": "108",
          "LatencyWorst": "108",
          "PipelineII": "108",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "12.653"
        },
        "Loops": [{
            "Name": "compute_b",
            "TripCount": "8",
            "Latency": "106",
            "PipelineII": "1",
            "PipelineDepth": "100"
          }],
        "Area": {
          "DSP": "240",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "12",
          "FF": "24351",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "2",
          "LUT": "17422",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "acd_inversion_Pipeline_init_mats": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "1.246"
        },
        "Loops": [{
            "Name": "init_mats",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "846",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "~0",
          "LUT": "387",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "acd_inversion_Pipeline_inv_d_loop": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "14",
          "LatencyWorst": "14",
          "PipelineII": "14",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "12.725"
        },
        "Loops": [{
            "Name": "inv_d_loop",
            "TripCount": "8",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "403",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "~0",
          "LUT": "169",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "acd_inversion_Pipeline_calc_T": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "9.140"
        },
        "Loops": [{
            "Name": "calc_T",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "2058",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "~0",
          "LUT": "449",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "acd_inversion_Pipeline_calc_Ginv": {
        "Latency": {
          "LatencyBest": "27",
          "LatencyAvg": "27",
          "LatencyWorst": "27",
          "PipelineII": "27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "12.653"
        },
        "Loops": [{
            "Name": "calc_Ginv",
            "TripCount": "8",
            "Latency": "25",
            "PipelineII": "1",
            "PipelineDepth": "19"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "DSP": "80",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "4",
          "FF": "8928",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "~0",
          "LUT": "5394",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "acd_inversion": {
        "Latency": {
          "LatencyBest": "344",
          "LatencyAvg": "2379",
          "LatencyWorst": "5241",
          "PipelineIIMin": "344",
          "PipelineIIMax": "5241",
          "PipelineII": "344 ~ 5241",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "14.652"
        },
        "Loops": [
          {
            "Name": "decomp_loop",
            "TripCount": "8",
            "LatencyMin": "232",
            "LatencyMax": "3288",
            "Latency": "232 ~ 3288",
            "PipelineII": "",
            "PipelineDepthMin": "29",
            "PipelineDepthMax": "411",
            "PipelineDepth": "29 ~ 411",
            "Loops": [
              {
                "Name": "VITIS_LOOP_135_4",
                "TripCount": "8",
                "Latency": "56",
                "PipelineII": "",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_135_4",
                "TripCount": "8",
                "Latency": "56",
                "PipelineII": "",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_135_4",
                "TripCount": "8",
                "Latency": "56",
                "PipelineII": "",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_135_4",
                "TripCount": "8",
                "Latency": "56",
                "PipelineII": "",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_135_4",
                "TripCount": "8",
                "Latency": "56",
                "PipelineII": "",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_135_4",
                "TripCount": "8",
                "Latency": "56",
                "PipelineII": "",
                "PipelineDepth": "7"
              }
            ]
          },
          {
            "Name": "inv_l_loop",
            "TripCount": "7",
            "LatencyMin": "35",
            "LatencyMax": "1876",
            "Latency": "35 ~ 1876",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "268",
            "PipelineDepth": "5 ~ 268",
            "Loops": [{
                "Name": "VITIS_LOOP_149_5",
                "TripCount": "",
                "LatencyMin": "3",
                "LatencyMax": "266",
                "Latency": "3 ~ 266",
                "PipelineII": "",
                "PipelineDepthMin": "3",
                "PipelineDepthMax": "38",
                "PipelineDepth": "3 ~ 38",
                "Loops": [{
                    "Name": "VITIS_LOOP_152_6",
                    "TripCount": "",
                    "LatencyMin": "0",
                    "LatencyMax": "35",
                    "Latency": "0 ~ 35",
                    "PipelineII": "",
                    "PipelineDepth": "5"
                  }]
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "DSP": "80",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "4",
          "FF": "17151",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "1",
          "LUT": "13711",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "omp_reconstruction_Pipeline_mult_theta": {
        "Latency": {
          "LatencyBest": "26",
          "LatencyAvg": "26",
          "LatencyWorst": "26",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "13.330"
        },
        "Loops": [{
            "Name": "mult_theta",
            "TripCount": "8",
            "Latency": "24",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "FF": "654",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "~0",
          "LUT": "470",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "omp_reconstruction_Pipeline_map_out": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "17",
          "LatencyWorst": "17",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "16.060"
        },
        "Loops": [{
            "Name": "map_out",
            "TripCount": "8",
            "Latency": "15",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "121",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "~0",
          "LUT": "164",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      },
      "omp_reconstruction": {
        "Latency": {
          "LatencyBest": "12472",
          "LatencyAvg": "20907",
          "LatencyWorst": "30105",
          "PipelineIIMin": "12473",
          "PipelineIIMax": "30106",
          "PipelineII": "12473 ~ 30106",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "22.00",
          "Uncertainty": "5.94",
          "Estimate": "16.060"
        },
        "Loops": [
          {
            "Name": "load_A_row",
            "TripCount": "48",
            "Latency": "6432",
            "PipelineII": "",
            "PipelineDepth": "134"
          },
          {
            "Name": "main_iter",
            "TripCount": "8",
            "LatencyMin": "5288",
            "LatencyMax": "18024",
            "Latency": "5288 ~ 18024",
            "PipelineII": "",
            "PipelineDepthMin": "661",
            "PipelineDepthMax": "2253",
            "PipelineDepth": "661 ~ 2253",
            "Loops": [
              {
                "Name": "store_atom",
                "TripCount": "48",
                "Latency": "96",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "store_Q",
                "TripCount": "48",
                "Latency": "96",
                "PipelineII": "",
                "PipelineDepth": "2"
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "60",
          "AVAIL_BRAM": "1968",
          "UTIL_BRAM": "3",
          "DSP": "800",
          "AVAIL_DSP": "1968",
          "UTIL_DSP": "40",
          "FF": "123702",
          "AVAIL_FF": "1045440",
          "UTIL_FF": "11",
          "LUT": "95220",
          "AVAIL_LUT": "522720",
          "UTIL_LUT": "18",
          "URAM": "0",
          "AVAIL_URAM": "128",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-23 17:36:33 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
