============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Mar 01 2023  09:48:51 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1044 ps) Late External Delay Assertion at pin U2_ei_RC_CG_HIER_INST2/g12/B
          Group: clock
     Startpoint: (F) U2_ei_RC_CG_HIER_INST2/enl_reg/GN
          Clock: (F) clock
       Endpoint: (F) U2_ei_RC_CG_HIER_INST2/g12/B
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000         2500     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000         2500     
                                              
      Output Delay:-       0                  
     Required Time:=    5000                  
      Launch Clock:-    2500                  
         Data Path:-    1456                  
             Slack:=    1044                  

#-------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  U2_ei_RC_CG_HIER_INST2/enl_reg/GN -       -     F     (arrival)            -    -     -     -    2500 
  -                                 -       -     F     latch_d_arrival      -    -     -     -    3707 
  U2_ei_RC_CG_HIER_INST2/enl_reg/Q  -       -     F     DLLQX1               1  9.8   106  1456    3956 
  U2_ei_RC_CG_HIER_INST2/g12/B      (b)     -     F     AND2X1               -    -     -     0    3956 
#-------------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.

