

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_16u_config2_s'
================================================================
* Date:           Wed Oct 20 11:53:32 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.325 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     3920|    64288| 24.794 us | 0.407 ms |  3920|  64288|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     3919|    64287|  5 ~ 82  |          -|          -|   784|    no    |
        | + ReuseLoop                      |       75|       75|         5|          1|          1|    72|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    477|    -|
|FIFO             |        9|      -|     270|    405|    -|
|Instance         |        -|      -|       0|    220|    -|
|Memory           |        0|      -|      11|     13|    -|
|Multiplexer      |        -|      -|       -|   1001|    -|
|Register         |        0|      -|     955|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        9|      0|    1236|   2180|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      0|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+-------+---+----+-----+
    |             Instance            |            Module            | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------------------+------------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_164_16_1_1_U3  |myproject_axi_mux_164_16_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_255_9_1_1_U1   |myproject_axi_mux_255_9_1_1   |        0|      0|  0|  55|    0|
    |myproject_axi_mux_83_16_1_1_U4   |myproject_axi_mux_83_16_1_1   |        0|      0|  0|  55|    0|
    |myproject_axi_mux_94_8_1_1_U2    |myproject_axi_mux_94_8_1_1    |        0|      0|  0|  55|    0|
    +---------------------------------+------------------------------+---------+-------+---+----+-----+
    |Total                            |                              |        0|      0|  0| 220|    0|
    +---------------------------------+------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                        Module                        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx_U  |conv_2d_cl_array_array_ap_fixed_16u_config2_s_outidx  |        0|  3|   4|    0|    72|    3|     1|          216|
    |w2_V_U    |conv_2d_cl_array_array_ap_fixed_16u_config2_s_w2_V    |        0|  8|   9|    0|    72|    8|     1|          576|
    +----------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                                      |        0| 11|  13|    0|   144|   11|     2|          792|
    +----------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |data_window_0_V_V_fifo_U  |        1|  30|   0|    -|    78|    8|      624|
    |data_window_1_V_V_fifo_U  |        1|  30|   0|    -|    78|    8|      624|
    |data_window_2_V_V_fifo_U  |        1|  30|   0|    -|    78|    8|      624|
    |data_window_3_V_V_fifo_U  |        1|  30|   0|    -|    78|    8|      624|
    |data_window_4_V_V_fifo_U  |        1|  30|   0|    -|    78|    8|      624|
    |data_window_5_V_V_fifo_U  |        1|  30|   0|    -|    78|    8|      624|
    |data_window_6_V_V_fifo_U  |        1|  30|   0|    -|    78|    8|      624|
    |data_window_7_V_V_fifo_U  |        1|  30|   0|    -|    78|    8|      624|
    |data_window_8_V_V_fifo_U  |        1|  30|   0|    -|    78|    8|      624|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        9| 270|   0|    0|   702|   72|     5616|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_109_fu_1595_p2  |     *    |      0|  0|  41|           4|           8|
    |mul_ln1118_fu_1586_p2      |     *    |      0|  0|  41|           8|           4|
    |acc_0_V_fu_1695_p2         |     +    |      0|  0|  23|          16|          16|
    |acc_8_V_fu_1657_p2         |     +    |      0|  0|  23|          16|          16|
    |add_ln321_1_fu_1364_p2     |     +    |      0|  0|  12|           5|           5|
    |add_ln321_fu_1369_p2       |     +    |      0|  0|  12|           5|           5|
    |add_ln52_fu_1433_p2        |     +    |      0|  0|  14|           1|          10|
    |i_ih_fu_1720_p2            |     +    |      0|  0|  15|           5|           1|
    |i_iw_fu_1709_p2            |     +    |      0|  0|  15|           5|           1|
    |in_index_fu_1523_p2        |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_1517_p2         |     +    |      0|  0|  15|           1|           7|
    |r_2_fu_1305_p2             |     -    |      0|  0|  15|           4|           5|
    |r_fu_1283_p2               |     -    |      0|  0|  15|           4|           5|
    |sub_ln23_2_fu_1340_p2      |     -    |      0|  0|  15|           3|           5|
    |sub_ln23_fu_1316_p2        |     -    |      0|  0|  15|           3|           5|
    |ap_block_state12           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op226  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_2_fu_1299_p2     |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln13_fu_1277_p2       |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln151_fu_1535_p2      |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln168_fu_1529_p2      |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln24_1_fu_1335_p2     |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln24_fu_1311_p2       |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln52_fu_1725_p2       |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln53_fu_1714_p2       |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6            |    or    |      0|  0|   2|           1|           1|
    |select_ln13_1_fu_1353_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln13_fu_1329_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln168_fu_1574_p3    |  select  |      0|  0|  32|           1|           1|
    |select_ln23_1_fu_1345_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln23_fu_1321_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln52_fu_1259_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln53_fu_1251_p3     |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 477|         197|         158|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  44|          9|    1|          9|
    |ap_done                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                        |   9|          2|    1|          2|
    |ap_phi_mux_in_index_0_i_i_i_i51_phi_fu_552_p4  |   9|          2|   32|         64|
    |ap_phi_mux_tmp_data_0_V_phi_fu_977_p16         |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_10_V_529_phi_fu_599_p4     |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_10_V_phi_fu_1163_p16       |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_11_V_527_phi_fu_611_p4     |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_11_V_phi_fu_1132_p16       |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_12_V_525_phi_fu_623_p4     |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_12_V_phi_fu_1101_p16       |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_13_V_523_phi_fu_635_p4     |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_13_V_phi_fu_1070_p16       |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_14_V_521_phi_fu_647_p4     |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_14_V_phi_fu_1039_p16       |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_15_V_519_phi_fu_659_p4     |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_15_V_phi_fu_1008_p16       |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_1_V_phi_fu_946_p16         |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_2_V_phi_fu_915_p16         |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_3_V_phi_fu_884_p16         |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_4_V_phi_fu_853_p16         |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_5_V_phi_fu_822_p16         |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_6_V_phi_fu_791_p16         |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_7_V_phi_fu_760_p16         |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_8_V_733_phi_fu_575_p4      |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_8_V_phi_fu_1225_p16        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_9_V_731_phi_fu_587_p4      |   9|          2|   16|         32|
    |ap_phi_mux_tmp_data_9_V_phi_fu_1194_p16        |  15|          3|   16|         48|
    |ap_phi_mux_w_index50_phi_fu_564_p4             |   9|          2|    7|         14|
    |data_V_data_V_blk_n                            |   9|          2|    1|          2|
    |h_idx_assign53_reg_525                         |   9|          2|    5|         10|
    |i_ih56_reg_492                                 |   9|          2|    5|         10|
    |icmp_ln5355_reg_503                            |   9|          2|    1|          2|
    |in_index_0_i_i_i_i51_reg_548                   |   9|          2|   32|         64|
    |indvar_flatten52_reg_536                       |   9|          2|   10|         20|
    |real_start                                     |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n                          |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                           |   9|          2|    1|          2|
    |tmp_data_0_V_749_reg_667                       |   9|          2|   16|         32|
    |tmp_data_0_V_reg_972                           |  15|          3|   16|         48|
    |tmp_data_10_V_529_reg_595                      |   9|          2|   16|         32|
    |tmp_data_10_V_reg_1158                         |  15|          3|   16|         48|
    |tmp_data_11_V_527_reg_607                      |   9|          2|   16|         32|
    |tmp_data_11_V_reg_1127                         |  15|          3|   16|         48|
    |tmp_data_12_V_525_reg_619                      |   9|          2|   16|         32|
    |tmp_data_12_V_reg_1096                         |  15|          3|   16|         48|
    |tmp_data_13_V_523_reg_631                      |   9|          2|   16|         32|
    |tmp_data_13_V_reg_1065                         |  15|          3|   16|         48|
    |tmp_data_14_V_521_reg_643                      |   9|          2|   16|         32|
    |tmp_data_14_V_reg_1034                         |  15|          3|   16|         48|
    |tmp_data_15_V_519_reg_655                      |   9|          2|   16|         32|
    |tmp_data_15_V_reg_1003                         |  15|          3|   16|         48|
    |tmp_data_1_V_747_reg_678                       |   9|          2|   16|         32|
    |tmp_data_1_V_reg_941                           |  15|          3|   16|         48|
    |tmp_data_2_V_745_reg_689                       |   9|          2|   16|         32|
    |tmp_data_2_V_reg_910                           |  15|          3|   16|         48|
    |tmp_data_3_V_743_reg_700                       |   9|          2|   16|         32|
    |tmp_data_3_V_reg_879                           |  15|          3|   16|         48|
    |tmp_data_4_V_741_reg_711                       |   9|          2|   16|         32|
    |tmp_data_4_V_reg_848                           |  15|          3|   16|         48|
    |tmp_data_5_V_739_reg_722                       |   9|          2|   16|         32|
    |tmp_data_5_V_reg_817                           |  15|          3|   16|         48|
    |tmp_data_6_V_737_reg_733                       |   9|          2|   16|         32|
    |tmp_data_6_V_reg_786                           |  15|          3|   16|         48|
    |tmp_data_7_V_735_reg_744                       |   9|          2|   16|         32|
    |tmp_data_7_V_reg_755                           |  15|          3|   16|         48|
    |tmp_data_8_V_733_reg_571                       |   9|          2|   16|         32|
    |tmp_data_8_V_reg_1220                          |  15|          3|   16|         48|
    |tmp_data_9_V_731_reg_583                       |   9|          2|   16|         32|
    |tmp_data_9_V_reg_1189                          |  15|          3|   16|         48|
    |w_index50_reg_560                              |   9|          2|    7|         14|
    |wp_idx54_reg_514                               |   9|          2|    5|         10|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |1001|        211| 1021|       2561|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |acc_8_V_reg_1986                   |  16|   0|   16|          0|
    |add_ln321_reg_1831                 |   5|   0|    5|          0|
    |add_ln52_reg_1839                  |  10|   0|   10|          0|
    |ap_CS_fsm                          |   8|   0|    8|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |h_idx_assign53_reg_525             |   5|   0|    5|          0|
    |i_ih56_reg_492                     |   5|   0|    5|          0|
    |icmp_ln13_2_reg_1809               |   1|   0|    1|          0|
    |icmp_ln13_reg_1798                 |   1|   0|    1|          0|
    |icmp_ln151_reg_1942                |   1|   0|    1|          0|
    |icmp_ln168_reg_1937                |   1|   0|    1|          0|
    |icmp_ln5355_reg_503                |   1|   0|    1|          0|
    |in_index_0_i_i_i_i51_reg_548       |  32|   0|   32|          0|
    |in_index_reg_1932                  |  32|   0|   32|          0|
    |indvar_flatten52_reg_536           |  10|   0|   10|          0|
    |mul_ln1118_109_reg_1977            |  12|   0|   12|          0|
    |mul_ln1118_reg_1972                |  12|   0|   12|          0|
    |mul_ln1118_reg_1972_pp0_iter3_reg  |  12|   0|   12|          0|
    |or_ln_reg_1982                     |   3|   0|    4|          1|
    |out_index_reg_1946                 |   3|   0|    3|          0|
    |p_Result_s_reg_1868                |   1|   0|    1|          0|
    |r_2_reg_1814                       |   5|   0|    5|          0|
    |r_reg_1803                         |   5|   0|    5|          0|
    |select_ln13_1_reg_1826             |   5|   0|    5|          0|
    |select_ln13_reg_1820               |   5|   0|    5|          0|
    |select_ln52_reg_1791               |   5|   0|    5|          0|
    |select_ln53_reg_1785               |   5|   0|    5|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |tmp_113_reg_1952                   |   8|   0|    8|          0|
    |tmp_114_reg_1962                   |   4|   0|    4|          0|
    |tmp_V_471_reg_1872                 |   8|   0|    8|          0|
    |tmp_V_472_reg_1877                 |   8|   0|    8|          0|
    |tmp_V_473_reg_1882                 |   8|   0|    8|          0|
    |tmp_V_474_reg_1887                 |   8|   0|    8|          0|
    |tmp_V_475_reg_1892                 |   8|   0|    8|          0|
    |tmp_V_476_reg_1897                 |   8|   0|    8|          0|
    |tmp_V_477_reg_1902                 |   8|   0|    8|          0|
    |tmp_V_478_reg_1907                 |   8|   0|    8|          0|
    |tmp_V_479_reg_1912                 |   8|   0|    8|          0|
    |tmp_data_0_V_749_reg_667           |  16|   0|   16|          0|
    |tmp_data_0_V_reg_972               |  16|   0|   16|          0|
    |tmp_data_10_V_529_reg_595          |  16|   0|   16|          0|
    |tmp_data_10_V_reg_1158             |  16|   0|   16|          0|
    |tmp_data_11_V_527_reg_607          |  16|   0|   16|          0|
    |tmp_data_11_V_reg_1127             |  16|   0|   16|          0|
    |tmp_data_12_V_525_reg_619          |  16|   0|   16|          0|
    |tmp_data_12_V_reg_1096             |  16|   0|   16|          0|
    |tmp_data_13_V_523_reg_631          |  16|   0|   16|          0|
    |tmp_data_13_V_reg_1065             |  16|   0|   16|          0|
    |tmp_data_14_V_521_reg_643          |  16|   0|   16|          0|
    |tmp_data_14_V_reg_1034             |  16|   0|   16|          0|
    |tmp_data_15_V_519_reg_655          |  16|   0|   16|          0|
    |tmp_data_15_V_reg_1003             |  16|   0|   16|          0|
    |tmp_data_1_V_747_reg_678           |  16|   0|   16|          0|
    |tmp_data_1_V_reg_941               |  16|   0|   16|          0|
    |tmp_data_2_V_745_reg_689           |  16|   0|   16|          0|
    |tmp_data_2_V_reg_910               |  16|   0|   16|          0|
    |tmp_data_3_V_743_reg_700           |  16|   0|   16|          0|
    |tmp_data_3_V_reg_879               |  16|   0|   16|          0|
    |tmp_data_4_V_741_reg_711           |  16|   0|   16|          0|
    |tmp_data_4_V_reg_848               |  16|   0|   16|          0|
    |tmp_data_5_V_739_reg_722           |  16|   0|   16|          0|
    |tmp_data_5_V_reg_817               |  16|   0|   16|          0|
    |tmp_data_6_V_737_reg_733           |  16|   0|   16|          0|
    |tmp_data_6_V_reg_786               |  16|   0|   16|          0|
    |tmp_data_7_V_735_reg_744           |  16|   0|   16|          0|
    |tmp_data_7_V_reg_755               |  16|   0|   16|          0|
    |tmp_data_8_V_733_reg_571           |  16|   0|   16|          0|
    |tmp_data_8_V_reg_1220              |  16|   0|   16|          0|
    |tmp_data_9_V_731_reg_583           |  16|   0|   16|          0|
    |tmp_data_9_V_reg_1189              |  16|   0|   16|          0|
    |trunc_ln160_1_reg_1957             |   4|   0|    4|          0|
    |w_index50_reg_560                  |   7|   0|    7|          0|
    |w_index_reg_1927                   |   7|   0|    7|          0|
    |wp_idx54_reg_514                   |   5|   0|    5|          0|
    |icmp_ln151_reg_1942                |  64|  32|    1|          0|
    |out_index_reg_1946                 |  64|  32|    3|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 955|  64|  832|          1|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_start                |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_done                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|ap_ready                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_out               | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|start_write             | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,16u>,config2> | return value |
|data_V_data_V_dout      |  in |    8|   ap_fifo  |                 data_V_data_V                 |    pointer   |
|data_V_data_V_empty_n   |  in |    1|   ap_fifo  |                 data_V_data_V                 |    pointer   |
|data_V_data_V_read      | out |    1|   ap_fifo  |                 data_V_data_V                 |    pointer   |
|res_V_data_0_V_din      | out |   16|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write    | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din      | out |   16|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write    | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din      | out |   16|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write    | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din      | out |   16|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write    | out |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din      | out |   16|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write    | out |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din      | out |   16|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write    | out |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din      | out |   16|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write    | out |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din      | out |   16|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write    | out |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_8_V_din      | out |   16|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_write    | out |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_9_V_din      | out |   16|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_write    | out |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_10_V_din     | out |   16|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_write   | out |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_11_V_din     | out |   16|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_write   | out |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_12_V_din     | out |   16|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_write   | out |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_13_V_din     | out |   16|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_write   | out |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_14_V_din     | out |   16|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_write   | out |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_15_V_din     | out |   16|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_write   | out |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+

