Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/SME_software/vvd_2024_1/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stack_tb_behav xil_defaultlib.stack_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/A_MY_FILE/SME309_jhn/Verilog_learning/SOC/Lab2/Stack/stack.v" Line 1. Module stack(STACK_DEPTH=4,ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/A_MY_FILE/SME309_jhn/Verilog_learning/SOC/Lab2/Stack/stack.v" Line 1. Module stack(STACK_DEPTH=4,ADDR_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stack(STACK_DEPTH=4,ADDR_WIDTH=2...
Compiling module xil_defaultlib.stack_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stack_tb_behav
