INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AMD_SP/Proiect final/MIPS/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AMD_SP/Proiect final/MIPS/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AMD_SP/Proiect final/MIPS/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AMD_SP/Proiect final/MIPS/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AMD_SP/Proiect final/MIPS/MIPS.srcs/sources_1/imports/MIPS/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AMD_SP/Proiect final/MIPS/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AMD_SP/Proiect final/MIPS/RegisterBank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterBank
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AMD_SP/Proiect final/MIPS/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AMD_SP/Proiect final/MIPS/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tb
