
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Sat May  6 11:00:27 2023 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV32H/rv32h_fsub.cgf \
 \
//                  -- xlen 32  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fsub.h instruction of the RISC-V RV32F_Zicsr_Zfh,RV64F_Zicsr_Zfh extension for the fsub_b11 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr_Zfh,RV64IF_Zicsr_Zfh")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*Zfh.*);def TEST_CASE_1=True;",fsub_b11)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:
// rs2 == rd != rs1, rs1==f30, rs2==f31, rd==f31,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f31; dest:f31; op1val:0x0; op2val:0x1;
   valaddr_reg:x3; val_offset:0*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f31, dyn, 0, 0, x3, 0*FLEN/8, x4, x1, x2)

inst_1:
// rs1 != rs2  and rs1 != rd and rs2 != rd, rs1==f31, rs2==f29, rd==f30,fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f31; op2:f29; dest:f30; op1val:0x1; op2val:0x0;
   valaddr_reg:x3; val_offset:2*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f30, f31, f29, dyn, 0, 0, x3, 2*FLEN/8, x4, x1, x2)

inst_2:
// rs1 == rs2 != rd, rs1==f28, rs2==f28, rd==f29,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f28; op2:f28; dest:f29; op1val:0x0; op2val:0x0;
   valaddr_reg:x3; val_offset:4*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f29, f28, f28, dyn, 0, 0, x3, 4*FLEN/8, x4, x1, x2)

inst_3:
// rs1 == rd != rs2, rs1==f27, rs2==f30, rd==f27,fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f27; op2:f30; dest:f27; op1val:0x3ff; op2val:0x0;
   valaddr_reg:x3; val_offset:6*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f27, f27, f30, dyn, 0, 0, x3, 6*FLEN/8, x4, x1, x2)

inst_4:
// rs1 == rs2 == rd, rs1==f26, rs2==f26, rd==f26,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f26; op2:f26; dest:f26; op1val:0x0; op2val:0x0;
   valaddr_reg:x3; val_offset:8*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f26, f26, f26, dyn, 0, 0, x3, 8*FLEN/8, x4, x1, x2)

inst_5:
// rs1==f29, rs2==f27, rd==f28,fs1 == 0 and fe1 == 0x00 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f29; op2:f27; dest:f28; op1val:0x200; op2val:0x0;
   valaddr_reg:x3; val_offset:10*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f28, f29, f27, dyn, 0, 0, x3, 10*FLEN/8, x4, x1, x2)

inst_6:
// rs1==f24, rs2==f23, rd==f25,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f24; op2:f23; dest:f25; op1val:0x0; op2val:0x1ff;
   valaddr_reg:x3; val_offset:12*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f25, f24, f23, dyn, 0, 0, x3, 12*FLEN/8, x4, x1, x2)

inst_7:
// rs1==f23, rs2==f25, rd==f24,fs1 == 0 and fe1 == 0x00 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f23; op2:f25; dest:f24; op1val:0x1ff; op2val:0x0;
   valaddr_reg:x3; val_offset:14*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f24, f23, f25, dyn, 0, 0, x3, 14*FLEN/8, x4, x1, x2)

inst_8:
// rs1==f25, rs2==f24, rd==f23,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f25; op2:f24; dest:f23; op1val:0x0; op2val:0x300;
   valaddr_reg:x3; val_offset:16*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f23, f25, f24, dyn, 0, 0, x3, 16*FLEN/8, x4, x1, x2)

inst_9:
// rs1==f21, rs2==f20, rd==f22,fs1 == 0 and fe1 == 0x00 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f21; op2:f20; dest:f22; op1val:0x300; op2val:0x0;
   valaddr_reg:x3; val_offset:18*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f22, f21, f20, dyn, 0, 0, x3, 18*FLEN/8, x4, x1, x2)

inst_10:
// rs1==f20, rs2==f22, rd==f21,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f20; op2:f22; dest:f21; op1val:0x0; op2val:0xff;
   valaddr_reg:x3; val_offset:20*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f21, f20, f22, dyn, 0, 0, x3, 20*FLEN/8, x4, x1, x2)

inst_11:
// rs1==f22, rs2==f21, rd==f20,fs1 == 0 and fe1 == 0x00 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f22; op2:f21; dest:f20; op1val:0xff; op2val:0x0;
   valaddr_reg:x3; val_offset:22*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f20, f22, f21, dyn, 0, 0, x3, 22*FLEN/8, x4, x1, x2)

inst_12:
// rs1==f18, rs2==f17, rd==f19,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f18; op2:f17; dest:f19; op1val:0x0; op2val:0x380;
   valaddr_reg:x3; val_offset:24*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f19, f18, f17, dyn, 0, 0, x3, 24*FLEN/8, x4, x1, x2)

inst_13:
// rs1==f17, rs2==f19, rd==f18,fs1 == 0 and fe1 == 0x00 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f17; op2:f19; dest:f18; op1val:0x380; op2val:0x0;
   valaddr_reg:x3; val_offset:26*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f18, f17, f19, dyn, 0, 0, x3, 26*FLEN/8, x4, x1, x2)

inst_14:
// rs1==f19, rs2==f18, rd==f17,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f19; op2:f18; dest:f17; op1val:0x0; op2val:0x7f;
   valaddr_reg:x3; val_offset:28*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f17, f19, f18, dyn, 0, 0, x3, 28*FLEN/8, x4, x1, x2)

inst_15:
// rs1==f15, rs2==f14, rd==f16,fs1 == 0 and fe1 == 0x00 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f15; op2:f14; dest:f16; op1val:0x7f; op2val:0x0;
   valaddr_reg:x3; val_offset:30*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f16, f15, f14, dyn, 0, 0, x3, 30*FLEN/8, x4, x1, x2)

inst_16:
// rs1==f14, rs2==f16, rd==f15,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f14; op2:f16; dest:f15; op1val:0x0; op2val:0x3c0;
   valaddr_reg:x3; val_offset:32*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f15, f14, f16, dyn, 0, 0, x3, 32*FLEN/8, x4, x1, x2)

inst_17:
// rs1==f16, rs2==f15, rd==f14,fs1 == 0 and fe1 == 0x00 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f16; op2:f15; dest:f14; op1val:0x3c0; op2val:0x0;
   valaddr_reg:x3; val_offset:34*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f14, f16, f15, dyn, 0, 0, x3, 34*FLEN/8, x4, x1, x2)

inst_18:
// rs1==f12, rs2==f11, rd==f13,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f12; op2:f11; dest:f13; op1val:0x0; op2val:0x3f;
   valaddr_reg:x3; val_offset:36*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f13, f12, f11, dyn, 0, 0, x3, 36*FLEN/8, x4, x1, x2)

inst_19:
// rs1==f11, rs2==f13, rd==f12,fs1 == 0 and fe1 == 0x00 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f11; op2:f13; dest:f12; op1val:0x3f; op2val:0x0;
   valaddr_reg:x3; val_offset:38*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f12, f11, f13, dyn, 0, 0, x3, 38*FLEN/8, x4, x1, x2)

inst_20:
// rs1==f13, rs2==f12, rd==f11,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f13; op2:f12; dest:f11; op1val:0x0; op2val:0x3e0;
   valaddr_reg:x3; val_offset:40*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f11, f13, f12, dyn, 0, 0, x3, 40*FLEN/8, x4, x1, x2)

inst_21:
// rs1==f9, rs2==f8, rd==f10,fs1 == 0 and fe1 == 0x00 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f9; op2:f8; dest:f10; op1val:0x3e0; op2val:0x0;
   valaddr_reg:x3; val_offset:42*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f10, f9, f8, dyn, 0, 0, x3, 42*FLEN/8, x4, x1, x2)

inst_22:
// rs1==f8, rs2==f10, rd==f9,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f8; op2:f10; dest:f9; op1val:0x0; op2val:0x1f;
   valaddr_reg:x3; val_offset:44*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f9, f8, f10, dyn, 0, 0, x3, 44*FLEN/8, x4, x1, x2)

inst_23:
// rs1==f10, rs2==f9, rd==f8,fs1 == 0 and fe1 == 0x00 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f10; op2:f9; dest:f8; op1val:0x1f; op2val:0x0;
   valaddr_reg:x3; val_offset:46*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f8, f10, f9, dyn, 0, 0, x3, 46*FLEN/8, x4, x1, x2)

inst_24:
// rs1==f6, rs2==f5, rd==f7,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f6; op2:f5; dest:f7; op1val:0x0; op2val:0x3f0;
   valaddr_reg:x3; val_offset:48*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f7, f6, f5, dyn, 0, 0, x3, 48*FLEN/8, x4, x1, x2)

inst_25:
// rs1==f5, rs2==f7, rd==f6,fs1 == 0 and fe1 == 0x00 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f5; op2:f7; dest:f6; op1val:0x3f0; op2val:0x0;
   valaddr_reg:x3; val_offset:50*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f6, f5, f7, dyn, 0, 0, x3, 50*FLEN/8, x4, x1, x2)

inst_26:
// rs1==f7, rs2==f6, rd==f5,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f7; op2:f6; dest:f5; op1val:0x0; op2val:0xf;
   valaddr_reg:x3; val_offset:52*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f5, f7, f6, dyn, 0, 0, x3, 52*FLEN/8, x4, x1, x2)

inst_27:
// rs1==f3, rs2==f2, rd==f4,fs1 == 0 and fe1 == 0x00 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f3; op2:f2; dest:f4; op1val:0xf; op2val:0x0;
   valaddr_reg:x3; val_offset:54*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f4, f3, f2, dyn, 0, 0, x3, 54*FLEN/8, x4, x1, x2)

inst_28:
// rs1==f2, rs2==f4, rd==f3,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f2; op2:f4; dest:f3; op1val:0x0; op2val:0x3f8;
   valaddr_reg:x3; val_offset:56*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f3, f2, f4, dyn, 0, 0, x3, 56*FLEN/8, x4, x1, x2)

inst_29:
// rs1==f4, rs2==f3, rd==f2,fs1 == 0 and fe1 == 0x00 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f4; op2:f3; dest:f2; op1val:0x3f8; op2val:0x0;
   valaddr_reg:x3; val_offset:58*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f2, f4, f3, dyn, 0, 0, x3, 58*FLEN/8, x4, x1, x2)

inst_30:
// rs1==f1,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f1; op2:f30; dest:f31; op1val:0x0; op2val:0x7;
   valaddr_reg:x3; val_offset:60*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f1, f30, dyn, 0, 0, x3, 60*FLEN/8, x4, x1, x2)

inst_31:
// rs1==f0,fs1 == 0 and fe1 == 0x00 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f0; op2:f30; dest:f31; op1val:0x7; op2val:0x0;
   valaddr_reg:x3; val_offset:62*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f0, f30, dyn, 0, 0, x3, 62*FLEN/8, x4, x1, x2)

inst_32:
// rs2==f1,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f1; dest:f31; op1val:0x0; op2val:0x3fc;
   valaddr_reg:x3; val_offset:64*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f1, dyn, 0, 0, x3, 64*FLEN/8, x4, x1, x2)

inst_33:
// rs2==f0,fs1 == 0 and fe1 == 0x00 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f0; dest:f31; op1val:0x3fc; op2val:0x0;
   valaddr_reg:x3; val_offset:66*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f0, dyn, 0, 0, x3, 66*FLEN/8, x4, x1, x2)

inst_34:
// rd==f1,fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f31; op2:f30; dest:f1; op1val:0x0; op2val:0x3;
   valaddr_reg:x3; val_offset:68*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f1, f31, f30, dyn, 0, 0, x3, 68*FLEN/8, x4, x1, x2)

inst_35:
// rd==f0,fs1 == 0 and fe1 == 0x00 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f31; op2:f30; dest:f0; op1val:0x3; op2val:0x0;
   valaddr_reg:x3; val_offset:70*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f0, f31, f30, dyn, 0, 0, x3, 70*FLEN/8, x4, x1, x2)

inst_36:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x3fe;
   valaddr_reg:x3; val_offset:72*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 72*FLEN/8, x4, x1, x2)

inst_37:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3fe; op2val:0x0;
   valaddr_reg:x3; val_offset:74*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 74*FLEN/8, x4, x1, x2)

inst_38:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x1b6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x1b6;
   valaddr_reg:x3; val_offset:76*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 76*FLEN/8, x4, x1, x2)

inst_39:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x1b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1b6; op2val:0x0;
   valaddr_reg:x3; val_offset:78*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 78*FLEN/8, x4, x1, x2)

inst_40:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x36d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x36d;
   valaddr_reg:x3; val_offset:80*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 80*FLEN/8, x4, x1, x2)

inst_41:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x36d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x36d; op2val:0x0;
   valaddr_reg:x3; val_offset:82*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 82*FLEN/8, x4, x1, x2)

inst_42:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x0cc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xcc;
   valaddr_reg:x3; val_offset:84*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 84*FLEN/8, x4, x1, x2)

inst_43:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x0cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcc; op2val:0x0;
   valaddr_reg:x3; val_offset:86*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 86*FLEN/8, x4, x1, x2)

inst_44:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x333 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x333;
   valaddr_reg:x3; val_offset:88*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 88*FLEN/8, x4, x1, x2)

inst_45:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x333 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x333; op2val:0x0;
   valaddr_reg:x3; val_offset:90*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 90*FLEN/8, x4, x1, x2)

inst_46:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x1dd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x1dd;
   valaddr_reg:x3; val_offset:92*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 92*FLEN/8, x4, x1, x2)

inst_47:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x1dd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1dd; op2val:0x0;
   valaddr_reg:x3; val_offset:94*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 94*FLEN/8, x4, x1, x2)

inst_48:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x222 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x222;
   valaddr_reg:x3; val_offset:96*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 96*FLEN/8, x4, x1, x2)

inst_49:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x222 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x222; op2val:0x0;
   valaddr_reg:x3; val_offset:98*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 98*FLEN/8, x4, x1, x2)

inst_50:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x124 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x124;
   valaddr_reg:x3; val_offset:100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 100*FLEN/8, x4, x1, x2)

inst_51:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x124 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x124; op2val:0x0;
   valaddr_reg:x3; val_offset:102*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 102*FLEN/8, x4, x1, x2)

inst_52:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2db and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x2db;
   valaddr_reg:x3; val_offset:104*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 104*FLEN/8, x4, x1, x2)

inst_53:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x2db and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2db; op2val:0x0;
   valaddr_reg:x3; val_offset:106*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 106*FLEN/8, x4, x1, x2)

inst_54:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x199 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x199;
   valaddr_reg:x3; val_offset:108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 108*FLEN/8, x4, x1, x2)

inst_55:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x199 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x199; op2val:0x0;
   valaddr_reg:x3; val_offset:110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 110*FLEN/8, x4, x1, x2)

inst_56:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x266;
   valaddr_reg:x3; val_offset:112*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 112*FLEN/8, x4, x1, x2)

inst_57:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x266 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x266; op2val:0x0;
   valaddr_reg:x3; val_offset:114*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 114*FLEN/8, x4, x1, x2)

inst_58:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x9800;
   valaddr_reg:x3; val_offset:116*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 116*FLEN/8, x4, x1, x2)

inst_59:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9800; op2val:0x0;
   valaddr_reg:x3; val_offset:118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 118*FLEN/8, x4, x1, x2)

inst_60:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x9bff;
   valaddr_reg:x3; val_offset:120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 120*FLEN/8, x4, x1, x2)

inst_61:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9bff; op2val:0x0;
   valaddr_reg:x3; val_offset:122*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 122*FLEN/8, x4, x1, x2)

inst_62:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x9a00;
   valaddr_reg:x3; val_offset:124*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 124*FLEN/8, x4, x1, x2)

inst_63:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9a00; op2val:0x0;
   valaddr_reg:x3; val_offset:126*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 126*FLEN/8, x4, x1, x2)

inst_64:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x99ff;
   valaddr_reg:x3; val_offset:128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 128*FLEN/8, x4, x1, x2)

inst_65:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x99ff; op2val:0x0;
   valaddr_reg:x3; val_offset:130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 130*FLEN/8, x4, x1, x2)

inst_66:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x9b00;
   valaddr_reg:x3; val_offset:132*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 132*FLEN/8, x4, x1, x2)

inst_67:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9b00; op2val:0x0;
   valaddr_reg:x3; val_offset:134*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 134*FLEN/8, x4, x1, x2)

inst_68:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x98ff;
   valaddr_reg:x3; val_offset:136*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 136*FLEN/8, x4, x1, x2)

inst_69:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x98ff; op2val:0x0;
   valaddr_reg:x3; val_offset:138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 138*FLEN/8, x4, x1, x2)

inst_70:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x9b80;
   valaddr_reg:x3; val_offset:140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 140*FLEN/8, x4, x1, x2)

inst_71:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9b80; op2val:0x0;
   valaddr_reg:x3; val_offset:142*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 142*FLEN/8, x4, x1, x2)

inst_72:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x987f;
   valaddr_reg:x3; val_offset:144*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 144*FLEN/8, x4, x1, x2)

inst_73:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x987f; op2val:0x0;
   valaddr_reg:x3; val_offset:146*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 146*FLEN/8, x4, x1, x2)

inst_74:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x9bc0;
   valaddr_reg:x3; val_offset:148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 148*FLEN/8, x4, x1, x2)

inst_75:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9bc0; op2val:0x0;
   valaddr_reg:x3; val_offset:150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 150*FLEN/8, x4, x1, x2)

inst_76:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x983f;
   valaddr_reg:x3; val_offset:152*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 152*FLEN/8, x4, x1, x2)

inst_77:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x983f; op2val:0x0;
   valaddr_reg:x3; val_offset:154*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 154*FLEN/8, x4, x1, x2)

inst_78:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x9be0;
   valaddr_reg:x3; val_offset:156*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 156*FLEN/8, x4, x1, x2)

inst_79:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9be0; op2val:0x0;
   valaddr_reg:x3; val_offset:158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 158*FLEN/8, x4, x1, x2)

inst_80:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x981f;
   valaddr_reg:x3; val_offset:160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 160*FLEN/8, x4, x1, x2)

inst_81:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x981f; op2val:0x0;
   valaddr_reg:x3; val_offset:162*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 162*FLEN/8, x4, x1, x2)

inst_82:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x9bf0;
   valaddr_reg:x3; val_offset:164*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 164*FLEN/8, x4, x1, x2)

inst_83:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9bf0; op2val:0x0;
   valaddr_reg:x3; val_offset:166*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 166*FLEN/8, x4, x1, x2)

inst_84:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x980f;
   valaddr_reg:x3; val_offset:168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 168*FLEN/8, x4, x1, x2)

inst_85:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x980f; op2val:0x0;
   valaddr_reg:x3; val_offset:170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 170*FLEN/8, x4, x1, x2)

inst_86:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x9bf8;
   valaddr_reg:x3; val_offset:172*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 172*FLEN/8, x4, x1, x2)

inst_87:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9bf8; op2val:0x0;
   valaddr_reg:x3; val_offset:174*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 174*FLEN/8, x4, x1, x2)

inst_88:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x9807;
   valaddr_reg:x3; val_offset:176*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 176*FLEN/8, x4, x1, x2)

inst_89:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9807; op2val:0x0;
   valaddr_reg:x3; val_offset:178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 178*FLEN/8, x4, x1, x2)

inst_90:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x9bfc;
   valaddr_reg:x3; val_offset:180*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 180*FLEN/8, x4, x1, x2)

inst_91:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9bfc; op2val:0x0;
   valaddr_reg:x3; val_offset:182*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 182*FLEN/8, x4, x1, x2)

inst_92:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x9803;
   valaddr_reg:x3; val_offset:184*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 184*FLEN/8, x4, x1, x2)

inst_93:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9803; op2val:0x0;
   valaddr_reg:x3; val_offset:186*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 186*FLEN/8, x4, x1, x2)

inst_94:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x9bfe;
   valaddr_reg:x3; val_offset:188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 188*FLEN/8, x4, x1, x2)

inst_95:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9bfe; op2val:0x0;
   valaddr_reg:x3; val_offset:190*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 190*FLEN/8, x4, x1, x2)

inst_96:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x9801;
   valaddr_reg:x3; val_offset:192*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 192*FLEN/8, x4, x1, x2)

inst_97:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9801; op2val:0x0;
   valaddr_reg:x3; val_offset:194*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 194*FLEN/8, x4, x1, x2)

inst_98:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x400;
   valaddr_reg:x3; val_offset:196*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 196*FLEN/8, x4, x1, x2)

inst_99:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x0;
   valaddr_reg:x3; val_offset:198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 198*FLEN/8, x4, x1, x2)

inst_100:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x7ff;
   valaddr_reg:x3; val_offset:200*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 200*FLEN/8, x4, x1, x2)

inst_101:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ff; op2val:0x0;
   valaddr_reg:x3; val_offset:202*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 202*FLEN/8, x4, x1, x2)

inst_102:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x600;
   valaddr_reg:x3; val_offset:204*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 204*FLEN/8, x4, x1, x2)

inst_103:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x600; op2val:0x0;
   valaddr_reg:x3; val_offset:206*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 206*FLEN/8, x4, x1, x2)

inst_104:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x5ff;
   valaddr_reg:x3; val_offset:208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 208*FLEN/8, x4, x1, x2)

inst_105:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5ff; op2val:0x0;
   valaddr_reg:x3; val_offset:210*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 210*FLEN/8, x4, x1, x2)

inst_106:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x700;
   valaddr_reg:x3; val_offset:212*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 212*FLEN/8, x4, x1, x2)

inst_107:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x700; op2val:0x0;
   valaddr_reg:x3; val_offset:214*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 214*FLEN/8, x4, x1, x2)

inst_108:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x4ff;
   valaddr_reg:x3; val_offset:216*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 216*FLEN/8, x4, x1, x2)

inst_109:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4ff; op2val:0x0;
   valaddr_reg:x3; val_offset:218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 218*FLEN/8, x4, x1, x2)

inst_110:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x780;
   valaddr_reg:x3; val_offset:220*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 220*FLEN/8, x4, x1, x2)

inst_111:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x780; op2val:0x0;
   valaddr_reg:x3; val_offset:222*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 222*FLEN/8, x4, x1, x2)

inst_112:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x47f;
   valaddr_reg:x3; val_offset:224*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 224*FLEN/8, x4, x1, x2)

inst_113:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47f; op2val:0x0;
   valaddr_reg:x3; val_offset:226*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 226*FLEN/8, x4, x1, x2)

inst_114:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x7c0;
   valaddr_reg:x3; val_offset:228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 228*FLEN/8, x4, x1, x2)

inst_115:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7c0; op2val:0x0;
   valaddr_reg:x3; val_offset:230*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 230*FLEN/8, x4, x1, x2)

inst_116:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x43f;
   valaddr_reg:x3; val_offset:232*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 232*FLEN/8, x4, x1, x2)

inst_117:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x43f; op2val:0x0;
   valaddr_reg:x3; val_offset:234*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 234*FLEN/8, x4, x1, x2)

inst_118:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x7e0;
   valaddr_reg:x3; val_offset:236*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 236*FLEN/8, x4, x1, x2)

inst_119:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7e0; op2val:0x0;
   valaddr_reg:x3; val_offset:238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 238*FLEN/8, x4, x1, x2)

inst_120:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x41f;
   valaddr_reg:x3; val_offset:240*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 240*FLEN/8, x4, x1, x2)

inst_121:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x41f; op2val:0x0;
   valaddr_reg:x3; val_offset:242*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 242*FLEN/8, x4, x1, x2)

inst_122:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x7f0;
   valaddr_reg:x3; val_offset:244*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 244*FLEN/8, x4, x1, x2)

inst_123:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7f0; op2val:0x0;
   valaddr_reg:x3; val_offset:246*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 246*FLEN/8, x4, x1, x2)

inst_124:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x40f;
   valaddr_reg:x3; val_offset:248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 248*FLEN/8, x4, x1, x2)

inst_125:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x40f; op2val:0x0;
   valaddr_reg:x3; val_offset:250*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 250*FLEN/8, x4, x1, x2)

inst_126:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x7f8;
   valaddr_reg:x3; val_offset:252*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 252*FLEN/8, x4, x1, x2)

inst_127:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7f8; op2val:0x0;
   valaddr_reg:x3; val_offset:254*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 254*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_128:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x407;
   valaddr_reg:x3; val_offset:256*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 256*FLEN/8, x4, x1, x2)

inst_129:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x407; op2val:0x0;
   valaddr_reg:x3; val_offset:258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 258*FLEN/8, x4, x1, x2)

inst_130:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x7fc;
   valaddr_reg:x3; val_offset:260*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 260*FLEN/8, x4, x1, x2)

inst_131:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7fc; op2val:0x0;
   valaddr_reg:x3; val_offset:262*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 262*FLEN/8, x4, x1, x2)

inst_132:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x403;
   valaddr_reg:x3; val_offset:264*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 264*FLEN/8, x4, x1, x2)

inst_133:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x403; op2val:0x0;
   valaddr_reg:x3; val_offset:266*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 266*FLEN/8, x4, x1, x2)

inst_134:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x7fe;
   valaddr_reg:x3; val_offset:268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 268*FLEN/8, x4, x1, x2)

inst_135:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7fe; op2val:0x0;
   valaddr_reg:x3; val_offset:270*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 270*FLEN/8, x4, x1, x2)

inst_136:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x401;
   valaddr_reg:x3; val_offset:272*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 272*FLEN/8, x4, x1, x2)

inst_137:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x401; op2val:0x0;
   valaddr_reg:x3; val_offset:274*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 274*FLEN/8, x4, x1, x2)

inst_138:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x800;
   valaddr_reg:x3; val_offset:276*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 276*FLEN/8, x4, x1, x2)

inst_139:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x800; op2val:0x0;
   valaddr_reg:x3; val_offset:278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 278*FLEN/8, x4, x1, x2)

inst_140:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xbff;
   valaddr_reg:x3; val_offset:280*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 280*FLEN/8, x4, x1, x2)

inst_141:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbff; op2val:0x0;
   valaddr_reg:x3; val_offset:282*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 282*FLEN/8, x4, x1, x2)

inst_142:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xa00;
   valaddr_reg:x3; val_offset:284*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 284*FLEN/8, x4, x1, x2)

inst_143:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa00; op2val:0x0;
   valaddr_reg:x3; val_offset:286*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 286*FLEN/8, x4, x1, x2)

inst_144:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x9ff;
   valaddr_reg:x3; val_offset:288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 288*FLEN/8, x4, x1, x2)

inst_145:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9ff; op2val:0x0;
   valaddr_reg:x3; val_offset:290*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 290*FLEN/8, x4, x1, x2)

inst_146:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xb00;
   valaddr_reg:x3; val_offset:292*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 292*FLEN/8, x4, x1, x2)

inst_147:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb00; op2val:0x0;
   valaddr_reg:x3; val_offset:294*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 294*FLEN/8, x4, x1, x2)

inst_148:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x8ff;
   valaddr_reg:x3; val_offset:296*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 296*FLEN/8, x4, x1, x2)

inst_149:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ff; op2val:0x0;
   valaddr_reg:x3; val_offset:298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 298*FLEN/8, x4, x1, x2)

inst_150:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xb80;
   valaddr_reg:x3; val_offset:300*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 300*FLEN/8, x4, x1, x2)

inst_151:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb80; op2val:0x0;
   valaddr_reg:x3; val_offset:302*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 302*FLEN/8, x4, x1, x2)

inst_152:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x87f;
   valaddr_reg:x3; val_offset:304*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 304*FLEN/8, x4, x1, x2)

inst_153:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f; op2val:0x0;
   valaddr_reg:x3; val_offset:306*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 306*FLEN/8, x4, x1, x2)

inst_154:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xbc0;
   valaddr_reg:x3; val_offset:308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 308*FLEN/8, x4, x1, x2)

inst_155:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc0; op2val:0x0;
   valaddr_reg:x3; val_offset:310*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 310*FLEN/8, x4, x1, x2)

inst_156:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x83f;
   valaddr_reg:x3; val_offset:312*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 312*FLEN/8, x4, x1, x2)

inst_157:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f; op2val:0x0;
   valaddr_reg:x3; val_offset:314*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 314*FLEN/8, x4, x1, x2)

inst_158:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xbe0;
   valaddr_reg:x3; val_offset:316*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 316*FLEN/8, x4, x1, x2)

inst_159:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbe0; op2val:0x0;
   valaddr_reg:x3; val_offset:318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 318*FLEN/8, x4, x1, x2)

inst_160:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x81f;
   valaddr_reg:x3; val_offset:320*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 320*FLEN/8, x4, x1, x2)

inst_161:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81f; op2val:0x0;
   valaddr_reg:x3; val_offset:322*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 322*FLEN/8, x4, x1, x2)

inst_162:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xbf0;
   valaddr_reg:x3; val_offset:324*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 324*FLEN/8, x4, x1, x2)

inst_163:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbf0; op2val:0x0;
   valaddr_reg:x3; val_offset:326*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 326*FLEN/8, x4, x1, x2)

inst_164:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x80f;
   valaddr_reg:x3; val_offset:328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 328*FLEN/8, x4, x1, x2)

inst_165:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x80f; op2val:0x0;
   valaddr_reg:x3; val_offset:330*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 330*FLEN/8, x4, x1, x2)

inst_166:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xbf8;
   valaddr_reg:x3; val_offset:332*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 332*FLEN/8, x4, x1, x2)

inst_167:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbf8; op2val:0x0;
   valaddr_reg:x3; val_offset:334*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 334*FLEN/8, x4, x1, x2)

inst_168:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x807;
   valaddr_reg:x3; val_offset:336*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 336*FLEN/8, x4, x1, x2)

inst_169:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x807; op2val:0x0;
   valaddr_reg:x3; val_offset:338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 338*FLEN/8, x4, x1, x2)

inst_170:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xbfc;
   valaddr_reg:x3; val_offset:340*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 340*FLEN/8, x4, x1, x2)

inst_171:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbfc; op2val:0x0;
   valaddr_reg:x3; val_offset:342*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 342*FLEN/8, x4, x1, x2)

inst_172:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x803;
   valaddr_reg:x3; val_offset:344*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 344*FLEN/8, x4, x1, x2)

inst_173:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x803; op2val:0x0;
   valaddr_reg:x3; val_offset:346*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 346*FLEN/8, x4, x1, x2)

inst_174:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xbfe;
   valaddr_reg:x3; val_offset:348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 348*FLEN/8, x4, x1, x2)

inst_175:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbfe; op2val:0x0;
   valaddr_reg:x3; val_offset:350*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 350*FLEN/8, x4, x1, x2)

inst_176:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x801;
   valaddr_reg:x3; val_offset:352*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 352*FLEN/8, x4, x1, x2)

inst_177:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x801; op2val:0x0;
   valaddr_reg:x3; val_offset:354*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 354*FLEN/8, x4, x1, x2)

inst_178:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xc00;
   valaddr_reg:x3; val_offset:356*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 356*FLEN/8, x4, x1, x2)

inst_179:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc00; op2val:0x0;
   valaddr_reg:x3; val_offset:358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 358*FLEN/8, x4, x1, x2)

inst_180:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xfff;
   valaddr_reg:x3; val_offset:360*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 360*FLEN/8, x4, x1, x2)

inst_181:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfff; op2val:0x0;
   valaddr_reg:x3; val_offset:362*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 362*FLEN/8, x4, x1, x2)

inst_182:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xe00;
   valaddr_reg:x3; val_offset:364*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 364*FLEN/8, x4, x1, x2)

inst_183:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe00; op2val:0x0;
   valaddr_reg:x3; val_offset:366*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 366*FLEN/8, x4, x1, x2)

inst_184:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xdff;
   valaddr_reg:x3; val_offset:368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 368*FLEN/8, x4, x1, x2)

inst_185:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdff; op2val:0x0;
   valaddr_reg:x3; val_offset:370*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 370*FLEN/8, x4, x1, x2)

inst_186:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xf00;
   valaddr_reg:x3; val_offset:372*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 372*FLEN/8, x4, x1, x2)

inst_187:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf00; op2val:0x0;
   valaddr_reg:x3; val_offset:374*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 374*FLEN/8, x4, x1, x2)

inst_188:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xcff;
   valaddr_reg:x3; val_offset:376*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 376*FLEN/8, x4, x1, x2)

inst_189:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcff; op2val:0x0;
   valaddr_reg:x3; val_offset:378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 378*FLEN/8, x4, x1, x2)

inst_190:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xf80;
   valaddr_reg:x3; val_offset:380*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 380*FLEN/8, x4, x1, x2)

inst_191:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf80; op2val:0x0;
   valaddr_reg:x3; val_offset:382*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 382*FLEN/8, x4, x1, x2)

inst_192:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xc7f;
   valaddr_reg:x3; val_offset:384*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 384*FLEN/8, x4, x1, x2)

inst_193:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc7f; op2val:0x0;
   valaddr_reg:x3; val_offset:386*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 386*FLEN/8, x4, x1, x2)

inst_194:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xfc0;
   valaddr_reg:x3; val_offset:388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 388*FLEN/8, x4, x1, x2)

inst_195:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfc0; op2val:0x0;
   valaddr_reg:x3; val_offset:390*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 390*FLEN/8, x4, x1, x2)

inst_196:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xc3f;
   valaddr_reg:x3; val_offset:392*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 392*FLEN/8, x4, x1, x2)

inst_197:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc3f; op2val:0x0;
   valaddr_reg:x3; val_offset:394*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 394*FLEN/8, x4, x1, x2)

inst_198:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xfe0;
   valaddr_reg:x3; val_offset:396*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 396*FLEN/8, x4, x1, x2)

inst_199:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfe0; op2val:0x0;
   valaddr_reg:x3; val_offset:398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 398*FLEN/8, x4, x1, x2)

inst_200:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xc1f;
   valaddr_reg:x3; val_offset:400*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 400*FLEN/8, x4, x1, x2)

inst_201:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc1f; op2val:0x0;
   valaddr_reg:x3; val_offset:402*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 402*FLEN/8, x4, x1, x2)

inst_202:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xff0;
   valaddr_reg:x3; val_offset:404*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 404*FLEN/8, x4, x1, x2)

inst_203:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xff0; op2val:0x0;
   valaddr_reg:x3; val_offset:406*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 406*FLEN/8, x4, x1, x2)

inst_204:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xc0f;
   valaddr_reg:x3; val_offset:408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 408*FLEN/8, x4, x1, x2)

inst_205:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc0f; op2val:0x0;
   valaddr_reg:x3; val_offset:410*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 410*FLEN/8, x4, x1, x2)

inst_206:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xff8;
   valaddr_reg:x3; val_offset:412*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 412*FLEN/8, x4, x1, x2)

inst_207:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xff8; op2val:0x0;
   valaddr_reg:x3; val_offset:414*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 414*FLEN/8, x4, x1, x2)

inst_208:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xc07;
   valaddr_reg:x3; val_offset:416*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 416*FLEN/8, x4, x1, x2)

inst_209:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc07; op2val:0x0;
   valaddr_reg:x3; val_offset:418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 418*FLEN/8, x4, x1, x2)

inst_210:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xffc;
   valaddr_reg:x3; val_offset:420*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 420*FLEN/8, x4, x1, x2)

inst_211:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xffc; op2val:0x0;
   valaddr_reg:x3; val_offset:422*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 422*FLEN/8, x4, x1, x2)

inst_212:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xc03;
   valaddr_reg:x3; val_offset:424*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 424*FLEN/8, x4, x1, x2)

inst_213:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc03; op2val:0x0;
   valaddr_reg:x3; val_offset:426*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 426*FLEN/8, x4, x1, x2)

inst_214:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xffe;
   valaddr_reg:x3; val_offset:428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 428*FLEN/8, x4, x1, x2)

inst_215:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xffe; op2val:0x0;
   valaddr_reg:x3; val_offset:430*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 430*FLEN/8, x4, x1, x2)

inst_216:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0xc01;
   valaddr_reg:x3; val_offset:432*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 432*FLEN/8, x4, x1, x2)

inst_217:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc01; op2val:0x0;
   valaddr_reg:x3; val_offset:434*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 434*FLEN/8, x4, x1, x2)

inst_218:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8001;
   valaddr_reg:x3; val_offset:436*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 436*FLEN/8, x4, x1, x2)

inst_219:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8000;
   valaddr_reg:x3; val_offset:438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 438*FLEN/8, x4, x1, x2)

inst_220:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x83ff;
   valaddr_reg:x3; val_offset:440*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 440*FLEN/8, x4, x1, x2)

inst_221:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8000;
   valaddr_reg:x3; val_offset:442*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 442*FLEN/8, x4, x1, x2)

inst_222:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8200;
   valaddr_reg:x3; val_offset:444*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 444*FLEN/8, x4, x1, x2)

inst_223:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8200; op2val:0x8000;
   valaddr_reg:x3; val_offset:446*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 446*FLEN/8, x4, x1, x2)

inst_224:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x81ff;
   valaddr_reg:x3; val_offset:448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 448*FLEN/8, x4, x1, x2)

inst_225:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81ff; op2val:0x8000;
   valaddr_reg:x3; val_offset:450*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 450*FLEN/8, x4, x1, x2)

inst_226:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8300;
   valaddr_reg:x3; val_offset:452*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 452*FLEN/8, x4, x1, x2)

inst_227:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8300; op2val:0x8000;
   valaddr_reg:x3; val_offset:454*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 454*FLEN/8, x4, x1, x2)

inst_228:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x80ff;
   valaddr_reg:x3; val_offset:456*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 456*FLEN/8, x4, x1, x2)

inst_229:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x80ff; op2val:0x8000;
   valaddr_reg:x3; val_offset:458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 458*FLEN/8, x4, x1, x2)

inst_230:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8380;
   valaddr_reg:x3; val_offset:460*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 460*FLEN/8, x4, x1, x2)

inst_231:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8380; op2val:0x8000;
   valaddr_reg:x3; val_offset:462*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 462*FLEN/8, x4, x1, x2)

inst_232:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x807f;
   valaddr_reg:x3; val_offset:464*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 464*FLEN/8, x4, x1, x2)

inst_233:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x807f; op2val:0x8000;
   valaddr_reg:x3; val_offset:466*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 466*FLEN/8, x4, x1, x2)

inst_234:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x83c0;
   valaddr_reg:x3; val_offset:468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 468*FLEN/8, x4, x1, x2)

inst_235:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83c0; op2val:0x8000;
   valaddr_reg:x3; val_offset:470*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 470*FLEN/8, x4, x1, x2)

inst_236:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x803f;
   valaddr_reg:x3; val_offset:472*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 472*FLEN/8, x4, x1, x2)

inst_237:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x803f; op2val:0x8000;
   valaddr_reg:x3; val_offset:474*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 474*FLEN/8, x4, x1, x2)

inst_238:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x83e0;
   valaddr_reg:x3; val_offset:476*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 476*FLEN/8, x4, x1, x2)

inst_239:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83e0; op2val:0x8000;
   valaddr_reg:x3; val_offset:478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 478*FLEN/8, x4, x1, x2)

inst_240:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x801f;
   valaddr_reg:x3; val_offset:480*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 480*FLEN/8, x4, x1, x2)

inst_241:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x801f; op2val:0x8000;
   valaddr_reg:x3; val_offset:482*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 482*FLEN/8, x4, x1, x2)

inst_242:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x83f0;
   valaddr_reg:x3; val_offset:484*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 484*FLEN/8, x4, x1, x2)

inst_243:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f0; op2val:0x8000;
   valaddr_reg:x3; val_offset:486*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 486*FLEN/8, x4, x1, x2)

inst_244:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x800f;
   valaddr_reg:x3; val_offset:488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 488*FLEN/8, x4, x1, x2)

inst_245:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x800f; op2val:0x8000;
   valaddr_reg:x3; val_offset:490*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 490*FLEN/8, x4, x1, x2)

inst_246:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x83f8;
   valaddr_reg:x3; val_offset:492*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 492*FLEN/8, x4, x1, x2)

inst_247:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f8; op2val:0x8000;
   valaddr_reg:x3; val_offset:494*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 494*FLEN/8, x4, x1, x2)

inst_248:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8007;
   valaddr_reg:x3; val_offset:496*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 496*FLEN/8, x4, x1, x2)

inst_249:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8007; op2val:0x8000;
   valaddr_reg:x3; val_offset:498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 498*FLEN/8, x4, x1, x2)

inst_250:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x83fc;
   valaddr_reg:x3; val_offset:500*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 500*FLEN/8, x4, x1, x2)

inst_251:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83fc; op2val:0x8000;
   valaddr_reg:x3; val_offset:502*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 502*FLEN/8, x4, x1, x2)

inst_252:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8003;
   valaddr_reg:x3; val_offset:504*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 504*FLEN/8, x4, x1, x2)

inst_253:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8003; op2val:0x8000;
   valaddr_reg:x3; val_offset:506*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 506*FLEN/8, x4, x1, x2)

inst_254:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x83fe;
   valaddr_reg:x3; val_offset:508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 508*FLEN/8, x4, x1, x2)

inst_255:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83fe; op2val:0x8000;
   valaddr_reg:x3; val_offset:510*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 510*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_256:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x1b6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x81b6;
   valaddr_reg:x3; val_offset:512*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 512*FLEN/8, x4, x1, x2)

inst_257:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x1b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81b6; op2val:0x8000;
   valaddr_reg:x3; val_offset:514*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 514*FLEN/8, x4, x1, x2)

inst_258:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x836d;
   valaddr_reg:x3; val_offset:516*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 516*FLEN/8, x4, x1, x2)

inst_259:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x36d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x836d; op2val:0x8000;
   valaddr_reg:x3; val_offset:518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 518*FLEN/8, x4, x1, x2)

inst_260:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x0cc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x80cc;
   valaddr_reg:x3; val_offset:520*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 520*FLEN/8, x4, x1, x2)

inst_261:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x0cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x80cc; op2val:0x8000;
   valaddr_reg:x3; val_offset:522*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 522*FLEN/8, x4, x1, x2)

inst_262:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x333 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8333;
   valaddr_reg:x3; val_offset:524*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 524*FLEN/8, x4, x1, x2)

inst_263:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x333 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8333; op2val:0x8000;
   valaddr_reg:x3; val_offset:526*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 526*FLEN/8, x4, x1, x2)

inst_264:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x1dd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x81dd;
   valaddr_reg:x3; val_offset:528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 528*FLEN/8, x4, x1, x2)

inst_265:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x1dd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81dd; op2val:0x8000;
   valaddr_reg:x3; val_offset:530*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 530*FLEN/8, x4, x1, x2)

inst_266:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x222 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8222;
   valaddr_reg:x3; val_offset:532*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 532*FLEN/8, x4, x1, x2)

inst_267:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x222 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8222; op2val:0x8000;
   valaddr_reg:x3; val_offset:534*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 534*FLEN/8, x4, x1, x2)

inst_268:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x124 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8124;
   valaddr_reg:x3; val_offset:536*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 536*FLEN/8, x4, x1, x2)

inst_269:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8124; op2val:0x8000;
   valaddr_reg:x3; val_offset:538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 538*FLEN/8, x4, x1, x2)

inst_270:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2db and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x82db;
   valaddr_reg:x3; val_offset:540*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 540*FLEN/8, x4, x1, x2)

inst_271:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x2db and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x82db; op2val:0x8000;
   valaddr_reg:x3; val_offset:542*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 542*FLEN/8, x4, x1, x2)

inst_272:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x199 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8199;
   valaddr_reg:x3; val_offset:544*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 544*FLEN/8, x4, x1, x2)

inst_273:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x199 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8199; op2val:0x8000;
   valaddr_reg:x3; val_offset:546*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 546*FLEN/8, x4, x1, x2)

inst_274:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8266;
   valaddr_reg:x3; val_offset:548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 548*FLEN/8, x4, x1, x2)

inst_275:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x266 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8266; op2val:0x8000;
   valaddr_reg:x3; val_offset:550*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 550*FLEN/8, x4, x1, x2)

inst_276:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x5400;
   valaddr_reg:x3; val_offset:552*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 552*FLEN/8, x4, x1, x2)

inst_277:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5400; op2val:0x8000;
   valaddr_reg:x3; val_offset:554*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 554*FLEN/8, x4, x1, x2)

inst_278:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x57ff;
   valaddr_reg:x3; val_offset:556*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 556*FLEN/8, x4, x1, x2)

inst_279:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x57ff; op2val:0x8000;
   valaddr_reg:x3; val_offset:558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 558*FLEN/8, x4, x1, x2)

inst_280:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x5600;
   valaddr_reg:x3; val_offset:560*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 560*FLEN/8, x4, x1, x2)

inst_281:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5600; op2val:0x8000;
   valaddr_reg:x3; val_offset:562*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 562*FLEN/8, x4, x1, x2)

inst_282:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x55ff;
   valaddr_reg:x3; val_offset:564*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 564*FLEN/8, x4, x1, x2)

inst_283:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x55ff; op2val:0x8000;
   valaddr_reg:x3; val_offset:566*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 566*FLEN/8, x4, x1, x2)

inst_284:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x5700;
   valaddr_reg:x3; val_offset:568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 568*FLEN/8, x4, x1, x2)

inst_285:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5700; op2val:0x8000;
   valaddr_reg:x3; val_offset:570*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 570*FLEN/8, x4, x1, x2)

inst_286:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x54ff;
   valaddr_reg:x3; val_offset:572*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 572*FLEN/8, x4, x1, x2)

inst_287:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x54ff; op2val:0x8000;
   valaddr_reg:x3; val_offset:574*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 574*FLEN/8, x4, x1, x2)

inst_288:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x5780;
   valaddr_reg:x3; val_offset:576*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 576*FLEN/8, x4, x1, x2)

inst_289:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5780; op2val:0x8000;
   valaddr_reg:x3; val_offset:578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 578*FLEN/8, x4, x1, x2)

inst_290:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x547f;
   valaddr_reg:x3; val_offset:580*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 580*FLEN/8, x4, x1, x2)

inst_291:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x547f; op2val:0x8000;
   valaddr_reg:x3; val_offset:582*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 582*FLEN/8, x4, x1, x2)

inst_292:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x57c0;
   valaddr_reg:x3; val_offset:584*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 584*FLEN/8, x4, x1, x2)

inst_293:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x57c0; op2val:0x8000;
   valaddr_reg:x3; val_offset:586*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 586*FLEN/8, x4, x1, x2)

inst_294:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x543f;
   valaddr_reg:x3; val_offset:588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 588*FLEN/8, x4, x1, x2)

inst_295:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x543f; op2val:0x8000;
   valaddr_reg:x3; val_offset:590*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 590*FLEN/8, x4, x1, x2)

inst_296:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x57e0;
   valaddr_reg:x3; val_offset:592*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 592*FLEN/8, x4, x1, x2)

inst_297:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x57e0; op2val:0x8000;
   valaddr_reg:x3; val_offset:594*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 594*FLEN/8, x4, x1, x2)

inst_298:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x541f;
   valaddr_reg:x3; val_offset:596*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 596*FLEN/8, x4, x1, x2)

inst_299:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x541f; op2val:0x8000;
   valaddr_reg:x3; val_offset:598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 598*FLEN/8, x4, x1, x2)

inst_300:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x57f0;
   valaddr_reg:x3; val_offset:600*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 600*FLEN/8, x4, x1, x2)

inst_301:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x57f0; op2val:0x8000;
   valaddr_reg:x3; val_offset:602*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 602*FLEN/8, x4, x1, x2)

inst_302:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x540f;
   valaddr_reg:x3; val_offset:604*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 604*FLEN/8, x4, x1, x2)

inst_303:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x540f; op2val:0x8000;
   valaddr_reg:x3; val_offset:606*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 606*FLEN/8, x4, x1, x2)

inst_304:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x57f8;
   valaddr_reg:x3; val_offset:608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 608*FLEN/8, x4, x1, x2)

inst_305:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x57f8; op2val:0x8000;
   valaddr_reg:x3; val_offset:610*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 610*FLEN/8, x4, x1, x2)

inst_306:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x5407;
   valaddr_reg:x3; val_offset:612*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 612*FLEN/8, x4, x1, x2)

inst_307:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5407; op2val:0x8000;
   valaddr_reg:x3; val_offset:614*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 614*FLEN/8, x4, x1, x2)

inst_308:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x57fc;
   valaddr_reg:x3; val_offset:616*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 616*FLEN/8, x4, x1, x2)

inst_309:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x57fc; op2val:0x8000;
   valaddr_reg:x3; val_offset:618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 618*FLEN/8, x4, x1, x2)

inst_310:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x5403;
   valaddr_reg:x3; val_offset:620*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 620*FLEN/8, x4, x1, x2)

inst_311:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5403; op2val:0x8000;
   valaddr_reg:x3; val_offset:622*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 622*FLEN/8, x4, x1, x2)

inst_312:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x57fe;
   valaddr_reg:x3; val_offset:624*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 624*FLEN/8, x4, x1, x2)

inst_313:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x57fe; op2val:0x8000;
   valaddr_reg:x3; val_offset:626*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 626*FLEN/8, x4, x1, x2)

inst_314:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x15 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x5401;
   valaddr_reg:x3; val_offset:628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 628*FLEN/8, x4, x1, x2)

inst_315:
// fs1 == 0 and fe1 == 0x15 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5401; op2val:0x8000;
   valaddr_reg:x3; val_offset:630*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 630*FLEN/8, x4, x1, x2)

inst_316:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8400;
   valaddr_reg:x3; val_offset:632*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 632*FLEN/8, x4, x1, x2)

inst_317:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8000;
   valaddr_reg:x3; val_offset:634*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 634*FLEN/8, x4, x1, x2)

inst_318:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x87ff;
   valaddr_reg:x3; val_offset:636*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 636*FLEN/8, x4, x1, x2)

inst_319:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87ff; op2val:0x8000;
   valaddr_reg:x3; val_offset:638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 638*FLEN/8, x4, x1, x2)

inst_320:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8600;
   valaddr_reg:x3; val_offset:640*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 640*FLEN/8, x4, x1, x2)

inst_321:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8600; op2val:0x8000;
   valaddr_reg:x3; val_offset:642*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 642*FLEN/8, x4, x1, x2)

inst_322:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x85ff;
   valaddr_reg:x3; val_offset:644*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 644*FLEN/8, x4, x1, x2)

inst_323:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x85ff; op2val:0x8000;
   valaddr_reg:x3; val_offset:646*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 646*FLEN/8, x4, x1, x2)

inst_324:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8700;
   valaddr_reg:x3; val_offset:648*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 648*FLEN/8, x4, x1, x2)

inst_325:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8700; op2val:0x8000;
   valaddr_reg:x3; val_offset:650*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 650*FLEN/8, x4, x1, x2)

inst_326:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x84ff;
   valaddr_reg:x3; val_offset:652*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 652*FLEN/8, x4, x1, x2)

inst_327:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x84ff; op2val:0x8000;
   valaddr_reg:x3; val_offset:654*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 654*FLEN/8, x4, x1, x2)

inst_328:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8780;
   valaddr_reg:x3; val_offset:656*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 656*FLEN/8, x4, x1, x2)

inst_329:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8780; op2val:0x8000;
   valaddr_reg:x3; val_offset:658*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 658*FLEN/8, x4, x1, x2)

inst_330:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x847f;
   valaddr_reg:x3; val_offset:660*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 660*FLEN/8, x4, x1, x2)

inst_331:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x847f; op2val:0x8000;
   valaddr_reg:x3; val_offset:662*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 662*FLEN/8, x4, x1, x2)

inst_332:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x87c0;
   valaddr_reg:x3; val_offset:664*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 664*FLEN/8, x4, x1, x2)

inst_333:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87c0; op2val:0x8000;
   valaddr_reg:x3; val_offset:666*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 666*FLEN/8, x4, x1, x2)

inst_334:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x843f;
   valaddr_reg:x3; val_offset:668*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 668*FLEN/8, x4, x1, x2)

inst_335:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x843f; op2val:0x8000;
   valaddr_reg:x3; val_offset:670*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 670*FLEN/8, x4, x1, x2)

inst_336:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x87e0;
   valaddr_reg:x3; val_offset:672*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 672*FLEN/8, x4, x1, x2)

inst_337:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87e0; op2val:0x8000;
   valaddr_reg:x3; val_offset:674*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 674*FLEN/8, x4, x1, x2)

inst_338:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x841f;
   valaddr_reg:x3; val_offset:676*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 676*FLEN/8, x4, x1, x2)

inst_339:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x841f; op2val:0x8000;
   valaddr_reg:x3; val_offset:678*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 678*FLEN/8, x4, x1, x2)

inst_340:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x87f0;
   valaddr_reg:x3; val_offset:680*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 680*FLEN/8, x4, x1, x2)

inst_341:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f0; op2val:0x8000;
   valaddr_reg:x3; val_offset:682*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 682*FLEN/8, x4, x1, x2)

inst_342:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x840f;
   valaddr_reg:x3; val_offset:684*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 684*FLEN/8, x4, x1, x2)

inst_343:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x840f; op2val:0x8000;
   valaddr_reg:x3; val_offset:686*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 686*FLEN/8, x4, x1, x2)

inst_344:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x87f8;
   valaddr_reg:x3; val_offset:688*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 688*FLEN/8, x4, x1, x2)

inst_345:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f8; op2val:0x8000;
   valaddr_reg:x3; val_offset:690*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 690*FLEN/8, x4, x1, x2)

inst_346:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8407;
   valaddr_reg:x3; val_offset:692*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 692*FLEN/8, x4, x1, x2)

inst_347:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8407; op2val:0x8000;
   valaddr_reg:x3; val_offset:694*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 694*FLEN/8, x4, x1, x2)

inst_348:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x87fc;
   valaddr_reg:x3; val_offset:696*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 696*FLEN/8, x4, x1, x2)

inst_349:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87fc; op2val:0x8000;
   valaddr_reg:x3; val_offset:698*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 698*FLEN/8, x4, x1, x2)

inst_350:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8403;
   valaddr_reg:x3; val_offset:700*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 700*FLEN/8, x4, x1, x2)

inst_351:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8403; op2val:0x8000;
   valaddr_reg:x3; val_offset:702*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 702*FLEN/8, x4, x1, x2)

inst_352:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x87fe;
   valaddr_reg:x3; val_offset:704*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 704*FLEN/8, x4, x1, x2)

inst_353:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87fe; op2val:0x8000;
   valaddr_reg:x3; val_offset:706*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 706*FLEN/8, x4, x1, x2)

inst_354:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8401;
   valaddr_reg:x3; val_offset:708*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 708*FLEN/8, x4, x1, x2)

inst_355:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8401; op2val:0x8000;
   valaddr_reg:x3; val_offset:710*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 710*FLEN/8, x4, x1, x2)

inst_356:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8800;
   valaddr_reg:x3; val_offset:712*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 712*FLEN/8, x4, x1, x2)

inst_357:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8800; op2val:0x8000;
   valaddr_reg:x3; val_offset:714*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 714*FLEN/8, x4, x1, x2)

inst_358:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8bff;
   valaddr_reg:x3; val_offset:716*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 716*FLEN/8, x4, x1, x2)

inst_359:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bff; op2val:0x8000;
   valaddr_reg:x3; val_offset:718*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 718*FLEN/8, x4, x1, x2)

inst_360:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8a00;
   valaddr_reg:x3; val_offset:720*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 720*FLEN/8, x4, x1, x2)

inst_361:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8a00; op2val:0x8000;
   valaddr_reg:x3; val_offset:722*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 722*FLEN/8, x4, x1, x2)

inst_362:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x89ff;
   valaddr_reg:x3; val_offset:724*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 724*FLEN/8, x4, x1, x2)

inst_363:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x89ff; op2val:0x8000;
   valaddr_reg:x3; val_offset:726*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 726*FLEN/8, x4, x1, x2)

inst_364:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8b00;
   valaddr_reg:x3; val_offset:728*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 728*FLEN/8, x4, x1, x2)

inst_365:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8b00; op2val:0x8000;
   valaddr_reg:x3; val_offset:730*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 730*FLEN/8, x4, x1, x2)

inst_366:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x88ff;
   valaddr_reg:x3; val_offset:732*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 732*FLEN/8, x4, x1, x2)

inst_367:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x88ff; op2val:0x8000;
   valaddr_reg:x3; val_offset:734*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 734*FLEN/8, x4, x1, x2)

inst_368:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8b80;
   valaddr_reg:x3; val_offset:736*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 736*FLEN/8, x4, x1, x2)

inst_369:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8b80; op2val:0x8000;
   valaddr_reg:x3; val_offset:738*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 738*FLEN/8, x4, x1, x2)

inst_370:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x887f;
   valaddr_reg:x3; val_offset:740*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 740*FLEN/8, x4, x1, x2)

inst_371:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x887f; op2val:0x8000;
   valaddr_reg:x3; val_offset:742*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 742*FLEN/8, x4, x1, x2)

inst_372:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8bc0;
   valaddr_reg:x3; val_offset:744*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 744*FLEN/8, x4, x1, x2)

inst_373:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bc0; op2val:0x8000;
   valaddr_reg:x3; val_offset:746*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 746*FLEN/8, x4, x1, x2)

inst_374:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x883f;
   valaddr_reg:x3; val_offset:748*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 748*FLEN/8, x4, x1, x2)

inst_375:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x883f; op2val:0x8000;
   valaddr_reg:x3; val_offset:750*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 750*FLEN/8, x4, x1, x2)

inst_376:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8be0;
   valaddr_reg:x3; val_offset:752*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 752*FLEN/8, x4, x1, x2)

inst_377:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8be0; op2val:0x8000;
   valaddr_reg:x3; val_offset:754*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 754*FLEN/8, x4, x1, x2)

inst_378:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x881f;
   valaddr_reg:x3; val_offset:756*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 756*FLEN/8, x4, x1, x2)

inst_379:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x881f; op2val:0x8000;
   valaddr_reg:x3; val_offset:758*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 758*FLEN/8, x4, x1, x2)

inst_380:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8bf0;
   valaddr_reg:x3; val_offset:760*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 760*FLEN/8, x4, x1, x2)

inst_381:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bf0; op2val:0x8000;
   valaddr_reg:x3; val_offset:762*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 762*FLEN/8, x4, x1, x2)

inst_382:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x880f;
   valaddr_reg:x3; val_offset:764*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 764*FLEN/8, x4, x1, x2)

inst_383:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x880f; op2val:0x8000;
   valaddr_reg:x3; val_offset:766*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 766*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_384:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8bf8;
   valaddr_reg:x3; val_offset:768*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 768*FLEN/8, x4, x1, x2)

inst_385:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bf8; op2val:0x8000;
   valaddr_reg:x3; val_offset:770*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 770*FLEN/8, x4, x1, x2)

inst_386:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8807;
   valaddr_reg:x3; val_offset:772*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 772*FLEN/8, x4, x1, x2)

inst_387:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8807; op2val:0x8000;
   valaddr_reg:x3; val_offset:774*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 774*FLEN/8, x4, x1, x2)

inst_388:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8bfc;
   valaddr_reg:x3; val_offset:776*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 776*FLEN/8, x4, x1, x2)

inst_389:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bfc; op2val:0x8000;
   valaddr_reg:x3; val_offset:778*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 778*FLEN/8, x4, x1, x2)

inst_390:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8803;
   valaddr_reg:x3; val_offset:780*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 780*FLEN/8, x4, x1, x2)

inst_391:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8803; op2val:0x8000;
   valaddr_reg:x3; val_offset:782*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 782*FLEN/8, x4, x1, x2)

inst_392:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8bfe;
   valaddr_reg:x3; val_offset:784*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 784*FLEN/8, x4, x1, x2)

inst_393:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bfe; op2val:0x8000;
   valaddr_reg:x3; val_offset:786*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 786*FLEN/8, x4, x1, x2)

inst_394:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8801;
   valaddr_reg:x3; val_offset:788*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 788*FLEN/8, x4, x1, x2)

inst_395:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8801; op2val:0x8000;
   valaddr_reg:x3; val_offset:790*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 790*FLEN/8, x4, x1, x2)

inst_396:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8c00;
   valaddr_reg:x3; val_offset:792*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 792*FLEN/8, x4, x1, x2)

inst_397:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c00; op2val:0x8000;
   valaddr_reg:x3; val_offset:794*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 794*FLEN/8, x4, x1, x2)

inst_398:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8fff;
   valaddr_reg:x3; val_offset:796*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 796*FLEN/8, x4, x1, x2)

inst_399:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8fff; op2val:0x8000;
   valaddr_reg:x3; val_offset:798*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 798*FLEN/8, x4, x1, x2)

inst_400:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8e00;
   valaddr_reg:x3; val_offset:800*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 800*FLEN/8, x4, x1, x2)

inst_401:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8e00; op2val:0x8000;
   valaddr_reg:x3; val_offset:802*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 802*FLEN/8, x4, x1, x2)

inst_402:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8dff;
   valaddr_reg:x3; val_offset:804*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 804*FLEN/8, x4, x1, x2)

inst_403:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8dff; op2val:0x8000;
   valaddr_reg:x3; val_offset:806*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 806*FLEN/8, x4, x1, x2)

inst_404:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8f00;
   valaddr_reg:x3; val_offset:808*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 808*FLEN/8, x4, x1, x2)

inst_405:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8f00; op2val:0x8000;
   valaddr_reg:x3; val_offset:810*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 810*FLEN/8, x4, x1, x2)

inst_406:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8cff;
   valaddr_reg:x3; val_offset:812*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 812*FLEN/8, x4, x1, x2)

inst_407:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8cff; op2val:0x8000;
   valaddr_reg:x3; val_offset:814*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 814*FLEN/8, x4, x1, x2)

inst_408:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8f80;
   valaddr_reg:x3; val_offset:816*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 816*FLEN/8, x4, x1, x2)

inst_409:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8f80; op2val:0x8000;
   valaddr_reg:x3; val_offset:818*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 818*FLEN/8, x4, x1, x2)

inst_410:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8c7f;
   valaddr_reg:x3; val_offset:820*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 820*FLEN/8, x4, x1, x2)

inst_411:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c7f; op2val:0x8000;
   valaddr_reg:x3; val_offset:822*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 822*FLEN/8, x4, x1, x2)

inst_412:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8fc0;
   valaddr_reg:x3; val_offset:824*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 824*FLEN/8, x4, x1, x2)

inst_413:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8fc0; op2val:0x8000;
   valaddr_reg:x3; val_offset:826*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 826*FLEN/8, x4, x1, x2)

inst_414:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8c3f;
   valaddr_reg:x3; val_offset:828*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 828*FLEN/8, x4, x1, x2)

inst_415:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c3f; op2val:0x8000;
   valaddr_reg:x3; val_offset:830*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 830*FLEN/8, x4, x1, x2)

inst_416:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8fe0;
   valaddr_reg:x3; val_offset:832*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 832*FLEN/8, x4, x1, x2)

inst_417:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8fe0; op2val:0x8000;
   valaddr_reg:x3; val_offset:834*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 834*FLEN/8, x4, x1, x2)

inst_418:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8c1f;
   valaddr_reg:x3; val_offset:836*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 836*FLEN/8, x4, x1, x2)

inst_419:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c1f; op2val:0x8000;
   valaddr_reg:x3; val_offset:838*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 838*FLEN/8, x4, x1, x2)

inst_420:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8ff0;
   valaddr_reg:x3; val_offset:840*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 840*FLEN/8, x4, x1, x2)

inst_421:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ff0; op2val:0x8000;
   valaddr_reg:x3; val_offset:842*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 842*FLEN/8, x4, x1, x2)

inst_422:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8c0f;
   valaddr_reg:x3; val_offset:844*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 844*FLEN/8, x4, x1, x2)

inst_423:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c0f; op2val:0x8000;
   valaddr_reg:x3; val_offset:846*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 846*FLEN/8, x4, x1, x2)

inst_424:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8ff8;
   valaddr_reg:x3; val_offset:848*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 848*FLEN/8, x4, x1, x2)

inst_425:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ff8; op2val:0x8000;
   valaddr_reg:x3; val_offset:850*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 850*FLEN/8, x4, x1, x2)

inst_426:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8c07;
   valaddr_reg:x3; val_offset:852*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 852*FLEN/8, x4, x1, x2)

inst_427:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c07; op2val:0x8000;
   valaddr_reg:x3; val_offset:854*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 854*FLEN/8, x4, x1, x2)

inst_428:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8ffc;
   valaddr_reg:x3; val_offset:856*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 856*FLEN/8, x4, x1, x2)

inst_429:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ffc; op2val:0x8000;
   valaddr_reg:x3; val_offset:858*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 858*FLEN/8, x4, x1, x2)

inst_430:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8c03;
   valaddr_reg:x3; val_offset:860*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 860*FLEN/8, x4, x1, x2)

inst_431:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c03; op2val:0x8000;
   valaddr_reg:x3; val_offset:862*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 862*FLEN/8, x4, x1, x2)

inst_432:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8ffe;
   valaddr_reg:x3; val_offset:864*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 864*FLEN/8, x4, x1, x2)

inst_433:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ffe; op2val:0x8000;
   valaddr_reg:x3; val_offset:866*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 866*FLEN/8, x4, x1, x2)

inst_434:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8000; op2val:0x8c01;
   valaddr_reg:x3; val_offset:868*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 868*FLEN/8, x4, x1, x2)

inst_435:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c01; op2val:0x8000;
   valaddr_reg:x3; val_offset:870*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 870*FLEN/8, x4, x1, x2)

inst_436:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x400;
   valaddr_reg:x3; val_offset:872*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 872*FLEN/8, x4, x1, x2)

inst_437:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x3c00;
   valaddr_reg:x3; val_offset:874*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 874*FLEN/8, x4, x1, x2)

inst_438:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x7ff;
   valaddr_reg:x3; val_offset:876*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 876*FLEN/8, x4, x1, x2)

inst_439:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:878*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 878*FLEN/8, x4, x1, x2)

inst_440:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x600;
   valaddr_reg:x3; val_offset:880*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 880*FLEN/8, x4, x1, x2)

inst_441:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x600; op2val:0x3c00;
   valaddr_reg:x3; val_offset:882*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 882*FLEN/8, x4, x1, x2)

inst_442:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x5ff;
   valaddr_reg:x3; val_offset:884*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 884*FLEN/8, x4, x1, x2)

inst_443:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:886*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 886*FLEN/8, x4, x1, x2)

inst_444:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x700;
   valaddr_reg:x3; val_offset:888*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 888*FLEN/8, x4, x1, x2)

inst_445:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x700; op2val:0x3c00;
   valaddr_reg:x3; val_offset:890*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 890*FLEN/8, x4, x1, x2)

inst_446:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4ff;
   valaddr_reg:x3; val_offset:892*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 892*FLEN/8, x4, x1, x2)

inst_447:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:894*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 894*FLEN/8, x4, x1, x2)

inst_448:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x780;
   valaddr_reg:x3; val_offset:896*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 896*FLEN/8, x4, x1, x2)

inst_449:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x780; op2val:0x3c00;
   valaddr_reg:x3; val_offset:898*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 898*FLEN/8, x4, x1, x2)

inst_450:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x47f;
   valaddr_reg:x3; val_offset:900*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 900*FLEN/8, x4, x1, x2)

inst_451:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:902*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 902*FLEN/8, x4, x1, x2)

inst_452:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x7c0;
   valaddr_reg:x3; val_offset:904*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 904*FLEN/8, x4, x1, x2)

inst_453:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7c0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:906*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 906*FLEN/8, x4, x1, x2)

inst_454:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x43f;
   valaddr_reg:x3; val_offset:908*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 908*FLEN/8, x4, x1, x2)

inst_455:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x43f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:910*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 910*FLEN/8, x4, x1, x2)

inst_456:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x7e0;
   valaddr_reg:x3; val_offset:912*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 912*FLEN/8, x4, x1, x2)

inst_457:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7e0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:914*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 914*FLEN/8, x4, x1, x2)

inst_458:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x41f;
   valaddr_reg:x3; val_offset:916*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 916*FLEN/8, x4, x1, x2)

inst_459:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x41f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:918*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 918*FLEN/8, x4, x1, x2)

inst_460:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x7f0;
   valaddr_reg:x3; val_offset:920*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 920*FLEN/8, x4, x1, x2)

inst_461:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7f0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:922*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 922*FLEN/8, x4, x1, x2)

inst_462:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x40f;
   valaddr_reg:x3; val_offset:924*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 924*FLEN/8, x4, x1, x2)

inst_463:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x40f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:926*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 926*FLEN/8, x4, x1, x2)

inst_464:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x7f8;
   valaddr_reg:x3; val_offset:928*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 928*FLEN/8, x4, x1, x2)

inst_465:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7f8; op2val:0x3c00;
   valaddr_reg:x3; val_offset:930*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 930*FLEN/8, x4, x1, x2)

inst_466:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x407;
   valaddr_reg:x3; val_offset:932*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 932*FLEN/8, x4, x1, x2)

inst_467:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x407; op2val:0x3c00;
   valaddr_reg:x3; val_offset:934*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 934*FLEN/8, x4, x1, x2)

inst_468:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x7fc;
   valaddr_reg:x3; val_offset:936*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 936*FLEN/8, x4, x1, x2)

inst_469:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7fc; op2val:0x3c00;
   valaddr_reg:x3; val_offset:938*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 938*FLEN/8, x4, x1, x2)

inst_470:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x403;
   valaddr_reg:x3; val_offset:940*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 940*FLEN/8, x4, x1, x2)

inst_471:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x403; op2val:0x3c00;
   valaddr_reg:x3; val_offset:942*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 942*FLEN/8, x4, x1, x2)

inst_472:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x7fe;
   valaddr_reg:x3; val_offset:944*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 944*FLEN/8, x4, x1, x2)

inst_473:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7fe; op2val:0x3c00;
   valaddr_reg:x3; val_offset:946*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 946*FLEN/8, x4, x1, x2)

inst_474:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x401;
   valaddr_reg:x3; val_offset:948*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 948*FLEN/8, x4, x1, x2)

inst_475:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x401; op2val:0x3c00;
   valaddr_reg:x3; val_offset:950*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 950*FLEN/8, x4, x1, x2)

inst_476:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3ffe;
   valaddr_reg:x3; val_offset:952*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 952*FLEN/8, x4, x1, x2)

inst_477:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ffe; op2val:0x3c00;
   valaddr_reg:x3; val_offset:954*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 954*FLEN/8, x4, x1, x2)

inst_478:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3c01;
   valaddr_reg:x3; val_offset:956*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 956*FLEN/8, x4, x1, x2)

inst_479:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x001 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c01; op2val:0x3c00;
   valaddr_reg:x3; val_offset:958*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 958*FLEN/8, x4, x1, x2)

inst_480:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1b6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3db6;
   valaddr_reg:x3; val_offset:960*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 960*FLEN/8, x4, x1, x2)

inst_481:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x1b6 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3db6; op2val:0x3c00;
   valaddr_reg:x3; val_offset:962*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 962*FLEN/8, x4, x1, x2)

inst_482:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x36d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3f6d;
   valaddr_reg:x3; val_offset:964*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 964*FLEN/8, x4, x1, x2)

inst_483:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x36d and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3f6d; op2val:0x3c00;
   valaddr_reg:x3; val_offset:966*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 966*FLEN/8, x4, x1, x2)

inst_484:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0cc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3ccc;
   valaddr_reg:x3; val_offset:968*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 968*FLEN/8, x4, x1, x2)

inst_485:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x0cc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ccc; op2val:0x3c00;
   valaddr_reg:x3; val_offset:970*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 970*FLEN/8, x4, x1, x2)

inst_486:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x333 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3f33;
   valaddr_reg:x3; val_offset:972*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 972*FLEN/8, x4, x1, x2)

inst_487:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x333 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3f33; op2val:0x3c00;
   valaddr_reg:x3; val_offset:974*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 974*FLEN/8, x4, x1, x2)

inst_488:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1dd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3ddd;
   valaddr_reg:x3; val_offset:976*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 976*FLEN/8, x4, x1, x2)

inst_489:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x1dd and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ddd; op2val:0x3c00;
   valaddr_reg:x3; val_offset:978*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 978*FLEN/8, x4, x1, x2)

inst_490:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x222 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3e22;
   valaddr_reg:x3; val_offset:980*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 980*FLEN/8, x4, x1, x2)

inst_491:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x222 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3e22; op2val:0x3c00;
   valaddr_reg:x3; val_offset:982*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 982*FLEN/8, x4, x1, x2)

inst_492:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x124 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3d24;
   valaddr_reg:x3; val_offset:984*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 984*FLEN/8, x4, x1, x2)

inst_493:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x124 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3d24; op2val:0x3c00;
   valaddr_reg:x3; val_offset:986*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 986*FLEN/8, x4, x1, x2)

inst_494:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2db and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3edb;
   valaddr_reg:x3; val_offset:988*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 988*FLEN/8, x4, x1, x2)

inst_495:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x2db and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3edb; op2val:0x3c00;
   valaddr_reg:x3; val_offset:990*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 990*FLEN/8, x4, x1, x2)

inst_496:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x199 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3d99;
   valaddr_reg:x3; val_offset:992*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 992*FLEN/8, x4, x1, x2)

inst_497:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x199 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3d99; op2val:0x3c00;
   valaddr_reg:x3; val_offset:994*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 994*FLEN/8, x4, x1, x2)

inst_498:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3e66;
   valaddr_reg:x3; val_offset:996*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 996*FLEN/8, x4, x1, x2)

inst_499:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x266 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3e66; op2val:0x3c00;
   valaddr_reg:x3; val_offset:998*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 998*FLEN/8, x4, x1, x2)

inst_500:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x5000;
   valaddr_reg:x3; val_offset:1000*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1000*FLEN/8, x4, x1, x2)

inst_501:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5000; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1002*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1002*FLEN/8, x4, x1, x2)

inst_502:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x53ff;
   valaddr_reg:x3; val_offset:1004*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1004*FLEN/8, x4, x1, x2)

inst_503:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x53ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1006*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1006*FLEN/8, x4, x1, x2)

inst_504:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x5200;
   valaddr_reg:x3; val_offset:1008*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1008*FLEN/8, x4, x1, x2)

inst_505:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5200; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1010*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1010*FLEN/8, x4, x1, x2)

inst_506:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x51ff;
   valaddr_reg:x3; val_offset:1012*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1012*FLEN/8, x4, x1, x2)

inst_507:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x51ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1014*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1014*FLEN/8, x4, x1, x2)

inst_508:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x5300;
   valaddr_reg:x3; val_offset:1016*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1016*FLEN/8, x4, x1, x2)

inst_509:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5300; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1018*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1018*FLEN/8, x4, x1, x2)

inst_510:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x50ff;
   valaddr_reg:x3; val_offset:1020*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1020*FLEN/8, x4, x1, x2)

inst_511:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x50ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1022*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1022*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_512:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x5380;
   valaddr_reg:x3; val_offset:1024*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1024*FLEN/8, x4, x1, x2)

inst_513:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5380; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1026*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1026*FLEN/8, x4, x1, x2)

inst_514:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x507f;
   valaddr_reg:x3; val_offset:1028*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1028*FLEN/8, x4, x1, x2)

inst_515:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x507f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1030*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1030*FLEN/8, x4, x1, x2)

inst_516:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x53c0;
   valaddr_reg:x3; val_offset:1032*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1032*FLEN/8, x4, x1, x2)

inst_517:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x53c0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1034*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1034*FLEN/8, x4, x1, x2)

inst_518:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x503f;
   valaddr_reg:x3; val_offset:1036*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1036*FLEN/8, x4, x1, x2)

inst_519:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x503f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1038*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1038*FLEN/8, x4, x1, x2)

inst_520:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x53e0;
   valaddr_reg:x3; val_offset:1040*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1040*FLEN/8, x4, x1, x2)

inst_521:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x53e0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1042*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1042*FLEN/8, x4, x1, x2)

inst_522:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x501f;
   valaddr_reg:x3; val_offset:1044*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1044*FLEN/8, x4, x1, x2)

inst_523:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x501f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1046*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1046*FLEN/8, x4, x1, x2)

inst_524:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x53f0;
   valaddr_reg:x3; val_offset:1048*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1048*FLEN/8, x4, x1, x2)

inst_525:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x53f0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1050*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1050*FLEN/8, x4, x1, x2)

inst_526:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x500f;
   valaddr_reg:x3; val_offset:1052*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1052*FLEN/8, x4, x1, x2)

inst_527:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x500f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1054*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1054*FLEN/8, x4, x1, x2)

inst_528:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x53f8;
   valaddr_reg:x3; val_offset:1056*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1056*FLEN/8, x4, x1, x2)

inst_529:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x53f8; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1058*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1058*FLEN/8, x4, x1, x2)

inst_530:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x5007;
   valaddr_reg:x3; val_offset:1060*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1060*FLEN/8, x4, x1, x2)

inst_531:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5007; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1062*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1062*FLEN/8, x4, x1, x2)

inst_532:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x53fc;
   valaddr_reg:x3; val_offset:1064*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1064*FLEN/8, x4, x1, x2)

inst_533:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x53fc; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1066*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1066*FLEN/8, x4, x1, x2)

inst_534:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x5003;
   valaddr_reg:x3; val_offset:1068*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1068*FLEN/8, x4, x1, x2)

inst_535:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5003; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1070*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1070*FLEN/8, x4, x1, x2)

inst_536:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x53fe;
   valaddr_reg:x3; val_offset:1072*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1072*FLEN/8, x4, x1, x2)

inst_537:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x53fe; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1074*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1074*FLEN/8, x4, x1, x2)

inst_538:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x14 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x5001;
   valaddr_reg:x3; val_offset:1076*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1076*FLEN/8, x4, x1, x2)

inst_539:
// fs1 == 0 and fe1 == 0x14 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5001; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1078*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1078*FLEN/8, x4, x1, x2)

inst_540:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2c00;
   valaddr_reg:x3; val_offset:1080*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1080*FLEN/8, x4, x1, x2)

inst_541:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2c00; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1082*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1082*FLEN/8, x4, x1, x2)

inst_542:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2fff;
   valaddr_reg:x3; val_offset:1084*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1084*FLEN/8, x4, x1, x2)

inst_543:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2fff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1086*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1086*FLEN/8, x4, x1, x2)

inst_544:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2e00;
   valaddr_reg:x3; val_offset:1088*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1088*FLEN/8, x4, x1, x2)

inst_545:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x200 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2e00; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1090*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1090*FLEN/8, x4, x1, x2)

inst_546:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2dff;
   valaddr_reg:x3; val_offset:1092*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1092*FLEN/8, x4, x1, x2)

inst_547:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2dff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1094*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1094*FLEN/8, x4, x1, x2)

inst_548:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2f00;
   valaddr_reg:x3; val_offset:1096*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1096*FLEN/8, x4, x1, x2)

inst_549:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2f00; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1098*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1098*FLEN/8, x4, x1, x2)

inst_550:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2cff;
   valaddr_reg:x3; val_offset:1100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1100*FLEN/8, x4, x1, x2)

inst_551:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2cff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1102*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1102*FLEN/8, x4, x1, x2)

inst_552:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2f80;
   valaddr_reg:x3; val_offset:1104*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1104*FLEN/8, x4, x1, x2)

inst_553:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x380 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2f80; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1106*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1106*FLEN/8, x4, x1, x2)

inst_554:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2c7f;
   valaddr_reg:x3; val_offset:1108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1108*FLEN/8, x4, x1, x2)

inst_555:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x07f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2c7f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1110*FLEN/8, x4, x1, x2)

inst_556:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2fc0;
   valaddr_reg:x3; val_offset:1112*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1112*FLEN/8, x4, x1, x2)

inst_557:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2fc0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1114*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1114*FLEN/8, x4, x1, x2)

inst_558:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2c3f;
   valaddr_reg:x3; val_offset:1116*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1116*FLEN/8, x4, x1, x2)

inst_559:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x03f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2c3f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1118*FLEN/8, x4, x1, x2)

inst_560:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2fe0;
   valaddr_reg:x3; val_offset:1120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1120*FLEN/8, x4, x1, x2)

inst_561:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2fe0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1122*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1122*FLEN/8, x4, x1, x2)

inst_562:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2c1f;
   valaddr_reg:x3; val_offset:1124*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1124*FLEN/8, x4, x1, x2)

inst_563:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x01f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2c1f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1126*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1126*FLEN/8, x4, x1, x2)

inst_564:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2ff0;
   valaddr_reg:x3; val_offset:1128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1128*FLEN/8, x4, x1, x2)

inst_565:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2ff0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1130*FLEN/8, x4, x1, x2)

inst_566:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2c0f;
   valaddr_reg:x3; val_offset:1132*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1132*FLEN/8, x4, x1, x2)

inst_567:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x00f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2c0f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1134*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1134*FLEN/8, x4, x1, x2)

inst_568:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2ff8;
   valaddr_reg:x3; val_offset:1136*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1136*FLEN/8, x4, x1, x2)

inst_569:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2ff8; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1138*FLEN/8, x4, x1, x2)

inst_570:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2c07;
   valaddr_reg:x3; val_offset:1140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1140*FLEN/8, x4, x1, x2)

inst_571:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x007 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2c07; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1142*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1142*FLEN/8, x4, x1, x2)

inst_572:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2ffc;
   valaddr_reg:x3; val_offset:1144*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1144*FLEN/8, x4, x1, x2)

inst_573:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2ffc; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1146*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1146*FLEN/8, x4, x1, x2)

inst_574:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2c03;
   valaddr_reg:x3; val_offset:1148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1148*FLEN/8, x4, x1, x2)

inst_575:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x003 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2c03; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1150*FLEN/8, x4, x1, x2)

inst_576:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2ffe;
   valaddr_reg:x3; val_offset:1152*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1152*FLEN/8, x4, x1, x2)

inst_577:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2ffe; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1154*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1154*FLEN/8, x4, x1, x2)

inst_578:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0b and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x2c01;
   valaddr_reg:x3; val_offset:1156*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1156*FLEN/8, x4, x1, x2)

inst_579:
// fs1 == 0 and fe1 == 0x0b and fm1 == 0x001 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2c01; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1158*FLEN/8, x4, x1, x2)

inst_580:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3000;
   valaddr_reg:x3; val_offset:1160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1160*FLEN/8, x4, x1, x2)

inst_581:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3000; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1162*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1162*FLEN/8, x4, x1, x2)

inst_582:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x33ff;
   valaddr_reg:x3; val_offset:1164*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1164*FLEN/8, x4, x1, x2)

inst_583:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x33ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1166*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1166*FLEN/8, x4, x1, x2)

inst_584:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3200;
   valaddr_reg:x3; val_offset:1168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1168*FLEN/8, x4, x1, x2)

inst_585:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x200 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3200; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1170*FLEN/8, x4, x1, x2)

inst_586:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x31ff;
   valaddr_reg:x3; val_offset:1172*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1172*FLEN/8, x4, x1, x2)

inst_587:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x31ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1174*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1174*FLEN/8, x4, x1, x2)

inst_588:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3300;
   valaddr_reg:x3; val_offset:1176*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1176*FLEN/8, x4, x1, x2)

inst_589:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3300; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1178*FLEN/8, x4, x1, x2)

inst_590:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x30ff;
   valaddr_reg:x3; val_offset:1180*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1180*FLEN/8, x4, x1, x2)

inst_591:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x30ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1182*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1182*FLEN/8, x4, x1, x2)

inst_592:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3380;
   valaddr_reg:x3; val_offset:1184*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1184*FLEN/8, x4, x1, x2)

inst_593:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x380 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3380; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1186*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1186*FLEN/8, x4, x1, x2)

inst_594:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x307f;
   valaddr_reg:x3; val_offset:1188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1188*FLEN/8, x4, x1, x2)

inst_595:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x07f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x307f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1190*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1190*FLEN/8, x4, x1, x2)

inst_596:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x33c0;
   valaddr_reg:x3; val_offset:1192*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1192*FLEN/8, x4, x1, x2)

inst_597:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x33c0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1194*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1194*FLEN/8, x4, x1, x2)

inst_598:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x303f;
   valaddr_reg:x3; val_offset:1196*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1196*FLEN/8, x4, x1, x2)

inst_599:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x03f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x303f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1198*FLEN/8, x4, x1, x2)

inst_600:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x33e0;
   valaddr_reg:x3; val_offset:1200*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1200*FLEN/8, x4, x1, x2)

inst_601:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x33e0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1202*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1202*FLEN/8, x4, x1, x2)

inst_602:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x301f;
   valaddr_reg:x3; val_offset:1204*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1204*FLEN/8, x4, x1, x2)

inst_603:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x01f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x301f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1206*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1206*FLEN/8, x4, x1, x2)

inst_604:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x33f0;
   valaddr_reg:x3; val_offset:1208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1208*FLEN/8, x4, x1, x2)

inst_605:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x33f0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1210*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1210*FLEN/8, x4, x1, x2)

inst_606:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x300f;
   valaddr_reg:x3; val_offset:1212*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1212*FLEN/8, x4, x1, x2)

inst_607:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x00f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x300f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1214*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1214*FLEN/8, x4, x1, x2)

inst_608:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x33f8;
   valaddr_reg:x3; val_offset:1216*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1216*FLEN/8, x4, x1, x2)

inst_609:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x33f8; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1218*FLEN/8, x4, x1, x2)

inst_610:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3007;
   valaddr_reg:x3; val_offset:1220*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1220*FLEN/8, x4, x1, x2)

inst_611:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x007 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3007; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1222*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1222*FLEN/8, x4, x1, x2)

inst_612:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x33fc;
   valaddr_reg:x3; val_offset:1224*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1224*FLEN/8, x4, x1, x2)

inst_613:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x33fc; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1226*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1226*FLEN/8, x4, x1, x2)

inst_614:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3003;
   valaddr_reg:x3; val_offset:1228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1228*FLEN/8, x4, x1, x2)

inst_615:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x003 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3003; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1230*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1230*FLEN/8, x4, x1, x2)

inst_616:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x33fe;
   valaddr_reg:x3; val_offset:1232*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1232*FLEN/8, x4, x1, x2)

inst_617:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x33fe; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1234*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1234*FLEN/8, x4, x1, x2)

inst_618:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0c and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3001;
   valaddr_reg:x3; val_offset:1236*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1236*FLEN/8, x4, x1, x2)

inst_619:
// fs1 == 0 and fe1 == 0x0c and fm1 == 0x001 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3001; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1238*FLEN/8, x4, x1, x2)

inst_620:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3400;
   valaddr_reg:x3; val_offset:1240*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1240*FLEN/8, x4, x1, x2)

inst_621:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3400; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1242*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1242*FLEN/8, x4, x1, x2)

inst_622:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x37ff;
   valaddr_reg:x3; val_offset:1244*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1244*FLEN/8, x4, x1, x2)

inst_623:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x37ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1246*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1246*FLEN/8, x4, x1, x2)

inst_624:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3600;
   valaddr_reg:x3; val_offset:1248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1248*FLEN/8, x4, x1, x2)

inst_625:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x200 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3600; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1250*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1250*FLEN/8, x4, x1, x2)

inst_626:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x35ff;
   valaddr_reg:x3; val_offset:1252*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1252*FLEN/8, x4, x1, x2)

inst_627:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x35ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1254*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1254*FLEN/8, x4, x1, x2)

inst_628:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3700;
   valaddr_reg:x3; val_offset:1256*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1256*FLEN/8, x4, x1, x2)

inst_629:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3700; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1258*FLEN/8, x4, x1, x2)

inst_630:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x34ff;
   valaddr_reg:x3; val_offset:1260*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1260*FLEN/8, x4, x1, x2)

inst_631:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x34ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1262*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1262*FLEN/8, x4, x1, x2)

inst_632:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3780;
   valaddr_reg:x3; val_offset:1264*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1264*FLEN/8, x4, x1, x2)

inst_633:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x380 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3780; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1266*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1266*FLEN/8, x4, x1, x2)

inst_634:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x347f;
   valaddr_reg:x3; val_offset:1268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1268*FLEN/8, x4, x1, x2)

inst_635:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x07f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x347f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1270*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1270*FLEN/8, x4, x1, x2)

inst_636:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x37c0;
   valaddr_reg:x3; val_offset:1272*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1272*FLEN/8, x4, x1, x2)

inst_637:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x37c0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1274*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1274*FLEN/8, x4, x1, x2)

inst_638:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x343f;
   valaddr_reg:x3; val_offset:1276*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1276*FLEN/8, x4, x1, x2)

inst_639:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x03f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x343f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1278*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_640:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x37e0;
   valaddr_reg:x3; val_offset:1280*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1280*FLEN/8, x4, x1, x2)

inst_641:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x37e0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1282*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1282*FLEN/8, x4, x1, x2)

inst_642:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x341f;
   valaddr_reg:x3; val_offset:1284*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1284*FLEN/8, x4, x1, x2)

inst_643:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x01f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x341f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1286*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1286*FLEN/8, x4, x1, x2)

inst_644:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x37f0;
   valaddr_reg:x3; val_offset:1288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1288*FLEN/8, x4, x1, x2)

inst_645:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x37f0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1290*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1290*FLEN/8, x4, x1, x2)

inst_646:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x340f;
   valaddr_reg:x3; val_offset:1292*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1292*FLEN/8, x4, x1, x2)

inst_647:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x00f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x340f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1294*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1294*FLEN/8, x4, x1, x2)

inst_648:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x37f8;
   valaddr_reg:x3; val_offset:1296*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1296*FLEN/8, x4, x1, x2)

inst_649:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x37f8; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1298*FLEN/8, x4, x1, x2)

inst_650:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3407;
   valaddr_reg:x3; val_offset:1300*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1300*FLEN/8, x4, x1, x2)

inst_651:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x007 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3407; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1302*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1302*FLEN/8, x4, x1, x2)

inst_652:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x37fc;
   valaddr_reg:x3; val_offset:1304*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1304*FLEN/8, x4, x1, x2)

inst_653:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x37fc; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1306*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1306*FLEN/8, x4, x1, x2)

inst_654:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3403;
   valaddr_reg:x3; val_offset:1308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1308*FLEN/8, x4, x1, x2)

inst_655:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x003 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3403; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1310*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1310*FLEN/8, x4, x1, x2)

inst_656:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x37fe;
   valaddr_reg:x3; val_offset:1312*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1312*FLEN/8, x4, x1, x2)

inst_657:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x37fe; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1314*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1314*FLEN/8, x4, x1, x2)

inst_658:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0d and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3401;
   valaddr_reg:x3; val_offset:1316*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1316*FLEN/8, x4, x1, x2)

inst_659:
// fs1 == 0 and fe1 == 0x0d and fm1 == 0x001 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3401; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1318*FLEN/8, x4, x1, x2)

inst_660:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3800;
   valaddr_reg:x3; val_offset:1320*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1320*FLEN/8, x4, x1, x2)

inst_661:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3800; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1322*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1322*FLEN/8, x4, x1, x2)

inst_662:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3bff;
   valaddr_reg:x3; val_offset:1324*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1324*FLEN/8, x4, x1, x2)

inst_663:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3bff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1326*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1326*FLEN/8, x4, x1, x2)

inst_664:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3a00;
   valaddr_reg:x3; val_offset:1328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1328*FLEN/8, x4, x1, x2)

inst_665:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x200 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3a00; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1330*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1330*FLEN/8, x4, x1, x2)

inst_666:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x39ff;
   valaddr_reg:x3; val_offset:1332*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1332*FLEN/8, x4, x1, x2)

inst_667:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x39ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1334*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1334*FLEN/8, x4, x1, x2)

inst_668:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3b00;
   valaddr_reg:x3; val_offset:1336*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1336*FLEN/8, x4, x1, x2)

inst_669:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3b00; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1338*FLEN/8, x4, x1, x2)

inst_670:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x38ff;
   valaddr_reg:x3; val_offset:1340*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1340*FLEN/8, x4, x1, x2)

inst_671:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x38ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1342*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1342*FLEN/8, x4, x1, x2)

inst_672:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3b80;
   valaddr_reg:x3; val_offset:1344*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1344*FLEN/8, x4, x1, x2)

inst_673:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x380 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3b80; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1346*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1346*FLEN/8, x4, x1, x2)

inst_674:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x387f;
   valaddr_reg:x3; val_offset:1348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1348*FLEN/8, x4, x1, x2)

inst_675:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x07f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x387f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1350*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1350*FLEN/8, x4, x1, x2)

inst_676:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3bc0;
   valaddr_reg:x3; val_offset:1352*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1352*FLEN/8, x4, x1, x2)

inst_677:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3bc0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1354*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1354*FLEN/8, x4, x1, x2)

inst_678:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x383f;
   valaddr_reg:x3; val_offset:1356*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1356*FLEN/8, x4, x1, x2)

inst_679:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x03f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x383f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1358*FLEN/8, x4, x1, x2)

inst_680:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3be0;
   valaddr_reg:x3; val_offset:1360*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1360*FLEN/8, x4, x1, x2)

inst_681:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3be0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1362*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1362*FLEN/8, x4, x1, x2)

inst_682:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x381f;
   valaddr_reg:x3; val_offset:1364*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1364*FLEN/8, x4, x1, x2)

inst_683:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x01f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x381f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1366*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1366*FLEN/8, x4, x1, x2)

inst_684:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3bf0;
   valaddr_reg:x3; val_offset:1368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1368*FLEN/8, x4, x1, x2)

inst_685:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3bf0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1370*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1370*FLEN/8, x4, x1, x2)

inst_686:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x380f;
   valaddr_reg:x3; val_offset:1372*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1372*FLEN/8, x4, x1, x2)

inst_687:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x00f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x380f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1374*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1374*FLEN/8, x4, x1, x2)

inst_688:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3bf8;
   valaddr_reg:x3; val_offset:1376*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1376*FLEN/8, x4, x1, x2)

inst_689:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3bf8; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1378*FLEN/8, x4, x1, x2)

inst_690:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3807;
   valaddr_reg:x3; val_offset:1380*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1380*FLEN/8, x4, x1, x2)

inst_691:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x007 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3807; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1382*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1382*FLEN/8, x4, x1, x2)

inst_692:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3bfc;
   valaddr_reg:x3; val_offset:1384*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1384*FLEN/8, x4, x1, x2)

inst_693:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3bfc; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1386*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1386*FLEN/8, x4, x1, x2)

inst_694:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3803;
   valaddr_reg:x3; val_offset:1388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1388*FLEN/8, x4, x1, x2)

inst_695:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x003 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3803; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1390*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1390*FLEN/8, x4, x1, x2)

inst_696:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3bfe;
   valaddr_reg:x3; val_offset:1392*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1392*FLEN/8, x4, x1, x2)

inst_697:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3bfe; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1394*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1394*FLEN/8, x4, x1, x2)

inst_698:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3801;
   valaddr_reg:x3; val_offset:1396*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1396*FLEN/8, x4, x1, x2)

inst_699:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x001 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3801; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1398*FLEN/8, x4, x1, x2)

inst_700:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1400*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1400*FLEN/8, x4, x1, x2)

inst_701:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3fff;
   valaddr_reg:x3; val_offset:1402*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1402*FLEN/8, x4, x1, x2)

inst_702:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3fff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1404*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1404*FLEN/8, x4, x1, x2)

inst_703:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3e00;
   valaddr_reg:x3; val_offset:1406*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1406*FLEN/8, x4, x1, x2)

inst_704:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x200 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3e00; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1408*FLEN/8, x4, x1, x2)

inst_705:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3dff;
   valaddr_reg:x3; val_offset:1410*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1410*FLEN/8, x4, x1, x2)

inst_706:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3dff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1412*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1412*FLEN/8, x4, x1, x2)

inst_707:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3f00;
   valaddr_reg:x3; val_offset:1414*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1414*FLEN/8, x4, x1, x2)

inst_708:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3f00; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1416*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1416*FLEN/8, x4, x1, x2)

inst_709:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3cff;
   valaddr_reg:x3; val_offset:1418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1418*FLEN/8, x4, x1, x2)

inst_710:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3cff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1420*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1420*FLEN/8, x4, x1, x2)

inst_711:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3f80;
   valaddr_reg:x3; val_offset:1422*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1422*FLEN/8, x4, x1, x2)

inst_712:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x380 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3f80; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1424*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1424*FLEN/8, x4, x1, x2)

inst_713:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3c7f;
   valaddr_reg:x3; val_offset:1426*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1426*FLEN/8, x4, x1, x2)

inst_714:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x07f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c7f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1428*FLEN/8, x4, x1, x2)

inst_715:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3fc0;
   valaddr_reg:x3; val_offset:1430*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1430*FLEN/8, x4, x1, x2)

inst_716:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3fc0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1432*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1432*FLEN/8, x4, x1, x2)

inst_717:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3c3f;
   valaddr_reg:x3; val_offset:1434*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1434*FLEN/8, x4, x1, x2)

inst_718:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x03f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c3f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1436*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1436*FLEN/8, x4, x1, x2)

inst_719:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3fe0;
   valaddr_reg:x3; val_offset:1438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1438*FLEN/8, x4, x1, x2)

inst_720:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3fe0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1440*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1440*FLEN/8, x4, x1, x2)

inst_721:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3c1f;
   valaddr_reg:x3; val_offset:1442*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1442*FLEN/8, x4, x1, x2)

inst_722:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x01f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c1f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1444*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1444*FLEN/8, x4, x1, x2)

inst_723:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3ff0;
   valaddr_reg:x3; val_offset:1446*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1446*FLEN/8, x4, x1, x2)

inst_724:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1448*FLEN/8, x4, x1, x2)

inst_725:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3c0f;
   valaddr_reg:x3; val_offset:1450*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1450*FLEN/8, x4, x1, x2)

inst_726:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x00f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c0f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1452*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1452*FLEN/8, x4, x1, x2)

inst_727:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3ff8;
   valaddr_reg:x3; val_offset:1454*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1454*FLEN/8, x4, x1, x2)

inst_728:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff8; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1456*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1456*FLEN/8, x4, x1, x2)

inst_729:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3c07;
   valaddr_reg:x3; val_offset:1458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1458*FLEN/8, x4, x1, x2)

inst_730:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x007 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c07; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1460*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1460*FLEN/8, x4, x1, x2)

inst_731:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3ffc;
   valaddr_reg:x3; val_offset:1462*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1462*FLEN/8, x4, x1, x2)

inst_732:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ffc; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1464*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1464*FLEN/8, x4, x1, x2)

inst_733:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x3c03;
   valaddr_reg:x3; val_offset:1466*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1466*FLEN/8, x4, x1, x2)

inst_734:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x003 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c03; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1468*FLEN/8, x4, x1, x2)

inst_735:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4000;
   valaddr_reg:x3; val_offset:1470*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1470*FLEN/8, x4, x1, x2)

inst_736:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4000; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1472*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1472*FLEN/8, x4, x1, x2)

inst_737:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x43ff;
   valaddr_reg:x3; val_offset:1474*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1474*FLEN/8, x4, x1, x2)

inst_738:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x43ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1476*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1476*FLEN/8, x4, x1, x2)

inst_739:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4200;
   valaddr_reg:x3; val_offset:1478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1478*FLEN/8, x4, x1, x2)

inst_740:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4200; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1480*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1480*FLEN/8, x4, x1, x2)

inst_741:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x41ff;
   valaddr_reg:x3; val_offset:1482*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1482*FLEN/8, x4, x1, x2)

inst_742:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x41ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1484*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1484*FLEN/8, x4, x1, x2)

inst_743:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4300;
   valaddr_reg:x3; val_offset:1486*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1486*FLEN/8, x4, x1, x2)

inst_744:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4300; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1488*FLEN/8, x4, x1, x2)

inst_745:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x40ff;
   valaddr_reg:x3; val_offset:1490*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1490*FLEN/8, x4, x1, x2)

inst_746:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x40ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1492*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1492*FLEN/8, x4, x1, x2)

inst_747:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4380;
   valaddr_reg:x3; val_offset:1494*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1494*FLEN/8, x4, x1, x2)

inst_748:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4380; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1496*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1496*FLEN/8, x4, x1, x2)

inst_749:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x407f;
   valaddr_reg:x3; val_offset:1498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1498*FLEN/8, x4, x1, x2)

inst_750:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x407f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1500*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1500*FLEN/8, x4, x1, x2)

inst_751:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x43c0;
   valaddr_reg:x3; val_offset:1502*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1502*FLEN/8, x4, x1, x2)

inst_752:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x43c0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1504*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1504*FLEN/8, x4, x1, x2)

inst_753:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x403f;
   valaddr_reg:x3; val_offset:1506*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1506*FLEN/8, x4, x1, x2)

inst_754:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x403f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1508*FLEN/8, x4, x1, x2)

inst_755:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x43e0;
   valaddr_reg:x3; val_offset:1510*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1510*FLEN/8, x4, x1, x2)

inst_756:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x43e0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1512*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1512*FLEN/8, x4, x1, x2)

inst_757:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x401f;
   valaddr_reg:x3; val_offset:1514*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1514*FLEN/8, x4, x1, x2)

inst_758:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x401f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1516*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1516*FLEN/8, x4, x1, x2)

inst_759:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x43f0;
   valaddr_reg:x3; val_offset:1518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1518*FLEN/8, x4, x1, x2)

inst_760:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x43f0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1520*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1520*FLEN/8, x4, x1, x2)

inst_761:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x400f;
   valaddr_reg:x3; val_offset:1522*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1522*FLEN/8, x4, x1, x2)

inst_762:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1524*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1524*FLEN/8, x4, x1, x2)

inst_763:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x43f8;
   valaddr_reg:x3; val_offset:1526*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1526*FLEN/8, x4, x1, x2)

inst_764:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x43f8; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1528*FLEN/8, x4, x1, x2)

inst_765:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4007;
   valaddr_reg:x3; val_offset:1530*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1530*FLEN/8, x4, x1, x2)

inst_766:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4007; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1532*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1532*FLEN/8, x4, x1, x2)

inst_767:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x43fc;
   valaddr_reg:x3; val_offset:1534*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1534*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_7)

inst_768:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x43fc; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1536*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1536*FLEN/8, x4, x1, x2)

inst_769:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4003;
   valaddr_reg:x3; val_offset:1538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1538*FLEN/8, x4, x1, x2)

inst_770:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4003; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1540*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1540*FLEN/8, x4, x1, x2)

inst_771:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x43fe;
   valaddr_reg:x3; val_offset:1542*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1542*FLEN/8, x4, x1, x2)

inst_772:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x43fe; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1544*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1544*FLEN/8, x4, x1, x2)

inst_773:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4001;
   valaddr_reg:x3; val_offset:1546*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1546*FLEN/8, x4, x1, x2)

inst_774:
// fs1 == 0 and fe1 == 0x10 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4001; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1548*FLEN/8, x4, x1, x2)

inst_775:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4400;
   valaddr_reg:x3; val_offset:1550*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1550*FLEN/8, x4, x1, x2)

inst_776:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4400; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1552*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1552*FLEN/8, x4, x1, x2)

inst_777:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x47ff;
   valaddr_reg:x3; val_offset:1554*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1554*FLEN/8, x4, x1, x2)

inst_778:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1556*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1556*FLEN/8, x4, x1, x2)

inst_779:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4600;
   valaddr_reg:x3; val_offset:1558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1558*FLEN/8, x4, x1, x2)

inst_780:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4600; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1560*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1560*FLEN/8, x4, x1, x2)

inst_781:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x45ff;
   valaddr_reg:x3; val_offset:1562*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1562*FLEN/8, x4, x1, x2)

inst_782:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x45ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1564*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1564*FLEN/8, x4, x1, x2)

inst_783:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4700;
   valaddr_reg:x3; val_offset:1566*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1566*FLEN/8, x4, x1, x2)

inst_784:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4700; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1568*FLEN/8, x4, x1, x2)

inst_785:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x44ff;
   valaddr_reg:x3; val_offset:1570*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1570*FLEN/8, x4, x1, x2)

inst_786:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x44ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1572*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1572*FLEN/8, x4, x1, x2)

inst_787:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4780;
   valaddr_reg:x3; val_offset:1574*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1574*FLEN/8, x4, x1, x2)

inst_788:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4780; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1576*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1576*FLEN/8, x4, x1, x2)

inst_789:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x447f;
   valaddr_reg:x3; val_offset:1578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1578*FLEN/8, x4, x1, x2)

inst_790:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x447f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1580*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1580*FLEN/8, x4, x1, x2)

inst_791:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x47c0;
   valaddr_reg:x3; val_offset:1582*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1582*FLEN/8, x4, x1, x2)

inst_792:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47c0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1584*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1584*FLEN/8, x4, x1, x2)

inst_793:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x443f;
   valaddr_reg:x3; val_offset:1586*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1586*FLEN/8, x4, x1, x2)

inst_794:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x443f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1588*FLEN/8, x4, x1, x2)

inst_795:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x47e0;
   valaddr_reg:x3; val_offset:1590*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1590*FLEN/8, x4, x1, x2)

inst_796:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47e0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1592*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1592*FLEN/8, x4, x1, x2)

inst_797:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x441f;
   valaddr_reg:x3; val_offset:1594*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1594*FLEN/8, x4, x1, x2)

inst_798:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x441f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1596*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1596*FLEN/8, x4, x1, x2)

inst_799:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x47f0;
   valaddr_reg:x3; val_offset:1598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1598*FLEN/8, x4, x1, x2)

inst_800:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47f0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1600*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1600*FLEN/8, x4, x1, x2)

inst_801:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x440f;
   valaddr_reg:x3; val_offset:1602*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1602*FLEN/8, x4, x1, x2)

inst_802:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x440f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1604*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1604*FLEN/8, x4, x1, x2)

inst_803:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x47f8;
   valaddr_reg:x3; val_offset:1606*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1606*FLEN/8, x4, x1, x2)

inst_804:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47f8; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1608*FLEN/8, x4, x1, x2)

inst_805:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4407;
   valaddr_reg:x3; val_offset:1610*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1610*FLEN/8, x4, x1, x2)

inst_806:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4407; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1612*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1612*FLEN/8, x4, x1, x2)

inst_807:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x47fc;
   valaddr_reg:x3; val_offset:1614*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1614*FLEN/8, x4, x1, x2)

inst_808:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47fc; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1616*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1616*FLEN/8, x4, x1, x2)

inst_809:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4403;
   valaddr_reg:x3; val_offset:1618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1618*FLEN/8, x4, x1, x2)

inst_810:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4403; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1620*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1620*FLEN/8, x4, x1, x2)

inst_811:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x47fe;
   valaddr_reg:x3; val_offset:1622*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1622*FLEN/8, x4, x1, x2)

inst_812:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47fe; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1624*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1624*FLEN/8, x4, x1, x2)

inst_813:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4401;
   valaddr_reg:x3; val_offset:1626*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1626*FLEN/8, x4, x1, x2)

inst_814:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4401; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1628*FLEN/8, x4, x1, x2)

inst_815:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4800;
   valaddr_reg:x3; val_offset:1630*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1630*FLEN/8, x4, x1, x2)

inst_816:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4800; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1632*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1632*FLEN/8, x4, x1, x2)

inst_817:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4bff;
   valaddr_reg:x3; val_offset:1634*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1634*FLEN/8, x4, x1, x2)

inst_818:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4bff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1636*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1636*FLEN/8, x4, x1, x2)

inst_819:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4a00;
   valaddr_reg:x3; val_offset:1638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1638*FLEN/8, x4, x1, x2)

inst_820:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4a00; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1640*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1640*FLEN/8, x4, x1, x2)

inst_821:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x49ff;
   valaddr_reg:x3; val_offset:1642*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1642*FLEN/8, x4, x1, x2)

inst_822:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x49ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1644*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1644*FLEN/8, x4, x1, x2)

inst_823:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4b00;
   valaddr_reg:x3; val_offset:1646*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1646*FLEN/8, x4, x1, x2)

inst_824:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4b00; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1648*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1648*FLEN/8, x4, x1, x2)

inst_825:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x48ff;
   valaddr_reg:x3; val_offset:1650*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1650*FLEN/8, x4, x1, x2)

inst_826:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x48ff; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1652*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1652*FLEN/8, x4, x1, x2)

inst_827:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4b80;
   valaddr_reg:x3; val_offset:1654*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1654*FLEN/8, x4, x1, x2)

inst_828:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4b80; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1656*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1656*FLEN/8, x4, x1, x2)

inst_829:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x487f;
   valaddr_reg:x3; val_offset:1658*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1658*FLEN/8, x4, x1, x2)

inst_830:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x487f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1660*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1660*FLEN/8, x4, x1, x2)

inst_831:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4bc0;
   valaddr_reg:x3; val_offset:1662*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1662*FLEN/8, x4, x1, x2)

inst_832:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4bc0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1664*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1664*FLEN/8, x4, x1, x2)

inst_833:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x483f;
   valaddr_reg:x3; val_offset:1666*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1666*FLEN/8, x4, x1, x2)

inst_834:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x483f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1668*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1668*FLEN/8, x4, x1, x2)

inst_835:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4be0;
   valaddr_reg:x3; val_offset:1670*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1670*FLEN/8, x4, x1, x2)

inst_836:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4be0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1672*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1672*FLEN/8, x4, x1, x2)

inst_837:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x481f;
   valaddr_reg:x3; val_offset:1674*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1674*FLEN/8, x4, x1, x2)

inst_838:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x481f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1676*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1676*FLEN/8, x4, x1, x2)

inst_839:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4bf0;
   valaddr_reg:x3; val_offset:1678*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1678*FLEN/8, x4, x1, x2)

inst_840:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4bf0; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1680*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1680*FLEN/8, x4, x1, x2)

inst_841:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x480f;
   valaddr_reg:x3; val_offset:1682*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1682*FLEN/8, x4, x1, x2)

inst_842:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x480f; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1684*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1684*FLEN/8, x4, x1, x2)

inst_843:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4bf8;
   valaddr_reg:x3; val_offset:1686*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1686*FLEN/8, x4, x1, x2)

inst_844:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4bf8; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1688*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1688*FLEN/8, x4, x1, x2)

inst_845:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4807;
   valaddr_reg:x3; val_offset:1690*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1690*FLEN/8, x4, x1, x2)

inst_846:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4807; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1692*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1692*FLEN/8, x4, x1, x2)

inst_847:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4bfc;
   valaddr_reg:x3; val_offset:1694*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1694*FLEN/8, x4, x1, x2)

inst_848:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4bfc; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1696*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1696*FLEN/8, x4, x1, x2)

inst_849:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4803;
   valaddr_reg:x3; val_offset:1698*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1698*FLEN/8, x4, x1, x2)

inst_850:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4803; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1700*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1700*FLEN/8, x4, x1, x2)

inst_851:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4bfe;
   valaddr_reg:x3; val_offset:1702*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1702*FLEN/8, x4, x1, x2)

inst_852:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4bfe; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1704*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1704*FLEN/8, x4, x1, x2)

inst_853:
// fs1 == 0 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c00; op2val:0x4801;
   valaddr_reg:x3; val_offset:1706*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1706*FLEN/8, x4, x1, x2)

inst_854:
// fs1 == 0 and fe1 == 0x12 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4801; op2val:0x3c00;
   valaddr_reg:x3; val_offset:1708*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1708*FLEN/8, x4, x1, x2)

inst_855:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x8400;
   valaddr_reg:x3; val_offset:1710*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1710*FLEN/8, x4, x1, x2)

inst_856:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1712*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1712*FLEN/8, x4, x1, x2)

inst_857:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x87ff;
   valaddr_reg:x3; val_offset:1714*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1714*FLEN/8, x4, x1, x2)

inst_858:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1716*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1716*FLEN/8, x4, x1, x2)

inst_859:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x8600;
   valaddr_reg:x3; val_offset:1718*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1718*FLEN/8, x4, x1, x2)

inst_860:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8600; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1720*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1720*FLEN/8, x4, x1, x2)

inst_861:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x85ff;
   valaddr_reg:x3; val_offset:1722*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1722*FLEN/8, x4, x1, x2)

inst_862:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x85ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1724*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1724*FLEN/8, x4, x1, x2)

inst_863:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x8700;
   valaddr_reg:x3; val_offset:1726*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1726*FLEN/8, x4, x1, x2)

inst_864:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8700; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1728*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1728*FLEN/8, x4, x1, x2)

inst_865:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x84ff;
   valaddr_reg:x3; val_offset:1730*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1730*FLEN/8, x4, x1, x2)

inst_866:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x84ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1732*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1732*FLEN/8, x4, x1, x2)

inst_867:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x8780;
   valaddr_reg:x3; val_offset:1734*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1734*FLEN/8, x4, x1, x2)

inst_868:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8780; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1736*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1736*FLEN/8, x4, x1, x2)

inst_869:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x847f;
   valaddr_reg:x3; val_offset:1738*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1738*FLEN/8, x4, x1, x2)

inst_870:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x847f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1740*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1740*FLEN/8, x4, x1, x2)

inst_871:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x87c0;
   valaddr_reg:x3; val_offset:1742*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1742*FLEN/8, x4, x1, x2)

inst_872:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87c0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1744*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1744*FLEN/8, x4, x1, x2)

inst_873:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x843f;
   valaddr_reg:x3; val_offset:1746*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1746*FLEN/8, x4, x1, x2)

inst_874:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x843f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1748*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1748*FLEN/8, x4, x1, x2)

inst_875:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x87e0;
   valaddr_reg:x3; val_offset:1750*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1750*FLEN/8, x4, x1, x2)

inst_876:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87e0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1752*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1752*FLEN/8, x4, x1, x2)

inst_877:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x841f;
   valaddr_reg:x3; val_offset:1754*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1754*FLEN/8, x4, x1, x2)

inst_878:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x841f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1756*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1756*FLEN/8, x4, x1, x2)

inst_879:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x87f0;
   valaddr_reg:x3; val_offset:1758*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1758*FLEN/8, x4, x1, x2)

inst_880:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1760*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1760*FLEN/8, x4, x1, x2)

inst_881:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x840f;
   valaddr_reg:x3; val_offset:1762*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1762*FLEN/8, x4, x1, x2)

inst_882:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x840f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1764*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1764*FLEN/8, x4, x1, x2)

inst_883:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x87f8;
   valaddr_reg:x3; val_offset:1766*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1766*FLEN/8, x4, x1, x2)

inst_884:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f8; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1768*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1768*FLEN/8, x4, x1, x2)

inst_885:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x8407;
   valaddr_reg:x3; val_offset:1770*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1770*FLEN/8, x4, x1, x2)

inst_886:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8407; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1772*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1772*FLEN/8, x4, x1, x2)

inst_887:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x87fc;
   valaddr_reg:x3; val_offset:1774*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1774*FLEN/8, x4, x1, x2)

inst_888:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87fc; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1776*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1776*FLEN/8, x4, x1, x2)

inst_889:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x8403;
   valaddr_reg:x3; val_offset:1778*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1778*FLEN/8, x4, x1, x2)

inst_890:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8403; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1780*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1780*FLEN/8, x4, x1, x2)

inst_891:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x87fe;
   valaddr_reg:x3; val_offset:1782*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1782*FLEN/8, x4, x1, x2)

inst_892:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87fe; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1784*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1784*FLEN/8, x4, x1, x2)

inst_893:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x8401;
   valaddr_reg:x3; val_offset:1786*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1786*FLEN/8, x4, x1, x2)

inst_894:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8401; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1788*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1788*FLEN/8, x4, x1, x2)

inst_895:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbffe;
   valaddr_reg:x3; val_offset:1790*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1790*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_8)

inst_896:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbffe; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1792*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1792*FLEN/8, x4, x1, x2)

inst_897:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbc01;
   valaddr_reg:x3; val_offset:1794*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1794*FLEN/8, x4, x1, x2)

inst_898:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc01; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1796*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1796*FLEN/8, x4, x1, x2)

inst_899:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1b6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbdb6;
   valaddr_reg:x3; val_offset:1798*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1798*FLEN/8, x4, x1, x2)

inst_900:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x1b6 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbdb6; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1800*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1800*FLEN/8, x4, x1, x2)

inst_901:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x36d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbf6d;
   valaddr_reg:x3; val_offset:1802*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1802*FLEN/8, x4, x1, x2)

inst_902:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x36d and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbf6d; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1804*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1804*FLEN/8, x4, x1, x2)

inst_903:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0cc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbccc;
   valaddr_reg:x3; val_offset:1806*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1806*FLEN/8, x4, x1, x2)

inst_904:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x0cc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbccc; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1808*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1808*FLEN/8, x4, x1, x2)

inst_905:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x333 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbf33;
   valaddr_reg:x3; val_offset:1810*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1810*FLEN/8, x4, x1, x2)

inst_906:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x333 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbf33; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1812*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1812*FLEN/8, x4, x1, x2)

inst_907:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1dd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbddd;
   valaddr_reg:x3; val_offset:1814*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1814*FLEN/8, x4, x1, x2)

inst_908:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x1dd and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbddd; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1816*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1816*FLEN/8, x4, x1, x2)

inst_909:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x222 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbe22;
   valaddr_reg:x3; val_offset:1818*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1818*FLEN/8, x4, x1, x2)

inst_910:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x222 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbe22; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1820*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1820*FLEN/8, x4, x1, x2)

inst_911:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x124 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbd24;
   valaddr_reg:x3; val_offset:1822*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1822*FLEN/8, x4, x1, x2)

inst_912:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x124 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbd24; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1824*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1824*FLEN/8, x4, x1, x2)

inst_913:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x2db and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbedb;
   valaddr_reg:x3; val_offset:1826*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1826*FLEN/8, x4, x1, x2)

inst_914:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x2db and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbedb; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1828*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1828*FLEN/8, x4, x1, x2)

inst_915:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x199 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbd99;
   valaddr_reg:x3; val_offset:1830*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1830*FLEN/8, x4, x1, x2)

inst_916:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x199 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbd99; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1832*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1832*FLEN/8, x4, x1, x2)

inst_917:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbe66;
   valaddr_reg:x3; val_offset:1834*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1834*FLEN/8, x4, x1, x2)

inst_918:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x266 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbe66; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1836*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1836*FLEN/8, x4, x1, x2)

inst_919:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x4400;
   valaddr_reg:x3; val_offset:1838*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1838*FLEN/8, x4, x1, x2)

inst_920:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4400; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1840*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1840*FLEN/8, x4, x1, x2)

inst_921:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x47ff;
   valaddr_reg:x3; val_offset:1842*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1842*FLEN/8, x4, x1, x2)

inst_922:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1844*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1844*FLEN/8, x4, x1, x2)

inst_923:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x4600;
   valaddr_reg:x3; val_offset:1846*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1846*FLEN/8, x4, x1, x2)

inst_924:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4600; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1848*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1848*FLEN/8, x4, x1, x2)

inst_925:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x45ff;
   valaddr_reg:x3; val_offset:1850*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1850*FLEN/8, x4, x1, x2)

inst_926:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x45ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1852*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1852*FLEN/8, x4, x1, x2)

inst_927:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x4700;
   valaddr_reg:x3; val_offset:1854*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1854*FLEN/8, x4, x1, x2)

inst_928:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4700; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1856*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1856*FLEN/8, x4, x1, x2)

inst_929:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x44ff;
   valaddr_reg:x3; val_offset:1858*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1858*FLEN/8, x4, x1, x2)

inst_930:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x44ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1860*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1860*FLEN/8, x4, x1, x2)

inst_931:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x4780;
   valaddr_reg:x3; val_offset:1862*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1862*FLEN/8, x4, x1, x2)

inst_932:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4780; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1864*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1864*FLEN/8, x4, x1, x2)

inst_933:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x447f;
   valaddr_reg:x3; val_offset:1866*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1866*FLEN/8, x4, x1, x2)

inst_934:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x447f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1868*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1868*FLEN/8, x4, x1, x2)

inst_935:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x47c0;
   valaddr_reg:x3; val_offset:1870*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1870*FLEN/8, x4, x1, x2)

inst_936:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47c0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1872*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1872*FLEN/8, x4, x1, x2)

inst_937:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x443f;
   valaddr_reg:x3; val_offset:1874*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1874*FLEN/8, x4, x1, x2)

inst_938:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x443f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1876*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1876*FLEN/8, x4, x1, x2)

inst_939:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x47e0;
   valaddr_reg:x3; val_offset:1878*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1878*FLEN/8, x4, x1, x2)

inst_940:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47e0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1880*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1880*FLEN/8, x4, x1, x2)

inst_941:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x441f;
   valaddr_reg:x3; val_offset:1882*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1882*FLEN/8, x4, x1, x2)

inst_942:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x441f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1884*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1884*FLEN/8, x4, x1, x2)

inst_943:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x47f0;
   valaddr_reg:x3; val_offset:1886*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1886*FLEN/8, x4, x1, x2)

inst_944:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47f0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1888*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1888*FLEN/8, x4, x1, x2)

inst_945:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x440f;
   valaddr_reg:x3; val_offset:1890*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1890*FLEN/8, x4, x1, x2)

inst_946:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x440f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1892*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1892*FLEN/8, x4, x1, x2)

inst_947:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x47f8;
   valaddr_reg:x3; val_offset:1894*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1894*FLEN/8, x4, x1, x2)

inst_948:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47f8; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1896*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1896*FLEN/8, x4, x1, x2)

inst_949:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x4407;
   valaddr_reg:x3; val_offset:1898*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1898*FLEN/8, x4, x1, x2)

inst_950:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4407; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1900*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1900*FLEN/8, x4, x1, x2)

inst_951:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x47fc;
   valaddr_reg:x3; val_offset:1902*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1902*FLEN/8, x4, x1, x2)

inst_952:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47fc; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1904*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1904*FLEN/8, x4, x1, x2)

inst_953:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x4403;
   valaddr_reg:x3; val_offset:1906*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1906*FLEN/8, x4, x1, x2)

inst_954:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4403; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1908*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1908*FLEN/8, x4, x1, x2)

inst_955:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x47fe;
   valaddr_reg:x3; val_offset:1910*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1910*FLEN/8, x4, x1, x2)

inst_956:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47fe; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1912*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1912*FLEN/8, x4, x1, x2)

inst_957:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0x4401;
   valaddr_reg:x3; val_offset:1914*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1914*FLEN/8, x4, x1, x2)

inst_958:
// fs1 == 0 and fe1 == 0x11 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4401; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1916*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1916*FLEN/8, x4, x1, x2)

inst_959:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xac00;
   valaddr_reg:x3; val_offset:1918*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1918*FLEN/8, x4, x1, x2)

inst_960:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xac00; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1920*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1920*FLEN/8, x4, x1, x2)

inst_961:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xafff;
   valaddr_reg:x3; val_offset:1922*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1922*FLEN/8, x4, x1, x2)

inst_962:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xafff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1924*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1924*FLEN/8, x4, x1, x2)

inst_963:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xae00;
   valaddr_reg:x3; val_offset:1926*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1926*FLEN/8, x4, x1, x2)

inst_964:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xae00; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1928*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1928*FLEN/8, x4, x1, x2)

inst_965:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xadff;
   valaddr_reg:x3; val_offset:1930*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1930*FLEN/8, x4, x1, x2)

inst_966:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xadff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1932*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1932*FLEN/8, x4, x1, x2)

inst_967:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xaf00;
   valaddr_reg:x3; val_offset:1934*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1934*FLEN/8, x4, x1, x2)

inst_968:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x300 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xaf00; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1936*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1936*FLEN/8, x4, x1, x2)

inst_969:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xacff;
   valaddr_reg:x3; val_offset:1938*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1938*FLEN/8, x4, x1, x2)

inst_970:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xacff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1940*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1940*FLEN/8, x4, x1, x2)

inst_971:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xaf80;
   valaddr_reg:x3; val_offset:1942*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1942*FLEN/8, x4, x1, x2)

inst_972:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x380 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xaf80; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1944*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1944*FLEN/8, x4, x1, x2)

inst_973:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xac7f;
   valaddr_reg:x3; val_offset:1946*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1946*FLEN/8, x4, x1, x2)

inst_974:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x07f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xac7f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1948*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1948*FLEN/8, x4, x1, x2)

inst_975:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xafc0;
   valaddr_reg:x3; val_offset:1950*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1950*FLEN/8, x4, x1, x2)

inst_976:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xafc0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1952*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1952*FLEN/8, x4, x1, x2)

inst_977:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xac3f;
   valaddr_reg:x3; val_offset:1954*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1954*FLEN/8, x4, x1, x2)

inst_978:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xac3f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1956*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1956*FLEN/8, x4, x1, x2)

inst_979:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xafe0;
   valaddr_reg:x3; val_offset:1958*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1958*FLEN/8, x4, x1, x2)

inst_980:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xafe0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1960*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1960*FLEN/8, x4, x1, x2)

inst_981:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xac1f;
   valaddr_reg:x3; val_offset:1962*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1962*FLEN/8, x4, x1, x2)

inst_982:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x01f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xac1f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1964*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1964*FLEN/8, x4, x1, x2)

inst_983:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xaff0;
   valaddr_reg:x3; val_offset:1966*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1966*FLEN/8, x4, x1, x2)

inst_984:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xaff0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1968*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1968*FLEN/8, x4, x1, x2)

inst_985:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xac0f;
   valaddr_reg:x3; val_offset:1970*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1970*FLEN/8, x4, x1, x2)

inst_986:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x00f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xac0f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1972*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1972*FLEN/8, x4, x1, x2)

inst_987:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xaff8;
   valaddr_reg:x3; val_offset:1974*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1974*FLEN/8, x4, x1, x2)

inst_988:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xaff8; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1976*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1976*FLEN/8, x4, x1, x2)

inst_989:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xac07;
   valaddr_reg:x3; val_offset:1978*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1978*FLEN/8, x4, x1, x2)

inst_990:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x007 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xac07; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1980*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1980*FLEN/8, x4, x1, x2)

inst_991:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xaffc;
   valaddr_reg:x3; val_offset:1982*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1982*FLEN/8, x4, x1, x2)

inst_992:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xaffc; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1984*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1984*FLEN/8, x4, x1, x2)

inst_993:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xac03;
   valaddr_reg:x3; val_offset:1986*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1986*FLEN/8, x4, x1, x2)

inst_994:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x003 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xac03; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1988*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1988*FLEN/8, x4, x1, x2)

inst_995:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xaffe;
   valaddr_reg:x3; val_offset:1990*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1990*FLEN/8, x4, x1, x2)

inst_996:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xaffe; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1992*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1992*FLEN/8, x4, x1, x2)

inst_997:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0b and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xac01;
   valaddr_reg:x3; val_offset:1994*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1994*FLEN/8, x4, x1, x2)

inst_998:
// fs1 == 1 and fe1 == 0x0b and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xac01; op2val:0xbc00;
   valaddr_reg:x3; val_offset:1996*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1996*FLEN/8, x4, x1, x2)

inst_999:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb000;
   valaddr_reg:x3; val_offset:1998*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 1998*FLEN/8, x4, x1, x2)

inst_1000:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb000; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2000*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2000*FLEN/8, x4, x1, x2)

inst_1001:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb3ff;
   valaddr_reg:x3; val_offset:2002*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2002*FLEN/8, x4, x1, x2)

inst_1002:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb3ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2004*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2004*FLEN/8, x4, x1, x2)

inst_1003:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb200;
   valaddr_reg:x3; val_offset:2006*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2006*FLEN/8, x4, x1, x2)

inst_1004:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb200; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2008*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2008*FLEN/8, x4, x1, x2)

inst_1005:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb1ff;
   valaddr_reg:x3; val_offset:2010*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2010*FLEN/8, x4, x1, x2)

inst_1006:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb1ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2012*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2012*FLEN/8, x4, x1, x2)

inst_1007:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb300;
   valaddr_reg:x3; val_offset:2014*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2014*FLEN/8, x4, x1, x2)

inst_1008:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x300 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb300; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2016*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2016*FLEN/8, x4, x1, x2)

inst_1009:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb0ff;
   valaddr_reg:x3; val_offset:2018*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2018*FLEN/8, x4, x1, x2)

inst_1010:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb0ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2020*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2020*FLEN/8, x4, x1, x2)

inst_1011:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb380;
   valaddr_reg:x3; val_offset:2022*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2022*FLEN/8, x4, x1, x2)

inst_1012:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x380 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb380; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2024*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2024*FLEN/8, x4, x1, x2)

inst_1013:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb07f;
   valaddr_reg:x3; val_offset:2026*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2026*FLEN/8, x4, x1, x2)

inst_1014:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x07f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb07f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2028*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2028*FLEN/8, x4, x1, x2)

inst_1015:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb3c0;
   valaddr_reg:x3; val_offset:2030*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2030*FLEN/8, x4, x1, x2)

inst_1016:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb3c0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2032*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2032*FLEN/8, x4, x1, x2)

inst_1017:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb03f;
   valaddr_reg:x3; val_offset:2034*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2034*FLEN/8, x4, x1, x2)

inst_1018:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb03f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2036*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2036*FLEN/8, x4, x1, x2)

inst_1019:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb3e0;
   valaddr_reg:x3; val_offset:2038*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2038*FLEN/8, x4, x1, x2)

inst_1020:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb3e0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2040*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2040*FLEN/8, x4, x1, x2)

inst_1021:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb01f;
   valaddr_reg:x3; val_offset:2042*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2042*FLEN/8, x4, x1, x2)

inst_1022:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x01f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb01f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2044*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2044*FLEN/8, x4, x1, x2)

inst_1023:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb3f0;
   valaddr_reg:x3; val_offset:2046*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2046*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_9)

inst_1024:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb3f0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2048*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2048*FLEN/8, x4, x1, x2)

inst_1025:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb00f;
   valaddr_reg:x3; val_offset:2050*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2050*FLEN/8, x4, x1, x2)

inst_1026:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x00f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb00f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2052*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2052*FLEN/8, x4, x1, x2)

inst_1027:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb3f8;
   valaddr_reg:x3; val_offset:2054*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2054*FLEN/8, x4, x1, x2)

inst_1028:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb3f8; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2056*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2056*FLEN/8, x4, x1, x2)

inst_1029:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb007;
   valaddr_reg:x3; val_offset:2058*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2058*FLEN/8, x4, x1, x2)

inst_1030:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x007 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb007; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2060*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2060*FLEN/8, x4, x1, x2)

inst_1031:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb3fc;
   valaddr_reg:x3; val_offset:2062*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2062*FLEN/8, x4, x1, x2)

inst_1032:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb3fc; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2064*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2064*FLEN/8, x4, x1, x2)

inst_1033:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb003;
   valaddr_reg:x3; val_offset:2066*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2066*FLEN/8, x4, x1, x2)

inst_1034:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x003 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb003; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2068*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2068*FLEN/8, x4, x1, x2)

inst_1035:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb3fe;
   valaddr_reg:x3; val_offset:2070*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2070*FLEN/8, x4, x1, x2)

inst_1036:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb3fe; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2072*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2072*FLEN/8, x4, x1, x2)

inst_1037:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0c and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb001;
   valaddr_reg:x3; val_offset:2074*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2074*FLEN/8, x4, x1, x2)

inst_1038:
// fs1 == 1 and fe1 == 0x0c and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb001; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2076*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2076*FLEN/8, x4, x1, x2)

inst_1039:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb400;
   valaddr_reg:x3; val_offset:2078*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2078*FLEN/8, x4, x1, x2)

inst_1040:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb400; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2080*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2080*FLEN/8, x4, x1, x2)

inst_1041:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb7ff;
   valaddr_reg:x3; val_offset:2082*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2082*FLEN/8, x4, x1, x2)

inst_1042:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb7ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2084*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2084*FLEN/8, x4, x1, x2)

inst_1043:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb600;
   valaddr_reg:x3; val_offset:2086*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2086*FLEN/8, x4, x1, x2)

inst_1044:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb600; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2088*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2088*FLEN/8, x4, x1, x2)

inst_1045:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb5ff;
   valaddr_reg:x3; val_offset:2090*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2090*FLEN/8, x4, x1, x2)

inst_1046:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb5ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2092*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2092*FLEN/8, x4, x1, x2)

inst_1047:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb700;
   valaddr_reg:x3; val_offset:2094*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2094*FLEN/8, x4, x1, x2)

inst_1048:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x300 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb700; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2096*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2096*FLEN/8, x4, x1, x2)

inst_1049:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb4ff;
   valaddr_reg:x3; val_offset:2098*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2098*FLEN/8, x4, x1, x2)

inst_1050:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb4ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2100*FLEN/8, x4, x1, x2)

inst_1051:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb780;
   valaddr_reg:x3; val_offset:2102*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2102*FLEN/8, x4, x1, x2)

inst_1052:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x380 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb780; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2104*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2104*FLEN/8, x4, x1, x2)

inst_1053:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb47f;
   valaddr_reg:x3; val_offset:2106*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2106*FLEN/8, x4, x1, x2)

inst_1054:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x07f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb47f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2108*FLEN/8, x4, x1, x2)

inst_1055:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb7c0;
   valaddr_reg:x3; val_offset:2110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2110*FLEN/8, x4, x1, x2)

inst_1056:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb7c0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2112*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2112*FLEN/8, x4, x1, x2)

inst_1057:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb43f;
   valaddr_reg:x3; val_offset:2114*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2114*FLEN/8, x4, x1, x2)

inst_1058:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb43f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2116*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2116*FLEN/8, x4, x1, x2)

inst_1059:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb7e0;
   valaddr_reg:x3; val_offset:2118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2118*FLEN/8, x4, x1, x2)

inst_1060:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb7e0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2120*FLEN/8, x4, x1, x2)

inst_1061:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb41f;
   valaddr_reg:x3; val_offset:2122*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2122*FLEN/8, x4, x1, x2)

inst_1062:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x01f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb41f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2124*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2124*FLEN/8, x4, x1, x2)

inst_1063:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb7f0;
   valaddr_reg:x3; val_offset:2126*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2126*FLEN/8, x4, x1, x2)

inst_1064:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb7f0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2128*FLEN/8, x4, x1, x2)

inst_1065:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb40f;
   valaddr_reg:x3; val_offset:2130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2130*FLEN/8, x4, x1, x2)

inst_1066:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x00f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb40f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2132*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2132*FLEN/8, x4, x1, x2)

inst_1067:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb7f8;
   valaddr_reg:x3; val_offset:2134*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2134*FLEN/8, x4, x1, x2)

inst_1068:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb7f8; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2136*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2136*FLEN/8, x4, x1, x2)

inst_1069:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb407;
   valaddr_reg:x3; val_offset:2138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2138*FLEN/8, x4, x1, x2)

inst_1070:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x007 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb407; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2140*FLEN/8, x4, x1, x2)

inst_1071:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb7fc;
   valaddr_reg:x3; val_offset:2142*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2142*FLEN/8, x4, x1, x2)

inst_1072:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb7fc; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2144*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2144*FLEN/8, x4, x1, x2)

inst_1073:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb403;
   valaddr_reg:x3; val_offset:2146*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2146*FLEN/8, x4, x1, x2)

inst_1074:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x003 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb403; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2148*FLEN/8, x4, x1, x2)

inst_1075:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb7fe;
   valaddr_reg:x3; val_offset:2150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2150*FLEN/8, x4, x1, x2)

inst_1076:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb7fe; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2152*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2152*FLEN/8, x4, x1, x2)

inst_1077:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0d and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb401;
   valaddr_reg:x3; val_offset:2154*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2154*FLEN/8, x4, x1, x2)

inst_1078:
// fs1 == 1 and fe1 == 0x0d and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb401; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2156*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2156*FLEN/8, x4, x1, x2)

inst_1079:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb800;
   valaddr_reg:x3; val_offset:2158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2158*FLEN/8, x4, x1, x2)

inst_1080:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb800; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2160*FLEN/8, x4, x1, x2)

inst_1081:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbbff;
   valaddr_reg:x3; val_offset:2162*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2162*FLEN/8, x4, x1, x2)

inst_1082:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbbff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2164*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2164*FLEN/8, x4, x1, x2)

inst_1083:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xba00;
   valaddr_reg:x3; val_offset:2166*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2166*FLEN/8, x4, x1, x2)

inst_1084:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xba00; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2168*FLEN/8, x4, x1, x2)

inst_1085:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb9ff;
   valaddr_reg:x3; val_offset:2170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2170*FLEN/8, x4, x1, x2)

inst_1086:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb9ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2172*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2172*FLEN/8, x4, x1, x2)

inst_1087:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbb00;
   valaddr_reg:x3; val_offset:2174*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2174*FLEN/8, x4, x1, x2)

inst_1088:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x300 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbb00; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2176*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2176*FLEN/8, x4, x1, x2)

inst_1089:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb8ff;
   valaddr_reg:x3; val_offset:2178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2178*FLEN/8, x4, x1, x2)

inst_1090:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb8ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2180*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2180*FLEN/8, x4, x1, x2)

inst_1091:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbb80;
   valaddr_reg:x3; val_offset:2182*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2182*FLEN/8, x4, x1, x2)

inst_1092:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x380 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbb80; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2184*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2184*FLEN/8, x4, x1, x2)

inst_1093:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb87f;
   valaddr_reg:x3; val_offset:2186*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2186*FLEN/8, x4, x1, x2)

inst_1094:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x07f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb87f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2188*FLEN/8, x4, x1, x2)

inst_1095:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbbc0;
   valaddr_reg:x3; val_offset:2190*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2190*FLEN/8, x4, x1, x2)

inst_1096:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbbc0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2192*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2192*FLEN/8, x4, x1, x2)

inst_1097:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb83f;
   valaddr_reg:x3; val_offset:2194*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2194*FLEN/8, x4, x1, x2)

inst_1098:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb83f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2196*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2196*FLEN/8, x4, x1, x2)

inst_1099:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbbe0;
   valaddr_reg:x3; val_offset:2198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2198*FLEN/8, x4, x1, x2)

inst_1100:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbbe0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2200*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2200*FLEN/8, x4, x1, x2)

inst_1101:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb81f;
   valaddr_reg:x3; val_offset:2202*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2202*FLEN/8, x4, x1, x2)

inst_1102:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x01f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb81f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2204*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2204*FLEN/8, x4, x1, x2)

inst_1103:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbbf0;
   valaddr_reg:x3; val_offset:2206*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2206*FLEN/8, x4, x1, x2)

inst_1104:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbbf0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2208*FLEN/8, x4, x1, x2)

inst_1105:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb80f;
   valaddr_reg:x3; val_offset:2210*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2210*FLEN/8, x4, x1, x2)

inst_1106:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x00f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb80f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2212*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2212*FLEN/8, x4, x1, x2)

inst_1107:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbbf8;
   valaddr_reg:x3; val_offset:2214*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2214*FLEN/8, x4, x1, x2)

inst_1108:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbbf8; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2216*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2216*FLEN/8, x4, x1, x2)

inst_1109:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb807;
   valaddr_reg:x3; val_offset:2218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2218*FLEN/8, x4, x1, x2)

inst_1110:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x007 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb807; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2220*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2220*FLEN/8, x4, x1, x2)

inst_1111:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbbfc;
   valaddr_reg:x3; val_offset:2222*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2222*FLEN/8, x4, x1, x2)

inst_1112:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbbfc; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2224*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2224*FLEN/8, x4, x1, x2)

inst_1113:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb803;
   valaddr_reg:x3; val_offset:2226*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2226*FLEN/8, x4, x1, x2)

inst_1114:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x003 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb803; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2228*FLEN/8, x4, x1, x2)

inst_1115:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbbfe;
   valaddr_reg:x3; val_offset:2230*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2230*FLEN/8, x4, x1, x2)

inst_1116:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbbfe; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2232*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2232*FLEN/8, x4, x1, x2)

inst_1117:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0e and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xb801;
   valaddr_reg:x3; val_offset:2234*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2234*FLEN/8, x4, x1, x2)

inst_1118:
// fs1 == 1 and fe1 == 0x0e and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb801; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2236*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2236*FLEN/8, x4, x1, x2)

inst_1119:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2238*FLEN/8, x4, x1, x2)

inst_1120:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbfff;
   valaddr_reg:x3; val_offset:2240*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2240*FLEN/8, x4, x1, x2)

inst_1121:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbfff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2242*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2242*FLEN/8, x4, x1, x2)

inst_1122:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbe00;
   valaddr_reg:x3; val_offset:2244*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2244*FLEN/8, x4, x1, x2)

inst_1123:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbe00; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2246*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2246*FLEN/8, x4, x1, x2)

inst_1124:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbdff;
   valaddr_reg:x3; val_offset:2248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2248*FLEN/8, x4, x1, x2)

inst_1125:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbdff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2250*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2250*FLEN/8, x4, x1, x2)

inst_1126:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbf00;
   valaddr_reg:x3; val_offset:2252*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2252*FLEN/8, x4, x1, x2)

inst_1127:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x300 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbf00; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2254*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2254*FLEN/8, x4, x1, x2)

inst_1128:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbcff;
   valaddr_reg:x3; val_offset:2256*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2256*FLEN/8, x4, x1, x2)

inst_1129:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbcff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2258*FLEN/8, x4, x1, x2)

inst_1130:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbf80;
   valaddr_reg:x3; val_offset:2260*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2260*FLEN/8, x4, x1, x2)

inst_1131:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x380 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbf80; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2262*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2262*FLEN/8, x4, x1, x2)

inst_1132:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbc7f;
   valaddr_reg:x3; val_offset:2264*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2264*FLEN/8, x4, x1, x2)

inst_1133:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x07f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc7f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2266*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2266*FLEN/8, x4, x1, x2)

inst_1134:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbfc0;
   valaddr_reg:x3; val_offset:2268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2268*FLEN/8, x4, x1, x2)

inst_1135:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbfc0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2270*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2270*FLEN/8, x4, x1, x2)

inst_1136:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbc3f;
   valaddr_reg:x3; val_offset:2272*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2272*FLEN/8, x4, x1, x2)

inst_1137:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc3f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2274*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2274*FLEN/8, x4, x1, x2)

inst_1138:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbfe0;
   valaddr_reg:x3; val_offset:2276*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2276*FLEN/8, x4, x1, x2)

inst_1139:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbfe0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2278*FLEN/8, x4, x1, x2)

inst_1140:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbc1f;
   valaddr_reg:x3; val_offset:2280*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2280*FLEN/8, x4, x1, x2)

inst_1141:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x01f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc1f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2282*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2282*FLEN/8, x4, x1, x2)

inst_1142:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbff0;
   valaddr_reg:x3; val_offset:2284*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2284*FLEN/8, x4, x1, x2)

inst_1143:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbff0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2286*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2286*FLEN/8, x4, x1, x2)

inst_1144:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbc0f;
   valaddr_reg:x3; val_offset:2288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2288*FLEN/8, x4, x1, x2)

inst_1145:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x00f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc0f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2290*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2290*FLEN/8, x4, x1, x2)

inst_1146:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbff8;
   valaddr_reg:x3; val_offset:2292*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2292*FLEN/8, x4, x1, x2)

inst_1147:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbff8; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2294*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2294*FLEN/8, x4, x1, x2)

inst_1148:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbc07;
   valaddr_reg:x3; val_offset:2296*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2296*FLEN/8, x4, x1, x2)

inst_1149:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x007 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc07; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2298*FLEN/8, x4, x1, x2)

inst_1150:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbffc;
   valaddr_reg:x3; val_offset:2300*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2300*FLEN/8, x4, x1, x2)

inst_1151:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbffc; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2302*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2302*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_10)

inst_1152:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xbc03;
   valaddr_reg:x3; val_offset:2304*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2304*FLEN/8, x4, x1, x2)

inst_1153:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x003 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc03; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2306*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2306*FLEN/8, x4, x1, x2)

inst_1154:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc000;
   valaddr_reg:x3; val_offset:2308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2308*FLEN/8, x4, x1, x2)

inst_1155:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc000; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2310*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2310*FLEN/8, x4, x1, x2)

inst_1156:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc3ff;
   valaddr_reg:x3; val_offset:2312*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2312*FLEN/8, x4, x1, x2)

inst_1157:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc3ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2314*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2314*FLEN/8, x4, x1, x2)

inst_1158:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc200;
   valaddr_reg:x3; val_offset:2316*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2316*FLEN/8, x4, x1, x2)

inst_1159:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc200; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2318*FLEN/8, x4, x1, x2)

inst_1160:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc1ff;
   valaddr_reg:x3; val_offset:2320*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2320*FLEN/8, x4, x1, x2)

inst_1161:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc1ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2322*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2322*FLEN/8, x4, x1, x2)

inst_1162:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc300;
   valaddr_reg:x3; val_offset:2324*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2324*FLEN/8, x4, x1, x2)

inst_1163:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc300; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2326*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2326*FLEN/8, x4, x1, x2)

inst_1164:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc0ff;
   valaddr_reg:x3; val_offset:2328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2328*FLEN/8, x4, x1, x2)

inst_1165:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc0ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2330*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2330*FLEN/8, x4, x1, x2)

inst_1166:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc380;
   valaddr_reg:x3; val_offset:2332*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2332*FLEN/8, x4, x1, x2)

inst_1167:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc380; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2334*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2334*FLEN/8, x4, x1, x2)

inst_1168:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc07f;
   valaddr_reg:x3; val_offset:2336*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2336*FLEN/8, x4, x1, x2)

inst_1169:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc07f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2338*FLEN/8, x4, x1, x2)

inst_1170:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc3c0;
   valaddr_reg:x3; val_offset:2340*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2340*FLEN/8, x4, x1, x2)

inst_1171:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc3c0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2342*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2342*FLEN/8, x4, x1, x2)

inst_1172:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc03f;
   valaddr_reg:x3; val_offset:2344*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2344*FLEN/8, x4, x1, x2)

inst_1173:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc03f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2346*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2346*FLEN/8, x4, x1, x2)

inst_1174:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc3e0;
   valaddr_reg:x3; val_offset:2348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2348*FLEN/8, x4, x1, x2)

inst_1175:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc3e0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2350*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2350*FLEN/8, x4, x1, x2)

inst_1176:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc01f;
   valaddr_reg:x3; val_offset:2352*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2352*FLEN/8, x4, x1, x2)

inst_1177:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc01f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2354*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2354*FLEN/8, x4, x1, x2)

inst_1178:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc3f0;
   valaddr_reg:x3; val_offset:2356*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2356*FLEN/8, x4, x1, x2)

inst_1179:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc3f0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2358*FLEN/8, x4, x1, x2)

inst_1180:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc00f;
   valaddr_reg:x3; val_offset:2360*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2360*FLEN/8, x4, x1, x2)

inst_1181:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc00f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2362*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2362*FLEN/8, x4, x1, x2)

inst_1182:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc3f8;
   valaddr_reg:x3; val_offset:2364*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2364*FLEN/8, x4, x1, x2)

inst_1183:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc3f8; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2366*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2366*FLEN/8, x4, x1, x2)

inst_1184:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc007;
   valaddr_reg:x3; val_offset:2368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2368*FLEN/8, x4, x1, x2)

inst_1185:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc007; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2370*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2370*FLEN/8, x4, x1, x2)

inst_1186:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc3fc;
   valaddr_reg:x3; val_offset:2372*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2372*FLEN/8, x4, x1, x2)

inst_1187:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc3fc; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2374*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2374*FLEN/8, x4, x1, x2)

inst_1188:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc003;
   valaddr_reg:x3; val_offset:2376*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2376*FLEN/8, x4, x1, x2)

inst_1189:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc003; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2378*FLEN/8, x4, x1, x2)

inst_1190:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc3fe;
   valaddr_reg:x3; val_offset:2380*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2380*FLEN/8, x4, x1, x2)

inst_1191:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc3fe; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2382*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2382*FLEN/8, x4, x1, x2)

inst_1192:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x10 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc001;
   valaddr_reg:x3; val_offset:2384*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2384*FLEN/8, x4, x1, x2)

inst_1193:
// fs1 == 1 and fe1 == 0x10 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc001; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2386*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2386*FLEN/8, x4, x1, x2)

inst_1194:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc400;
   valaddr_reg:x3; val_offset:2388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2388*FLEN/8, x4, x1, x2)

inst_1195:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc400; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2390*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2390*FLEN/8, x4, x1, x2)

inst_1196:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc7ff;
   valaddr_reg:x3; val_offset:2392*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2392*FLEN/8, x4, x1, x2)

inst_1197:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc7ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2394*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2394*FLEN/8, x4, x1, x2)

inst_1198:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc600;
   valaddr_reg:x3; val_offset:2396*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2396*FLEN/8, x4, x1, x2)

inst_1199:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc600; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2398*FLEN/8, x4, x1, x2)

inst_1200:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc5ff;
   valaddr_reg:x3; val_offset:2400*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2400*FLEN/8, x4, x1, x2)

inst_1201:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc5ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2402*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2402*FLEN/8, x4, x1, x2)

inst_1202:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc700;
   valaddr_reg:x3; val_offset:2404*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2404*FLEN/8, x4, x1, x2)

inst_1203:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc700; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2406*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2406*FLEN/8, x4, x1, x2)

inst_1204:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc4ff;
   valaddr_reg:x3; val_offset:2408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2408*FLEN/8, x4, x1, x2)

inst_1205:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc4ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2410*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2410*FLEN/8, x4, x1, x2)

inst_1206:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc780;
   valaddr_reg:x3; val_offset:2412*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2412*FLEN/8, x4, x1, x2)

inst_1207:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc780; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2414*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2414*FLEN/8, x4, x1, x2)

inst_1208:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc47f;
   valaddr_reg:x3; val_offset:2416*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2416*FLEN/8, x4, x1, x2)

inst_1209:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc47f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2418*FLEN/8, x4, x1, x2)

inst_1210:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc7c0;
   valaddr_reg:x3; val_offset:2420*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2420*FLEN/8, x4, x1, x2)

inst_1211:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc7c0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2422*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2422*FLEN/8, x4, x1, x2)

inst_1212:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc43f;
   valaddr_reg:x3; val_offset:2424*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2424*FLEN/8, x4, x1, x2)

inst_1213:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc43f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2426*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2426*FLEN/8, x4, x1, x2)

inst_1214:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc7e0;
   valaddr_reg:x3; val_offset:2428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2428*FLEN/8, x4, x1, x2)

inst_1215:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc7e0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2430*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2430*FLEN/8, x4, x1, x2)

inst_1216:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc41f;
   valaddr_reg:x3; val_offset:2432*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2432*FLEN/8, x4, x1, x2)

inst_1217:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc41f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2434*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2434*FLEN/8, x4, x1, x2)

inst_1218:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc7f0;
   valaddr_reg:x3; val_offset:2436*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2436*FLEN/8, x4, x1, x2)

inst_1219:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc7f0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2438*FLEN/8, x4, x1, x2)

inst_1220:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc40f;
   valaddr_reg:x3; val_offset:2440*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2440*FLEN/8, x4, x1, x2)

inst_1221:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc40f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2442*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2442*FLEN/8, x4, x1, x2)

inst_1222:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc7f8;
   valaddr_reg:x3; val_offset:2444*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2444*FLEN/8, x4, x1, x2)

inst_1223:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc7f8; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2446*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2446*FLEN/8, x4, x1, x2)

inst_1224:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc407;
   valaddr_reg:x3; val_offset:2448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2448*FLEN/8, x4, x1, x2)

inst_1225:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc407; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2450*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2450*FLEN/8, x4, x1, x2)

inst_1226:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc7fc;
   valaddr_reg:x3; val_offset:2452*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2452*FLEN/8, x4, x1, x2)

inst_1227:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc7fc; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2454*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2454*FLEN/8, x4, x1, x2)

inst_1228:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc403;
   valaddr_reg:x3; val_offset:2456*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2456*FLEN/8, x4, x1, x2)

inst_1229:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc403; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2458*FLEN/8, x4, x1, x2)

inst_1230:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc7fe;
   valaddr_reg:x3; val_offset:2460*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2460*FLEN/8, x4, x1, x2)

inst_1231:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc7fe; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2462*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2462*FLEN/8, x4, x1, x2)

inst_1232:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x11 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc401;
   valaddr_reg:x3; val_offset:2464*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2464*FLEN/8, x4, x1, x2)

inst_1233:
// fs1 == 1 and fe1 == 0x11 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc401; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2466*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2466*FLEN/8, x4, x1, x2)

inst_1234:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc800;
   valaddr_reg:x3; val_offset:2468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2468*FLEN/8, x4, x1, x2)

inst_1235:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc800; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2470*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2470*FLEN/8, x4, x1, x2)

inst_1236:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xcbff;
   valaddr_reg:x3; val_offset:2472*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2472*FLEN/8, x4, x1, x2)

inst_1237:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcbff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2474*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2474*FLEN/8, x4, x1, x2)

inst_1238:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xca00;
   valaddr_reg:x3; val_offset:2476*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2476*FLEN/8, x4, x1, x2)

inst_1239:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xca00; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2478*FLEN/8, x4, x1, x2)

inst_1240:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc9ff;
   valaddr_reg:x3; val_offset:2480*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2480*FLEN/8, x4, x1, x2)

inst_1241:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc9ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2482*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2482*FLEN/8, x4, x1, x2)

inst_1242:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xcb00;
   valaddr_reg:x3; val_offset:2484*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2484*FLEN/8, x4, x1, x2)

inst_1243:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcb00; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2486*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2486*FLEN/8, x4, x1, x2)

inst_1244:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc8ff;
   valaddr_reg:x3; val_offset:2488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2488*FLEN/8, x4, x1, x2)

inst_1245:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc8ff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2490*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2490*FLEN/8, x4, x1, x2)

inst_1246:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xcb80;
   valaddr_reg:x3; val_offset:2492*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2492*FLEN/8, x4, x1, x2)

inst_1247:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcb80; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2494*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2494*FLEN/8, x4, x1, x2)

inst_1248:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc87f;
   valaddr_reg:x3; val_offset:2496*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2496*FLEN/8, x4, x1, x2)

inst_1249:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc87f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2498*FLEN/8, x4, x1, x2)

inst_1250:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xcbc0;
   valaddr_reg:x3; val_offset:2500*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2500*FLEN/8, x4, x1, x2)

inst_1251:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcbc0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2502*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2502*FLEN/8, x4, x1, x2)

inst_1252:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc83f;
   valaddr_reg:x3; val_offset:2504*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2504*FLEN/8, x4, x1, x2)

inst_1253:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc83f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2506*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2506*FLEN/8, x4, x1, x2)

inst_1254:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xcbe0;
   valaddr_reg:x3; val_offset:2508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2508*FLEN/8, x4, x1, x2)

inst_1255:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcbe0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2510*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2510*FLEN/8, x4, x1, x2)

inst_1256:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc81f;
   valaddr_reg:x3; val_offset:2512*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2512*FLEN/8, x4, x1, x2)

inst_1257:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc81f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2514*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2514*FLEN/8, x4, x1, x2)

inst_1258:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xcbf0;
   valaddr_reg:x3; val_offset:2516*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2516*FLEN/8, x4, x1, x2)

inst_1259:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcbf0; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2518*FLEN/8, x4, x1, x2)

inst_1260:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc80f;
   valaddr_reg:x3; val_offset:2520*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2520*FLEN/8, x4, x1, x2)

inst_1261:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc80f; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2522*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2522*FLEN/8, x4, x1, x2)

inst_1262:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xcbf8;
   valaddr_reg:x3; val_offset:2524*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2524*FLEN/8, x4, x1, x2)

inst_1263:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcbf8; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2526*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2526*FLEN/8, x4, x1, x2)

inst_1264:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc807;
   valaddr_reg:x3; val_offset:2528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2528*FLEN/8, x4, x1, x2)

inst_1265:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc807; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2530*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2530*FLEN/8, x4, x1, x2)

inst_1266:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xcbfc;
   valaddr_reg:x3; val_offset:2532*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2532*FLEN/8, x4, x1, x2)

inst_1267:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcbfc; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2534*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2534*FLEN/8, x4, x1, x2)

inst_1268:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc803;
   valaddr_reg:x3; val_offset:2536*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2536*FLEN/8, x4, x1, x2)

inst_1269:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc803; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2538*FLEN/8, x4, x1, x2)

inst_1270:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xcbfe;
   valaddr_reg:x3; val_offset:2540*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2540*FLEN/8, x4, x1, x2)

inst_1271:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcbfe; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2542*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2542*FLEN/8, x4, x1, x2)

inst_1272:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x12 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xc801;
   valaddr_reg:x3; val_offset:2544*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2544*FLEN/8, x4, x1, x2)

inst_1273:
// fs1 == 1 and fe1 == 0x12 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc801; op2val:0xbc00;
   valaddr_reg:x3; val_offset:2546*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2546*FLEN/8, x4, x1, x2)

inst_1274:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1;
   valaddr_reg:x3; val_offset:2548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2548*FLEN/8, x4, x1, x2)

inst_1275:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x3ff;
   valaddr_reg:x3; val_offset:2550*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2550*FLEN/8, x4, x1, x2)

inst_1276:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x1;
   valaddr_reg:x3; val_offset:2552*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2552*FLEN/8, x4, x1, x2)

inst_1277:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x200;
   valaddr_reg:x3; val_offset:2554*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2554*FLEN/8, x4, x1, x2)

inst_1278:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x200; op2val:0x1;
   valaddr_reg:x3; val_offset:2556*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2556*FLEN/8, x4, x1, x2)

inst_1279:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1ff;
   valaddr_reg:x3; val_offset:2558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2558*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_11)

inst_1280:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1ff; op2val:0x1;
   valaddr_reg:x3; val_offset:2560*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2560*FLEN/8, x4, x1, x2)

inst_1281:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x300;
   valaddr_reg:x3; val_offset:2562*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2562*FLEN/8, x4, x1, x2)

inst_1282:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x300; op2val:0x1;
   valaddr_reg:x3; val_offset:2564*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2564*FLEN/8, x4, x1, x2)

inst_1283:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xff;
   valaddr_reg:x3; val_offset:2566*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2566*FLEN/8, x4, x1, x2)

inst_1284:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xff; op2val:0x1;
   valaddr_reg:x3; val_offset:2568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2568*FLEN/8, x4, x1, x2)

inst_1285:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x380;
   valaddr_reg:x3; val_offset:2570*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2570*FLEN/8, x4, x1, x2)

inst_1286:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x380; op2val:0x1;
   valaddr_reg:x3; val_offset:2572*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2572*FLEN/8, x4, x1, x2)

inst_1287:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x7f;
   valaddr_reg:x3; val_offset:2574*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2574*FLEN/8, x4, x1, x2)

inst_1288:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7f; op2val:0x1;
   valaddr_reg:x3; val_offset:2576*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2576*FLEN/8, x4, x1, x2)

inst_1289:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x3c0;
   valaddr_reg:x3; val_offset:2578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2578*FLEN/8, x4, x1, x2)

inst_1290:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c0; op2val:0x1;
   valaddr_reg:x3; val_offset:2580*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2580*FLEN/8, x4, x1, x2)

inst_1291:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x3f;
   valaddr_reg:x3; val_offset:2582*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2582*FLEN/8, x4, x1, x2)

inst_1292:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3f; op2val:0x1;
   valaddr_reg:x3; val_offset:2584*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2584*FLEN/8, x4, x1, x2)

inst_1293:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x3e0;
   valaddr_reg:x3; val_offset:2586*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2586*FLEN/8, x4, x1, x2)

inst_1294:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3e0; op2val:0x1;
   valaddr_reg:x3; val_offset:2588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2588*FLEN/8, x4, x1, x2)

inst_1295:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1f;
   valaddr_reg:x3; val_offset:2590*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2590*FLEN/8, x4, x1, x2)

inst_1296:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1f; op2val:0x1;
   valaddr_reg:x3; val_offset:2592*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2592*FLEN/8, x4, x1, x2)

inst_1297:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x3f0;
   valaddr_reg:x3; val_offset:2594*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2594*FLEN/8, x4, x1, x2)

inst_1298:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3f0; op2val:0x1;
   valaddr_reg:x3; val_offset:2596*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2596*FLEN/8, x4, x1, x2)

inst_1299:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xf;
   valaddr_reg:x3; val_offset:2598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2598*FLEN/8, x4, x1, x2)

inst_1300:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf; op2val:0x1;
   valaddr_reg:x3; val_offset:2600*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2600*FLEN/8, x4, x1, x2)

inst_1301:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x3f8;
   valaddr_reg:x3; val_offset:2602*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2602*FLEN/8, x4, x1, x2)

inst_1302:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3f8; op2val:0x1;
   valaddr_reg:x3; val_offset:2604*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2604*FLEN/8, x4, x1, x2)

inst_1303:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x7;
   valaddr_reg:x3; val_offset:2606*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2606*FLEN/8, x4, x1, x2)

inst_1304:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7; op2val:0x1;
   valaddr_reg:x3; val_offset:2608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2608*FLEN/8, x4, x1, x2)

inst_1305:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x3fc;
   valaddr_reg:x3; val_offset:2610*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2610*FLEN/8, x4, x1, x2)

inst_1306:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3fc; op2val:0x1;
   valaddr_reg:x3; val_offset:2612*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2612*FLEN/8, x4, x1, x2)

inst_1307:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x3;
   valaddr_reg:x3; val_offset:2614*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2614*FLEN/8, x4, x1, x2)

inst_1308:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3; op2val:0x1;
   valaddr_reg:x3; val_offset:2616*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2616*FLEN/8, x4, x1, x2)

inst_1309:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x3fe;
   valaddr_reg:x3; val_offset:2618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2618*FLEN/8, x4, x1, x2)

inst_1310:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3fe; op2val:0x1;
   valaddr_reg:x3; val_offset:2620*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2620*FLEN/8, x4, x1, x2)

inst_1311:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x1b6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1b6;
   valaddr_reg:x3; val_offset:2622*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2622*FLEN/8, x4, x1, x2)

inst_1312:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x1b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1b6; op2val:0x1;
   valaddr_reg:x3; val_offset:2624*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2624*FLEN/8, x4, x1, x2)

inst_1313:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x36d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x36d;
   valaddr_reg:x3; val_offset:2626*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2626*FLEN/8, x4, x1, x2)

inst_1314:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x36d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x36d; op2val:0x1;
   valaddr_reg:x3; val_offset:2628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2628*FLEN/8, x4, x1, x2)

inst_1315:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x0cc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xcc;
   valaddr_reg:x3; val_offset:2630*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2630*FLEN/8, x4, x1, x2)

inst_1316:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x0cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcc; op2val:0x1;
   valaddr_reg:x3; val_offset:2632*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2632*FLEN/8, x4, x1, x2)

inst_1317:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x333 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x333;
   valaddr_reg:x3; val_offset:2634*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2634*FLEN/8, x4, x1, x2)

inst_1318:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x333 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x333; op2val:0x1;
   valaddr_reg:x3; val_offset:2636*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2636*FLEN/8, x4, x1, x2)

inst_1319:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x1dd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1dd;
   valaddr_reg:x3; val_offset:2638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2638*FLEN/8, x4, x1, x2)

inst_1320:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x1dd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1dd; op2val:0x1;
   valaddr_reg:x3; val_offset:2640*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2640*FLEN/8, x4, x1, x2)

inst_1321:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x222 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x222;
   valaddr_reg:x3; val_offset:2642*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2642*FLEN/8, x4, x1, x2)

inst_1322:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x222 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x222; op2val:0x1;
   valaddr_reg:x3; val_offset:2644*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2644*FLEN/8, x4, x1, x2)

inst_1323:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x124 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x124;
   valaddr_reg:x3; val_offset:2646*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2646*FLEN/8, x4, x1, x2)

inst_1324:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x124 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x124; op2val:0x1;
   valaddr_reg:x3; val_offset:2648*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2648*FLEN/8, x4, x1, x2)

inst_1325:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2db and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x2db;
   valaddr_reg:x3; val_offset:2650*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2650*FLEN/8, x4, x1, x2)

inst_1326:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x2db and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2db; op2val:0x1;
   valaddr_reg:x3; val_offset:2652*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2652*FLEN/8, x4, x1, x2)

inst_1327:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x199 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x199;
   valaddr_reg:x3; val_offset:2654*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2654*FLEN/8, x4, x1, x2)

inst_1328:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x199 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x199; op2val:0x1;
   valaddr_reg:x3; val_offset:2656*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2656*FLEN/8, x4, x1, x2)

inst_1329:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x266;
   valaddr_reg:x3; val_offset:2658*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2658*FLEN/8, x4, x1, x2)

inst_1330:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x266 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x266; op2val:0x1;
   valaddr_reg:x3; val_offset:2660*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2660*FLEN/8, x4, x1, x2)

inst_1331:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1801;
   valaddr_reg:x3; val_offset:2662*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2662*FLEN/8, x4, x1, x2)

inst_1332:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1801; op2val:0x1;
   valaddr_reg:x3; val_offset:2664*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2664*FLEN/8, x4, x1, x2)

inst_1333:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1800;
   valaddr_reg:x3; val_offset:2666*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2666*FLEN/8, x4, x1, x2)

inst_1334:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1800; op2val:0x1;
   valaddr_reg:x3; val_offset:2668*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2668*FLEN/8, x4, x1, x2)

inst_1335:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1bff;
   valaddr_reg:x3; val_offset:2670*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2670*FLEN/8, x4, x1, x2)

inst_1336:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1bff; op2val:0x1;
   valaddr_reg:x3; val_offset:2672*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2672*FLEN/8, x4, x1, x2)

inst_1337:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1a00;
   valaddr_reg:x3; val_offset:2674*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2674*FLEN/8, x4, x1, x2)

inst_1338:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1a00; op2val:0x1;
   valaddr_reg:x3; val_offset:2676*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2676*FLEN/8, x4, x1, x2)

inst_1339:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x19ff;
   valaddr_reg:x3; val_offset:2678*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2678*FLEN/8, x4, x1, x2)

inst_1340:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x19ff; op2val:0x1;
   valaddr_reg:x3; val_offset:2680*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2680*FLEN/8, x4, x1, x2)

inst_1341:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1b00;
   valaddr_reg:x3; val_offset:2682*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2682*FLEN/8, x4, x1, x2)

inst_1342:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1b00; op2val:0x1;
   valaddr_reg:x3; val_offset:2684*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2684*FLEN/8, x4, x1, x2)

inst_1343:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x18ff;
   valaddr_reg:x3; val_offset:2686*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2686*FLEN/8, x4, x1, x2)

inst_1344:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x18ff; op2val:0x1;
   valaddr_reg:x3; val_offset:2688*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2688*FLEN/8, x4, x1, x2)

inst_1345:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1b80;
   valaddr_reg:x3; val_offset:2690*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2690*FLEN/8, x4, x1, x2)

inst_1346:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1b80; op2val:0x1;
   valaddr_reg:x3; val_offset:2692*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2692*FLEN/8, x4, x1, x2)

inst_1347:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x187f;
   valaddr_reg:x3; val_offset:2694*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2694*FLEN/8, x4, x1, x2)

inst_1348:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x187f; op2val:0x1;
   valaddr_reg:x3; val_offset:2696*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2696*FLEN/8, x4, x1, x2)

inst_1349:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1bc0;
   valaddr_reg:x3; val_offset:2698*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2698*FLEN/8, x4, x1, x2)

inst_1350:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1bc0; op2val:0x1;
   valaddr_reg:x3; val_offset:2700*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2700*FLEN/8, x4, x1, x2)

inst_1351:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x183f;
   valaddr_reg:x3; val_offset:2702*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2702*FLEN/8, x4, x1, x2)

inst_1352:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x183f; op2val:0x1;
   valaddr_reg:x3; val_offset:2704*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2704*FLEN/8, x4, x1, x2)

inst_1353:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1be0;
   valaddr_reg:x3; val_offset:2706*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2706*FLEN/8, x4, x1, x2)

inst_1354:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1be0; op2val:0x1;
   valaddr_reg:x3; val_offset:2708*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2708*FLEN/8, x4, x1, x2)

inst_1355:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x181f;
   valaddr_reg:x3; val_offset:2710*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2710*FLEN/8, x4, x1, x2)

inst_1356:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x181f; op2val:0x1;
   valaddr_reg:x3; val_offset:2712*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2712*FLEN/8, x4, x1, x2)

inst_1357:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1bf0;
   valaddr_reg:x3; val_offset:2714*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2714*FLEN/8, x4, x1, x2)

inst_1358:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1bf0; op2val:0x1;
   valaddr_reg:x3; val_offset:2716*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2716*FLEN/8, x4, x1, x2)

inst_1359:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x180f;
   valaddr_reg:x3; val_offset:2718*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2718*FLEN/8, x4, x1, x2)

inst_1360:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x180f; op2val:0x1;
   valaddr_reg:x3; val_offset:2720*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2720*FLEN/8, x4, x1, x2)

inst_1361:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1bf8;
   valaddr_reg:x3; val_offset:2722*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2722*FLEN/8, x4, x1, x2)

inst_1362:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1bf8; op2val:0x1;
   valaddr_reg:x3; val_offset:2724*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2724*FLEN/8, x4, x1, x2)

inst_1363:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1807;
   valaddr_reg:x3; val_offset:2726*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2726*FLEN/8, x4, x1, x2)

inst_1364:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1807; op2val:0x1;
   valaddr_reg:x3; val_offset:2728*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2728*FLEN/8, x4, x1, x2)

inst_1365:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1bfc;
   valaddr_reg:x3; val_offset:2730*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2730*FLEN/8, x4, x1, x2)

inst_1366:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1bfc; op2val:0x1;
   valaddr_reg:x3; val_offset:2732*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2732*FLEN/8, x4, x1, x2)

inst_1367:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1803;
   valaddr_reg:x3; val_offset:2734*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2734*FLEN/8, x4, x1, x2)

inst_1368:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1803; op2val:0x1;
   valaddr_reg:x3; val_offset:2736*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2736*FLEN/8, x4, x1, x2)

inst_1369:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x06 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x1bfe;
   valaddr_reg:x3; val_offset:2738*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2738*FLEN/8, x4, x1, x2)

inst_1370:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1bfe; op2val:0x1;
   valaddr_reg:x3; val_offset:2740*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2740*FLEN/8, x4, x1, x2)

inst_1371:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x401;
   valaddr_reg:x3; val_offset:2742*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2742*FLEN/8, x4, x1, x2)

inst_1372:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x401; op2val:0x1;
   valaddr_reg:x3; val_offset:2744*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2744*FLEN/8, x4, x1, x2)

inst_1373:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x400;
   valaddr_reg:x3; val_offset:2746*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2746*FLEN/8, x4, x1, x2)

inst_1374:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x1;
   valaddr_reg:x3; val_offset:2748*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2748*FLEN/8, x4, x1, x2)

inst_1375:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x7ff;
   valaddr_reg:x3; val_offset:2750*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2750*FLEN/8, x4, x1, x2)

inst_1376:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ff; op2val:0x1;
   valaddr_reg:x3; val_offset:2752*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2752*FLEN/8, x4, x1, x2)

inst_1377:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x600;
   valaddr_reg:x3; val_offset:2754*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2754*FLEN/8, x4, x1, x2)

inst_1378:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x600; op2val:0x1;
   valaddr_reg:x3; val_offset:2756*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2756*FLEN/8, x4, x1, x2)

inst_1379:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x5ff;
   valaddr_reg:x3; val_offset:2758*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2758*FLEN/8, x4, x1, x2)

inst_1380:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5ff; op2val:0x1;
   valaddr_reg:x3; val_offset:2760*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2760*FLEN/8, x4, x1, x2)

inst_1381:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x700;
   valaddr_reg:x3; val_offset:2762*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2762*FLEN/8, x4, x1, x2)

inst_1382:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x700; op2val:0x1;
   valaddr_reg:x3; val_offset:2764*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2764*FLEN/8, x4, x1, x2)

inst_1383:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x4ff;
   valaddr_reg:x3; val_offset:2766*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2766*FLEN/8, x4, x1, x2)

inst_1384:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4ff; op2val:0x1;
   valaddr_reg:x3; val_offset:2768*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2768*FLEN/8, x4, x1, x2)

inst_1385:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x780;
   valaddr_reg:x3; val_offset:2770*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2770*FLEN/8, x4, x1, x2)

inst_1386:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x780; op2val:0x1;
   valaddr_reg:x3; val_offset:2772*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2772*FLEN/8, x4, x1, x2)

inst_1387:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x47f;
   valaddr_reg:x3; val_offset:2774*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2774*FLEN/8, x4, x1, x2)

inst_1388:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47f; op2val:0x1;
   valaddr_reg:x3; val_offset:2776*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2776*FLEN/8, x4, x1, x2)

inst_1389:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x7c0;
   valaddr_reg:x3; val_offset:2778*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2778*FLEN/8, x4, x1, x2)

inst_1390:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7c0; op2val:0x1;
   valaddr_reg:x3; val_offset:2780*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2780*FLEN/8, x4, x1, x2)

inst_1391:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x43f;
   valaddr_reg:x3; val_offset:2782*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2782*FLEN/8, x4, x1, x2)

inst_1392:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x43f; op2val:0x1;
   valaddr_reg:x3; val_offset:2784*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2784*FLEN/8, x4, x1, x2)

inst_1393:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x7e0;
   valaddr_reg:x3; val_offset:2786*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2786*FLEN/8, x4, x1, x2)

inst_1394:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7e0; op2val:0x1;
   valaddr_reg:x3; val_offset:2788*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2788*FLEN/8, x4, x1, x2)

inst_1395:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x41f;
   valaddr_reg:x3; val_offset:2790*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2790*FLEN/8, x4, x1, x2)

inst_1396:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x41f; op2val:0x1;
   valaddr_reg:x3; val_offset:2792*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2792*FLEN/8, x4, x1, x2)

inst_1397:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x7f0;
   valaddr_reg:x3; val_offset:2794*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2794*FLEN/8, x4, x1, x2)

inst_1398:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7f0; op2val:0x1;
   valaddr_reg:x3; val_offset:2796*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2796*FLEN/8, x4, x1, x2)

inst_1399:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x40f;
   valaddr_reg:x3; val_offset:2798*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2798*FLEN/8, x4, x1, x2)

inst_1400:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x40f; op2val:0x1;
   valaddr_reg:x3; val_offset:2800*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2800*FLEN/8, x4, x1, x2)

inst_1401:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x7f8;
   valaddr_reg:x3; val_offset:2802*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2802*FLEN/8, x4, x1, x2)

inst_1402:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7f8; op2val:0x1;
   valaddr_reg:x3; val_offset:2804*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2804*FLEN/8, x4, x1, x2)

inst_1403:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x407;
   valaddr_reg:x3; val_offset:2806*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2806*FLEN/8, x4, x1, x2)

inst_1404:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x407; op2val:0x1;
   valaddr_reg:x3; val_offset:2808*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2808*FLEN/8, x4, x1, x2)

inst_1405:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x7fc;
   valaddr_reg:x3; val_offset:2810*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2810*FLEN/8, x4, x1, x2)

inst_1406:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7fc; op2val:0x1;
   valaddr_reg:x3; val_offset:2812*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2812*FLEN/8, x4, x1, x2)

inst_1407:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x403;
   valaddr_reg:x3; val_offset:2814*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2814*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_12)

inst_1408:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x403; op2val:0x1;
   valaddr_reg:x3; val_offset:2816*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2816*FLEN/8, x4, x1, x2)

inst_1409:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x7fe;
   valaddr_reg:x3; val_offset:2818*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2818*FLEN/8, x4, x1, x2)

inst_1410:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7fe; op2val:0x1;
   valaddr_reg:x3; val_offset:2820*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2820*FLEN/8, x4, x1, x2)

inst_1411:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x801;
   valaddr_reg:x3; val_offset:2822*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2822*FLEN/8, x4, x1, x2)

inst_1412:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x801; op2val:0x1;
   valaddr_reg:x3; val_offset:2824*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2824*FLEN/8, x4, x1, x2)

inst_1413:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x800;
   valaddr_reg:x3; val_offset:2826*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2826*FLEN/8, x4, x1, x2)

inst_1414:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x800; op2val:0x1;
   valaddr_reg:x3; val_offset:2828*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2828*FLEN/8, x4, x1, x2)

inst_1415:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xbff;
   valaddr_reg:x3; val_offset:2830*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2830*FLEN/8, x4, x1, x2)

inst_1416:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbff; op2val:0x1;
   valaddr_reg:x3; val_offset:2832*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2832*FLEN/8, x4, x1, x2)

inst_1417:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xa00;
   valaddr_reg:x3; val_offset:2834*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2834*FLEN/8, x4, x1, x2)

inst_1418:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa00; op2val:0x1;
   valaddr_reg:x3; val_offset:2836*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2836*FLEN/8, x4, x1, x2)

inst_1419:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x9ff;
   valaddr_reg:x3; val_offset:2838*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2838*FLEN/8, x4, x1, x2)

inst_1420:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9ff; op2val:0x1;
   valaddr_reg:x3; val_offset:2840*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2840*FLEN/8, x4, x1, x2)

inst_1421:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xb00;
   valaddr_reg:x3; val_offset:2842*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2842*FLEN/8, x4, x1, x2)

inst_1422:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb00; op2val:0x1;
   valaddr_reg:x3; val_offset:2844*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2844*FLEN/8, x4, x1, x2)

inst_1423:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x8ff;
   valaddr_reg:x3; val_offset:2846*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2846*FLEN/8, x4, x1, x2)

inst_1424:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ff; op2val:0x1;
   valaddr_reg:x3; val_offset:2848*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2848*FLEN/8, x4, x1, x2)

inst_1425:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xb80;
   valaddr_reg:x3; val_offset:2850*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2850*FLEN/8, x4, x1, x2)

inst_1426:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb80; op2val:0x1;
   valaddr_reg:x3; val_offset:2852*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2852*FLEN/8, x4, x1, x2)

inst_1427:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x87f;
   valaddr_reg:x3; val_offset:2854*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2854*FLEN/8, x4, x1, x2)

inst_1428:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f; op2val:0x1;
   valaddr_reg:x3; val_offset:2856*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2856*FLEN/8, x4, x1, x2)

inst_1429:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xbc0;
   valaddr_reg:x3; val_offset:2858*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2858*FLEN/8, x4, x1, x2)

inst_1430:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc0; op2val:0x1;
   valaddr_reg:x3; val_offset:2860*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2860*FLEN/8, x4, x1, x2)

inst_1431:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x83f;
   valaddr_reg:x3; val_offset:2862*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2862*FLEN/8, x4, x1, x2)

inst_1432:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f; op2val:0x1;
   valaddr_reg:x3; val_offset:2864*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2864*FLEN/8, x4, x1, x2)

inst_1433:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xbe0;
   valaddr_reg:x3; val_offset:2866*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2866*FLEN/8, x4, x1, x2)

inst_1434:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbe0; op2val:0x1;
   valaddr_reg:x3; val_offset:2868*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2868*FLEN/8, x4, x1, x2)

inst_1435:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x81f;
   valaddr_reg:x3; val_offset:2870*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2870*FLEN/8, x4, x1, x2)

inst_1436:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81f; op2val:0x1;
   valaddr_reg:x3; val_offset:2872*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2872*FLEN/8, x4, x1, x2)

inst_1437:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xbf0;
   valaddr_reg:x3; val_offset:2874*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2874*FLEN/8, x4, x1, x2)

inst_1438:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbf0; op2val:0x1;
   valaddr_reg:x3; val_offset:2876*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2876*FLEN/8, x4, x1, x2)

inst_1439:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x80f;
   valaddr_reg:x3; val_offset:2878*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2878*FLEN/8, x4, x1, x2)

inst_1440:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x80f; op2val:0x1;
   valaddr_reg:x3; val_offset:2880*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2880*FLEN/8, x4, x1, x2)

inst_1441:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xbf8;
   valaddr_reg:x3; val_offset:2882*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2882*FLEN/8, x4, x1, x2)

inst_1442:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbf8; op2val:0x1;
   valaddr_reg:x3; val_offset:2884*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2884*FLEN/8, x4, x1, x2)

inst_1443:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x807;
   valaddr_reg:x3; val_offset:2886*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2886*FLEN/8, x4, x1, x2)

inst_1444:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x807; op2val:0x1;
   valaddr_reg:x3; val_offset:2888*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2888*FLEN/8, x4, x1, x2)

inst_1445:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xbfc;
   valaddr_reg:x3; val_offset:2890*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2890*FLEN/8, x4, x1, x2)

inst_1446:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbfc; op2val:0x1;
   valaddr_reg:x3; val_offset:2892*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2892*FLEN/8, x4, x1, x2)

inst_1447:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0x803;
   valaddr_reg:x3; val_offset:2894*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2894*FLEN/8, x4, x1, x2)

inst_1448:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x803; op2val:0x1;
   valaddr_reg:x3; val_offset:2896*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2896*FLEN/8, x4, x1, x2)

inst_1449:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xbfe;
   valaddr_reg:x3; val_offset:2898*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2898*FLEN/8, x4, x1, x2)

inst_1450:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbfe; op2val:0x1;
   valaddr_reg:x3; val_offset:2900*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2900*FLEN/8, x4, x1, x2)

inst_1451:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xc01;
   valaddr_reg:x3; val_offset:2902*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2902*FLEN/8, x4, x1, x2)

inst_1452:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc01; op2val:0x1;
   valaddr_reg:x3; val_offset:2904*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2904*FLEN/8, x4, x1, x2)

inst_1453:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xc00;
   valaddr_reg:x3; val_offset:2906*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2906*FLEN/8, x4, x1, x2)

inst_1454:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc00; op2val:0x1;
   valaddr_reg:x3; val_offset:2908*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2908*FLEN/8, x4, x1, x2)

inst_1455:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xfff;
   valaddr_reg:x3; val_offset:2910*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2910*FLEN/8, x4, x1, x2)

inst_1456:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfff; op2val:0x1;
   valaddr_reg:x3; val_offset:2912*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2912*FLEN/8, x4, x1, x2)

inst_1457:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xe00;
   valaddr_reg:x3; val_offset:2914*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2914*FLEN/8, x4, x1, x2)

inst_1458:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe00; op2val:0x1;
   valaddr_reg:x3; val_offset:2916*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2916*FLEN/8, x4, x1, x2)

inst_1459:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xdff;
   valaddr_reg:x3; val_offset:2918*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2918*FLEN/8, x4, x1, x2)

inst_1460:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdff; op2val:0x1;
   valaddr_reg:x3; val_offset:2920*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2920*FLEN/8, x4, x1, x2)

inst_1461:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xf00;
   valaddr_reg:x3; val_offset:2922*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2922*FLEN/8, x4, x1, x2)

inst_1462:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf00; op2val:0x1;
   valaddr_reg:x3; val_offset:2924*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2924*FLEN/8, x4, x1, x2)

inst_1463:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xcff;
   valaddr_reg:x3; val_offset:2926*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2926*FLEN/8, x4, x1, x2)

inst_1464:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcff; op2val:0x1;
   valaddr_reg:x3; val_offset:2928*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2928*FLEN/8, x4, x1, x2)

inst_1465:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xf80;
   valaddr_reg:x3; val_offset:2930*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2930*FLEN/8, x4, x1, x2)

inst_1466:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf80; op2val:0x1;
   valaddr_reg:x3; val_offset:2932*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2932*FLEN/8, x4, x1, x2)

inst_1467:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xc7f;
   valaddr_reg:x3; val_offset:2934*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2934*FLEN/8, x4, x1, x2)

inst_1468:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc7f; op2val:0x1;
   valaddr_reg:x3; val_offset:2936*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2936*FLEN/8, x4, x1, x2)

inst_1469:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xfc0;
   valaddr_reg:x3; val_offset:2938*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2938*FLEN/8, x4, x1, x2)

inst_1470:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfc0; op2val:0x1;
   valaddr_reg:x3; val_offset:2940*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2940*FLEN/8, x4, x1, x2)

inst_1471:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xc3f;
   valaddr_reg:x3; val_offset:2942*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2942*FLEN/8, x4, x1, x2)

inst_1472:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc3f; op2val:0x1;
   valaddr_reg:x3; val_offset:2944*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2944*FLEN/8, x4, x1, x2)

inst_1473:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xfe0;
   valaddr_reg:x3; val_offset:2946*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2946*FLEN/8, x4, x1, x2)

inst_1474:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfe0; op2val:0x1;
   valaddr_reg:x3; val_offset:2948*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2948*FLEN/8, x4, x1, x2)

inst_1475:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xc1f;
   valaddr_reg:x3; val_offset:2950*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2950*FLEN/8, x4, x1, x2)

inst_1476:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc1f; op2val:0x1;
   valaddr_reg:x3; val_offset:2952*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2952*FLEN/8, x4, x1, x2)

inst_1477:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xff0;
   valaddr_reg:x3; val_offset:2954*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2954*FLEN/8, x4, x1, x2)

inst_1478:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xff0; op2val:0x1;
   valaddr_reg:x3; val_offset:2956*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2956*FLEN/8, x4, x1, x2)

inst_1479:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xc0f;
   valaddr_reg:x3; val_offset:2958*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2958*FLEN/8, x4, x1, x2)

inst_1480:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc0f; op2val:0x1;
   valaddr_reg:x3; val_offset:2960*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2960*FLEN/8, x4, x1, x2)

inst_1481:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xff8;
   valaddr_reg:x3; val_offset:2962*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2962*FLEN/8, x4, x1, x2)

inst_1482:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xff8; op2val:0x1;
   valaddr_reg:x3; val_offset:2964*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2964*FLEN/8, x4, x1, x2)

inst_1483:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xc07;
   valaddr_reg:x3; val_offset:2966*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2966*FLEN/8, x4, x1, x2)

inst_1484:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc07; op2val:0x1;
   valaddr_reg:x3; val_offset:2968*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2968*FLEN/8, x4, x1, x2)

inst_1485:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xffc;
   valaddr_reg:x3; val_offset:2970*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2970*FLEN/8, x4, x1, x2)

inst_1486:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xffc; op2val:0x1;
   valaddr_reg:x3; val_offset:2972*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2972*FLEN/8, x4, x1, x2)

inst_1487:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xc03;
   valaddr_reg:x3; val_offset:2974*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2974*FLEN/8, x4, x1, x2)

inst_1488:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc03; op2val:0x1;
   valaddr_reg:x3; val_offset:2976*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2976*FLEN/8, x4, x1, x2)

inst_1489:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1; op2val:0xffe;
   valaddr_reg:x3; val_offset:2978*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2978*FLEN/8, x4, x1, x2)

inst_1490:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xffe; op2val:0x1;
   valaddr_reg:x3; val_offset:2980*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2980*FLEN/8, x4, x1, x2)

inst_1491:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8001;
   valaddr_reg:x3; val_offset:2982*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2982*FLEN/8, x4, x1, x2)

inst_1492:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x83ff;
   valaddr_reg:x3; val_offset:2984*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2984*FLEN/8, x4, x1, x2)

inst_1493:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8001;
   valaddr_reg:x3; val_offset:2986*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2986*FLEN/8, x4, x1, x2)

inst_1494:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8200;
   valaddr_reg:x3; val_offset:2988*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2988*FLEN/8, x4, x1, x2)

inst_1495:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8200; op2val:0x8001;
   valaddr_reg:x3; val_offset:2990*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2990*FLEN/8, x4, x1, x2)

inst_1496:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x81ff;
   valaddr_reg:x3; val_offset:2992*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2992*FLEN/8, x4, x1, x2)

inst_1497:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81ff; op2val:0x8001;
   valaddr_reg:x3; val_offset:2994*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2994*FLEN/8, x4, x1, x2)

inst_1498:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8300;
   valaddr_reg:x3; val_offset:2996*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2996*FLEN/8, x4, x1, x2)

inst_1499:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8300; op2val:0x8001;
   valaddr_reg:x3; val_offset:2998*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 2998*FLEN/8, x4, x1, x2)

inst_1500:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x80ff;
   valaddr_reg:x3; val_offset:3000*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3000*FLEN/8, x4, x1, x2)

inst_1501:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x80ff; op2val:0x8001;
   valaddr_reg:x3; val_offset:3002*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3002*FLEN/8, x4, x1, x2)

inst_1502:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8380;
   valaddr_reg:x3; val_offset:3004*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3004*FLEN/8, x4, x1, x2)

inst_1503:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8380; op2val:0x8001;
   valaddr_reg:x3; val_offset:3006*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3006*FLEN/8, x4, x1, x2)

inst_1504:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x807f;
   valaddr_reg:x3; val_offset:3008*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3008*FLEN/8, x4, x1, x2)

inst_1505:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x807f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3010*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3010*FLEN/8, x4, x1, x2)

inst_1506:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x83c0;
   valaddr_reg:x3; val_offset:3012*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3012*FLEN/8, x4, x1, x2)

inst_1507:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83c0; op2val:0x8001;
   valaddr_reg:x3; val_offset:3014*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3014*FLEN/8, x4, x1, x2)

inst_1508:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x803f;
   valaddr_reg:x3; val_offset:3016*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3016*FLEN/8, x4, x1, x2)

inst_1509:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x803f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3018*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3018*FLEN/8, x4, x1, x2)

inst_1510:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x83e0;
   valaddr_reg:x3; val_offset:3020*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3020*FLEN/8, x4, x1, x2)

inst_1511:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83e0; op2val:0x8001;
   valaddr_reg:x3; val_offset:3022*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3022*FLEN/8, x4, x1, x2)

inst_1512:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x801f;
   valaddr_reg:x3; val_offset:3024*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3024*FLEN/8, x4, x1, x2)

inst_1513:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x801f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3026*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3026*FLEN/8, x4, x1, x2)

inst_1514:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x83f0;
   valaddr_reg:x3; val_offset:3028*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3028*FLEN/8, x4, x1, x2)

inst_1515:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f0; op2val:0x8001;
   valaddr_reg:x3; val_offset:3030*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3030*FLEN/8, x4, x1, x2)

inst_1516:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x800f;
   valaddr_reg:x3; val_offset:3032*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3032*FLEN/8, x4, x1, x2)

inst_1517:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x800f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3034*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3034*FLEN/8, x4, x1, x2)

inst_1518:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x83f8;
   valaddr_reg:x3; val_offset:3036*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3036*FLEN/8, x4, x1, x2)

inst_1519:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f8; op2val:0x8001;
   valaddr_reg:x3; val_offset:3038*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3038*FLEN/8, x4, x1, x2)

inst_1520:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8007;
   valaddr_reg:x3; val_offset:3040*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3040*FLEN/8, x4, x1, x2)

inst_1521:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8007; op2val:0x8001;
   valaddr_reg:x3; val_offset:3042*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3042*FLEN/8, x4, x1, x2)

inst_1522:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x83fc;
   valaddr_reg:x3; val_offset:3044*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3044*FLEN/8, x4, x1, x2)

inst_1523:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83fc; op2val:0x8001;
   valaddr_reg:x3; val_offset:3046*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3046*FLEN/8, x4, x1, x2)

inst_1524:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8003;
   valaddr_reg:x3; val_offset:3048*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3048*FLEN/8, x4, x1, x2)

inst_1525:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8003; op2val:0x8001;
   valaddr_reg:x3; val_offset:3050*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3050*FLEN/8, x4, x1, x2)

inst_1526:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x83fe;
   valaddr_reg:x3; val_offset:3052*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3052*FLEN/8, x4, x1, x2)

inst_1527:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83fe; op2val:0x8001;
   valaddr_reg:x3; val_offset:3054*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3054*FLEN/8, x4, x1, x2)

inst_1528:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x1b6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x81b6;
   valaddr_reg:x3; val_offset:3056*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3056*FLEN/8, x4, x1, x2)

inst_1529:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x1b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81b6; op2val:0x8001;
   valaddr_reg:x3; val_offset:3058*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3058*FLEN/8, x4, x1, x2)

inst_1530:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x836d;
   valaddr_reg:x3; val_offset:3060*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3060*FLEN/8, x4, x1, x2)

inst_1531:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x36d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x836d; op2val:0x8001;
   valaddr_reg:x3; val_offset:3062*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3062*FLEN/8, x4, x1, x2)

inst_1532:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x0cc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x80cc;
   valaddr_reg:x3; val_offset:3064*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3064*FLEN/8, x4, x1, x2)

inst_1533:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x0cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x80cc; op2val:0x8001;
   valaddr_reg:x3; val_offset:3066*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3066*FLEN/8, x4, x1, x2)

inst_1534:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x333 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8333;
   valaddr_reg:x3; val_offset:3068*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3068*FLEN/8, x4, x1, x2)

inst_1535:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x333 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8333; op2val:0x8001;
   valaddr_reg:x3; val_offset:3070*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3070*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_13)

inst_1536:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x1dd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x81dd;
   valaddr_reg:x3; val_offset:3072*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3072*FLEN/8, x4, x1, x2)

inst_1537:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x1dd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81dd; op2val:0x8001;
   valaddr_reg:x3; val_offset:3074*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3074*FLEN/8, x4, x1, x2)

inst_1538:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x222 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8222;
   valaddr_reg:x3; val_offset:3076*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3076*FLEN/8, x4, x1, x2)

inst_1539:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x222 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8222; op2val:0x8001;
   valaddr_reg:x3; val_offset:3078*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3078*FLEN/8, x4, x1, x2)

inst_1540:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x124 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8124;
   valaddr_reg:x3; val_offset:3080*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3080*FLEN/8, x4, x1, x2)

inst_1541:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8124; op2val:0x8001;
   valaddr_reg:x3; val_offset:3082*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3082*FLEN/8, x4, x1, x2)

inst_1542:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2db and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x82db;
   valaddr_reg:x3; val_offset:3084*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3084*FLEN/8, x4, x1, x2)

inst_1543:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x2db and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x82db; op2val:0x8001;
   valaddr_reg:x3; val_offset:3086*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3086*FLEN/8, x4, x1, x2)

inst_1544:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x199 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8199;
   valaddr_reg:x3; val_offset:3088*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3088*FLEN/8, x4, x1, x2)

inst_1545:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x199 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8199; op2val:0x8001;
   valaddr_reg:x3; val_offset:3090*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3090*FLEN/8, x4, x1, x2)

inst_1546:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8266;
   valaddr_reg:x3; val_offset:3092*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3092*FLEN/8, x4, x1, x2)

inst_1547:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x266 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8266; op2val:0x8001;
   valaddr_reg:x3; val_offset:3094*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3094*FLEN/8, x4, x1, x2)

inst_1548:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdc01;
   valaddr_reg:x3; val_offset:3096*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3096*FLEN/8, x4, x1, x2)

inst_1549:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdc01; op2val:0x8001;
   valaddr_reg:x3; val_offset:3098*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3098*FLEN/8, x4, x1, x2)

inst_1550:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdc00;
   valaddr_reg:x3; val_offset:3100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3100*FLEN/8, x4, x1, x2)

inst_1551:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdc00; op2val:0x8001;
   valaddr_reg:x3; val_offset:3102*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3102*FLEN/8, x4, x1, x2)

inst_1552:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdfff;
   valaddr_reg:x3; val_offset:3104*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3104*FLEN/8, x4, x1, x2)

inst_1553:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdfff; op2val:0x8001;
   valaddr_reg:x3; val_offset:3106*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3106*FLEN/8, x4, x1, x2)

inst_1554:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xde00;
   valaddr_reg:x3; val_offset:3108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3108*FLEN/8, x4, x1, x2)

inst_1555:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xde00; op2val:0x8001;
   valaddr_reg:x3; val_offset:3110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3110*FLEN/8, x4, x1, x2)

inst_1556:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xddff;
   valaddr_reg:x3; val_offset:3112*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3112*FLEN/8, x4, x1, x2)

inst_1557:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xddff; op2val:0x8001;
   valaddr_reg:x3; val_offset:3114*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3114*FLEN/8, x4, x1, x2)

inst_1558:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdf00;
   valaddr_reg:x3; val_offset:3116*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3116*FLEN/8, x4, x1, x2)

inst_1559:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdf00; op2val:0x8001;
   valaddr_reg:x3; val_offset:3118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3118*FLEN/8, x4, x1, x2)

inst_1560:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdcff;
   valaddr_reg:x3; val_offset:3120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3120*FLEN/8, x4, x1, x2)

inst_1561:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdcff; op2val:0x8001;
   valaddr_reg:x3; val_offset:3122*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3122*FLEN/8, x4, x1, x2)

inst_1562:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdf80;
   valaddr_reg:x3; val_offset:3124*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3124*FLEN/8, x4, x1, x2)

inst_1563:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdf80; op2val:0x8001;
   valaddr_reg:x3; val_offset:3126*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3126*FLEN/8, x4, x1, x2)

inst_1564:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdc7f;
   valaddr_reg:x3; val_offset:3128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3128*FLEN/8, x4, x1, x2)

inst_1565:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdc7f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3130*FLEN/8, x4, x1, x2)

inst_1566:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdfc0;
   valaddr_reg:x3; val_offset:3132*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3132*FLEN/8, x4, x1, x2)

inst_1567:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdfc0; op2val:0x8001;
   valaddr_reg:x3; val_offset:3134*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3134*FLEN/8, x4, x1, x2)

inst_1568:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdc3f;
   valaddr_reg:x3; val_offset:3136*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3136*FLEN/8, x4, x1, x2)

inst_1569:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdc3f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3138*FLEN/8, x4, x1, x2)

inst_1570:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdfe0;
   valaddr_reg:x3; val_offset:3140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3140*FLEN/8, x4, x1, x2)

inst_1571:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdfe0; op2val:0x8001;
   valaddr_reg:x3; val_offset:3142*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3142*FLEN/8, x4, x1, x2)

inst_1572:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdc1f;
   valaddr_reg:x3; val_offset:3144*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3144*FLEN/8, x4, x1, x2)

inst_1573:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdc1f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3146*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3146*FLEN/8, x4, x1, x2)

inst_1574:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdff0;
   valaddr_reg:x3; val_offset:3148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3148*FLEN/8, x4, x1, x2)

inst_1575:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdff0; op2val:0x8001;
   valaddr_reg:x3; val_offset:3150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3150*FLEN/8, x4, x1, x2)

inst_1576:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdc0f;
   valaddr_reg:x3; val_offset:3152*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3152*FLEN/8, x4, x1, x2)

inst_1577:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdc0f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3154*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3154*FLEN/8, x4, x1, x2)

inst_1578:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdff8;
   valaddr_reg:x3; val_offset:3156*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3156*FLEN/8, x4, x1, x2)

inst_1579:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdff8; op2val:0x8001;
   valaddr_reg:x3; val_offset:3158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3158*FLEN/8, x4, x1, x2)

inst_1580:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdc07;
   valaddr_reg:x3; val_offset:3160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3160*FLEN/8, x4, x1, x2)

inst_1581:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdc07; op2val:0x8001;
   valaddr_reg:x3; val_offset:3162*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3162*FLEN/8, x4, x1, x2)

inst_1582:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdffc;
   valaddr_reg:x3; val_offset:3164*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3164*FLEN/8, x4, x1, x2)

inst_1583:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdffc; op2val:0x8001;
   valaddr_reg:x3; val_offset:3166*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3166*FLEN/8, x4, x1, x2)

inst_1584:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdc03;
   valaddr_reg:x3; val_offset:3168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3168*FLEN/8, x4, x1, x2)

inst_1585:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdc03; op2val:0x8001;
   valaddr_reg:x3; val_offset:3170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3170*FLEN/8, x4, x1, x2)

inst_1586:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x17 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xdffe;
   valaddr_reg:x3; val_offset:3172*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3172*FLEN/8, x4, x1, x2)

inst_1587:
// fs1 == 1 and fe1 == 0x17 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdffe; op2val:0x8001;
   valaddr_reg:x3; val_offset:3174*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3174*FLEN/8, x4, x1, x2)

inst_1588:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8401;
   valaddr_reg:x3; val_offset:3176*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3176*FLEN/8, x4, x1, x2)

inst_1589:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8401; op2val:0x8001;
   valaddr_reg:x3; val_offset:3178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3178*FLEN/8, x4, x1, x2)

inst_1590:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8400;
   valaddr_reg:x3; val_offset:3180*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3180*FLEN/8, x4, x1, x2)

inst_1591:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8001;
   valaddr_reg:x3; val_offset:3182*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3182*FLEN/8, x4, x1, x2)

inst_1592:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x87ff;
   valaddr_reg:x3; val_offset:3184*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3184*FLEN/8, x4, x1, x2)

inst_1593:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87ff; op2val:0x8001;
   valaddr_reg:x3; val_offset:3186*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3186*FLEN/8, x4, x1, x2)

inst_1594:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8600;
   valaddr_reg:x3; val_offset:3188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3188*FLEN/8, x4, x1, x2)

inst_1595:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8600; op2val:0x8001;
   valaddr_reg:x3; val_offset:3190*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3190*FLEN/8, x4, x1, x2)

inst_1596:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x85ff;
   valaddr_reg:x3; val_offset:3192*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3192*FLEN/8, x4, x1, x2)

inst_1597:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x85ff; op2val:0x8001;
   valaddr_reg:x3; val_offset:3194*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3194*FLEN/8, x4, x1, x2)

inst_1598:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8700;
   valaddr_reg:x3; val_offset:3196*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3196*FLEN/8, x4, x1, x2)

inst_1599:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8700; op2val:0x8001;
   valaddr_reg:x3; val_offset:3198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3198*FLEN/8, x4, x1, x2)

inst_1600:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x84ff;
   valaddr_reg:x3; val_offset:3200*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3200*FLEN/8, x4, x1, x2)

inst_1601:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x84ff; op2val:0x8001;
   valaddr_reg:x3; val_offset:3202*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3202*FLEN/8, x4, x1, x2)

inst_1602:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8780;
   valaddr_reg:x3; val_offset:3204*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3204*FLEN/8, x4, x1, x2)

inst_1603:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8780; op2val:0x8001;
   valaddr_reg:x3; val_offset:3206*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3206*FLEN/8, x4, x1, x2)

inst_1604:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x847f;
   valaddr_reg:x3; val_offset:3208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3208*FLEN/8, x4, x1, x2)

inst_1605:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x847f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3210*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3210*FLEN/8, x4, x1, x2)

inst_1606:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x87c0;
   valaddr_reg:x3; val_offset:3212*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3212*FLEN/8, x4, x1, x2)

inst_1607:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87c0; op2val:0x8001;
   valaddr_reg:x3; val_offset:3214*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3214*FLEN/8, x4, x1, x2)

inst_1608:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x843f;
   valaddr_reg:x3; val_offset:3216*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3216*FLEN/8, x4, x1, x2)

inst_1609:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x843f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3218*FLEN/8, x4, x1, x2)

inst_1610:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x87e0;
   valaddr_reg:x3; val_offset:3220*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3220*FLEN/8, x4, x1, x2)

inst_1611:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87e0; op2val:0x8001;
   valaddr_reg:x3; val_offset:3222*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3222*FLEN/8, x4, x1, x2)

inst_1612:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x841f;
   valaddr_reg:x3; val_offset:3224*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3224*FLEN/8, x4, x1, x2)

inst_1613:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x841f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3226*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3226*FLEN/8, x4, x1, x2)

inst_1614:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x87f0;
   valaddr_reg:x3; val_offset:3228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3228*FLEN/8, x4, x1, x2)

inst_1615:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f0; op2val:0x8001;
   valaddr_reg:x3; val_offset:3230*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3230*FLEN/8, x4, x1, x2)

inst_1616:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x840f;
   valaddr_reg:x3; val_offset:3232*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3232*FLEN/8, x4, x1, x2)

inst_1617:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x840f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3234*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3234*FLEN/8, x4, x1, x2)

inst_1618:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x87f8;
   valaddr_reg:x3; val_offset:3236*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3236*FLEN/8, x4, x1, x2)

inst_1619:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f8; op2val:0x8001;
   valaddr_reg:x3; val_offset:3238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3238*FLEN/8, x4, x1, x2)

inst_1620:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8407;
   valaddr_reg:x3; val_offset:3240*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3240*FLEN/8, x4, x1, x2)

inst_1621:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8407; op2val:0x8001;
   valaddr_reg:x3; val_offset:3242*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3242*FLEN/8, x4, x1, x2)

inst_1622:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x87fc;
   valaddr_reg:x3; val_offset:3244*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3244*FLEN/8, x4, x1, x2)

inst_1623:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87fc; op2val:0x8001;
   valaddr_reg:x3; val_offset:3246*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3246*FLEN/8, x4, x1, x2)

inst_1624:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8403;
   valaddr_reg:x3; val_offset:3248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3248*FLEN/8, x4, x1, x2)

inst_1625:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8403; op2val:0x8001;
   valaddr_reg:x3; val_offset:3250*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3250*FLEN/8, x4, x1, x2)

inst_1626:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x87fe;
   valaddr_reg:x3; val_offset:3252*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3252*FLEN/8, x4, x1, x2)

inst_1627:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87fe; op2val:0x8001;
   valaddr_reg:x3; val_offset:3254*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3254*FLEN/8, x4, x1, x2)

inst_1628:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8801;
   valaddr_reg:x3; val_offset:3256*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3256*FLEN/8, x4, x1, x2)

inst_1629:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8801; op2val:0x8001;
   valaddr_reg:x3; val_offset:3258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3258*FLEN/8, x4, x1, x2)

inst_1630:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8800;
   valaddr_reg:x3; val_offset:3260*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3260*FLEN/8, x4, x1, x2)

inst_1631:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8800; op2val:0x8001;
   valaddr_reg:x3; val_offset:3262*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3262*FLEN/8, x4, x1, x2)

inst_1632:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8bff;
   valaddr_reg:x3; val_offset:3264*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3264*FLEN/8, x4, x1, x2)

inst_1633:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bff; op2val:0x8001;
   valaddr_reg:x3; val_offset:3266*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3266*FLEN/8, x4, x1, x2)

inst_1634:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8a00;
   valaddr_reg:x3; val_offset:3268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3268*FLEN/8, x4, x1, x2)

inst_1635:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8a00; op2val:0x8001;
   valaddr_reg:x3; val_offset:3270*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3270*FLEN/8, x4, x1, x2)

inst_1636:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x89ff;
   valaddr_reg:x3; val_offset:3272*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3272*FLEN/8, x4, x1, x2)

inst_1637:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x89ff; op2val:0x8001;
   valaddr_reg:x3; val_offset:3274*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3274*FLEN/8, x4, x1, x2)

inst_1638:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8b00;
   valaddr_reg:x3; val_offset:3276*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3276*FLEN/8, x4, x1, x2)

inst_1639:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8b00; op2val:0x8001;
   valaddr_reg:x3; val_offset:3278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3278*FLEN/8, x4, x1, x2)

inst_1640:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x88ff;
   valaddr_reg:x3; val_offset:3280*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3280*FLEN/8, x4, x1, x2)

inst_1641:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x88ff; op2val:0x8001;
   valaddr_reg:x3; val_offset:3282*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3282*FLEN/8, x4, x1, x2)

inst_1642:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8b80;
   valaddr_reg:x3; val_offset:3284*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3284*FLEN/8, x4, x1, x2)

inst_1643:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8b80; op2val:0x8001;
   valaddr_reg:x3; val_offset:3286*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3286*FLEN/8, x4, x1, x2)

inst_1644:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x887f;
   valaddr_reg:x3; val_offset:3288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3288*FLEN/8, x4, x1, x2)

inst_1645:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x887f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3290*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3290*FLEN/8, x4, x1, x2)

inst_1646:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8bc0;
   valaddr_reg:x3; val_offset:3292*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3292*FLEN/8, x4, x1, x2)

inst_1647:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bc0; op2val:0x8001;
   valaddr_reg:x3; val_offset:3294*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3294*FLEN/8, x4, x1, x2)

inst_1648:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x883f;
   valaddr_reg:x3; val_offset:3296*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3296*FLEN/8, x4, x1, x2)

inst_1649:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x883f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3298*FLEN/8, x4, x1, x2)

inst_1650:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8be0;
   valaddr_reg:x3; val_offset:3300*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3300*FLEN/8, x4, x1, x2)

inst_1651:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8be0; op2val:0x8001;
   valaddr_reg:x3; val_offset:3302*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3302*FLEN/8, x4, x1, x2)

inst_1652:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x881f;
   valaddr_reg:x3; val_offset:3304*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3304*FLEN/8, x4, x1, x2)

inst_1653:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x881f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3306*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3306*FLEN/8, x4, x1, x2)

inst_1654:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8bf0;
   valaddr_reg:x3; val_offset:3308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3308*FLEN/8, x4, x1, x2)

inst_1655:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bf0; op2val:0x8001;
   valaddr_reg:x3; val_offset:3310*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3310*FLEN/8, x4, x1, x2)

inst_1656:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x880f;
   valaddr_reg:x3; val_offset:3312*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3312*FLEN/8, x4, x1, x2)

inst_1657:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x880f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3314*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3314*FLEN/8, x4, x1, x2)

inst_1658:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8bf8;
   valaddr_reg:x3; val_offset:3316*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3316*FLEN/8, x4, x1, x2)

inst_1659:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bf8; op2val:0x8001;
   valaddr_reg:x3; val_offset:3318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3318*FLEN/8, x4, x1, x2)

inst_1660:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8807;
   valaddr_reg:x3; val_offset:3320*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3320*FLEN/8, x4, x1, x2)

inst_1661:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8807; op2val:0x8001;
   valaddr_reg:x3; val_offset:3322*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3322*FLEN/8, x4, x1, x2)

inst_1662:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8bfc;
   valaddr_reg:x3; val_offset:3324*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3324*FLEN/8, x4, x1, x2)

inst_1663:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bfc; op2val:0x8001;
   valaddr_reg:x3; val_offset:3326*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3326*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_14)

inst_1664:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8803;
   valaddr_reg:x3; val_offset:3328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3328*FLEN/8, x4, x1, x2)

inst_1665:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8803; op2val:0x8001;
   valaddr_reg:x3; val_offset:3330*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3330*FLEN/8, x4, x1, x2)

inst_1666:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8bfe;
   valaddr_reg:x3; val_offset:3332*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3332*FLEN/8, x4, x1, x2)

inst_1667:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bfe; op2val:0x8001;
   valaddr_reg:x3; val_offset:3334*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3334*FLEN/8, x4, x1, x2)

inst_1668:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8c01;
   valaddr_reg:x3; val_offset:3336*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3336*FLEN/8, x4, x1, x2)

inst_1669:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c01; op2val:0x8001;
   valaddr_reg:x3; val_offset:3338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3338*FLEN/8, x4, x1, x2)

inst_1670:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8c00;
   valaddr_reg:x3; val_offset:3340*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3340*FLEN/8, x4, x1, x2)

inst_1671:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c00; op2val:0x8001;
   valaddr_reg:x3; val_offset:3342*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3342*FLEN/8, x4, x1, x2)

inst_1672:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8fff;
   valaddr_reg:x3; val_offset:3344*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3344*FLEN/8, x4, x1, x2)

inst_1673:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8fff; op2val:0x8001;
   valaddr_reg:x3; val_offset:3346*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3346*FLEN/8, x4, x1, x2)

inst_1674:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8e00;
   valaddr_reg:x3; val_offset:3348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3348*FLEN/8, x4, x1, x2)

inst_1675:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8e00; op2val:0x8001;
   valaddr_reg:x3; val_offset:3350*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3350*FLEN/8, x4, x1, x2)

inst_1676:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8dff;
   valaddr_reg:x3; val_offset:3352*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3352*FLEN/8, x4, x1, x2)

inst_1677:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8dff; op2val:0x8001;
   valaddr_reg:x3; val_offset:3354*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3354*FLEN/8, x4, x1, x2)

inst_1678:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8f00;
   valaddr_reg:x3; val_offset:3356*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3356*FLEN/8, x4, x1, x2)

inst_1679:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8f00; op2val:0x8001;
   valaddr_reg:x3; val_offset:3358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3358*FLEN/8, x4, x1, x2)

inst_1680:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8cff;
   valaddr_reg:x3; val_offset:3360*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3360*FLEN/8, x4, x1, x2)

inst_1681:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8cff; op2val:0x8001;
   valaddr_reg:x3; val_offset:3362*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3362*FLEN/8, x4, x1, x2)

inst_1682:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8f80;
   valaddr_reg:x3; val_offset:3364*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3364*FLEN/8, x4, x1, x2)

inst_1683:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8f80; op2val:0x8001;
   valaddr_reg:x3; val_offset:3366*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3366*FLEN/8, x4, x1, x2)

inst_1684:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8c7f;
   valaddr_reg:x3; val_offset:3368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3368*FLEN/8, x4, x1, x2)

inst_1685:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c7f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3370*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3370*FLEN/8, x4, x1, x2)

inst_1686:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8fc0;
   valaddr_reg:x3; val_offset:3372*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3372*FLEN/8, x4, x1, x2)

inst_1687:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8fc0; op2val:0x8001;
   valaddr_reg:x3; val_offset:3374*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3374*FLEN/8, x4, x1, x2)

inst_1688:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8c3f;
   valaddr_reg:x3; val_offset:3376*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3376*FLEN/8, x4, x1, x2)

inst_1689:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c3f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3378*FLEN/8, x4, x1, x2)

inst_1690:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8fe0;
   valaddr_reg:x3; val_offset:3380*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3380*FLEN/8, x4, x1, x2)

inst_1691:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8fe0; op2val:0x8001;
   valaddr_reg:x3; val_offset:3382*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3382*FLEN/8, x4, x1, x2)

inst_1692:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8c1f;
   valaddr_reg:x3; val_offset:3384*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3384*FLEN/8, x4, x1, x2)

inst_1693:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c1f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3386*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3386*FLEN/8, x4, x1, x2)

inst_1694:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8ff0;
   valaddr_reg:x3; val_offset:3388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3388*FLEN/8, x4, x1, x2)

inst_1695:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ff0; op2val:0x8001;
   valaddr_reg:x3; val_offset:3390*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3390*FLEN/8, x4, x1, x2)

inst_1696:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8c0f;
   valaddr_reg:x3; val_offset:3392*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3392*FLEN/8, x4, x1, x2)

inst_1697:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c0f; op2val:0x8001;
   valaddr_reg:x3; val_offset:3394*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3394*FLEN/8, x4, x1, x2)

inst_1698:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8ff8;
   valaddr_reg:x3; val_offset:3396*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3396*FLEN/8, x4, x1, x2)

inst_1699:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ff8; op2val:0x8001;
   valaddr_reg:x3; val_offset:3398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3398*FLEN/8, x4, x1, x2)

inst_1700:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8c07;
   valaddr_reg:x3; val_offset:3400*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3400*FLEN/8, x4, x1, x2)

inst_1701:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c07; op2val:0x8001;
   valaddr_reg:x3; val_offset:3402*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3402*FLEN/8, x4, x1, x2)

inst_1702:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8ffc;
   valaddr_reg:x3; val_offset:3404*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3404*FLEN/8, x4, x1, x2)

inst_1703:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ffc; op2val:0x8001;
   valaddr_reg:x3; val_offset:3406*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3406*FLEN/8, x4, x1, x2)

inst_1704:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8c03;
   valaddr_reg:x3; val_offset:3408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3408*FLEN/8, x4, x1, x2)

inst_1705:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c03; op2val:0x8001;
   valaddr_reg:x3; val_offset:3410*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3410*FLEN/8, x4, x1, x2)

inst_1706:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x8ffe;
   valaddr_reg:x3; val_offset:3412*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3412*FLEN/8, x4, x1, x2)

inst_1707:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ffe; op2val:0x8001;
   valaddr_reg:x3; val_offset:3414*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3414*FLEN/8, x4, x1, x2)

inst_1708:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3416*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3416*FLEN/8, x4, x1, x2)

inst_1709:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x1ff;
   valaddr_reg:x3; val_offset:3418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3418*FLEN/8, x4, x1, x2)

inst_1710:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1ff; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3420*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3420*FLEN/8, x4, x1, x2)

inst_1711:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x200;
   valaddr_reg:x3; val_offset:3422*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3422*FLEN/8, x4, x1, x2)

inst_1712:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x200; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3424*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3424*FLEN/8, x4, x1, x2)

inst_1713:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xff;
   valaddr_reg:x3; val_offset:3426*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3426*FLEN/8, x4, x1, x2)

inst_1714:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xff; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3428*FLEN/8, x4, x1, x2)

inst_1715:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x300;
   valaddr_reg:x3; val_offset:3430*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3430*FLEN/8, x4, x1, x2)

inst_1716:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x300; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3432*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3432*FLEN/8, x4, x1, x2)

inst_1717:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x7f;
   valaddr_reg:x3; val_offset:3434*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3434*FLEN/8, x4, x1, x2)

inst_1718:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3436*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3436*FLEN/8, x4, x1, x2)

inst_1719:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x380;
   valaddr_reg:x3; val_offset:3438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3438*FLEN/8, x4, x1, x2)

inst_1720:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x380; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3440*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3440*FLEN/8, x4, x1, x2)

inst_1721:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x3f;
   valaddr_reg:x3; val_offset:3442*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3442*FLEN/8, x4, x1, x2)

inst_1722:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3444*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3444*FLEN/8, x4, x1, x2)

inst_1723:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x3c0;
   valaddr_reg:x3; val_offset:3446*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3446*FLEN/8, x4, x1, x2)

inst_1724:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3448*FLEN/8, x4, x1, x2)

inst_1725:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x1f;
   valaddr_reg:x3; val_offset:3450*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3450*FLEN/8, x4, x1, x2)

inst_1726:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3452*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3452*FLEN/8, x4, x1, x2)

inst_1727:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x3e0;
   valaddr_reg:x3; val_offset:3454*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3454*FLEN/8, x4, x1, x2)

inst_1728:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3e0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3456*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3456*FLEN/8, x4, x1, x2)

inst_1729:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf;
   valaddr_reg:x3; val_offset:3458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3458*FLEN/8, x4, x1, x2)

inst_1730:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3460*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3460*FLEN/8, x4, x1, x2)

inst_1731:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x3f0;
   valaddr_reg:x3; val_offset:3462*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3462*FLEN/8, x4, x1, x2)

inst_1732:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3f0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3464*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3464*FLEN/8, x4, x1, x2)

inst_1733:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x7;
   valaddr_reg:x3; val_offset:3466*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3466*FLEN/8, x4, x1, x2)

inst_1734:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3468*FLEN/8, x4, x1, x2)

inst_1735:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x3f8;
   valaddr_reg:x3; val_offset:3470*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3470*FLEN/8, x4, x1, x2)

inst_1736:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3f8; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3472*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3472*FLEN/8, x4, x1, x2)

inst_1737:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x3;
   valaddr_reg:x3; val_offset:3474*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3474*FLEN/8, x4, x1, x2)

inst_1738:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3476*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3476*FLEN/8, x4, x1, x2)

inst_1739:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x3fc;
   valaddr_reg:x3; val_offset:3478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3478*FLEN/8, x4, x1, x2)

inst_1740:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3fc; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3480*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3480*FLEN/8, x4, x1, x2)

inst_1741:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x3fe;
   valaddr_reg:x3; val_offset:3482*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3482*FLEN/8, x4, x1, x2)

inst_1742:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3fe; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3484*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3484*FLEN/8, x4, x1, x2)

inst_1743:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x1b6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x1b6;
   valaddr_reg:x3; val_offset:3486*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3486*FLEN/8, x4, x1, x2)

inst_1744:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x1b6 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1b6; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3488*FLEN/8, x4, x1, x2)

inst_1745:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x36d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x36d;
   valaddr_reg:x3; val_offset:3490*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3490*FLEN/8, x4, x1, x2)

inst_1746:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x36d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x36d; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3492*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3492*FLEN/8, x4, x1, x2)

inst_1747:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x0cc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xcc;
   valaddr_reg:x3; val_offset:3494*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3494*FLEN/8, x4, x1, x2)

inst_1748:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x0cc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcc; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3496*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3496*FLEN/8, x4, x1, x2)

inst_1749:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x333 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x333;
   valaddr_reg:x3; val_offset:3498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3498*FLEN/8, x4, x1, x2)

inst_1750:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x333 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x333; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3500*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3500*FLEN/8, x4, x1, x2)

inst_1751:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x1dd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x1dd;
   valaddr_reg:x3; val_offset:3502*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3502*FLEN/8, x4, x1, x2)

inst_1752:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x1dd and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1dd; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3504*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3504*FLEN/8, x4, x1, x2)

inst_1753:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x222 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x222;
   valaddr_reg:x3; val_offset:3506*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3506*FLEN/8, x4, x1, x2)

inst_1754:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x222 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x222; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3508*FLEN/8, x4, x1, x2)

inst_1755:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x124 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x124;
   valaddr_reg:x3; val_offset:3510*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3510*FLEN/8, x4, x1, x2)

inst_1756:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x124 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x124; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3512*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3512*FLEN/8, x4, x1, x2)

inst_1757:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2db and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x2db;
   valaddr_reg:x3; val_offset:3514*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3514*FLEN/8, x4, x1, x2)

inst_1758:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x2db and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x2db; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3516*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3516*FLEN/8, x4, x1, x2)

inst_1759:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x199 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x199;
   valaddr_reg:x3; val_offset:3518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3518*FLEN/8, x4, x1, x2)

inst_1760:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x199 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x199; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3520*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3520*FLEN/8, x4, x1, x2)

inst_1761:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x266;
   valaddr_reg:x3; val_offset:3522*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3522*FLEN/8, x4, x1, x2)

inst_1762:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x266 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x266; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3524*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3524*FLEN/8, x4, x1, x2)

inst_1763:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf3ff;
   valaddr_reg:x3; val_offset:3526*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3526*FLEN/8, x4, x1, x2)

inst_1764:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf3ff; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3528*FLEN/8, x4, x1, x2)

inst_1765:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf000;
   valaddr_reg:x3; val_offset:3530*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3530*FLEN/8, x4, x1, x2)

inst_1766:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf000; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3532*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3532*FLEN/8, x4, x1, x2)

inst_1767:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf1ff;
   valaddr_reg:x3; val_offset:3534*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3534*FLEN/8, x4, x1, x2)

inst_1768:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf1ff; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3536*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3536*FLEN/8, x4, x1, x2)

inst_1769:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf200;
   valaddr_reg:x3; val_offset:3538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3538*FLEN/8, x4, x1, x2)

inst_1770:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf200; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3540*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3540*FLEN/8, x4, x1, x2)

inst_1771:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf0ff;
   valaddr_reg:x3; val_offset:3542*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3542*FLEN/8, x4, x1, x2)

inst_1772:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf0ff; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3544*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3544*FLEN/8, x4, x1, x2)

inst_1773:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf300;
   valaddr_reg:x3; val_offset:3546*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3546*FLEN/8, x4, x1, x2)

inst_1774:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x300 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf300; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3548*FLEN/8, x4, x1, x2)

inst_1775:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf07f;
   valaddr_reg:x3; val_offset:3550*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3550*FLEN/8, x4, x1, x2)

inst_1776:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x07f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf07f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3552*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3552*FLEN/8, x4, x1, x2)

inst_1777:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf380;
   valaddr_reg:x3; val_offset:3554*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3554*FLEN/8, x4, x1, x2)

inst_1778:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf380; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3556*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3556*FLEN/8, x4, x1, x2)

inst_1779:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf03f;
   valaddr_reg:x3; val_offset:3558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3558*FLEN/8, x4, x1, x2)

inst_1780:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x03f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf03f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3560*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3560*FLEN/8, x4, x1, x2)

inst_1781:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf3c0;
   valaddr_reg:x3; val_offset:3562*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3562*FLEN/8, x4, x1, x2)

inst_1782:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf3c0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3564*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3564*FLEN/8, x4, x1, x2)

inst_1783:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf01f;
   valaddr_reg:x3; val_offset:3566*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3566*FLEN/8, x4, x1, x2)

inst_1784:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x01f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf01f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3568*FLEN/8, x4, x1, x2)

inst_1785:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf3e0;
   valaddr_reg:x3; val_offset:3570*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3570*FLEN/8, x4, x1, x2)

inst_1786:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf3e0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3572*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3572*FLEN/8, x4, x1, x2)

inst_1787:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf00f;
   valaddr_reg:x3; val_offset:3574*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3574*FLEN/8, x4, x1, x2)

inst_1788:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf00f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3576*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3576*FLEN/8, x4, x1, x2)

inst_1789:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf3f0;
   valaddr_reg:x3; val_offset:3578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3578*FLEN/8, x4, x1, x2)

inst_1790:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf3f0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3580*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3580*FLEN/8, x4, x1, x2)

inst_1791:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf007;
   valaddr_reg:x3; val_offset:3582*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3582*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_15)

inst_1792:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x007 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf007; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3584*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3584*FLEN/8, x4, x1, x2)

inst_1793:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf3f8;
   valaddr_reg:x3; val_offset:3586*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3586*FLEN/8, x4, x1, x2)

inst_1794:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf3f8; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3588*FLEN/8, x4, x1, x2)

inst_1795:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf003;
   valaddr_reg:x3; val_offset:3590*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3590*FLEN/8, x4, x1, x2)

inst_1796:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf003; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3592*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3592*FLEN/8, x4, x1, x2)

inst_1797:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf3fc;
   valaddr_reg:x3; val_offset:3594*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3594*FLEN/8, x4, x1, x2)

inst_1798:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf3fc; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3596*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3596*FLEN/8, x4, x1, x2)

inst_1799:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf001;
   valaddr_reg:x3; val_offset:3598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3598*FLEN/8, x4, x1, x2)

inst_1800:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf001; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3600*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3600*FLEN/8, x4, x1, x2)

inst_1801:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf3fe;
   valaddr_reg:x3; val_offset:3602*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3602*FLEN/8, x4, x1, x2)

inst_1802:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf3fe; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3604*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3604*FLEN/8, x4, x1, x2)

inst_1803:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x7ff;
   valaddr_reg:x3; val_offset:3606*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3606*FLEN/8, x4, x1, x2)

inst_1804:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ff; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3608*FLEN/8, x4, x1, x2)

inst_1805:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x400;
   valaddr_reg:x3; val_offset:3610*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3610*FLEN/8, x4, x1, x2)

inst_1806:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3612*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3612*FLEN/8, x4, x1, x2)

inst_1807:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x5ff;
   valaddr_reg:x3; val_offset:3614*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3614*FLEN/8, x4, x1, x2)

inst_1808:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5ff; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3616*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3616*FLEN/8, x4, x1, x2)

inst_1809:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x600;
   valaddr_reg:x3; val_offset:3618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3618*FLEN/8, x4, x1, x2)

inst_1810:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x600; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3620*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3620*FLEN/8, x4, x1, x2)

inst_1811:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x4ff;
   valaddr_reg:x3; val_offset:3622*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3622*FLEN/8, x4, x1, x2)

inst_1812:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4ff; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3624*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3624*FLEN/8, x4, x1, x2)

inst_1813:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x700;
   valaddr_reg:x3; val_offset:3626*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3626*FLEN/8, x4, x1, x2)

inst_1814:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x700; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3628*FLEN/8, x4, x1, x2)

inst_1815:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x47f;
   valaddr_reg:x3; val_offset:3630*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3630*FLEN/8, x4, x1, x2)

inst_1816:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3632*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3632*FLEN/8, x4, x1, x2)

inst_1817:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x780;
   valaddr_reg:x3; val_offset:3634*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3634*FLEN/8, x4, x1, x2)

inst_1818:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x780; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3636*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3636*FLEN/8, x4, x1, x2)

inst_1819:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x43f;
   valaddr_reg:x3; val_offset:3638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3638*FLEN/8, x4, x1, x2)

inst_1820:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x43f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3640*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3640*FLEN/8, x4, x1, x2)

inst_1821:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x7c0;
   valaddr_reg:x3; val_offset:3642*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3642*FLEN/8, x4, x1, x2)

inst_1822:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7c0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3644*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3644*FLEN/8, x4, x1, x2)

inst_1823:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x41f;
   valaddr_reg:x3; val_offset:3646*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3646*FLEN/8, x4, x1, x2)

inst_1824:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x41f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3648*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3648*FLEN/8, x4, x1, x2)

inst_1825:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x7e0;
   valaddr_reg:x3; val_offset:3650*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3650*FLEN/8, x4, x1, x2)

inst_1826:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7e0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3652*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3652*FLEN/8, x4, x1, x2)

inst_1827:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x40f;
   valaddr_reg:x3; val_offset:3654*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3654*FLEN/8, x4, x1, x2)

inst_1828:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x40f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3656*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3656*FLEN/8, x4, x1, x2)

inst_1829:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x7f0;
   valaddr_reg:x3; val_offset:3658*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3658*FLEN/8, x4, x1, x2)

inst_1830:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7f0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3660*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3660*FLEN/8, x4, x1, x2)

inst_1831:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x407;
   valaddr_reg:x3; val_offset:3662*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3662*FLEN/8, x4, x1, x2)

inst_1832:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x407; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3664*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3664*FLEN/8, x4, x1, x2)

inst_1833:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x7f8;
   valaddr_reg:x3; val_offset:3666*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3666*FLEN/8, x4, x1, x2)

inst_1834:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7f8; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3668*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3668*FLEN/8, x4, x1, x2)

inst_1835:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x403;
   valaddr_reg:x3; val_offset:3670*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3670*FLEN/8, x4, x1, x2)

inst_1836:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x403; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3672*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3672*FLEN/8, x4, x1, x2)

inst_1837:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x7fc;
   valaddr_reg:x3; val_offset:3674*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3674*FLEN/8, x4, x1, x2)

inst_1838:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7fc; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3676*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3676*FLEN/8, x4, x1, x2)

inst_1839:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x401;
   valaddr_reg:x3; val_offset:3678*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3678*FLEN/8, x4, x1, x2)

inst_1840:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x401; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3680*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3680*FLEN/8, x4, x1, x2)

inst_1841:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x7fe;
   valaddr_reg:x3; val_offset:3682*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3682*FLEN/8, x4, x1, x2)

inst_1842:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7fe; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3684*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3684*FLEN/8, x4, x1, x2)

inst_1843:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xbff;
   valaddr_reg:x3; val_offset:3686*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3686*FLEN/8, x4, x1, x2)

inst_1844:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbff; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3688*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3688*FLEN/8, x4, x1, x2)

inst_1845:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x800;
   valaddr_reg:x3; val_offset:3690*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3690*FLEN/8, x4, x1, x2)

inst_1846:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x800; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3692*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3692*FLEN/8, x4, x1, x2)

inst_1847:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x9ff;
   valaddr_reg:x3; val_offset:3694*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3694*FLEN/8, x4, x1, x2)

inst_1848:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9ff; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3696*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3696*FLEN/8, x4, x1, x2)

inst_1849:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xa00;
   valaddr_reg:x3; val_offset:3698*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3698*FLEN/8, x4, x1, x2)

inst_1850:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa00; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3700*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3700*FLEN/8, x4, x1, x2)

inst_1851:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x8ff;
   valaddr_reg:x3; val_offset:3702*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3702*FLEN/8, x4, x1, x2)

inst_1852:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ff; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3704*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3704*FLEN/8, x4, x1, x2)

inst_1853:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xb00;
   valaddr_reg:x3; val_offset:3706*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3706*FLEN/8, x4, x1, x2)

inst_1854:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb00; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3708*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3708*FLEN/8, x4, x1, x2)

inst_1855:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x87f;
   valaddr_reg:x3; val_offset:3710*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3710*FLEN/8, x4, x1, x2)

inst_1856:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3712*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3712*FLEN/8, x4, x1, x2)

inst_1857:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xb80;
   valaddr_reg:x3; val_offset:3714*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3714*FLEN/8, x4, x1, x2)

inst_1858:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb80; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3716*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3716*FLEN/8, x4, x1, x2)

inst_1859:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x83f;
   valaddr_reg:x3; val_offset:3718*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3718*FLEN/8, x4, x1, x2)

inst_1860:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3720*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3720*FLEN/8, x4, x1, x2)

inst_1861:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xbc0;
   valaddr_reg:x3; val_offset:3722*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3722*FLEN/8, x4, x1, x2)

inst_1862:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3724*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3724*FLEN/8, x4, x1, x2)

inst_1863:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x81f;
   valaddr_reg:x3; val_offset:3726*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3726*FLEN/8, x4, x1, x2)

inst_1864:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3728*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3728*FLEN/8, x4, x1, x2)

inst_1865:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xbe0;
   valaddr_reg:x3; val_offset:3730*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3730*FLEN/8, x4, x1, x2)

inst_1866:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbe0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3732*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3732*FLEN/8, x4, x1, x2)

inst_1867:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x80f;
   valaddr_reg:x3; val_offset:3734*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3734*FLEN/8, x4, x1, x2)

inst_1868:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x80f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3736*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3736*FLEN/8, x4, x1, x2)

inst_1869:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xbf0;
   valaddr_reg:x3; val_offset:3738*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3738*FLEN/8, x4, x1, x2)

inst_1870:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbf0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3740*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3740*FLEN/8, x4, x1, x2)

inst_1871:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x807;
   valaddr_reg:x3; val_offset:3742*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3742*FLEN/8, x4, x1, x2)

inst_1872:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x807; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3744*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3744*FLEN/8, x4, x1, x2)

inst_1873:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xbf8;
   valaddr_reg:x3; val_offset:3746*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3746*FLEN/8, x4, x1, x2)

inst_1874:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbf8; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3748*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3748*FLEN/8, x4, x1, x2)

inst_1875:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x803;
   valaddr_reg:x3; val_offset:3750*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3750*FLEN/8, x4, x1, x2)

inst_1876:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x803; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3752*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3752*FLEN/8, x4, x1, x2)

inst_1877:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xbfc;
   valaddr_reg:x3; val_offset:3754*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3754*FLEN/8, x4, x1, x2)

inst_1878:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbfc; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3756*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3756*FLEN/8, x4, x1, x2)

inst_1879:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0x801;
   valaddr_reg:x3; val_offset:3758*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3758*FLEN/8, x4, x1, x2)

inst_1880:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x801; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3760*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3760*FLEN/8, x4, x1, x2)

inst_1881:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xbfe;
   valaddr_reg:x3; val_offset:3762*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3762*FLEN/8, x4, x1, x2)

inst_1882:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbfe; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3764*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3764*FLEN/8, x4, x1, x2)

inst_1883:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xfff;
   valaddr_reg:x3; val_offset:3766*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3766*FLEN/8, x4, x1, x2)

inst_1884:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfff; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3768*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3768*FLEN/8, x4, x1, x2)

inst_1885:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xc00;
   valaddr_reg:x3; val_offset:3770*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3770*FLEN/8, x4, x1, x2)

inst_1886:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc00; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3772*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3772*FLEN/8, x4, x1, x2)

inst_1887:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xdff;
   valaddr_reg:x3; val_offset:3774*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3774*FLEN/8, x4, x1, x2)

inst_1888:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdff; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3776*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3776*FLEN/8, x4, x1, x2)

inst_1889:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xe00;
   valaddr_reg:x3; val_offset:3778*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3778*FLEN/8, x4, x1, x2)

inst_1890:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe00; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3780*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3780*FLEN/8, x4, x1, x2)

inst_1891:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xcff;
   valaddr_reg:x3; val_offset:3782*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3782*FLEN/8, x4, x1, x2)

inst_1892:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcff; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3784*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3784*FLEN/8, x4, x1, x2)

inst_1893:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf00;
   valaddr_reg:x3; val_offset:3786*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3786*FLEN/8, x4, x1, x2)

inst_1894:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf00; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3788*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3788*FLEN/8, x4, x1, x2)

inst_1895:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xc7f;
   valaddr_reg:x3; val_offset:3790*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3790*FLEN/8, x4, x1, x2)

inst_1896:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc7f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3792*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3792*FLEN/8, x4, x1, x2)

inst_1897:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xf80;
   valaddr_reg:x3; val_offset:3794*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3794*FLEN/8, x4, x1, x2)

inst_1898:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf80; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3796*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3796*FLEN/8, x4, x1, x2)

inst_1899:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xc3f;
   valaddr_reg:x3; val_offset:3798*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3798*FLEN/8, x4, x1, x2)

inst_1900:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc3f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3800*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3800*FLEN/8, x4, x1, x2)

inst_1901:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xfc0;
   valaddr_reg:x3; val_offset:3802*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3802*FLEN/8, x4, x1, x2)

inst_1902:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfc0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3804*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3804*FLEN/8, x4, x1, x2)

inst_1903:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xc1f;
   valaddr_reg:x3; val_offset:3806*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3806*FLEN/8, x4, x1, x2)

inst_1904:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc1f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3808*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3808*FLEN/8, x4, x1, x2)

inst_1905:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xfe0;
   valaddr_reg:x3; val_offset:3810*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3810*FLEN/8, x4, x1, x2)

inst_1906:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfe0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3812*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3812*FLEN/8, x4, x1, x2)

inst_1907:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xc0f;
   valaddr_reg:x3; val_offset:3814*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3814*FLEN/8, x4, x1, x2)

inst_1908:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc0f; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3816*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3816*FLEN/8, x4, x1, x2)

inst_1909:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xff0;
   valaddr_reg:x3; val_offset:3818*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3818*FLEN/8, x4, x1, x2)

inst_1910:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xff0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3820*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3820*FLEN/8, x4, x1, x2)

inst_1911:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xc07;
   valaddr_reg:x3; val_offset:3822*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3822*FLEN/8, x4, x1, x2)

inst_1912:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc07; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3824*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3824*FLEN/8, x4, x1, x2)

inst_1913:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xff8;
   valaddr_reg:x3; val_offset:3826*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3826*FLEN/8, x4, x1, x2)

inst_1914:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xff8; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3828*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3828*FLEN/8, x4, x1, x2)

inst_1915:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xc03;
   valaddr_reg:x3; val_offset:3830*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3830*FLEN/8, x4, x1, x2)

inst_1916:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc03; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3832*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3832*FLEN/8, x4, x1, x2)

inst_1917:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xffc;
   valaddr_reg:x3; val_offset:3834*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3834*FLEN/8, x4, x1, x2)

inst_1918:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xffc; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3836*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3836*FLEN/8, x4, x1, x2)

inst_1919:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xc01;
   valaddr_reg:x3; val_offset:3838*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3838*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_16)

inst_1920:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc01; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3840*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3840*FLEN/8, x4, x1, x2)

inst_1921:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3ff; op2val:0xffe;
   valaddr_reg:x3; val_offset:3842*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3842*FLEN/8, x4, x1, x2)

inst_1922:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xffe; op2val:0x3ff;
   valaddr_reg:x3; val_offset:3844*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3844*FLEN/8, x4, x1, x2)

inst_1923:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3846*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3846*FLEN/8, x4, x1, x2)

inst_1924:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x81ff;
   valaddr_reg:x3; val_offset:3848*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3848*FLEN/8, x4, x1, x2)

inst_1925:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81ff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3850*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3850*FLEN/8, x4, x1, x2)

inst_1926:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8200;
   valaddr_reg:x3; val_offset:3852*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3852*FLEN/8, x4, x1, x2)

inst_1927:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8200; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3854*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3854*FLEN/8, x4, x1, x2)

inst_1928:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x80ff;
   valaddr_reg:x3; val_offset:3856*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3856*FLEN/8, x4, x1, x2)

inst_1929:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x80ff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3858*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3858*FLEN/8, x4, x1, x2)

inst_1930:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8300;
   valaddr_reg:x3; val_offset:3860*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3860*FLEN/8, x4, x1, x2)

inst_1931:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8300; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3862*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3862*FLEN/8, x4, x1, x2)

inst_1932:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x807f;
   valaddr_reg:x3; val_offset:3864*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3864*FLEN/8, x4, x1, x2)

inst_1933:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x807f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3866*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3866*FLEN/8, x4, x1, x2)

inst_1934:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8380;
   valaddr_reg:x3; val_offset:3868*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3868*FLEN/8, x4, x1, x2)

inst_1935:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8380; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3870*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3870*FLEN/8, x4, x1, x2)

inst_1936:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x803f;
   valaddr_reg:x3; val_offset:3872*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3872*FLEN/8, x4, x1, x2)

inst_1937:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x803f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3874*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3874*FLEN/8, x4, x1, x2)

inst_1938:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x83c0;
   valaddr_reg:x3; val_offset:3876*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3876*FLEN/8, x4, x1, x2)

inst_1939:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83c0; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3878*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3878*FLEN/8, x4, x1, x2)

inst_1940:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x801f;
   valaddr_reg:x3; val_offset:3880*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3880*FLEN/8, x4, x1, x2)

inst_1941:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x801f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3882*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3882*FLEN/8, x4, x1, x2)

inst_1942:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x83e0;
   valaddr_reg:x3; val_offset:3884*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3884*FLEN/8, x4, x1, x2)

inst_1943:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83e0; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3886*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3886*FLEN/8, x4, x1, x2)

inst_1944:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x800f;
   valaddr_reg:x3; val_offset:3888*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3888*FLEN/8, x4, x1, x2)

inst_1945:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x800f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3890*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3890*FLEN/8, x4, x1, x2)

inst_1946:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x83f0;
   valaddr_reg:x3; val_offset:3892*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3892*FLEN/8, x4, x1, x2)

inst_1947:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f0; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3894*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3894*FLEN/8, x4, x1, x2)

inst_1948:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8007;
   valaddr_reg:x3; val_offset:3896*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3896*FLEN/8, x4, x1, x2)

inst_1949:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8007; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3898*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3898*FLEN/8, x4, x1, x2)

inst_1950:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x83f8;
   valaddr_reg:x3; val_offset:3900*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3900*FLEN/8, x4, x1, x2)

inst_1951:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f8; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3902*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3902*FLEN/8, x4, x1, x2)

inst_1952:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8003;
   valaddr_reg:x3; val_offset:3904*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3904*FLEN/8, x4, x1, x2)

inst_1953:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8003; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3906*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3906*FLEN/8, x4, x1, x2)

inst_1954:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x83fc;
   valaddr_reg:x3; val_offset:3908*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3908*FLEN/8, x4, x1, x2)

inst_1955:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83fc; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3910*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3910*FLEN/8, x4, x1, x2)

inst_1956:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x83fe;
   valaddr_reg:x3; val_offset:3912*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3912*FLEN/8, x4, x1, x2)

inst_1957:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83fe; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3914*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3914*FLEN/8, x4, x1, x2)

inst_1958:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x1b6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x81b6;
   valaddr_reg:x3; val_offset:3916*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3916*FLEN/8, x4, x1, x2)

inst_1959:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x1b6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81b6; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3918*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3918*FLEN/8, x4, x1, x2)

inst_1960:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x36d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x836d;
   valaddr_reg:x3; val_offset:3920*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3920*FLEN/8, x4, x1, x2)

inst_1961:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x36d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x836d; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3922*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3922*FLEN/8, x4, x1, x2)

inst_1962:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x0cc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x80cc;
   valaddr_reg:x3; val_offset:3924*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3924*FLEN/8, x4, x1, x2)

inst_1963:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x0cc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x80cc; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3926*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3926*FLEN/8, x4, x1, x2)

inst_1964:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x333 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8333;
   valaddr_reg:x3; val_offset:3928*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3928*FLEN/8, x4, x1, x2)

inst_1965:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x333 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8333; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3930*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3930*FLEN/8, x4, x1, x2)

inst_1966:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x1dd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x81dd;
   valaddr_reg:x3; val_offset:3932*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3932*FLEN/8, x4, x1, x2)

inst_1967:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x1dd and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81dd; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3934*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3934*FLEN/8, x4, x1, x2)

inst_1968:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x222 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8222;
   valaddr_reg:x3; val_offset:3936*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3936*FLEN/8, x4, x1, x2)

inst_1969:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x222 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8222; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3938*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3938*FLEN/8, x4, x1, x2)

inst_1970:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x124 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8124;
   valaddr_reg:x3; val_offset:3940*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3940*FLEN/8, x4, x1, x2)

inst_1971:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x124 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8124; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3942*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3942*FLEN/8, x4, x1, x2)

inst_1972:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2db and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x82db;
   valaddr_reg:x3; val_offset:3944*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3944*FLEN/8, x4, x1, x2)

inst_1973:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x2db and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x82db; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3946*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3946*FLEN/8, x4, x1, x2)

inst_1974:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x199 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8199;
   valaddr_reg:x3; val_offset:3948*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3948*FLEN/8, x4, x1, x2)

inst_1975:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x199 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8199; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3950*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3950*FLEN/8, x4, x1, x2)

inst_1976:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8266;
   valaddr_reg:x3; val_offset:3952*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3952*FLEN/8, x4, x1, x2)

inst_1977:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x266 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8266; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3954*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3954*FLEN/8, x4, x1, x2)

inst_1978:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xabff;
   valaddr_reg:x3; val_offset:3956*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3956*FLEN/8, x4, x1, x2)

inst_1979:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xabff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3958*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3958*FLEN/8, x4, x1, x2)

inst_1980:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xa800;
   valaddr_reg:x3; val_offset:3960*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3960*FLEN/8, x4, x1, x2)

inst_1981:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa800; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3962*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3962*FLEN/8, x4, x1, x2)

inst_1982:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xa9ff;
   valaddr_reg:x3; val_offset:3964*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3964*FLEN/8, x4, x1, x2)

inst_1983:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa9ff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3966*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3966*FLEN/8, x4, x1, x2)

inst_1984:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xaa00;
   valaddr_reg:x3; val_offset:3968*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3968*FLEN/8, x4, x1, x2)

inst_1985:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xaa00; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3970*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3970*FLEN/8, x4, x1, x2)

inst_1986:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xa8ff;
   valaddr_reg:x3; val_offset:3972*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3972*FLEN/8, x4, x1, x2)

inst_1987:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa8ff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3974*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3974*FLEN/8, x4, x1, x2)

inst_1988:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xab00;
   valaddr_reg:x3; val_offset:3976*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3976*FLEN/8, x4, x1, x2)

inst_1989:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xab00; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3978*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3978*FLEN/8, x4, x1, x2)

inst_1990:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xa87f;
   valaddr_reg:x3; val_offset:3980*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3980*FLEN/8, x4, x1, x2)

inst_1991:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa87f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3982*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3982*FLEN/8, x4, x1, x2)

inst_1992:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xab80;
   valaddr_reg:x3; val_offset:3984*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3984*FLEN/8, x4, x1, x2)

inst_1993:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x380 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xab80; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3986*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3986*FLEN/8, x4, x1, x2)

inst_1994:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xa83f;
   valaddr_reg:x3; val_offset:3988*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3988*FLEN/8, x4, x1, x2)

inst_1995:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x03f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa83f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3990*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3990*FLEN/8, x4, x1, x2)

inst_1996:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xabc0;
   valaddr_reg:x3; val_offset:3992*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3992*FLEN/8, x4, x1, x2)

inst_1997:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xabc0; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3994*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3994*FLEN/8, x4, x1, x2)

inst_1998:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xa81f;
   valaddr_reg:x3; val_offset:3996*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3996*FLEN/8, x4, x1, x2)

inst_1999:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x01f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa81f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:3998*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 3998*FLEN/8, x4, x1, x2)

inst_2000:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xabe0;
   valaddr_reg:x3; val_offset:4000*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4000*FLEN/8, x4, x1, x2)

inst_2001:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xabe0; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4002*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4002*FLEN/8, x4, x1, x2)

inst_2002:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xa80f;
   valaddr_reg:x3; val_offset:4004*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4004*FLEN/8, x4, x1, x2)

inst_2003:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x00f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa80f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4006*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4006*FLEN/8, x4, x1, x2)

inst_2004:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xabf0;
   valaddr_reg:x3; val_offset:4008*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4008*FLEN/8, x4, x1, x2)

inst_2005:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xabf0; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4010*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4010*FLEN/8, x4, x1, x2)

inst_2006:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xa807;
   valaddr_reg:x3; val_offset:4012*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4012*FLEN/8, x4, x1, x2)

inst_2007:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x007 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa807; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4014*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4014*FLEN/8, x4, x1, x2)

inst_2008:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xabf8;
   valaddr_reg:x3; val_offset:4016*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4016*FLEN/8, x4, x1, x2)

inst_2009:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xabf8; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4018*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4018*FLEN/8, x4, x1, x2)

inst_2010:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xa803;
   valaddr_reg:x3; val_offset:4020*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4020*FLEN/8, x4, x1, x2)

inst_2011:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x003 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa803; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4022*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4022*FLEN/8, x4, x1, x2)

inst_2012:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xabfc;
   valaddr_reg:x3; val_offset:4024*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4024*FLEN/8, x4, x1, x2)

inst_2013:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xabfc; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4026*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4026*FLEN/8, x4, x1, x2)

inst_2014:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xa801;
   valaddr_reg:x3; val_offset:4028*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4028*FLEN/8, x4, x1, x2)

inst_2015:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa801; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4030*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4030*FLEN/8, x4, x1, x2)

inst_2016:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0a and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xabfe;
   valaddr_reg:x3; val_offset:4032*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4032*FLEN/8, x4, x1, x2)

inst_2017:
// fs1 == 1 and fe1 == 0x0a and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xabfe; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4034*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4034*FLEN/8, x4, x1, x2)

inst_2018:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x87ff;
   valaddr_reg:x3; val_offset:4036*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4036*FLEN/8, x4, x1, x2)

inst_2019:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87ff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4038*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4038*FLEN/8, x4, x1, x2)

inst_2020:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8400;
   valaddr_reg:x3; val_offset:4040*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4040*FLEN/8, x4, x1, x2)

inst_2021:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4042*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4042*FLEN/8, x4, x1, x2)

inst_2022:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x85ff;
   valaddr_reg:x3; val_offset:4044*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4044*FLEN/8, x4, x1, x2)

inst_2023:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x85ff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4046*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4046*FLEN/8, x4, x1, x2)

inst_2024:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8600;
   valaddr_reg:x3; val_offset:4048*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4048*FLEN/8, x4, x1, x2)

inst_2025:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8600; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4050*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4050*FLEN/8, x4, x1, x2)

inst_2026:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x84ff;
   valaddr_reg:x3; val_offset:4052*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4052*FLEN/8, x4, x1, x2)

inst_2027:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x84ff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4054*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4054*FLEN/8, x4, x1, x2)

inst_2028:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8700;
   valaddr_reg:x3; val_offset:4056*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4056*FLEN/8, x4, x1, x2)

inst_2029:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8700; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4058*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4058*FLEN/8, x4, x1, x2)

inst_2030:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x847f;
   valaddr_reg:x3; val_offset:4060*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4060*FLEN/8, x4, x1, x2)

inst_2031:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x847f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4062*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4062*FLEN/8, x4, x1, x2)

inst_2032:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8780;
   valaddr_reg:x3; val_offset:4064*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4064*FLEN/8, x4, x1, x2)

inst_2033:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8780; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4066*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4066*FLEN/8, x4, x1, x2)

inst_2034:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x843f;
   valaddr_reg:x3; val_offset:4068*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4068*FLEN/8, x4, x1, x2)

inst_2035:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x843f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4070*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4070*FLEN/8, x4, x1, x2)

inst_2036:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x87c0;
   valaddr_reg:x3; val_offset:4072*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4072*FLEN/8, x4, x1, x2)

inst_2037:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87c0; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4074*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4074*FLEN/8, x4, x1, x2)

inst_2038:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x841f;
   valaddr_reg:x3; val_offset:4076*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4076*FLEN/8, x4, x1, x2)

inst_2039:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x841f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4078*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4078*FLEN/8, x4, x1, x2)

inst_2040:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x87e0;
   valaddr_reg:x3; val_offset:4080*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4080*FLEN/8, x4, x1, x2)

inst_2041:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87e0; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4082*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4082*FLEN/8, x4, x1, x2)

inst_2042:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x840f;
   valaddr_reg:x3; val_offset:4084*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4084*FLEN/8, x4, x1, x2)

inst_2043:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x840f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4086*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4086*FLEN/8, x4, x1, x2)

inst_2044:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x87f0;
   valaddr_reg:x3; val_offset:4088*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4088*FLEN/8, x4, x1, x2)

inst_2045:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f0; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4090*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4090*FLEN/8, x4, x1, x2)

inst_2046:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8407;
   valaddr_reg:x3; val_offset:4092*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4092*FLEN/8, x4, x1, x2)

inst_2047:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8407; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4094*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4094*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_17)

inst_2048:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x87f8;
   valaddr_reg:x3; val_offset:4096*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4096*FLEN/8, x4, x1, x2)

inst_2049:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f8; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4098*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4098*FLEN/8, x4, x1, x2)

inst_2050:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8403;
   valaddr_reg:x3; val_offset:4100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4100*FLEN/8, x4, x1, x2)

inst_2051:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8403; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4102*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4102*FLEN/8, x4, x1, x2)

inst_2052:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x87fc;
   valaddr_reg:x3; val_offset:4104*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4104*FLEN/8, x4, x1, x2)

inst_2053:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87fc; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4106*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4106*FLEN/8, x4, x1, x2)

inst_2054:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8401;
   valaddr_reg:x3; val_offset:4108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4108*FLEN/8, x4, x1, x2)

inst_2055:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8401; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4110*FLEN/8, x4, x1, x2)

inst_2056:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x87fe;
   valaddr_reg:x3; val_offset:4112*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4112*FLEN/8, x4, x1, x2)

inst_2057:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87fe; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4114*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4114*FLEN/8, x4, x1, x2)

inst_2058:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8bff;
   valaddr_reg:x3; val_offset:4116*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4116*FLEN/8, x4, x1, x2)

inst_2059:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4118*FLEN/8, x4, x1, x2)

inst_2060:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8800;
   valaddr_reg:x3; val_offset:4120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4120*FLEN/8, x4, x1, x2)

inst_2061:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8800; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4122*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4122*FLEN/8, x4, x1, x2)

inst_2062:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x89ff;
   valaddr_reg:x3; val_offset:4124*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4124*FLEN/8, x4, x1, x2)

inst_2063:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x89ff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4126*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4126*FLEN/8, x4, x1, x2)

inst_2064:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8a00;
   valaddr_reg:x3; val_offset:4128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4128*FLEN/8, x4, x1, x2)

inst_2065:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8a00; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4130*FLEN/8, x4, x1, x2)

inst_2066:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x88ff;
   valaddr_reg:x3; val_offset:4132*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4132*FLEN/8, x4, x1, x2)

inst_2067:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x88ff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4134*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4134*FLEN/8, x4, x1, x2)

inst_2068:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8b00;
   valaddr_reg:x3; val_offset:4136*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4136*FLEN/8, x4, x1, x2)

inst_2069:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8b00; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4138*FLEN/8, x4, x1, x2)

inst_2070:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x887f;
   valaddr_reg:x3; val_offset:4140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4140*FLEN/8, x4, x1, x2)

inst_2071:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x887f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4142*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4142*FLEN/8, x4, x1, x2)

inst_2072:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8b80;
   valaddr_reg:x3; val_offset:4144*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4144*FLEN/8, x4, x1, x2)

inst_2073:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8b80; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4146*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4146*FLEN/8, x4, x1, x2)

inst_2074:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x883f;
   valaddr_reg:x3; val_offset:4148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4148*FLEN/8, x4, x1, x2)

inst_2075:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x883f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4150*FLEN/8, x4, x1, x2)

inst_2076:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8bc0;
   valaddr_reg:x3; val_offset:4152*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4152*FLEN/8, x4, x1, x2)

inst_2077:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bc0; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4154*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4154*FLEN/8, x4, x1, x2)

inst_2078:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x881f;
   valaddr_reg:x3; val_offset:4156*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4156*FLEN/8, x4, x1, x2)

inst_2079:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x881f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4158*FLEN/8, x4, x1, x2)

inst_2080:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8be0;
   valaddr_reg:x3; val_offset:4160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4160*FLEN/8, x4, x1, x2)

inst_2081:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8be0; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4162*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4162*FLEN/8, x4, x1, x2)

inst_2082:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x880f;
   valaddr_reg:x3; val_offset:4164*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4164*FLEN/8, x4, x1, x2)

inst_2083:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x880f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4166*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4166*FLEN/8, x4, x1, x2)

inst_2084:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8bf0;
   valaddr_reg:x3; val_offset:4168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4168*FLEN/8, x4, x1, x2)

inst_2085:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bf0; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4170*FLEN/8, x4, x1, x2)

inst_2086:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8807;
   valaddr_reg:x3; val_offset:4172*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4172*FLEN/8, x4, x1, x2)

inst_2087:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8807; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4174*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4174*FLEN/8, x4, x1, x2)

inst_2088:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8bf8;
   valaddr_reg:x3; val_offset:4176*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4176*FLEN/8, x4, x1, x2)

inst_2089:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bf8; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4178*FLEN/8, x4, x1, x2)

inst_2090:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8803;
   valaddr_reg:x3; val_offset:4180*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4180*FLEN/8, x4, x1, x2)

inst_2091:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8803; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4182*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4182*FLEN/8, x4, x1, x2)

inst_2092:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8bfc;
   valaddr_reg:x3; val_offset:4184*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4184*FLEN/8, x4, x1, x2)

inst_2093:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bfc; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4186*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4186*FLEN/8, x4, x1, x2)

inst_2094:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8801;
   valaddr_reg:x3; val_offset:4188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4188*FLEN/8, x4, x1, x2)

inst_2095:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8801; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4190*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4190*FLEN/8, x4, x1, x2)

inst_2096:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8bfe;
   valaddr_reg:x3; val_offset:4192*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4192*FLEN/8, x4, x1, x2)

inst_2097:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bfe; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4194*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4194*FLEN/8, x4, x1, x2)

inst_2098:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8fff;
   valaddr_reg:x3; val_offset:4196*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4196*FLEN/8, x4, x1, x2)

inst_2099:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8fff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4198*FLEN/8, x4, x1, x2)

inst_2100:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8c00;
   valaddr_reg:x3; val_offset:4200*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4200*FLEN/8, x4, x1, x2)

inst_2101:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c00; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4202*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4202*FLEN/8, x4, x1, x2)

inst_2102:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8dff;
   valaddr_reg:x3; val_offset:4204*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4204*FLEN/8, x4, x1, x2)

inst_2103:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8dff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4206*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4206*FLEN/8, x4, x1, x2)

inst_2104:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8e00;
   valaddr_reg:x3; val_offset:4208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4208*FLEN/8, x4, x1, x2)

inst_2105:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8e00; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4210*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4210*FLEN/8, x4, x1, x2)

inst_2106:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8cff;
   valaddr_reg:x3; val_offset:4212*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4212*FLEN/8, x4, x1, x2)

inst_2107:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8cff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4214*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4214*FLEN/8, x4, x1, x2)

inst_2108:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8f00;
   valaddr_reg:x3; val_offset:4216*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4216*FLEN/8, x4, x1, x2)

inst_2109:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8f00; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4218*FLEN/8, x4, x1, x2)

inst_2110:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8c7f;
   valaddr_reg:x3; val_offset:4220*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4220*FLEN/8, x4, x1, x2)

inst_2111:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c7f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4222*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4222*FLEN/8, x4, x1, x2)

inst_2112:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8f80;
   valaddr_reg:x3; val_offset:4224*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4224*FLEN/8, x4, x1, x2)

inst_2113:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8f80; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4226*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4226*FLEN/8, x4, x1, x2)

inst_2114:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8c3f;
   valaddr_reg:x3; val_offset:4228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4228*FLEN/8, x4, x1, x2)

inst_2115:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c3f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4230*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4230*FLEN/8, x4, x1, x2)

inst_2116:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8fc0;
   valaddr_reg:x3; val_offset:4232*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4232*FLEN/8, x4, x1, x2)

inst_2117:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8fc0; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4234*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4234*FLEN/8, x4, x1, x2)

inst_2118:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8c1f;
   valaddr_reg:x3; val_offset:4236*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4236*FLEN/8, x4, x1, x2)

inst_2119:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c1f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4238*FLEN/8, x4, x1, x2)

inst_2120:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8fe0;
   valaddr_reg:x3; val_offset:4240*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4240*FLEN/8, x4, x1, x2)

inst_2121:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8fe0; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4242*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4242*FLEN/8, x4, x1, x2)

inst_2122:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8c0f;
   valaddr_reg:x3; val_offset:4244*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4244*FLEN/8, x4, x1, x2)

inst_2123:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c0f; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4246*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4246*FLEN/8, x4, x1, x2)

inst_2124:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8ff0;
   valaddr_reg:x3; val_offset:4248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4248*FLEN/8, x4, x1, x2)

inst_2125:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ff0; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4250*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4250*FLEN/8, x4, x1, x2)

inst_2126:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8c07;
   valaddr_reg:x3; val_offset:4252*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4252*FLEN/8, x4, x1, x2)

inst_2127:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c07; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4254*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4254*FLEN/8, x4, x1, x2)

inst_2128:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8ff8;
   valaddr_reg:x3; val_offset:4256*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4256*FLEN/8, x4, x1, x2)

inst_2129:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ff8; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4258*FLEN/8, x4, x1, x2)

inst_2130:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8c03;
   valaddr_reg:x3; val_offset:4260*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4260*FLEN/8, x4, x1, x2)

inst_2131:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c03; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4262*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4262*FLEN/8, x4, x1, x2)

inst_2132:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8ffc;
   valaddr_reg:x3; val_offset:4264*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4264*FLEN/8, x4, x1, x2)

inst_2133:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ffc; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4266*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4266*FLEN/8, x4, x1, x2)

inst_2134:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8c01;
   valaddr_reg:x3; val_offset:4268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4268*FLEN/8, x4, x1, x2)

inst_2135:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c01; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4270*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4270*FLEN/8, x4, x1, x2)

inst_2136:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x8ffe;
   valaddr_reg:x3; val_offset:4272*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4272*FLEN/8, x4, x1, x2)

inst_2137:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ffe; op2val:0x83ff;
   valaddr_reg:x3; val_offset:4274*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4274*FLEN/8, x4, x1, x2)

inst_2138:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x200;
   valaddr_reg:x3; val_offset:4276*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4276*FLEN/8, x4, x1, x2)

inst_2139:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x200; op2val:0x400;
   valaddr_reg:x3; val_offset:4278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4278*FLEN/8, x4, x1, x2)

inst_2140:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x1ff;
   valaddr_reg:x3; val_offset:4280*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4280*FLEN/8, x4, x1, x2)

inst_2141:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1ff; op2val:0x400;
   valaddr_reg:x3; val_offset:4282*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4282*FLEN/8, x4, x1, x2)

inst_2142:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x300;
   valaddr_reg:x3; val_offset:4284*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4284*FLEN/8, x4, x1, x2)

inst_2143:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x300; op2val:0x400;
   valaddr_reg:x3; val_offset:4286*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4286*FLEN/8, x4, x1, x2)

inst_2144:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xff;
   valaddr_reg:x3; val_offset:4288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4288*FLEN/8, x4, x1, x2)

inst_2145:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xff; op2val:0x400;
   valaddr_reg:x3; val_offset:4290*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4290*FLEN/8, x4, x1, x2)

inst_2146:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x380;
   valaddr_reg:x3; val_offset:4292*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4292*FLEN/8, x4, x1, x2)

inst_2147:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x380; op2val:0x400;
   valaddr_reg:x3; val_offset:4294*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4294*FLEN/8, x4, x1, x2)

inst_2148:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x7f;
   valaddr_reg:x3; val_offset:4296*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4296*FLEN/8, x4, x1, x2)

inst_2149:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7f; op2val:0x400;
   valaddr_reg:x3; val_offset:4298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4298*FLEN/8, x4, x1, x2)

inst_2150:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x3c0;
   valaddr_reg:x3; val_offset:4300*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4300*FLEN/8, x4, x1, x2)

inst_2151:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3c0; op2val:0x400;
   valaddr_reg:x3; val_offset:4302*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4302*FLEN/8, x4, x1, x2)

inst_2152:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x3f;
   valaddr_reg:x3; val_offset:4304*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4304*FLEN/8, x4, x1, x2)

inst_2153:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3f; op2val:0x400;
   valaddr_reg:x3; val_offset:4306*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4306*FLEN/8, x4, x1, x2)

inst_2154:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x3e0;
   valaddr_reg:x3; val_offset:4308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4308*FLEN/8, x4, x1, x2)

inst_2155:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3e0; op2val:0x400;
   valaddr_reg:x3; val_offset:4310*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4310*FLEN/8, x4, x1, x2)

inst_2156:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x1f;
   valaddr_reg:x3; val_offset:4312*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4312*FLEN/8, x4, x1, x2)

inst_2157:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1f; op2val:0x400;
   valaddr_reg:x3; val_offset:4314*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4314*FLEN/8, x4, x1, x2)

inst_2158:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x3f0;
   valaddr_reg:x3; val_offset:4316*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4316*FLEN/8, x4, x1, x2)

inst_2159:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3f0; op2val:0x400;
   valaddr_reg:x3; val_offset:4318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4318*FLEN/8, x4, x1, x2)

inst_2160:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xf;
   valaddr_reg:x3; val_offset:4320*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4320*FLEN/8, x4, x1, x2)

inst_2161:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf; op2val:0x400;
   valaddr_reg:x3; val_offset:4322*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4322*FLEN/8, x4, x1, x2)

inst_2162:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x3f8;
   valaddr_reg:x3; val_offset:4324*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4324*FLEN/8, x4, x1, x2)

inst_2163:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3f8; op2val:0x400;
   valaddr_reg:x3; val_offset:4326*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4326*FLEN/8, x4, x1, x2)

inst_2164:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x7;
   valaddr_reg:x3; val_offset:4328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4328*FLEN/8, x4, x1, x2)

inst_2165:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7; op2val:0x400;
   valaddr_reg:x3; val_offset:4330*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4330*FLEN/8, x4, x1, x2)

inst_2166:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x3fc;
   valaddr_reg:x3; val_offset:4332*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4332*FLEN/8, x4, x1, x2)

inst_2167:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3fc; op2val:0x400;
   valaddr_reg:x3; val_offset:4334*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4334*FLEN/8, x4, x1, x2)

inst_2168:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x3;
   valaddr_reg:x3; val_offset:4336*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4336*FLEN/8, x4, x1, x2)

inst_2169:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3; op2val:0x400;
   valaddr_reg:x3; val_offset:4338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4338*FLEN/8, x4, x1, x2)

inst_2170:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x3fe;
   valaddr_reg:x3; val_offset:4340*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4340*FLEN/8, x4, x1, x2)

inst_2171:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3fe; op2val:0x400;
   valaddr_reg:x3; val_offset:4342*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4342*FLEN/8, x4, x1, x2)

inst_2172:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x7fe;
   valaddr_reg:x3; val_offset:4344*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4344*FLEN/8, x4, x1, x2)

inst_2173:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7fe; op2val:0x400;
   valaddr_reg:x3; val_offset:4346*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4346*FLEN/8, x4, x1, x2)

inst_2174:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x401;
   valaddr_reg:x3; val_offset:4348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4348*FLEN/8, x4, x1, x2)

inst_2175:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x401; op2val:0x400;
   valaddr_reg:x3; val_offset:4350*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4350*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_18)

inst_2176:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1b6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x5b6;
   valaddr_reg:x3; val_offset:4352*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4352*FLEN/8, x4, x1, x2)

inst_2177:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x1b6 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5b6; op2val:0x400;
   valaddr_reg:x3; val_offset:4354*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4354*FLEN/8, x4, x1, x2)

inst_2178:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x36d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x76d;
   valaddr_reg:x3; val_offset:4356*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4356*FLEN/8, x4, x1, x2)

inst_2179:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x36d and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x76d; op2val:0x400;
   valaddr_reg:x3; val_offset:4358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4358*FLEN/8, x4, x1, x2)

inst_2180:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x0cc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x4cc;
   valaddr_reg:x3; val_offset:4360*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4360*FLEN/8, x4, x1, x2)

inst_2181:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x0cc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4cc; op2val:0x400;
   valaddr_reg:x3; val_offset:4362*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4362*FLEN/8, x4, x1, x2)

inst_2182:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x333 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x733;
   valaddr_reg:x3; val_offset:4364*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4364*FLEN/8, x4, x1, x2)

inst_2183:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x333 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x733; op2val:0x400;
   valaddr_reg:x3; val_offset:4366*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4366*FLEN/8, x4, x1, x2)

inst_2184:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1dd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x5dd;
   valaddr_reg:x3; val_offset:4368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4368*FLEN/8, x4, x1, x2)

inst_2185:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x1dd and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5dd; op2val:0x400;
   valaddr_reg:x3; val_offset:4370*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4370*FLEN/8, x4, x1, x2)

inst_2186:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x222 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x622;
   valaddr_reg:x3; val_offset:4372*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4372*FLEN/8, x4, x1, x2)

inst_2187:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x222 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x622; op2val:0x400;
   valaddr_reg:x3; val_offset:4374*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4374*FLEN/8, x4, x1, x2)

inst_2188:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x124 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x524;
   valaddr_reg:x3; val_offset:4376*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4376*FLEN/8, x4, x1, x2)

inst_2189:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x124 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x524; op2val:0x400;
   valaddr_reg:x3; val_offset:4378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4378*FLEN/8, x4, x1, x2)

inst_2190:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2db and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x6db;
   valaddr_reg:x3; val_offset:4380*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4380*FLEN/8, x4, x1, x2)

inst_2191:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x2db and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6db; op2val:0x400;
   valaddr_reg:x3; val_offset:4382*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4382*FLEN/8, x4, x1, x2)

inst_2192:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x199 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x599;
   valaddr_reg:x3; val_offset:4384*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4384*FLEN/8, x4, x1, x2)

inst_2193:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x199 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x599; op2val:0x400;
   valaddr_reg:x3; val_offset:4386*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4386*FLEN/8, x4, x1, x2)

inst_2194:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x666;
   valaddr_reg:x3; val_offset:4388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4388*FLEN/8, x4, x1, x2)

inst_2195:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x266 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x666; op2val:0x400;
   valaddr_reg:x3; val_offset:4390*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4390*FLEN/8, x4, x1, x2)

inst_2196:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x9800;
   valaddr_reg:x3; val_offset:4392*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4392*FLEN/8, x4, x1, x2)

inst_2197:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9800; op2val:0x400;
   valaddr_reg:x3; val_offset:4394*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4394*FLEN/8, x4, x1, x2)

inst_2198:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x9bff;
   valaddr_reg:x3; val_offset:4396*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4396*FLEN/8, x4, x1, x2)

inst_2199:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9bff; op2val:0x400;
   valaddr_reg:x3; val_offset:4398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4398*FLEN/8, x4, x1, x2)

inst_2200:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x9a00;
   valaddr_reg:x3; val_offset:4400*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4400*FLEN/8, x4, x1, x2)

inst_2201:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9a00; op2val:0x400;
   valaddr_reg:x3; val_offset:4402*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4402*FLEN/8, x4, x1, x2)

inst_2202:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x99ff;
   valaddr_reg:x3; val_offset:4404*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4404*FLEN/8, x4, x1, x2)

inst_2203:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x99ff; op2val:0x400;
   valaddr_reg:x3; val_offset:4406*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4406*FLEN/8, x4, x1, x2)

inst_2204:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x9b00;
   valaddr_reg:x3; val_offset:4408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4408*FLEN/8, x4, x1, x2)

inst_2205:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9b00; op2val:0x400;
   valaddr_reg:x3; val_offset:4410*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4410*FLEN/8, x4, x1, x2)

inst_2206:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x98ff;
   valaddr_reg:x3; val_offset:4412*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4412*FLEN/8, x4, x1, x2)

inst_2207:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x98ff; op2val:0x400;
   valaddr_reg:x3; val_offset:4414*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4414*FLEN/8, x4, x1, x2)

inst_2208:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x9b80;
   valaddr_reg:x3; val_offset:4416*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4416*FLEN/8, x4, x1, x2)

inst_2209:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9b80; op2val:0x400;
   valaddr_reg:x3; val_offset:4418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4418*FLEN/8, x4, x1, x2)

inst_2210:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x987f;
   valaddr_reg:x3; val_offset:4420*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4420*FLEN/8, x4, x1, x2)

inst_2211:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x987f; op2val:0x400;
   valaddr_reg:x3; val_offset:4422*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4422*FLEN/8, x4, x1, x2)

inst_2212:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x9bc0;
   valaddr_reg:x3; val_offset:4424*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4424*FLEN/8, x4, x1, x2)

inst_2213:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9bc0; op2val:0x400;
   valaddr_reg:x3; val_offset:4426*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4426*FLEN/8, x4, x1, x2)

inst_2214:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x983f;
   valaddr_reg:x3; val_offset:4428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4428*FLEN/8, x4, x1, x2)

inst_2215:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x983f; op2val:0x400;
   valaddr_reg:x3; val_offset:4430*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4430*FLEN/8, x4, x1, x2)

inst_2216:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x9be0;
   valaddr_reg:x3; val_offset:4432*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4432*FLEN/8, x4, x1, x2)

inst_2217:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9be0; op2val:0x400;
   valaddr_reg:x3; val_offset:4434*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4434*FLEN/8, x4, x1, x2)

inst_2218:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x981f;
   valaddr_reg:x3; val_offset:4436*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4436*FLEN/8, x4, x1, x2)

inst_2219:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x981f; op2val:0x400;
   valaddr_reg:x3; val_offset:4438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4438*FLEN/8, x4, x1, x2)

inst_2220:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x9bf0;
   valaddr_reg:x3; val_offset:4440*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4440*FLEN/8, x4, x1, x2)

inst_2221:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9bf0; op2val:0x400;
   valaddr_reg:x3; val_offset:4442*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4442*FLEN/8, x4, x1, x2)

inst_2222:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x980f;
   valaddr_reg:x3; val_offset:4444*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4444*FLEN/8, x4, x1, x2)

inst_2223:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x980f; op2val:0x400;
   valaddr_reg:x3; val_offset:4446*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4446*FLEN/8, x4, x1, x2)

inst_2224:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x9bf8;
   valaddr_reg:x3; val_offset:4448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4448*FLEN/8, x4, x1, x2)

inst_2225:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9bf8; op2val:0x400;
   valaddr_reg:x3; val_offset:4450*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4450*FLEN/8, x4, x1, x2)

inst_2226:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x9807;
   valaddr_reg:x3; val_offset:4452*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4452*FLEN/8, x4, x1, x2)

inst_2227:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9807; op2val:0x400;
   valaddr_reg:x3; val_offset:4454*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4454*FLEN/8, x4, x1, x2)

inst_2228:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x9bfc;
   valaddr_reg:x3; val_offset:4456*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4456*FLEN/8, x4, x1, x2)

inst_2229:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9bfc; op2val:0x400;
   valaddr_reg:x3; val_offset:4458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4458*FLEN/8, x4, x1, x2)

inst_2230:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x9803;
   valaddr_reg:x3; val_offset:4460*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4460*FLEN/8, x4, x1, x2)

inst_2231:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9803; op2val:0x400;
   valaddr_reg:x3; val_offset:4462*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4462*FLEN/8, x4, x1, x2)

inst_2232:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x9bfe;
   valaddr_reg:x3; val_offset:4464*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4464*FLEN/8, x4, x1, x2)

inst_2233:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9bfe; op2val:0x400;
   valaddr_reg:x3; val_offset:4466*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4466*FLEN/8, x4, x1, x2)

inst_2234:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x06 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x9801;
   valaddr_reg:x3; val_offset:4468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4468*FLEN/8, x4, x1, x2)

inst_2235:
// fs1 == 1 and fe1 == 0x06 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9801; op2val:0x400;
   valaddr_reg:x3; val_offset:4470*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4470*FLEN/8, x4, x1, x2)

inst_2236:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x400;
   valaddr_reg:x3; val_offset:4472*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4472*FLEN/8, x4, x1, x2)

inst_2237:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x7ff;
   valaddr_reg:x3; val_offset:4474*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4474*FLEN/8, x4, x1, x2)

inst_2238:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7ff; op2val:0x400;
   valaddr_reg:x3; val_offset:4476*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4476*FLEN/8, x4, x1, x2)

inst_2239:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x600;
   valaddr_reg:x3; val_offset:4478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4478*FLEN/8, x4, x1, x2)

inst_2240:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x600; op2val:0x400;
   valaddr_reg:x3; val_offset:4480*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4480*FLEN/8, x4, x1, x2)

inst_2241:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x5ff;
   valaddr_reg:x3; val_offset:4482*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4482*FLEN/8, x4, x1, x2)

inst_2242:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x5ff; op2val:0x400;
   valaddr_reg:x3; val_offset:4484*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4484*FLEN/8, x4, x1, x2)

inst_2243:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x700;
   valaddr_reg:x3; val_offset:4486*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4486*FLEN/8, x4, x1, x2)

inst_2244:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x700; op2val:0x400;
   valaddr_reg:x3; val_offset:4488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4488*FLEN/8, x4, x1, x2)

inst_2245:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x4ff;
   valaddr_reg:x3; val_offset:4490*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4490*FLEN/8, x4, x1, x2)

inst_2246:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x4ff; op2val:0x400;
   valaddr_reg:x3; val_offset:4492*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4492*FLEN/8, x4, x1, x2)

inst_2247:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x780;
   valaddr_reg:x3; val_offset:4494*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4494*FLEN/8, x4, x1, x2)

inst_2248:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x780; op2val:0x400;
   valaddr_reg:x3; val_offset:4496*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4496*FLEN/8, x4, x1, x2)

inst_2249:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x47f;
   valaddr_reg:x3; val_offset:4498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4498*FLEN/8, x4, x1, x2)

inst_2250:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x47f; op2val:0x400;
   valaddr_reg:x3; val_offset:4500*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4500*FLEN/8, x4, x1, x2)

inst_2251:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x7c0;
   valaddr_reg:x3; val_offset:4502*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4502*FLEN/8, x4, x1, x2)

inst_2252:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7c0; op2val:0x400;
   valaddr_reg:x3; val_offset:4504*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4504*FLEN/8, x4, x1, x2)

inst_2253:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x43f;
   valaddr_reg:x3; val_offset:4506*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4506*FLEN/8, x4, x1, x2)

inst_2254:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x43f; op2val:0x400;
   valaddr_reg:x3; val_offset:4508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4508*FLEN/8, x4, x1, x2)

inst_2255:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x7e0;
   valaddr_reg:x3; val_offset:4510*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4510*FLEN/8, x4, x1, x2)

inst_2256:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7e0; op2val:0x400;
   valaddr_reg:x3; val_offset:4512*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4512*FLEN/8, x4, x1, x2)

inst_2257:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x41f;
   valaddr_reg:x3; val_offset:4514*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4514*FLEN/8, x4, x1, x2)

inst_2258:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x41f; op2val:0x400;
   valaddr_reg:x3; val_offset:4516*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4516*FLEN/8, x4, x1, x2)

inst_2259:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x7f0;
   valaddr_reg:x3; val_offset:4518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4518*FLEN/8, x4, x1, x2)

inst_2260:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7f0; op2val:0x400;
   valaddr_reg:x3; val_offset:4520*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4520*FLEN/8, x4, x1, x2)

inst_2261:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x40f;
   valaddr_reg:x3; val_offset:4522*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4522*FLEN/8, x4, x1, x2)

inst_2262:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x40f; op2val:0x400;
   valaddr_reg:x3; val_offset:4524*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4524*FLEN/8, x4, x1, x2)

inst_2263:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x7f8;
   valaddr_reg:x3; val_offset:4526*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4526*FLEN/8, x4, x1, x2)

inst_2264:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7f8; op2val:0x400;
   valaddr_reg:x3; val_offset:4528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4528*FLEN/8, x4, x1, x2)

inst_2265:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x407;
   valaddr_reg:x3; val_offset:4530*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4530*FLEN/8, x4, x1, x2)

inst_2266:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x407; op2val:0x400;
   valaddr_reg:x3; val_offset:4532*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4532*FLEN/8, x4, x1, x2)

inst_2267:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x7fc;
   valaddr_reg:x3; val_offset:4534*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4534*FLEN/8, x4, x1, x2)

inst_2268:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7fc; op2val:0x400;
   valaddr_reg:x3; val_offset:4536*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4536*FLEN/8, x4, x1, x2)

inst_2269:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x403;
   valaddr_reg:x3; val_offset:4538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4538*FLEN/8, x4, x1, x2)

inst_2270:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x403; op2val:0x400;
   valaddr_reg:x3; val_offset:4540*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4540*FLEN/8, x4, x1, x2)

inst_2271:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x800;
   valaddr_reg:x3; val_offset:4542*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4542*FLEN/8, x4, x1, x2)

inst_2272:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x800; op2val:0x400;
   valaddr_reg:x3; val_offset:4544*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4544*FLEN/8, x4, x1, x2)

inst_2273:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xbff;
   valaddr_reg:x3; val_offset:4546*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4546*FLEN/8, x4, x1, x2)

inst_2274:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbff; op2val:0x400;
   valaddr_reg:x3; val_offset:4548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4548*FLEN/8, x4, x1, x2)

inst_2275:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xa00;
   valaddr_reg:x3; val_offset:4550*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4550*FLEN/8, x4, x1, x2)

inst_2276:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa00; op2val:0x400;
   valaddr_reg:x3; val_offset:4552*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4552*FLEN/8, x4, x1, x2)

inst_2277:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x9ff;
   valaddr_reg:x3; val_offset:4554*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4554*FLEN/8, x4, x1, x2)

inst_2278:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9ff; op2val:0x400;
   valaddr_reg:x3; val_offset:4556*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4556*FLEN/8, x4, x1, x2)

inst_2279:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xb00;
   valaddr_reg:x3; val_offset:4558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4558*FLEN/8, x4, x1, x2)

inst_2280:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb00; op2val:0x400;
   valaddr_reg:x3; val_offset:4560*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4560*FLEN/8, x4, x1, x2)

inst_2281:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x8ff;
   valaddr_reg:x3; val_offset:4562*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4562*FLEN/8, x4, x1, x2)

inst_2282:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ff; op2val:0x400;
   valaddr_reg:x3; val_offset:4564*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4564*FLEN/8, x4, x1, x2)

inst_2283:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xb80;
   valaddr_reg:x3; val_offset:4566*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4566*FLEN/8, x4, x1, x2)

inst_2284:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xb80; op2val:0x400;
   valaddr_reg:x3; val_offset:4568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4568*FLEN/8, x4, x1, x2)

inst_2285:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x87f;
   valaddr_reg:x3; val_offset:4570*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4570*FLEN/8, x4, x1, x2)

inst_2286:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f; op2val:0x400;
   valaddr_reg:x3; val_offset:4572*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4572*FLEN/8, x4, x1, x2)

inst_2287:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xbc0;
   valaddr_reg:x3; val_offset:4574*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4574*FLEN/8, x4, x1, x2)

inst_2288:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc0; op2val:0x400;
   valaddr_reg:x3; val_offset:4576*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4576*FLEN/8, x4, x1, x2)

inst_2289:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x83f;
   valaddr_reg:x3; val_offset:4578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4578*FLEN/8, x4, x1, x2)

inst_2290:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f; op2val:0x400;
   valaddr_reg:x3; val_offset:4580*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4580*FLEN/8, x4, x1, x2)

inst_2291:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xbe0;
   valaddr_reg:x3; val_offset:4582*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4582*FLEN/8, x4, x1, x2)

inst_2292:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbe0; op2val:0x400;
   valaddr_reg:x3; val_offset:4584*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4584*FLEN/8, x4, x1, x2)

inst_2293:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x81f;
   valaddr_reg:x3; val_offset:4586*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4586*FLEN/8, x4, x1, x2)

inst_2294:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81f; op2val:0x400;
   valaddr_reg:x3; val_offset:4588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4588*FLEN/8, x4, x1, x2)

inst_2295:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xbf0;
   valaddr_reg:x3; val_offset:4590*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4590*FLEN/8, x4, x1, x2)

inst_2296:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbf0; op2val:0x400;
   valaddr_reg:x3; val_offset:4592*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4592*FLEN/8, x4, x1, x2)

inst_2297:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x80f;
   valaddr_reg:x3; val_offset:4594*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4594*FLEN/8, x4, x1, x2)

inst_2298:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x80f; op2val:0x400;
   valaddr_reg:x3; val_offset:4596*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4596*FLEN/8, x4, x1, x2)

inst_2299:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xbf8;
   valaddr_reg:x3; val_offset:4598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4598*FLEN/8, x4, x1, x2)

inst_2300:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbf8; op2val:0x400;
   valaddr_reg:x3; val_offset:4600*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4600*FLEN/8, x4, x1, x2)

inst_2301:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x807;
   valaddr_reg:x3; val_offset:4602*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4602*FLEN/8, x4, x1, x2)

inst_2302:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x807; op2val:0x400;
   valaddr_reg:x3; val_offset:4604*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4604*FLEN/8, x4, x1, x2)

inst_2303:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xbfc;
   valaddr_reg:x3; val_offset:4606*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4606*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_19)

inst_2304:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbfc; op2val:0x400;
   valaddr_reg:x3; val_offset:4608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4608*FLEN/8, x4, x1, x2)

inst_2305:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x803;
   valaddr_reg:x3; val_offset:4610*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4610*FLEN/8, x4, x1, x2)

inst_2306:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x803; op2val:0x400;
   valaddr_reg:x3; val_offset:4612*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4612*FLEN/8, x4, x1, x2)

inst_2307:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xbfe;
   valaddr_reg:x3; val_offset:4614*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4614*FLEN/8, x4, x1, x2)

inst_2308:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbfe; op2val:0x400;
   valaddr_reg:x3; val_offset:4616*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4616*FLEN/8, x4, x1, x2)

inst_2309:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x801;
   valaddr_reg:x3; val_offset:4618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4618*FLEN/8, x4, x1, x2)

inst_2310:
// fs1 == 0 and fe1 == 0x02 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x801; op2val:0x400;
   valaddr_reg:x3; val_offset:4620*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4620*FLEN/8, x4, x1, x2)

inst_2311:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xc00;
   valaddr_reg:x3; val_offset:4622*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4622*FLEN/8, x4, x1, x2)

inst_2312:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc00; op2val:0x400;
   valaddr_reg:x3; val_offset:4624*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4624*FLEN/8, x4, x1, x2)

inst_2313:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xfff;
   valaddr_reg:x3; val_offset:4626*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4626*FLEN/8, x4, x1, x2)

inst_2314:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfff; op2val:0x400;
   valaddr_reg:x3; val_offset:4628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4628*FLEN/8, x4, x1, x2)

inst_2315:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xe00;
   valaddr_reg:x3; val_offset:4630*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4630*FLEN/8, x4, x1, x2)

inst_2316:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe00; op2val:0x400;
   valaddr_reg:x3; val_offset:4632*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4632*FLEN/8, x4, x1, x2)

inst_2317:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xdff;
   valaddr_reg:x3; val_offset:4634*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4634*FLEN/8, x4, x1, x2)

inst_2318:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xdff; op2val:0x400;
   valaddr_reg:x3; val_offset:4636*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4636*FLEN/8, x4, x1, x2)

inst_2319:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xf00;
   valaddr_reg:x3; val_offset:4638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4638*FLEN/8, x4, x1, x2)

inst_2320:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf00; op2val:0x400;
   valaddr_reg:x3; val_offset:4640*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4640*FLEN/8, x4, x1, x2)

inst_2321:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xcff;
   valaddr_reg:x3; val_offset:4642*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4642*FLEN/8, x4, x1, x2)

inst_2322:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xcff; op2val:0x400;
   valaddr_reg:x3; val_offset:4644*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4644*FLEN/8, x4, x1, x2)

inst_2323:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xf80;
   valaddr_reg:x3; val_offset:4646*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4646*FLEN/8, x4, x1, x2)

inst_2324:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf80; op2val:0x400;
   valaddr_reg:x3; val_offset:4648*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4648*FLEN/8, x4, x1, x2)

inst_2325:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xc7f;
   valaddr_reg:x3; val_offset:4650*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4650*FLEN/8, x4, x1, x2)

inst_2326:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc7f; op2val:0x400;
   valaddr_reg:x3; val_offset:4652*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4652*FLEN/8, x4, x1, x2)

inst_2327:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xfc0;
   valaddr_reg:x3; val_offset:4654*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4654*FLEN/8, x4, x1, x2)

inst_2328:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfc0; op2val:0x400;
   valaddr_reg:x3; val_offset:4656*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4656*FLEN/8, x4, x1, x2)

inst_2329:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xc3f;
   valaddr_reg:x3; val_offset:4658*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4658*FLEN/8, x4, x1, x2)

inst_2330:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc3f; op2val:0x400;
   valaddr_reg:x3; val_offset:4660*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4660*FLEN/8, x4, x1, x2)

inst_2331:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xfe0;
   valaddr_reg:x3; val_offset:4662*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4662*FLEN/8, x4, x1, x2)

inst_2332:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfe0; op2val:0x400;
   valaddr_reg:x3; val_offset:4664*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4664*FLEN/8, x4, x1, x2)

inst_2333:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xc1f;
   valaddr_reg:x3; val_offset:4666*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4666*FLEN/8, x4, x1, x2)

inst_2334:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc1f; op2val:0x400;
   valaddr_reg:x3; val_offset:4668*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4668*FLEN/8, x4, x1, x2)

inst_2335:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xff0;
   valaddr_reg:x3; val_offset:4670*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4670*FLEN/8, x4, x1, x2)

inst_2336:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xff0; op2val:0x400;
   valaddr_reg:x3; val_offset:4672*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4672*FLEN/8, x4, x1, x2)

inst_2337:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xc0f;
   valaddr_reg:x3; val_offset:4674*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4674*FLEN/8, x4, x1, x2)

inst_2338:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc0f; op2val:0x400;
   valaddr_reg:x3; val_offset:4676*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4676*FLEN/8, x4, x1, x2)

inst_2339:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xff8;
   valaddr_reg:x3; val_offset:4678*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4678*FLEN/8, x4, x1, x2)

inst_2340:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xff8; op2val:0x400;
   valaddr_reg:x3; val_offset:4680*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4680*FLEN/8, x4, x1, x2)

inst_2341:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xc07;
   valaddr_reg:x3; val_offset:4682*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4682*FLEN/8, x4, x1, x2)

inst_2342:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc07; op2val:0x400;
   valaddr_reg:x3; val_offset:4684*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4684*FLEN/8, x4, x1, x2)

inst_2343:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xffc;
   valaddr_reg:x3; val_offset:4686*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4686*FLEN/8, x4, x1, x2)

inst_2344:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xffc; op2val:0x400;
   valaddr_reg:x3; val_offset:4688*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4688*FLEN/8, x4, x1, x2)

inst_2345:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xc03;
   valaddr_reg:x3; val_offset:4690*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4690*FLEN/8, x4, x1, x2)

inst_2346:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc03; op2val:0x400;
   valaddr_reg:x3; val_offset:4692*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4692*FLEN/8, x4, x1, x2)

inst_2347:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xffe;
   valaddr_reg:x3; val_offset:4694*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4694*FLEN/8, x4, x1, x2)

inst_2348:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xffe; op2val:0x400;
   valaddr_reg:x3; val_offset:4696*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4696*FLEN/8, x4, x1, x2)

inst_2349:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x03 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0xc01;
   valaddr_reg:x3; val_offset:4698*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4698*FLEN/8, x4, x1, x2)

inst_2350:
// fs1 == 0 and fe1 == 0x03 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xc01; op2val:0x400;
   valaddr_reg:x3; val_offset:4700*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4700*FLEN/8, x4, x1, x2)

inst_2351:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x1000;
   valaddr_reg:x3; val_offset:4702*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4702*FLEN/8, x4, x1, x2)

inst_2352:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1000; op2val:0x400;
   valaddr_reg:x3; val_offset:4704*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4704*FLEN/8, x4, x1, x2)

inst_2353:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x13ff;
   valaddr_reg:x3; val_offset:4706*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4706*FLEN/8, x4, x1, x2)

inst_2354:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x13ff; op2val:0x400;
   valaddr_reg:x3; val_offset:4708*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4708*FLEN/8, x4, x1, x2)

inst_2355:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x1200;
   valaddr_reg:x3; val_offset:4710*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4710*FLEN/8, x4, x1, x2)

inst_2356:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1200; op2val:0x400;
   valaddr_reg:x3; val_offset:4712*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4712*FLEN/8, x4, x1, x2)

inst_2357:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x11ff;
   valaddr_reg:x3; val_offset:4714*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4714*FLEN/8, x4, x1, x2)

inst_2358:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x11ff; op2val:0x400;
   valaddr_reg:x3; val_offset:4716*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4716*FLEN/8, x4, x1, x2)

inst_2359:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x1300;
   valaddr_reg:x3; val_offset:4718*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4718*FLEN/8, x4, x1, x2)

inst_2360:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1300; op2val:0x400;
   valaddr_reg:x3; val_offset:4720*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4720*FLEN/8, x4, x1, x2)

inst_2361:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x10ff;
   valaddr_reg:x3; val_offset:4722*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4722*FLEN/8, x4, x1, x2)

inst_2362:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x10ff; op2val:0x400;
   valaddr_reg:x3; val_offset:4724*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4724*FLEN/8, x4, x1, x2)

inst_2363:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x1380;
   valaddr_reg:x3; val_offset:4726*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4726*FLEN/8, x4, x1, x2)

inst_2364:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1380; op2val:0x400;
   valaddr_reg:x3; val_offset:4728*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4728*FLEN/8, x4, x1, x2)

inst_2365:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x107f;
   valaddr_reg:x3; val_offset:4730*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4730*FLEN/8, x4, x1, x2)

inst_2366:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x107f; op2val:0x400;
   valaddr_reg:x3; val_offset:4732*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4732*FLEN/8, x4, x1, x2)

inst_2367:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x13c0;
   valaddr_reg:x3; val_offset:4734*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4734*FLEN/8, x4, x1, x2)

inst_2368:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x13c0; op2val:0x400;
   valaddr_reg:x3; val_offset:4736*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4736*FLEN/8, x4, x1, x2)

inst_2369:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x103f;
   valaddr_reg:x3; val_offset:4738*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4738*FLEN/8, x4, x1, x2)

inst_2370:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x103f; op2val:0x400;
   valaddr_reg:x3; val_offset:4740*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4740*FLEN/8, x4, x1, x2)

inst_2371:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x13e0;
   valaddr_reg:x3; val_offset:4742*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4742*FLEN/8, x4, x1, x2)

inst_2372:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x13e0; op2val:0x400;
   valaddr_reg:x3; val_offset:4744*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4744*FLEN/8, x4, x1, x2)

inst_2373:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x101f;
   valaddr_reg:x3; val_offset:4746*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4746*FLEN/8, x4, x1, x2)

inst_2374:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x101f; op2val:0x400;
   valaddr_reg:x3; val_offset:4748*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4748*FLEN/8, x4, x1, x2)

inst_2375:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x13f0;
   valaddr_reg:x3; val_offset:4750*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4750*FLEN/8, x4, x1, x2)

inst_2376:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x13f0; op2val:0x400;
   valaddr_reg:x3; val_offset:4752*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4752*FLEN/8, x4, x1, x2)

inst_2377:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x100f;
   valaddr_reg:x3; val_offset:4754*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4754*FLEN/8, x4, x1, x2)

inst_2378:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x100f; op2val:0x400;
   valaddr_reg:x3; val_offset:4756*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4756*FLEN/8, x4, x1, x2)

inst_2379:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x13f8;
   valaddr_reg:x3; val_offset:4758*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4758*FLEN/8, x4, x1, x2)

inst_2380:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x13f8; op2val:0x400;
   valaddr_reg:x3; val_offset:4760*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4760*FLEN/8, x4, x1, x2)

inst_2381:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x1007;
   valaddr_reg:x3; val_offset:4762*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4762*FLEN/8, x4, x1, x2)

inst_2382:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1007; op2val:0x400;
   valaddr_reg:x3; val_offset:4764*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4764*FLEN/8, x4, x1, x2)

inst_2383:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x13fc;
   valaddr_reg:x3; val_offset:4766*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4766*FLEN/8, x4, x1, x2)

inst_2384:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x13fc; op2val:0x400;
   valaddr_reg:x3; val_offset:4768*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4768*FLEN/8, x4, x1, x2)

inst_2385:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x1003;
   valaddr_reg:x3; val_offset:4770*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4770*FLEN/8, x4, x1, x2)

inst_2386:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1003; op2val:0x400;
   valaddr_reg:x3; val_offset:4772*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4772*FLEN/8, x4, x1, x2)

inst_2387:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x13fe;
   valaddr_reg:x3; val_offset:4774*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4774*FLEN/8, x4, x1, x2)

inst_2388:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x13fe; op2val:0x400;
   valaddr_reg:x3; val_offset:4776*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4776*FLEN/8, x4, x1, x2)

inst_2389:
// fs1 == 0 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x04 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x400; op2val:0x1001;
   valaddr_reg:x3; val_offset:4778*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4778*FLEN/8, x4, x1, x2)

inst_2390:
// fs1 == 0 and fe1 == 0x04 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1001; op2val:0x400;
   valaddr_reg:x3; val_offset:4780*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4780*FLEN/8, x4, x1, x2)

inst_2391:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8200;
   valaddr_reg:x3; val_offset:4782*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4782*FLEN/8, x4, x1, x2)

inst_2392:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8200; op2val:0x8400;
   valaddr_reg:x3; val_offset:4784*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4784*FLEN/8, x4, x1, x2)

inst_2393:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x81ff;
   valaddr_reg:x3; val_offset:4786*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4786*FLEN/8, x4, x1, x2)

inst_2394:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81ff; op2val:0x8400;
   valaddr_reg:x3; val_offset:4788*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4788*FLEN/8, x4, x1, x2)

inst_2395:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8300;
   valaddr_reg:x3; val_offset:4790*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4790*FLEN/8, x4, x1, x2)

inst_2396:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8300; op2val:0x8400;
   valaddr_reg:x3; val_offset:4792*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4792*FLEN/8, x4, x1, x2)

inst_2397:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x80ff;
   valaddr_reg:x3; val_offset:4794*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4794*FLEN/8, x4, x1, x2)

inst_2398:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x80ff; op2val:0x8400;
   valaddr_reg:x3; val_offset:4796*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4796*FLEN/8, x4, x1, x2)

inst_2399:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8380;
   valaddr_reg:x3; val_offset:4798*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4798*FLEN/8, x4, x1, x2)

inst_2400:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8380; op2val:0x8400;
   valaddr_reg:x3; val_offset:4800*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4800*FLEN/8, x4, x1, x2)

inst_2401:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x807f;
   valaddr_reg:x3; val_offset:4802*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4802*FLEN/8, x4, x1, x2)

inst_2402:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x807f; op2val:0x8400;
   valaddr_reg:x3; val_offset:4804*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4804*FLEN/8, x4, x1, x2)

inst_2403:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x83c0;
   valaddr_reg:x3; val_offset:4806*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4806*FLEN/8, x4, x1, x2)

inst_2404:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83c0; op2val:0x8400;
   valaddr_reg:x3; val_offset:4808*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4808*FLEN/8, x4, x1, x2)

inst_2405:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x803f;
   valaddr_reg:x3; val_offset:4810*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4810*FLEN/8, x4, x1, x2)

inst_2406:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x803f; op2val:0x8400;
   valaddr_reg:x3; val_offset:4812*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4812*FLEN/8, x4, x1, x2)

inst_2407:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x83e0;
   valaddr_reg:x3; val_offset:4814*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4814*FLEN/8, x4, x1, x2)

inst_2408:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83e0; op2val:0x8400;
   valaddr_reg:x3; val_offset:4816*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4816*FLEN/8, x4, x1, x2)

inst_2409:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x801f;
   valaddr_reg:x3; val_offset:4818*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4818*FLEN/8, x4, x1, x2)

inst_2410:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x801f; op2val:0x8400;
   valaddr_reg:x3; val_offset:4820*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4820*FLEN/8, x4, x1, x2)

inst_2411:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x83f0;
   valaddr_reg:x3; val_offset:4822*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4822*FLEN/8, x4, x1, x2)

inst_2412:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f0; op2val:0x8400;
   valaddr_reg:x3; val_offset:4824*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4824*FLEN/8, x4, x1, x2)

inst_2413:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x800f;
   valaddr_reg:x3; val_offset:4826*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4826*FLEN/8, x4, x1, x2)

inst_2414:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x800f; op2val:0x8400;
   valaddr_reg:x3; val_offset:4828*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4828*FLEN/8, x4, x1, x2)

inst_2415:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x83f8;
   valaddr_reg:x3; val_offset:4830*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4830*FLEN/8, x4, x1, x2)

inst_2416:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f8; op2val:0x8400;
   valaddr_reg:x3; val_offset:4832*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4832*FLEN/8, x4, x1, x2)

inst_2417:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8007;
   valaddr_reg:x3; val_offset:4834*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4834*FLEN/8, x4, x1, x2)

inst_2418:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8007; op2val:0x8400;
   valaddr_reg:x3; val_offset:4836*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4836*FLEN/8, x4, x1, x2)

inst_2419:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x83fc;
   valaddr_reg:x3; val_offset:4838*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4838*FLEN/8, x4, x1, x2)

inst_2420:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83fc; op2val:0x8400;
   valaddr_reg:x3; val_offset:4840*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4840*FLEN/8, x4, x1, x2)

inst_2421:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8003;
   valaddr_reg:x3; val_offset:4842*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4842*FLEN/8, x4, x1, x2)

inst_2422:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8003; op2val:0x8400;
   valaddr_reg:x3; val_offset:4844*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4844*FLEN/8, x4, x1, x2)

inst_2423:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x83fe;
   valaddr_reg:x3; val_offset:4846*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4846*FLEN/8, x4, x1, x2)

inst_2424:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83fe; op2val:0x8400;
   valaddr_reg:x3; val_offset:4848*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4848*FLEN/8, x4, x1, x2)

inst_2425:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x87fe;
   valaddr_reg:x3; val_offset:4850*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4850*FLEN/8, x4, x1, x2)

inst_2426:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87fe; op2val:0x8400;
   valaddr_reg:x3; val_offset:4852*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4852*FLEN/8, x4, x1, x2)

inst_2427:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8401;
   valaddr_reg:x3; val_offset:4854*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4854*FLEN/8, x4, x1, x2)

inst_2428:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8401; op2val:0x8400;
   valaddr_reg:x3; val_offset:4856*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4856*FLEN/8, x4, x1, x2)

inst_2429:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1b6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x85b6;
   valaddr_reg:x3; val_offset:4858*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4858*FLEN/8, x4, x1, x2)

inst_2430:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x1b6 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x85b6; op2val:0x8400;
   valaddr_reg:x3; val_offset:4860*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4860*FLEN/8, x4, x1, x2)

inst_2431:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x36d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x876d;
   valaddr_reg:x3; val_offset:4862*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4862*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_20)

inst_2432:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x36d and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x876d; op2val:0x8400;
   valaddr_reg:x3; val_offset:4864*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4864*FLEN/8, x4, x1, x2)

inst_2433:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0cc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x84cc;
   valaddr_reg:x3; val_offset:4866*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4866*FLEN/8, x4, x1, x2)

inst_2434:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x0cc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x84cc; op2val:0x8400;
   valaddr_reg:x3; val_offset:4868*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4868*FLEN/8, x4, x1, x2)

inst_2435:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x333 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8733;
   valaddr_reg:x3; val_offset:4870*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4870*FLEN/8, x4, x1, x2)

inst_2436:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x333 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8733; op2val:0x8400;
   valaddr_reg:x3; val_offset:4872*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4872*FLEN/8, x4, x1, x2)

inst_2437:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1dd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x85dd;
   valaddr_reg:x3; val_offset:4874*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4874*FLEN/8, x4, x1, x2)

inst_2438:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x1dd and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x85dd; op2val:0x8400;
   valaddr_reg:x3; val_offset:4876*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4876*FLEN/8, x4, x1, x2)

inst_2439:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x222 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8622;
   valaddr_reg:x3; val_offset:4878*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4878*FLEN/8, x4, x1, x2)

inst_2440:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x222 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8622; op2val:0x8400;
   valaddr_reg:x3; val_offset:4880*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4880*FLEN/8, x4, x1, x2)

inst_2441:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x124 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8524;
   valaddr_reg:x3; val_offset:4882*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4882*FLEN/8, x4, x1, x2)

inst_2442:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x124 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8524; op2val:0x8400;
   valaddr_reg:x3; val_offset:4884*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4884*FLEN/8, x4, x1, x2)

inst_2443:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x2db and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x86db;
   valaddr_reg:x3; val_offset:4886*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4886*FLEN/8, x4, x1, x2)

inst_2444:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x2db and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x86db; op2val:0x8400;
   valaddr_reg:x3; val_offset:4888*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4888*FLEN/8, x4, x1, x2)

inst_2445:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x199 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8599;
   valaddr_reg:x3; val_offset:4890*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4890*FLEN/8, x4, x1, x2)

inst_2446:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x199 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8599; op2val:0x8400;
   valaddr_reg:x3; val_offset:4892*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4892*FLEN/8, x4, x1, x2)

inst_2447:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8666;
   valaddr_reg:x3; val_offset:4894*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4894*FLEN/8, x4, x1, x2)

inst_2448:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x266 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8666; op2val:0x8400;
   valaddr_reg:x3; val_offset:4896*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4896*FLEN/8, x4, x1, x2)

inst_2449:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x3800;
   valaddr_reg:x3; val_offset:4898*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4898*FLEN/8, x4, x1, x2)

inst_2450:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3800; op2val:0x8400;
   valaddr_reg:x3; val_offset:4900*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4900*FLEN/8, x4, x1, x2)

inst_2451:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x3bff;
   valaddr_reg:x3; val_offset:4902*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4902*FLEN/8, x4, x1, x2)

inst_2452:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3bff; op2val:0x8400;
   valaddr_reg:x3; val_offset:4904*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4904*FLEN/8, x4, x1, x2)

inst_2453:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x3a00;
   valaddr_reg:x3; val_offset:4906*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4906*FLEN/8, x4, x1, x2)

inst_2454:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x200 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3a00; op2val:0x8400;
   valaddr_reg:x3; val_offset:4908*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4908*FLEN/8, x4, x1, x2)

inst_2455:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x39ff;
   valaddr_reg:x3; val_offset:4910*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4910*FLEN/8, x4, x1, x2)

inst_2456:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x39ff; op2val:0x8400;
   valaddr_reg:x3; val_offset:4912*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4912*FLEN/8, x4, x1, x2)

inst_2457:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x3b00;
   valaddr_reg:x3; val_offset:4914*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4914*FLEN/8, x4, x1, x2)

inst_2458:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x300 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3b00; op2val:0x8400;
   valaddr_reg:x3; val_offset:4916*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4916*FLEN/8, x4, x1, x2)

inst_2459:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x38ff;
   valaddr_reg:x3; val_offset:4918*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4918*FLEN/8, x4, x1, x2)

inst_2460:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x38ff; op2val:0x8400;
   valaddr_reg:x3; val_offset:4920*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4920*FLEN/8, x4, x1, x2)

inst_2461:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x3b80;
   valaddr_reg:x3; val_offset:4922*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4922*FLEN/8, x4, x1, x2)

inst_2462:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x380 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3b80; op2val:0x8400;
   valaddr_reg:x3; val_offset:4924*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4924*FLEN/8, x4, x1, x2)

inst_2463:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x387f;
   valaddr_reg:x3; val_offset:4926*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4926*FLEN/8, x4, x1, x2)

inst_2464:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x07f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x387f; op2val:0x8400;
   valaddr_reg:x3; val_offset:4928*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4928*FLEN/8, x4, x1, x2)

inst_2465:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x3bc0;
   valaddr_reg:x3; val_offset:4930*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4930*FLEN/8, x4, x1, x2)

inst_2466:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3bc0; op2val:0x8400;
   valaddr_reg:x3; val_offset:4932*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4932*FLEN/8, x4, x1, x2)

inst_2467:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x383f;
   valaddr_reg:x3; val_offset:4934*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4934*FLEN/8, x4, x1, x2)

inst_2468:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x383f; op2val:0x8400;
   valaddr_reg:x3; val_offset:4936*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4936*FLEN/8, x4, x1, x2)

inst_2469:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x3be0;
   valaddr_reg:x3; val_offset:4938*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4938*FLEN/8, x4, x1, x2)

inst_2470:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3be0; op2val:0x8400;
   valaddr_reg:x3; val_offset:4940*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4940*FLEN/8, x4, x1, x2)

inst_2471:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x381f;
   valaddr_reg:x3; val_offset:4942*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4942*FLEN/8, x4, x1, x2)

inst_2472:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x01f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x381f; op2val:0x8400;
   valaddr_reg:x3; val_offset:4944*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4944*FLEN/8, x4, x1, x2)

inst_2473:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x3bf0;
   valaddr_reg:x3; val_offset:4946*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4946*FLEN/8, x4, x1, x2)

inst_2474:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3bf0; op2val:0x8400;
   valaddr_reg:x3; val_offset:4948*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4948*FLEN/8, x4, x1, x2)

inst_2475:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x380f;
   valaddr_reg:x3; val_offset:4950*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4950*FLEN/8, x4, x1, x2)

inst_2476:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x00f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x380f; op2val:0x8400;
   valaddr_reg:x3; val_offset:4952*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4952*FLEN/8, x4, x1, x2)

inst_2477:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x3bf8;
   valaddr_reg:x3; val_offset:4954*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4954*FLEN/8, x4, x1, x2)

inst_2478:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3bf8; op2val:0x8400;
   valaddr_reg:x3; val_offset:4956*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4956*FLEN/8, x4, x1, x2)

inst_2479:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x3807;
   valaddr_reg:x3; val_offset:4958*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4958*FLEN/8, x4, x1, x2)

inst_2480:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x007 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3807; op2val:0x8400;
   valaddr_reg:x3; val_offset:4960*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4960*FLEN/8, x4, x1, x2)

inst_2481:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x3bfc;
   valaddr_reg:x3; val_offset:4962*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4962*FLEN/8, x4, x1, x2)

inst_2482:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3bfc; op2val:0x8400;
   valaddr_reg:x3; val_offset:4964*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4964*FLEN/8, x4, x1, x2)

inst_2483:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x3803;
   valaddr_reg:x3; val_offset:4966*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4966*FLEN/8, x4, x1, x2)

inst_2484:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x003 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3803; op2val:0x8400;
   valaddr_reg:x3; val_offset:4968*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4968*FLEN/8, x4, x1, x2)

inst_2485:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x3bfe;
   valaddr_reg:x3; val_offset:4970*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4970*FLEN/8, x4, x1, x2)

inst_2486:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3bfe; op2val:0x8400;
   valaddr_reg:x3; val_offset:4972*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4972*FLEN/8, x4, x1, x2)

inst_2487:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x0e and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x3801;
   valaddr_reg:x3; val_offset:4974*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4974*FLEN/8, x4, x1, x2)

inst_2488:
// fs1 == 0 and fe1 == 0x0e and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x3801; op2val:0x8400;
   valaddr_reg:x3; val_offset:4976*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4976*FLEN/8, x4, x1, x2)

inst_2489:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8400;
   valaddr_reg:x3; val_offset:4978*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4978*FLEN/8, x4, x1, x2)

inst_2490:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x87ff;
   valaddr_reg:x3; val_offset:4980*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4980*FLEN/8, x4, x1, x2)

inst_2491:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87ff; op2val:0x8400;
   valaddr_reg:x3; val_offset:4982*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4982*FLEN/8, x4, x1, x2)

inst_2492:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8600;
   valaddr_reg:x3; val_offset:4984*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4984*FLEN/8, x4, x1, x2)

inst_2493:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8600; op2val:0x8400;
   valaddr_reg:x3; val_offset:4986*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4986*FLEN/8, x4, x1, x2)

inst_2494:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x85ff;
   valaddr_reg:x3; val_offset:4988*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4988*FLEN/8, x4, x1, x2)

inst_2495:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x85ff; op2val:0x8400;
   valaddr_reg:x3; val_offset:4990*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4990*FLEN/8, x4, x1, x2)

inst_2496:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8700;
   valaddr_reg:x3; val_offset:4992*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4992*FLEN/8, x4, x1, x2)

inst_2497:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8700; op2val:0x8400;
   valaddr_reg:x3; val_offset:4994*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4994*FLEN/8, x4, x1, x2)

inst_2498:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x84ff;
   valaddr_reg:x3; val_offset:4996*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4996*FLEN/8, x4, x1, x2)

inst_2499:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x84ff; op2val:0x8400;
   valaddr_reg:x3; val_offset:4998*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 4998*FLEN/8, x4, x1, x2)

inst_2500:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8780;
   valaddr_reg:x3; val_offset:5000*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5000*FLEN/8, x4, x1, x2)

inst_2501:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8780; op2val:0x8400;
   valaddr_reg:x3; val_offset:5002*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5002*FLEN/8, x4, x1, x2)

inst_2502:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x847f;
   valaddr_reg:x3; val_offset:5004*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5004*FLEN/8, x4, x1, x2)

inst_2503:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x847f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5006*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5006*FLEN/8, x4, x1, x2)

inst_2504:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x87c0;
   valaddr_reg:x3; val_offset:5008*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5008*FLEN/8, x4, x1, x2)

inst_2505:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87c0; op2val:0x8400;
   valaddr_reg:x3; val_offset:5010*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5010*FLEN/8, x4, x1, x2)

inst_2506:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x843f;
   valaddr_reg:x3; val_offset:5012*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5012*FLEN/8, x4, x1, x2)

inst_2507:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x843f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5014*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5014*FLEN/8, x4, x1, x2)

inst_2508:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x87e0;
   valaddr_reg:x3; val_offset:5016*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5016*FLEN/8, x4, x1, x2)

inst_2509:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87e0; op2val:0x8400;
   valaddr_reg:x3; val_offset:5018*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5018*FLEN/8, x4, x1, x2)

inst_2510:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x841f;
   valaddr_reg:x3; val_offset:5020*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5020*FLEN/8, x4, x1, x2)

inst_2511:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x841f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5022*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5022*FLEN/8, x4, x1, x2)

inst_2512:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x87f0;
   valaddr_reg:x3; val_offset:5024*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5024*FLEN/8, x4, x1, x2)

inst_2513:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f0; op2val:0x8400;
   valaddr_reg:x3; val_offset:5026*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5026*FLEN/8, x4, x1, x2)

inst_2514:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x840f;
   valaddr_reg:x3; val_offset:5028*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5028*FLEN/8, x4, x1, x2)

inst_2515:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x840f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5030*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5030*FLEN/8, x4, x1, x2)

inst_2516:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x87f8;
   valaddr_reg:x3; val_offset:5032*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5032*FLEN/8, x4, x1, x2)

inst_2517:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f8; op2val:0x8400;
   valaddr_reg:x3; val_offset:5034*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5034*FLEN/8, x4, x1, x2)

inst_2518:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8407;
   valaddr_reg:x3; val_offset:5036*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5036*FLEN/8, x4, x1, x2)

inst_2519:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8407; op2val:0x8400;
   valaddr_reg:x3; val_offset:5038*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5038*FLEN/8, x4, x1, x2)

inst_2520:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x87fc;
   valaddr_reg:x3; val_offset:5040*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5040*FLEN/8, x4, x1, x2)

inst_2521:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87fc; op2val:0x8400;
   valaddr_reg:x3; val_offset:5042*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5042*FLEN/8, x4, x1, x2)

inst_2522:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8403;
   valaddr_reg:x3; val_offset:5044*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5044*FLEN/8, x4, x1, x2)

inst_2523:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8403; op2val:0x8400;
   valaddr_reg:x3; val_offset:5046*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5046*FLEN/8, x4, x1, x2)

inst_2524:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8800;
   valaddr_reg:x3; val_offset:5048*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5048*FLEN/8, x4, x1, x2)

inst_2525:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8800; op2val:0x8400;
   valaddr_reg:x3; val_offset:5050*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5050*FLEN/8, x4, x1, x2)

inst_2526:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8bff;
   valaddr_reg:x3; val_offset:5052*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5052*FLEN/8, x4, x1, x2)

inst_2527:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bff; op2val:0x8400;
   valaddr_reg:x3; val_offset:5054*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5054*FLEN/8, x4, x1, x2)

inst_2528:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8a00;
   valaddr_reg:x3; val_offset:5056*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5056*FLEN/8, x4, x1, x2)

inst_2529:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8a00; op2val:0x8400;
   valaddr_reg:x3; val_offset:5058*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5058*FLEN/8, x4, x1, x2)

inst_2530:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x89ff;
   valaddr_reg:x3; val_offset:5060*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5060*FLEN/8, x4, x1, x2)

inst_2531:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x89ff; op2val:0x8400;
   valaddr_reg:x3; val_offset:5062*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5062*FLEN/8, x4, x1, x2)

inst_2532:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8b00;
   valaddr_reg:x3; val_offset:5064*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5064*FLEN/8, x4, x1, x2)

inst_2533:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8b00; op2val:0x8400;
   valaddr_reg:x3; val_offset:5066*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5066*FLEN/8, x4, x1, x2)

inst_2534:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x88ff;
   valaddr_reg:x3; val_offset:5068*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5068*FLEN/8, x4, x1, x2)

inst_2535:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x88ff; op2val:0x8400;
   valaddr_reg:x3; val_offset:5070*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5070*FLEN/8, x4, x1, x2)

inst_2536:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8b80;
   valaddr_reg:x3; val_offset:5072*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5072*FLEN/8, x4, x1, x2)

inst_2537:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8b80; op2val:0x8400;
   valaddr_reg:x3; val_offset:5074*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5074*FLEN/8, x4, x1, x2)

inst_2538:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x887f;
   valaddr_reg:x3; val_offset:5076*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5076*FLEN/8, x4, x1, x2)

inst_2539:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x887f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5078*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5078*FLEN/8, x4, x1, x2)

inst_2540:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8bc0;
   valaddr_reg:x3; val_offset:5080*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5080*FLEN/8, x4, x1, x2)

inst_2541:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bc0; op2val:0x8400;
   valaddr_reg:x3; val_offset:5082*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5082*FLEN/8, x4, x1, x2)

inst_2542:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x883f;
   valaddr_reg:x3; val_offset:5084*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5084*FLEN/8, x4, x1, x2)

inst_2543:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x883f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5086*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5086*FLEN/8, x4, x1, x2)

inst_2544:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8be0;
   valaddr_reg:x3; val_offset:5088*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5088*FLEN/8, x4, x1, x2)

inst_2545:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8be0; op2val:0x8400;
   valaddr_reg:x3; val_offset:5090*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5090*FLEN/8, x4, x1, x2)

inst_2546:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x881f;
   valaddr_reg:x3; val_offset:5092*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5092*FLEN/8, x4, x1, x2)

inst_2547:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x881f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5094*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5094*FLEN/8, x4, x1, x2)

inst_2548:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8bf0;
   valaddr_reg:x3; val_offset:5096*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5096*FLEN/8, x4, x1, x2)

inst_2549:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bf0; op2val:0x8400;
   valaddr_reg:x3; val_offset:5098*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5098*FLEN/8, x4, x1, x2)

inst_2550:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x880f;
   valaddr_reg:x3; val_offset:5100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5100*FLEN/8, x4, x1, x2)

inst_2551:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x880f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5102*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5102*FLEN/8, x4, x1, x2)

inst_2552:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8bf8;
   valaddr_reg:x3; val_offset:5104*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5104*FLEN/8, x4, x1, x2)

inst_2553:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bf8; op2val:0x8400;
   valaddr_reg:x3; val_offset:5106*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5106*FLEN/8, x4, x1, x2)

inst_2554:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8807;
   valaddr_reg:x3; val_offset:5108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5108*FLEN/8, x4, x1, x2)

inst_2555:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8807; op2val:0x8400;
   valaddr_reg:x3; val_offset:5110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5110*FLEN/8, x4, x1, x2)

inst_2556:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8bfc;
   valaddr_reg:x3; val_offset:5112*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5112*FLEN/8, x4, x1, x2)

inst_2557:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bfc; op2val:0x8400;
   valaddr_reg:x3; val_offset:5114*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5114*FLEN/8, x4, x1, x2)

inst_2558:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8803;
   valaddr_reg:x3; val_offset:5116*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5116*FLEN/8, x4, x1, x2)

inst_2559:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8803; op2val:0x8400;
   valaddr_reg:x3; val_offset:5118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5118*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_21)

inst_2560:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8bfe;
   valaddr_reg:x3; val_offset:5120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5120*FLEN/8, x4, x1, x2)

inst_2561:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8bfe; op2val:0x8400;
   valaddr_reg:x3; val_offset:5122*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5122*FLEN/8, x4, x1, x2)

inst_2562:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8801;
   valaddr_reg:x3; val_offset:5124*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5124*FLEN/8, x4, x1, x2)

inst_2563:
// fs1 == 1 and fe1 == 0x02 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8801; op2val:0x8400;
   valaddr_reg:x3; val_offset:5126*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5126*FLEN/8, x4, x1, x2)

inst_2564:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8c00;
   valaddr_reg:x3; val_offset:5128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5128*FLEN/8, x4, x1, x2)

inst_2565:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c00; op2val:0x8400;
   valaddr_reg:x3; val_offset:5130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5130*FLEN/8, x4, x1, x2)

inst_2566:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8fff;
   valaddr_reg:x3; val_offset:5132*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5132*FLEN/8, x4, x1, x2)

inst_2567:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8fff; op2val:0x8400;
   valaddr_reg:x3; val_offset:5134*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5134*FLEN/8, x4, x1, x2)

inst_2568:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8e00;
   valaddr_reg:x3; val_offset:5136*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5136*FLEN/8, x4, x1, x2)

inst_2569:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8e00; op2val:0x8400;
   valaddr_reg:x3; val_offset:5138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5138*FLEN/8, x4, x1, x2)

inst_2570:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8dff;
   valaddr_reg:x3; val_offset:5140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5140*FLEN/8, x4, x1, x2)

inst_2571:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8dff; op2val:0x8400;
   valaddr_reg:x3; val_offset:5142*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5142*FLEN/8, x4, x1, x2)

inst_2572:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8f00;
   valaddr_reg:x3; val_offset:5144*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5144*FLEN/8, x4, x1, x2)

inst_2573:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8f00; op2val:0x8400;
   valaddr_reg:x3; val_offset:5146*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5146*FLEN/8, x4, x1, x2)

inst_2574:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8cff;
   valaddr_reg:x3; val_offset:5148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5148*FLEN/8, x4, x1, x2)

inst_2575:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8cff; op2val:0x8400;
   valaddr_reg:x3; val_offset:5150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5150*FLEN/8, x4, x1, x2)

inst_2576:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8f80;
   valaddr_reg:x3; val_offset:5152*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5152*FLEN/8, x4, x1, x2)

inst_2577:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8f80; op2val:0x8400;
   valaddr_reg:x3; val_offset:5154*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5154*FLEN/8, x4, x1, x2)

inst_2578:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8c7f;
   valaddr_reg:x3; val_offset:5156*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5156*FLEN/8, x4, x1, x2)

inst_2579:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c7f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5158*FLEN/8, x4, x1, x2)

inst_2580:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8fc0;
   valaddr_reg:x3; val_offset:5160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5160*FLEN/8, x4, x1, x2)

inst_2581:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8fc0; op2val:0x8400;
   valaddr_reg:x3; val_offset:5162*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5162*FLEN/8, x4, x1, x2)

inst_2582:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8c3f;
   valaddr_reg:x3; val_offset:5164*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5164*FLEN/8, x4, x1, x2)

inst_2583:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c3f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5166*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5166*FLEN/8, x4, x1, x2)

inst_2584:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8fe0;
   valaddr_reg:x3; val_offset:5168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5168*FLEN/8, x4, x1, x2)

inst_2585:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8fe0; op2val:0x8400;
   valaddr_reg:x3; val_offset:5170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5170*FLEN/8, x4, x1, x2)

inst_2586:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8c1f;
   valaddr_reg:x3; val_offset:5172*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5172*FLEN/8, x4, x1, x2)

inst_2587:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c1f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5174*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5174*FLEN/8, x4, x1, x2)

inst_2588:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8ff0;
   valaddr_reg:x3; val_offset:5176*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5176*FLEN/8, x4, x1, x2)

inst_2589:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ff0; op2val:0x8400;
   valaddr_reg:x3; val_offset:5178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5178*FLEN/8, x4, x1, x2)

inst_2590:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8c0f;
   valaddr_reg:x3; val_offset:5180*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5180*FLEN/8, x4, x1, x2)

inst_2591:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c0f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5182*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5182*FLEN/8, x4, x1, x2)

inst_2592:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8ff8;
   valaddr_reg:x3; val_offset:5184*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5184*FLEN/8, x4, x1, x2)

inst_2593:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ff8; op2val:0x8400;
   valaddr_reg:x3; val_offset:5186*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5186*FLEN/8, x4, x1, x2)

inst_2594:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8c07;
   valaddr_reg:x3; val_offset:5188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5188*FLEN/8, x4, x1, x2)

inst_2595:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c07; op2val:0x8400;
   valaddr_reg:x3; val_offset:5190*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5190*FLEN/8, x4, x1, x2)

inst_2596:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8ffc;
   valaddr_reg:x3; val_offset:5192*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5192*FLEN/8, x4, x1, x2)

inst_2597:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ffc; op2val:0x8400;
   valaddr_reg:x3; val_offset:5194*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5194*FLEN/8, x4, x1, x2)

inst_2598:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8c03;
   valaddr_reg:x3; val_offset:5196*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5196*FLEN/8, x4, x1, x2)

inst_2599:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c03; op2val:0x8400;
   valaddr_reg:x3; val_offset:5198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5198*FLEN/8, x4, x1, x2)

inst_2600:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8ffe;
   valaddr_reg:x3; val_offset:5200*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5200*FLEN/8, x4, x1, x2)

inst_2601:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8ffe; op2val:0x8400;
   valaddr_reg:x3; val_offset:5202*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5202*FLEN/8, x4, x1, x2)

inst_2602:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x8c01;
   valaddr_reg:x3; val_offset:5204*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5204*FLEN/8, x4, x1, x2)

inst_2603:
// fs1 == 1 and fe1 == 0x03 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8c01; op2val:0x8400;
   valaddr_reg:x3; val_offset:5206*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5206*FLEN/8, x4, x1, x2)

inst_2604:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x9000;
   valaddr_reg:x3; val_offset:5208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5208*FLEN/8, x4, x1, x2)

inst_2605:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9000; op2val:0x8400;
   valaddr_reg:x3; val_offset:5210*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5210*FLEN/8, x4, x1, x2)

inst_2606:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x93ff;
   valaddr_reg:x3; val_offset:5212*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5212*FLEN/8, x4, x1, x2)

inst_2607:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x93ff; op2val:0x8400;
   valaddr_reg:x3; val_offset:5214*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5214*FLEN/8, x4, x1, x2)

inst_2608:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x9200;
   valaddr_reg:x3; val_offset:5216*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5216*FLEN/8, x4, x1, x2)

inst_2609:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9200; op2val:0x8400;
   valaddr_reg:x3; val_offset:5218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5218*FLEN/8, x4, x1, x2)

inst_2610:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x91ff;
   valaddr_reg:x3; val_offset:5220*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5220*FLEN/8, x4, x1, x2)

inst_2611:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x91ff; op2val:0x8400;
   valaddr_reg:x3; val_offset:5222*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5222*FLEN/8, x4, x1, x2)

inst_2612:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x9300;
   valaddr_reg:x3; val_offset:5224*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5224*FLEN/8, x4, x1, x2)

inst_2613:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9300; op2val:0x8400;
   valaddr_reg:x3; val_offset:5226*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5226*FLEN/8, x4, x1, x2)

inst_2614:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x90ff;
   valaddr_reg:x3; val_offset:5228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5228*FLEN/8, x4, x1, x2)

inst_2615:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x90ff; op2val:0x8400;
   valaddr_reg:x3; val_offset:5230*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5230*FLEN/8, x4, x1, x2)

inst_2616:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x9380;
   valaddr_reg:x3; val_offset:5232*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5232*FLEN/8, x4, x1, x2)

inst_2617:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9380; op2val:0x8400;
   valaddr_reg:x3; val_offset:5234*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5234*FLEN/8, x4, x1, x2)

inst_2618:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x907f;
   valaddr_reg:x3; val_offset:5236*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5236*FLEN/8, x4, x1, x2)

inst_2619:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x907f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5238*FLEN/8, x4, x1, x2)

inst_2620:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x93c0;
   valaddr_reg:x3; val_offset:5240*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5240*FLEN/8, x4, x1, x2)

inst_2621:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x93c0; op2val:0x8400;
   valaddr_reg:x3; val_offset:5242*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5242*FLEN/8, x4, x1, x2)

inst_2622:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x903f;
   valaddr_reg:x3; val_offset:5244*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5244*FLEN/8, x4, x1, x2)

inst_2623:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x903f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5246*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5246*FLEN/8, x4, x1, x2)

inst_2624:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x93e0;
   valaddr_reg:x3; val_offset:5248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5248*FLEN/8, x4, x1, x2)

inst_2625:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x93e0; op2val:0x8400;
   valaddr_reg:x3; val_offset:5250*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5250*FLEN/8, x4, x1, x2)

inst_2626:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x901f;
   valaddr_reg:x3; val_offset:5252*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5252*FLEN/8, x4, x1, x2)

inst_2627:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x901f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5254*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5254*FLEN/8, x4, x1, x2)

inst_2628:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x93f0;
   valaddr_reg:x3; val_offset:5256*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5256*FLEN/8, x4, x1, x2)

inst_2629:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x93f0; op2val:0x8400;
   valaddr_reg:x3; val_offset:5258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5258*FLEN/8, x4, x1, x2)

inst_2630:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x900f;
   valaddr_reg:x3; val_offset:5260*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5260*FLEN/8, x4, x1, x2)

inst_2631:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x900f; op2val:0x8400;
   valaddr_reg:x3; val_offset:5262*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5262*FLEN/8, x4, x1, x2)

inst_2632:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x93f8;
   valaddr_reg:x3; val_offset:5264*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5264*FLEN/8, x4, x1, x2)

inst_2633:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x93f8; op2val:0x8400;
   valaddr_reg:x3; val_offset:5266*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5266*FLEN/8, x4, x1, x2)

inst_2634:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x9007;
   valaddr_reg:x3; val_offset:5268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5268*FLEN/8, x4, x1, x2)

inst_2635:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9007; op2val:0x8400;
   valaddr_reg:x3; val_offset:5270*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5270*FLEN/8, x4, x1, x2)

inst_2636:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x93fc;
   valaddr_reg:x3; val_offset:5272*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5272*FLEN/8, x4, x1, x2)

inst_2637:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x93fc; op2val:0x8400;
   valaddr_reg:x3; val_offset:5274*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5274*FLEN/8, x4, x1, x2)

inst_2638:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x9003;
   valaddr_reg:x3; val_offset:5276*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5276*FLEN/8, x4, x1, x2)

inst_2639:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9003; op2val:0x8400;
   valaddr_reg:x3; val_offset:5278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5278*FLEN/8, x4, x1, x2)

inst_2640:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x93fe;
   valaddr_reg:x3; val_offset:5280*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5280*FLEN/8, x4, x1, x2)

inst_2641:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x93fe; op2val:0x8400;
   valaddr_reg:x3; val_offset:5282*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5282*FLEN/8, x4, x1, x2)

inst_2642:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x04 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x9001;
   valaddr_reg:x3; val_offset:5284*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5284*FLEN/8, x4, x1, x2)

inst_2643:
// fs1 == 1 and fe1 == 0x04 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x9001; op2val:0x8400;
   valaddr_reg:x3; val_offset:5286*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5286*FLEN/8, x4, x1, x2)

inst_2644:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x1bff;
   valaddr_reg:x3; val_offset:5288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5288*FLEN/8, x4, x1, x2)

inst_2645:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1bff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5290*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5290*FLEN/8, x4, x1, x2)

inst_2646:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x1800;
   valaddr_reg:x3; val_offset:5292*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5292*FLEN/8, x4, x1, x2)

inst_2647:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1800; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5294*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5294*FLEN/8, x4, x1, x2)

inst_2648:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x19ff;
   valaddr_reg:x3; val_offset:5296*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5296*FLEN/8, x4, x1, x2)

inst_2649:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x19ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5298*FLEN/8, x4, x1, x2)

inst_2650:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x1a00;
   valaddr_reg:x3; val_offset:5300*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5300*FLEN/8, x4, x1, x2)

inst_2651:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1a00; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5302*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5302*FLEN/8, x4, x1, x2)

inst_2652:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x18ff;
   valaddr_reg:x3; val_offset:5304*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5304*FLEN/8, x4, x1, x2)

inst_2653:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x18ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5306*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5306*FLEN/8, x4, x1, x2)

inst_2654:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x1b00;
   valaddr_reg:x3; val_offset:5308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5308*FLEN/8, x4, x1, x2)

inst_2655:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1b00; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5310*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5310*FLEN/8, x4, x1, x2)

inst_2656:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x187f;
   valaddr_reg:x3; val_offset:5312*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5312*FLEN/8, x4, x1, x2)

inst_2657:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x187f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5314*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5314*FLEN/8, x4, x1, x2)

inst_2658:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x1b80;
   valaddr_reg:x3; val_offset:5316*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5316*FLEN/8, x4, x1, x2)

inst_2659:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1b80; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5318*FLEN/8, x4, x1, x2)

inst_2660:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x183f;
   valaddr_reg:x3; val_offset:5320*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5320*FLEN/8, x4, x1, x2)

inst_2661:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x183f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5322*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5322*FLEN/8, x4, x1, x2)

inst_2662:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x1bc0;
   valaddr_reg:x3; val_offset:5324*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5324*FLEN/8, x4, x1, x2)

inst_2663:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1bc0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5326*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5326*FLEN/8, x4, x1, x2)

inst_2664:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x181f;
   valaddr_reg:x3; val_offset:5328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5328*FLEN/8, x4, x1, x2)

inst_2665:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x181f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5330*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5330*FLEN/8, x4, x1, x2)

inst_2666:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x1be0;
   valaddr_reg:x3; val_offset:5332*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5332*FLEN/8, x4, x1, x2)

inst_2667:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1be0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5334*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5334*FLEN/8, x4, x1, x2)

inst_2668:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x180f;
   valaddr_reg:x3; val_offset:5336*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5336*FLEN/8, x4, x1, x2)

inst_2669:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x180f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5338*FLEN/8, x4, x1, x2)

inst_2670:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x1bf0;
   valaddr_reg:x3; val_offset:5340*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5340*FLEN/8, x4, x1, x2)

inst_2671:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1bf0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5342*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5342*FLEN/8, x4, x1, x2)

inst_2672:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x1807;
   valaddr_reg:x3; val_offset:5344*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5344*FLEN/8, x4, x1, x2)

inst_2673:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1807; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5346*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5346*FLEN/8, x4, x1, x2)

inst_2674:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x1bf8;
   valaddr_reg:x3; val_offset:5348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5348*FLEN/8, x4, x1, x2)

inst_2675:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1bf8; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5350*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5350*FLEN/8, x4, x1, x2)

inst_2676:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x1803;
   valaddr_reg:x3; val_offset:5352*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5352*FLEN/8, x4, x1, x2)

inst_2677:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1803; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5354*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5354*FLEN/8, x4, x1, x2)

inst_2678:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x1bfc;
   valaddr_reg:x3; val_offset:5356*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5356*FLEN/8, x4, x1, x2)

inst_2679:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1bfc; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5358*FLEN/8, x4, x1, x2)

inst_2680:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x1801;
   valaddr_reg:x3; val_offset:5360*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5360*FLEN/8, x4, x1, x2)

inst_2681:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1801; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5362*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5362*FLEN/8, x4, x1, x2)

inst_2682:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x06 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x1bfe;
   valaddr_reg:x3; val_offset:5364*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5364*FLEN/8, x4, x1, x2)

inst_2683:
// fs1 == 0 and fe1 == 0x06 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x1bfe; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5366*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5366*FLEN/8, x4, x1, x2)

inst_2684:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7bfe;
   valaddr_reg:x3; val_offset:5368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5368*FLEN/8, x4, x1, x2)

inst_2685:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bfe; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5370*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5370*FLEN/8, x4, x1, x2)

inst_2686:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7801;
   valaddr_reg:x3; val_offset:5372*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5372*FLEN/8, x4, x1, x2)

inst_2687:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7801; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5374*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5374*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_22)

inst_2688:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x1b6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x79b6;
   valaddr_reg:x3; val_offset:5376*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5376*FLEN/8, x4, x1, x2)

inst_2689:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1b6 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x79b6; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5378*FLEN/8, x4, x1, x2)

inst_2690:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x36d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7b6d;
   valaddr_reg:x3; val_offset:5380*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5380*FLEN/8, x4, x1, x2)

inst_2691:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x36d and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b6d; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5382*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5382*FLEN/8, x4, x1, x2)

inst_2692:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x0cc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x78cc;
   valaddr_reg:x3; val_offset:5384*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5384*FLEN/8, x4, x1, x2)

inst_2693:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0cc and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x78cc; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5386*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5386*FLEN/8, x4, x1, x2)

inst_2694:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x333 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7b33;
   valaddr_reg:x3; val_offset:5388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5388*FLEN/8, x4, x1, x2)

inst_2695:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x333 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b33; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5390*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5390*FLEN/8, x4, x1, x2)

inst_2696:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x1dd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x79dd;
   valaddr_reg:x3; val_offset:5392*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5392*FLEN/8, x4, x1, x2)

inst_2697:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1dd and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x79dd; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5394*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5394*FLEN/8, x4, x1, x2)

inst_2698:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x222 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7a22;
   valaddr_reg:x3; val_offset:5396*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5396*FLEN/8, x4, x1, x2)

inst_2699:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x222 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a22; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5398*FLEN/8, x4, x1, x2)

inst_2700:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x124 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7924;
   valaddr_reg:x3; val_offset:5400*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5400*FLEN/8, x4, x1, x2)

inst_2701:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x124 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7924; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5402*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5402*FLEN/8, x4, x1, x2)

inst_2702:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x2db and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7adb;
   valaddr_reg:x3; val_offset:5404*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5404*FLEN/8, x4, x1, x2)

inst_2703:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x2db and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7adb; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5406*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5406*FLEN/8, x4, x1, x2)

inst_2704:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x199 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7999;
   valaddr_reg:x3; val_offset:5408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5408*FLEN/8, x4, x1, x2)

inst_2705:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x199 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7999; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5410*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5410*FLEN/8, x4, x1, x2)

inst_2706:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7a66;
   valaddr_reg:x3; val_offset:5412*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5412*FLEN/8, x4, x1, x2)

inst_2707:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x266 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a66; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5414*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5414*FLEN/8, x4, x1, x2)

inst_2708:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xebff;
   valaddr_reg:x3; val_offset:5416*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5416*FLEN/8, x4, x1, x2)

inst_2709:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xebff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5418*FLEN/8, x4, x1, x2)

inst_2710:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xe800;
   valaddr_reg:x3; val_offset:5420*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5420*FLEN/8, x4, x1, x2)

inst_2711:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe800; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5422*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5422*FLEN/8, x4, x1, x2)

inst_2712:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xe9ff;
   valaddr_reg:x3; val_offset:5424*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5424*FLEN/8, x4, x1, x2)

inst_2713:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe9ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5426*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5426*FLEN/8, x4, x1, x2)

inst_2714:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xea00;
   valaddr_reg:x3; val_offset:5428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5428*FLEN/8, x4, x1, x2)

inst_2715:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xea00; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5430*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5430*FLEN/8, x4, x1, x2)

inst_2716:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xe8ff;
   valaddr_reg:x3; val_offset:5432*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5432*FLEN/8, x4, x1, x2)

inst_2717:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe8ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5434*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5434*FLEN/8, x4, x1, x2)

inst_2718:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xeb00;
   valaddr_reg:x3; val_offset:5436*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5436*FLEN/8, x4, x1, x2)

inst_2719:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x300 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xeb00; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5438*FLEN/8, x4, x1, x2)

inst_2720:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xe87f;
   valaddr_reg:x3; val_offset:5440*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5440*FLEN/8, x4, x1, x2)

inst_2721:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x07f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe87f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5442*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5442*FLEN/8, x4, x1, x2)

inst_2722:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xeb80;
   valaddr_reg:x3; val_offset:5444*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5444*FLEN/8, x4, x1, x2)

inst_2723:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x380 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xeb80; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5446*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5446*FLEN/8, x4, x1, x2)

inst_2724:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xe83f;
   valaddr_reg:x3; val_offset:5448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5448*FLEN/8, x4, x1, x2)

inst_2725:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x03f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe83f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5450*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5450*FLEN/8, x4, x1, x2)

inst_2726:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xebc0;
   valaddr_reg:x3; val_offset:5452*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5452*FLEN/8, x4, x1, x2)

inst_2727:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xebc0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5454*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5454*FLEN/8, x4, x1, x2)

inst_2728:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xe81f;
   valaddr_reg:x3; val_offset:5456*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5456*FLEN/8, x4, x1, x2)

inst_2729:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x01f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe81f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5458*FLEN/8, x4, x1, x2)

inst_2730:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xebe0;
   valaddr_reg:x3; val_offset:5460*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5460*FLEN/8, x4, x1, x2)

inst_2731:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xebe0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5462*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5462*FLEN/8, x4, x1, x2)

inst_2732:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xe80f;
   valaddr_reg:x3; val_offset:5464*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5464*FLEN/8, x4, x1, x2)

inst_2733:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x00f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe80f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5466*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5466*FLEN/8, x4, x1, x2)

inst_2734:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xebf0;
   valaddr_reg:x3; val_offset:5468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5468*FLEN/8, x4, x1, x2)

inst_2735:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xebf0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5470*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5470*FLEN/8, x4, x1, x2)

inst_2736:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xe807;
   valaddr_reg:x3; val_offset:5472*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5472*FLEN/8, x4, x1, x2)

inst_2737:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x007 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe807; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5474*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5474*FLEN/8, x4, x1, x2)

inst_2738:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xebf8;
   valaddr_reg:x3; val_offset:5476*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5476*FLEN/8, x4, x1, x2)

inst_2739:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xebf8; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5478*FLEN/8, x4, x1, x2)

inst_2740:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xe803;
   valaddr_reg:x3; val_offset:5480*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5480*FLEN/8, x4, x1, x2)

inst_2741:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x003 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe803; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5482*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5482*FLEN/8, x4, x1, x2)

inst_2742:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xebfc;
   valaddr_reg:x3; val_offset:5484*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5484*FLEN/8, x4, x1, x2)

inst_2743:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xebfc; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5486*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5486*FLEN/8, x4, x1, x2)

inst_2744:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xe801;
   valaddr_reg:x3; val_offset:5488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5488*FLEN/8, x4, x1, x2)

inst_2745:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe801; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5490*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5490*FLEN/8, x4, x1, x2)

inst_2746:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0xebfe;
   valaddr_reg:x3; val_offset:5492*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5492*FLEN/8, x4, x1, x2)

inst_2747:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xebfe; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5494*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5494*FLEN/8, x4, x1, x2)

inst_2748:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6bff;
   valaddr_reg:x3; val_offset:5496*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5496*FLEN/8, x4, x1, x2)

inst_2749:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6bff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5498*FLEN/8, x4, x1, x2)

inst_2750:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6800;
   valaddr_reg:x3; val_offset:5500*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5500*FLEN/8, x4, x1, x2)

inst_2751:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6800; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5502*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5502*FLEN/8, x4, x1, x2)

inst_2752:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x69ff;
   valaddr_reg:x3; val_offset:5504*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5504*FLEN/8, x4, x1, x2)

inst_2753:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x69ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5506*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5506*FLEN/8, x4, x1, x2)

inst_2754:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6a00;
   valaddr_reg:x3; val_offset:5508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5508*FLEN/8, x4, x1, x2)

inst_2755:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6a00; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5510*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5510*FLEN/8, x4, x1, x2)

inst_2756:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x68ff;
   valaddr_reg:x3; val_offset:5512*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5512*FLEN/8, x4, x1, x2)

inst_2757:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x68ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5514*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5514*FLEN/8, x4, x1, x2)

inst_2758:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6b00;
   valaddr_reg:x3; val_offset:5516*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5516*FLEN/8, x4, x1, x2)

inst_2759:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x300 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6b00; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5518*FLEN/8, x4, x1, x2)

inst_2760:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x687f;
   valaddr_reg:x3; val_offset:5520*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5520*FLEN/8, x4, x1, x2)

inst_2761:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x07f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x687f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5522*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5522*FLEN/8, x4, x1, x2)

inst_2762:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6b80;
   valaddr_reg:x3; val_offset:5524*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5524*FLEN/8, x4, x1, x2)

inst_2763:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x380 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6b80; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5526*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5526*FLEN/8, x4, x1, x2)

inst_2764:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x683f;
   valaddr_reg:x3; val_offset:5528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5528*FLEN/8, x4, x1, x2)

inst_2765:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x03f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x683f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5530*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5530*FLEN/8, x4, x1, x2)

inst_2766:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6bc0;
   valaddr_reg:x3; val_offset:5532*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5532*FLEN/8, x4, x1, x2)

inst_2767:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6bc0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5534*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5534*FLEN/8, x4, x1, x2)

inst_2768:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x681f;
   valaddr_reg:x3; val_offset:5536*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5536*FLEN/8, x4, x1, x2)

inst_2769:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x01f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x681f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5538*FLEN/8, x4, x1, x2)

inst_2770:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6be0;
   valaddr_reg:x3; val_offset:5540*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5540*FLEN/8, x4, x1, x2)

inst_2771:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6be0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5542*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5542*FLEN/8, x4, x1, x2)

inst_2772:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x680f;
   valaddr_reg:x3; val_offset:5544*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5544*FLEN/8, x4, x1, x2)

inst_2773:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x00f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x680f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5546*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5546*FLEN/8, x4, x1, x2)

inst_2774:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6bf0;
   valaddr_reg:x3; val_offset:5548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5548*FLEN/8, x4, x1, x2)

inst_2775:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6bf0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5550*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5550*FLEN/8, x4, x1, x2)

inst_2776:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6807;
   valaddr_reg:x3; val_offset:5552*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5552*FLEN/8, x4, x1, x2)

inst_2777:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x007 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6807; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5554*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5554*FLEN/8, x4, x1, x2)

inst_2778:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6bf8;
   valaddr_reg:x3; val_offset:5556*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5556*FLEN/8, x4, x1, x2)

inst_2779:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6bf8; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5558*FLEN/8, x4, x1, x2)

inst_2780:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6803;
   valaddr_reg:x3; val_offset:5560*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5560*FLEN/8, x4, x1, x2)

inst_2781:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x003 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6803; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5562*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5562*FLEN/8, x4, x1, x2)

inst_2782:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6bfc;
   valaddr_reg:x3; val_offset:5564*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5564*FLEN/8, x4, x1, x2)

inst_2783:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6bfc; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5566*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5566*FLEN/8, x4, x1, x2)

inst_2784:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6801;
   valaddr_reg:x3; val_offset:5568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5568*FLEN/8, x4, x1, x2)

inst_2785:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6801; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5570*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5570*FLEN/8, x4, x1, x2)

inst_2786:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1a and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6bfe;
   valaddr_reg:x3; val_offset:5572*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5572*FLEN/8, x4, x1, x2)

inst_2787:
// fs1 == 0 and fe1 == 0x1a and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6bfe; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5574*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5574*FLEN/8, x4, x1, x2)

inst_2788:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6fff;
   valaddr_reg:x3; val_offset:5576*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5576*FLEN/8, x4, x1, x2)

inst_2789:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6fff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5578*FLEN/8, x4, x1, x2)

inst_2790:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6c00;
   valaddr_reg:x3; val_offset:5580*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5580*FLEN/8, x4, x1, x2)

inst_2791:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c00; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5582*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5582*FLEN/8, x4, x1, x2)

inst_2792:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6dff;
   valaddr_reg:x3; val_offset:5584*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5584*FLEN/8, x4, x1, x2)

inst_2793:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6dff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5586*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5586*FLEN/8, x4, x1, x2)

inst_2794:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6e00;
   valaddr_reg:x3; val_offset:5588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5588*FLEN/8, x4, x1, x2)

inst_2795:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6e00; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5590*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5590*FLEN/8, x4, x1, x2)

inst_2796:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6cff;
   valaddr_reg:x3; val_offset:5592*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5592*FLEN/8, x4, x1, x2)

inst_2797:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6cff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5594*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5594*FLEN/8, x4, x1, x2)

inst_2798:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6f00;
   valaddr_reg:x3; val_offset:5596*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5596*FLEN/8, x4, x1, x2)

inst_2799:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x300 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6f00; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5598*FLEN/8, x4, x1, x2)

inst_2800:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6c7f;
   valaddr_reg:x3; val_offset:5600*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5600*FLEN/8, x4, x1, x2)

inst_2801:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x07f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c7f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5602*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5602*FLEN/8, x4, x1, x2)

inst_2802:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6f80;
   valaddr_reg:x3; val_offset:5604*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5604*FLEN/8, x4, x1, x2)

inst_2803:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x380 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6f80; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5606*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5606*FLEN/8, x4, x1, x2)

inst_2804:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6c3f;
   valaddr_reg:x3; val_offset:5608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5608*FLEN/8, x4, x1, x2)

inst_2805:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x03f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c3f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5610*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5610*FLEN/8, x4, x1, x2)

inst_2806:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6fc0;
   valaddr_reg:x3; val_offset:5612*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5612*FLEN/8, x4, x1, x2)

inst_2807:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6fc0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5614*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5614*FLEN/8, x4, x1, x2)

inst_2808:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6c1f;
   valaddr_reg:x3; val_offset:5616*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5616*FLEN/8, x4, x1, x2)

inst_2809:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x01f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c1f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5618*FLEN/8, x4, x1, x2)

inst_2810:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6fe0;
   valaddr_reg:x3; val_offset:5620*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5620*FLEN/8, x4, x1, x2)

inst_2811:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6fe0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5622*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5622*FLEN/8, x4, x1, x2)

inst_2812:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6c0f;
   valaddr_reg:x3; val_offset:5624*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5624*FLEN/8, x4, x1, x2)

inst_2813:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x00f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c0f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5626*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5626*FLEN/8, x4, x1, x2)

inst_2814:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6ff0;
   valaddr_reg:x3; val_offset:5628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5628*FLEN/8, x4, x1, x2)

inst_2815:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6ff0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5630*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5630*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_23)

inst_2816:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6c07;
   valaddr_reg:x3; val_offset:5632*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5632*FLEN/8, x4, x1, x2)

inst_2817:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x007 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c07; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5634*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5634*FLEN/8, x4, x1, x2)

inst_2818:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6ff8;
   valaddr_reg:x3; val_offset:5636*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5636*FLEN/8, x4, x1, x2)

inst_2819:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6ff8; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5638*FLEN/8, x4, x1, x2)

inst_2820:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6c03;
   valaddr_reg:x3; val_offset:5640*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5640*FLEN/8, x4, x1, x2)

inst_2821:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x003 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c03; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5642*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5642*FLEN/8, x4, x1, x2)

inst_2822:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6ffc;
   valaddr_reg:x3; val_offset:5644*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5644*FLEN/8, x4, x1, x2)

inst_2823:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6ffc; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5646*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5646*FLEN/8, x4, x1, x2)

inst_2824:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6c01;
   valaddr_reg:x3; val_offset:5648*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5648*FLEN/8, x4, x1, x2)

inst_2825:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6c01; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5650*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5650*FLEN/8, x4, x1, x2)

inst_2826:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1b and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x6ffe;
   valaddr_reg:x3; val_offset:5652*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5652*FLEN/8, x4, x1, x2)

inst_2827:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x6ffe; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5654*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5654*FLEN/8, x4, x1, x2)

inst_2828:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x73ff;
   valaddr_reg:x3; val_offset:5656*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5656*FLEN/8, x4, x1, x2)

inst_2829:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x73ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5658*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5658*FLEN/8, x4, x1, x2)

inst_2830:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7000;
   valaddr_reg:x3; val_offset:5660*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5660*FLEN/8, x4, x1, x2)

inst_2831:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7000; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5662*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5662*FLEN/8, x4, x1, x2)

inst_2832:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x71ff;
   valaddr_reg:x3; val_offset:5664*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5664*FLEN/8, x4, x1, x2)

inst_2833:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x71ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5666*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5666*FLEN/8, x4, x1, x2)

inst_2834:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7200;
   valaddr_reg:x3; val_offset:5668*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5668*FLEN/8, x4, x1, x2)

inst_2835:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7200; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5670*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5670*FLEN/8, x4, x1, x2)

inst_2836:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x70ff;
   valaddr_reg:x3; val_offset:5672*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5672*FLEN/8, x4, x1, x2)

inst_2837:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x70ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5674*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5674*FLEN/8, x4, x1, x2)

inst_2838:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7300;
   valaddr_reg:x3; val_offset:5676*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5676*FLEN/8, x4, x1, x2)

inst_2839:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x300 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7300; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5678*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5678*FLEN/8, x4, x1, x2)

inst_2840:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x707f;
   valaddr_reg:x3; val_offset:5680*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5680*FLEN/8, x4, x1, x2)

inst_2841:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x07f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x707f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5682*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5682*FLEN/8, x4, x1, x2)

inst_2842:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7380;
   valaddr_reg:x3; val_offset:5684*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5684*FLEN/8, x4, x1, x2)

inst_2843:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x380 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7380; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5686*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5686*FLEN/8, x4, x1, x2)

inst_2844:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x703f;
   valaddr_reg:x3; val_offset:5688*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5688*FLEN/8, x4, x1, x2)

inst_2845:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x03f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x703f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5690*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5690*FLEN/8, x4, x1, x2)

inst_2846:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x73c0;
   valaddr_reg:x3; val_offset:5692*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5692*FLEN/8, x4, x1, x2)

inst_2847:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x73c0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5694*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5694*FLEN/8, x4, x1, x2)

inst_2848:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x701f;
   valaddr_reg:x3; val_offset:5696*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5696*FLEN/8, x4, x1, x2)

inst_2849:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x701f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5698*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5698*FLEN/8, x4, x1, x2)

inst_2850:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x73e0;
   valaddr_reg:x3; val_offset:5700*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5700*FLEN/8, x4, x1, x2)

inst_2851:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x73e0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5702*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5702*FLEN/8, x4, x1, x2)

inst_2852:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x700f;
   valaddr_reg:x3; val_offset:5704*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5704*FLEN/8, x4, x1, x2)

inst_2853:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x00f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x700f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5706*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5706*FLEN/8, x4, x1, x2)

inst_2854:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x73f0;
   valaddr_reg:x3; val_offset:5708*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5708*FLEN/8, x4, x1, x2)

inst_2855:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x73f0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5710*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5710*FLEN/8, x4, x1, x2)

inst_2856:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7007;
   valaddr_reg:x3; val_offset:5712*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5712*FLEN/8, x4, x1, x2)

inst_2857:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x007 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7007; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5714*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5714*FLEN/8, x4, x1, x2)

inst_2858:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x73f8;
   valaddr_reg:x3; val_offset:5716*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5716*FLEN/8, x4, x1, x2)

inst_2859:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x73f8; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5718*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5718*FLEN/8, x4, x1, x2)

inst_2860:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7003;
   valaddr_reg:x3; val_offset:5720*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5720*FLEN/8, x4, x1, x2)

inst_2861:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x003 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7003; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5722*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5722*FLEN/8, x4, x1, x2)

inst_2862:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x73fc;
   valaddr_reg:x3; val_offset:5724*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5724*FLEN/8, x4, x1, x2)

inst_2863:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x73fc; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5726*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5726*FLEN/8, x4, x1, x2)

inst_2864:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7001;
   valaddr_reg:x3; val_offset:5728*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5728*FLEN/8, x4, x1, x2)

inst_2865:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7001; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5730*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5730*FLEN/8, x4, x1, x2)

inst_2866:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1c and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x73fe;
   valaddr_reg:x3; val_offset:5732*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5732*FLEN/8, x4, x1, x2)

inst_2867:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x73fe; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5734*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5734*FLEN/8, x4, x1, x2)

inst_2868:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x77ff;
   valaddr_reg:x3; val_offset:5736*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5736*FLEN/8, x4, x1, x2)

inst_2869:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x77ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5738*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5738*FLEN/8, x4, x1, x2)

inst_2870:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7400;
   valaddr_reg:x3; val_offset:5740*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5740*FLEN/8, x4, x1, x2)

inst_2871:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7400; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5742*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5742*FLEN/8, x4, x1, x2)

inst_2872:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x75ff;
   valaddr_reg:x3; val_offset:5744*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5744*FLEN/8, x4, x1, x2)

inst_2873:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x75ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5746*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5746*FLEN/8, x4, x1, x2)

inst_2874:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7600;
   valaddr_reg:x3; val_offset:5748*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5748*FLEN/8, x4, x1, x2)

inst_2875:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7600; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5750*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5750*FLEN/8, x4, x1, x2)

inst_2876:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x74ff;
   valaddr_reg:x3; val_offset:5752*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5752*FLEN/8, x4, x1, x2)

inst_2877:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x74ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5754*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5754*FLEN/8, x4, x1, x2)

inst_2878:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7700;
   valaddr_reg:x3; val_offset:5756*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5756*FLEN/8, x4, x1, x2)

inst_2879:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x300 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7700; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5758*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5758*FLEN/8, x4, x1, x2)

inst_2880:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x747f;
   valaddr_reg:x3; val_offset:5760*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5760*FLEN/8, x4, x1, x2)

inst_2881:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x07f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x747f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5762*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5762*FLEN/8, x4, x1, x2)

inst_2882:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7780;
   valaddr_reg:x3; val_offset:5764*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5764*FLEN/8, x4, x1, x2)

inst_2883:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x380 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7780; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5766*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5766*FLEN/8, x4, x1, x2)

inst_2884:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x743f;
   valaddr_reg:x3; val_offset:5768*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5768*FLEN/8, x4, x1, x2)

inst_2885:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x03f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x743f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5770*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5770*FLEN/8, x4, x1, x2)

inst_2886:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x77c0;
   valaddr_reg:x3; val_offset:5772*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5772*FLEN/8, x4, x1, x2)

inst_2887:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x77c0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5774*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5774*FLEN/8, x4, x1, x2)

inst_2888:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x741f;
   valaddr_reg:x3; val_offset:5776*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5776*FLEN/8, x4, x1, x2)

inst_2889:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x01f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x741f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5778*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5778*FLEN/8, x4, x1, x2)

inst_2890:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x77e0;
   valaddr_reg:x3; val_offset:5780*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5780*FLEN/8, x4, x1, x2)

inst_2891:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x77e0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5782*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5782*FLEN/8, x4, x1, x2)

inst_2892:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x740f;
   valaddr_reg:x3; val_offset:5784*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5784*FLEN/8, x4, x1, x2)

inst_2893:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x00f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x740f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5786*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5786*FLEN/8, x4, x1, x2)

inst_2894:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x77f0;
   valaddr_reg:x3; val_offset:5788*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5788*FLEN/8, x4, x1, x2)

inst_2895:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x77f0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5790*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5790*FLEN/8, x4, x1, x2)

inst_2896:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7407;
   valaddr_reg:x3; val_offset:5792*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5792*FLEN/8, x4, x1, x2)

inst_2897:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x007 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7407; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5794*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5794*FLEN/8, x4, x1, x2)

inst_2898:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x77f8;
   valaddr_reg:x3; val_offset:5796*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5796*FLEN/8, x4, x1, x2)

inst_2899:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x77f8; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5798*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5798*FLEN/8, x4, x1, x2)

inst_2900:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7403;
   valaddr_reg:x3; val_offset:5800*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5800*FLEN/8, x4, x1, x2)

inst_2901:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x003 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7403; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5802*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5802*FLEN/8, x4, x1, x2)

inst_2902:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x77fc;
   valaddr_reg:x3; val_offset:5804*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5804*FLEN/8, x4, x1, x2)

inst_2903:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x77fc; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5806*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5806*FLEN/8, x4, x1, x2)

inst_2904:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7401;
   valaddr_reg:x3; val_offset:5808*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5808*FLEN/8, x4, x1, x2)

inst_2905:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7401; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5810*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5810*FLEN/8, x4, x1, x2)

inst_2906:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1d and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x77fe;
   valaddr_reg:x3; val_offset:5812*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5812*FLEN/8, x4, x1, x2)

inst_2907:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x77fe; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5814*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5814*FLEN/8, x4, x1, x2)

inst_2908:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5816*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5816*FLEN/8, x4, x1, x2)

inst_2909:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7800;
   valaddr_reg:x3; val_offset:5818*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5818*FLEN/8, x4, x1, x2)

inst_2910:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7800; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5820*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5820*FLEN/8, x4, x1, x2)

inst_2911:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x79ff;
   valaddr_reg:x3; val_offset:5822*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5822*FLEN/8, x4, x1, x2)

inst_2912:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x79ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5824*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5824*FLEN/8, x4, x1, x2)

inst_2913:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7a00;
   valaddr_reg:x3; val_offset:5826*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5826*FLEN/8, x4, x1, x2)

inst_2914:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7a00; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5828*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5828*FLEN/8, x4, x1, x2)

inst_2915:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x78ff;
   valaddr_reg:x3; val_offset:5830*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5830*FLEN/8, x4, x1, x2)

inst_2916:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x78ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5832*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5832*FLEN/8, x4, x1, x2)

inst_2917:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7b00;
   valaddr_reg:x3; val_offset:5834*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5834*FLEN/8, x4, x1, x2)

inst_2918:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x300 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b00; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5836*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5836*FLEN/8, x4, x1, x2)

inst_2919:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x787f;
   valaddr_reg:x3; val_offset:5838*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5838*FLEN/8, x4, x1, x2)

inst_2920:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x07f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x787f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5840*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5840*FLEN/8, x4, x1, x2)

inst_2921:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7b80;
   valaddr_reg:x3; val_offset:5842*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5842*FLEN/8, x4, x1, x2)

inst_2922:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x380 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7b80; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5844*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5844*FLEN/8, x4, x1, x2)

inst_2923:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x783f;
   valaddr_reg:x3; val_offset:5846*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5846*FLEN/8, x4, x1, x2)

inst_2924:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x03f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x783f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5848*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5848*FLEN/8, x4, x1, x2)

inst_2925:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7bc0;
   valaddr_reg:x3; val_offset:5850*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5850*FLEN/8, x4, x1, x2)

inst_2926:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bc0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5852*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5852*FLEN/8, x4, x1, x2)

inst_2927:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x781f;
   valaddr_reg:x3; val_offset:5854*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5854*FLEN/8, x4, x1, x2)

inst_2928:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x01f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x781f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5856*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5856*FLEN/8, x4, x1, x2)

inst_2929:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7be0;
   valaddr_reg:x3; val_offset:5858*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5858*FLEN/8, x4, x1, x2)

inst_2930:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7be0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5860*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5860*FLEN/8, x4, x1, x2)

inst_2931:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x780f;
   valaddr_reg:x3; val_offset:5862*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5862*FLEN/8, x4, x1, x2)

inst_2932:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x00f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x780f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5864*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5864*FLEN/8, x4, x1, x2)

inst_2933:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7bf0;
   valaddr_reg:x3; val_offset:5866*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5866*FLEN/8, x4, x1, x2)

inst_2934:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bf0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5868*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5868*FLEN/8, x4, x1, x2)

inst_2935:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7807;
   valaddr_reg:x3; val_offset:5870*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5870*FLEN/8, x4, x1, x2)

inst_2936:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x007 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7807; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5872*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5872*FLEN/8, x4, x1, x2)

inst_2937:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7bf8;
   valaddr_reg:x3; val_offset:5874*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5874*FLEN/8, x4, x1, x2)

inst_2938:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bf8; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5876*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5876*FLEN/8, x4, x1, x2)

inst_2939:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7803;
   valaddr_reg:x3; val_offset:5878*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5878*FLEN/8, x4, x1, x2)

inst_2940:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x003 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7803; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5880*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5880*FLEN/8, x4, x1, x2)

inst_2941:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x7bfc;
   valaddr_reg:x3; val_offset:5882*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5882*FLEN/8, x4, x1, x2)

inst_2942:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bfc; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5884*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5884*FLEN/8, x4, x1, x2)

inst_2943:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:5886*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5886*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_24)

inst_2944:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5888*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5888*FLEN/8, x4, x1, x2)

inst_2945:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x8001;
   valaddr_reg:x3; val_offset:5890*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5890*FLEN/8, x4, x1, x2)

inst_2946:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5892*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5892*FLEN/8, x4, x1, x2)

inst_2947:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x81ff;
   valaddr_reg:x3; val_offset:5894*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5894*FLEN/8, x4, x1, x2)

inst_2948:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5896*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5896*FLEN/8, x4, x1, x2)

inst_2949:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x8200;
   valaddr_reg:x3; val_offset:5898*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5898*FLEN/8, x4, x1, x2)

inst_2950:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8200; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5900*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5900*FLEN/8, x4, x1, x2)

inst_2951:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x80ff;
   valaddr_reg:x3; val_offset:5902*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5902*FLEN/8, x4, x1, x2)

inst_2952:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x80ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5904*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5904*FLEN/8, x4, x1, x2)

inst_2953:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x8300;
   valaddr_reg:x3; val_offset:5906*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5906*FLEN/8, x4, x1, x2)

inst_2954:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8300; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5908*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5908*FLEN/8, x4, x1, x2)

inst_2955:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x807f;
   valaddr_reg:x3; val_offset:5910*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5910*FLEN/8, x4, x1, x2)

inst_2956:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x807f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5912*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5912*FLEN/8, x4, x1, x2)

inst_2957:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x8380;
   valaddr_reg:x3; val_offset:5914*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5914*FLEN/8, x4, x1, x2)

inst_2958:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8380; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5916*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5916*FLEN/8, x4, x1, x2)

inst_2959:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x803f;
   valaddr_reg:x3; val_offset:5918*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5918*FLEN/8, x4, x1, x2)

inst_2960:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x803f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5920*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5920*FLEN/8, x4, x1, x2)

inst_2961:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x83c0;
   valaddr_reg:x3; val_offset:5922*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5922*FLEN/8, x4, x1, x2)

inst_2962:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83c0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5924*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5924*FLEN/8, x4, x1, x2)

inst_2963:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x801f;
   valaddr_reg:x3; val_offset:5926*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5926*FLEN/8, x4, x1, x2)

inst_2964:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x801f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5928*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5928*FLEN/8, x4, x1, x2)

inst_2965:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x83e0;
   valaddr_reg:x3; val_offset:5930*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5930*FLEN/8, x4, x1, x2)

inst_2966:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83e0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5932*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5932*FLEN/8, x4, x1, x2)

inst_2967:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x800f;
   valaddr_reg:x3; val_offset:5934*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5934*FLEN/8, x4, x1, x2)

inst_2968:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x800f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5936*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5936*FLEN/8, x4, x1, x2)

inst_2969:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x83f0;
   valaddr_reg:x3; val_offset:5938*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5938*FLEN/8, x4, x1, x2)

inst_2970:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5940*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5940*FLEN/8, x4, x1, x2)

inst_2971:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x8007;
   valaddr_reg:x3; val_offset:5942*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5942*FLEN/8, x4, x1, x2)

inst_2972:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8007; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5944*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5944*FLEN/8, x4, x1, x2)

inst_2973:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x83f8;
   valaddr_reg:x3; val_offset:5946*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5946*FLEN/8, x4, x1, x2)

inst_2974:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f8; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5948*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5948*FLEN/8, x4, x1, x2)

inst_2975:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x8003;
   valaddr_reg:x3; val_offset:5950*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5950*FLEN/8, x4, x1, x2)

inst_2976:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8003; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5952*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5952*FLEN/8, x4, x1, x2)

inst_2977:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x83fc;
   valaddr_reg:x3; val_offset:5954*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5954*FLEN/8, x4, x1, x2)

inst_2978:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83fc; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5956*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5956*FLEN/8, x4, x1, x2)

inst_2979:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x83fe;
   valaddr_reg:x3; val_offset:5958*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5958*FLEN/8, x4, x1, x2)

inst_2980:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83fe; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5960*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5960*FLEN/8, x4, x1, x2)

inst_2981:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x87ff;
   valaddr_reg:x3; val_offset:5962*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5962*FLEN/8, x4, x1, x2)

inst_2982:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5964*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5964*FLEN/8, x4, x1, x2)

inst_2983:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x8400;
   valaddr_reg:x3; val_offset:5966*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5966*FLEN/8, x4, x1, x2)

inst_2984:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5968*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5968*FLEN/8, x4, x1, x2)

inst_2985:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x85ff;
   valaddr_reg:x3; val_offset:5970*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5970*FLEN/8, x4, x1, x2)

inst_2986:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x1ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x85ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5972*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5972*FLEN/8, x4, x1, x2)

inst_2987:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x8600;
   valaddr_reg:x3; val_offset:5974*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5974*FLEN/8, x4, x1, x2)

inst_2988:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x200 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8600; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5976*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5976*FLEN/8, x4, x1, x2)

inst_2989:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x84ff;
   valaddr_reg:x3; val_offset:5978*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5978*FLEN/8, x4, x1, x2)

inst_2990:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x0ff and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x84ff; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5980*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5980*FLEN/8, x4, x1, x2)

inst_2991:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x8700;
   valaddr_reg:x3; val_offset:5982*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5982*FLEN/8, x4, x1, x2)

inst_2992:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x300 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8700; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5984*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5984*FLEN/8, x4, x1, x2)

inst_2993:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x847f;
   valaddr_reg:x3; val_offset:5986*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5986*FLEN/8, x4, x1, x2)

inst_2994:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x07f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x847f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5988*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5988*FLEN/8, x4, x1, x2)

inst_2995:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x8780;
   valaddr_reg:x3; val_offset:5990*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5990*FLEN/8, x4, x1, x2)

inst_2996:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x380 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8780; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5992*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5992*FLEN/8, x4, x1, x2)

inst_2997:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x843f;
   valaddr_reg:x3; val_offset:5994*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5994*FLEN/8, x4, x1, x2)

inst_2998:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x03f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x843f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:5996*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5996*FLEN/8, x4, x1, x2)

inst_2999:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x87c0;
   valaddr_reg:x3; val_offset:5998*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 5998*FLEN/8, x4, x1, x2)

inst_3000:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3c0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87c0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:6000*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6000*FLEN/8, x4, x1, x2)

inst_3001:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x841f;
   valaddr_reg:x3; val_offset:6002*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6002*FLEN/8, x4, x1, x2)

inst_3002:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x01f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x841f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:6004*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6004*FLEN/8, x4, x1, x2)

inst_3003:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x87e0;
   valaddr_reg:x3; val_offset:6006*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6006*FLEN/8, x4, x1, x2)

inst_3004:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3e0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87e0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:6008*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6008*FLEN/8, x4, x1, x2)

inst_3005:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x840f;
   valaddr_reg:x3; val_offset:6010*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6010*FLEN/8, x4, x1, x2)

inst_3006:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x00f and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x840f; op2val:0x7bff;
   valaddr_reg:x3; val_offset:6012*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6012*FLEN/8, x4, x1, x2)

inst_3007:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x87f0;
   valaddr_reg:x3; val_offset:6014*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6014*FLEN/8, x4, x1, x2)

inst_3008:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3f0 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f0; op2val:0x7bff;
   valaddr_reg:x3; val_offset:6016*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6016*FLEN/8, x4, x1, x2)

inst_3009:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x8407;
   valaddr_reg:x3; val_offset:6018*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6018*FLEN/8, x4, x1, x2)

inst_3010:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x007 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8407; op2val:0x7bff;
   valaddr_reg:x3; val_offset:6020*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6020*FLEN/8, x4, x1, x2)

inst_3011:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x87f8;
   valaddr_reg:x3; val_offset:6022*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6022*FLEN/8, x4, x1, x2)

inst_3012:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3f8 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f8; op2val:0x7bff;
   valaddr_reg:x3; val_offset:6024*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6024*FLEN/8, x4, x1, x2)

inst_3013:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x8403;
   valaddr_reg:x3; val_offset:6026*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6026*FLEN/8, x4, x1, x2)

inst_3014:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x003 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8403; op2val:0x7bff;
   valaddr_reg:x3; val_offset:6028*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6028*FLEN/8, x4, x1, x2)

inst_3015:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x87fc;
   valaddr_reg:x3; val_offset:6030*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6030*FLEN/8, x4, x1, x2)

inst_3016:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3fc and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87fc; op2val:0x7bff;
   valaddr_reg:x3; val_offset:6032*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6032*FLEN/8, x4, x1, x2)

inst_3017:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x8401;
   valaddr_reg:x3; val_offset:6034*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6034*FLEN/8, x4, x1, x2)

inst_3018:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8401; op2val:0x7bff;
   valaddr_reg:x3; val_offset:6036*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6036*FLEN/8, x4, x1, x2)

inst_3019:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x7bff; op2val:0x87fe;
   valaddr_reg:x3; val_offset:6038*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6038*FLEN/8, x4, x1, x2)

inst_3020:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3fe and fs2 == 0 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87fe; op2val:0x7bff;
   valaddr_reg:x3; val_offset:6040*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6040*FLEN/8, x4, x1, x2)

inst_3021:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbfff;
   valaddr_reg:x3; val_offset:6042*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6042*FLEN/8, x4, x1, x2)

inst_3022:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbfff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6044*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6044*FLEN/8, x4, x1, x2)

inst_3023:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbc00;
   valaddr_reg:x3; val_offset:6046*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6046*FLEN/8, x4, x1, x2)

inst_3024:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc00; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6048*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6048*FLEN/8, x4, x1, x2)

inst_3025:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbdff;
   valaddr_reg:x3; val_offset:6050*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6050*FLEN/8, x4, x1, x2)

inst_3026:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbdff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6052*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6052*FLEN/8, x4, x1, x2)

inst_3027:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbe00;
   valaddr_reg:x3; val_offset:6054*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6054*FLEN/8, x4, x1, x2)

inst_3028:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbe00; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6056*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6056*FLEN/8, x4, x1, x2)

inst_3029:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbcff;
   valaddr_reg:x3; val_offset:6058*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6058*FLEN/8, x4, x1, x2)

inst_3030:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbcff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6060*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6060*FLEN/8, x4, x1, x2)

inst_3031:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbf00;
   valaddr_reg:x3; val_offset:6062*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6062*FLEN/8, x4, x1, x2)

inst_3032:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x300 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbf00; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6064*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6064*FLEN/8, x4, x1, x2)

inst_3033:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbc7f;
   valaddr_reg:x3; val_offset:6066*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6066*FLEN/8, x4, x1, x2)

inst_3034:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x07f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc7f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6068*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6068*FLEN/8, x4, x1, x2)

inst_3035:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbf80;
   valaddr_reg:x3; val_offset:6070*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6070*FLEN/8, x4, x1, x2)

inst_3036:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x380 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbf80; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6072*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6072*FLEN/8, x4, x1, x2)

inst_3037:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbc3f;
   valaddr_reg:x3; val_offset:6074*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6074*FLEN/8, x4, x1, x2)

inst_3038:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x03f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc3f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6076*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6076*FLEN/8, x4, x1, x2)

inst_3039:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbfc0;
   valaddr_reg:x3; val_offset:6078*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6078*FLEN/8, x4, x1, x2)

inst_3040:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbfc0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6080*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6080*FLEN/8, x4, x1, x2)

inst_3041:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbc1f;
   valaddr_reg:x3; val_offset:6082*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6082*FLEN/8, x4, x1, x2)

inst_3042:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x01f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc1f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6084*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6084*FLEN/8, x4, x1, x2)

inst_3043:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbfe0;
   valaddr_reg:x3; val_offset:6086*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6086*FLEN/8, x4, x1, x2)

inst_3044:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbfe0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6088*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6088*FLEN/8, x4, x1, x2)

inst_3045:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbc0f;
   valaddr_reg:x3; val_offset:6090*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6090*FLEN/8, x4, x1, x2)

inst_3046:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x00f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc0f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6092*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6092*FLEN/8, x4, x1, x2)

inst_3047:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbff0;
   valaddr_reg:x3; val_offset:6094*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6094*FLEN/8, x4, x1, x2)

inst_3048:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbff0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6096*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6096*FLEN/8, x4, x1, x2)

inst_3049:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbc07;
   valaddr_reg:x3; val_offset:6098*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6098*FLEN/8, x4, x1, x2)

inst_3050:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x007 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc07; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6100*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6100*FLEN/8, x4, x1, x2)

inst_3051:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbff8;
   valaddr_reg:x3; val_offset:6102*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6102*FLEN/8, x4, x1, x2)

inst_3052:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbff8; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6104*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6104*FLEN/8, x4, x1, x2)

inst_3053:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbc03;
   valaddr_reg:x3; val_offset:6106*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6106*FLEN/8, x4, x1, x2)

inst_3054:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x003 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc03; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6108*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6108*FLEN/8, x4, x1, x2)

inst_3055:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbffc;
   valaddr_reg:x3; val_offset:6110*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6110*FLEN/8, x4, x1, x2)

inst_3056:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbffc; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6112*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6112*FLEN/8, x4, x1, x2)

inst_3057:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbc01;
   valaddr_reg:x3; val_offset:6114*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6114*FLEN/8, x4, x1, x2)

inst_3058:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbc01; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6116*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6116*FLEN/8, x4, x1, x2)

inst_3059:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x0f and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xbffe;
   valaddr_reg:x3; val_offset:6118*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6118*FLEN/8, x4, x1, x2)

inst_3060:
// fs1 == 1 and fe1 == 0x0f and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xbffe; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6120*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6120*FLEN/8, x4, x1, x2)

inst_3061:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xfbfe;
   valaddr_reg:x3; val_offset:6122*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6122*FLEN/8, x4, x1, x2)

inst_3062:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbfe; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6124*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6124*FLEN/8, x4, x1, x2)

inst_3063:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf801;
   valaddr_reg:x3; val_offset:6126*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6126*FLEN/8, x4, x1, x2)

inst_3064:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf801; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6128*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6128*FLEN/8, x4, x1, x2)

inst_3065:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1b6 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf9b6;
   valaddr_reg:x3; val_offset:6130*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6130*FLEN/8, x4, x1, x2)

inst_3066:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x1b6 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf9b6; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6132*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6132*FLEN/8, x4, x1, x2)

inst_3067:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x36d and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xfb6d;
   valaddr_reg:x3; val_offset:6134*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6134*FLEN/8, x4, x1, x2)

inst_3068:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x36d and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfb6d; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6136*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6136*FLEN/8, x4, x1, x2)

inst_3069:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0cc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf8cc;
   valaddr_reg:x3; val_offset:6138*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6138*FLEN/8, x4, x1, x2)

inst_3070:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x0cc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf8cc; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6140*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6140*FLEN/8, x4, x1, x2)

inst_3071:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x333 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xfb33;
   valaddr_reg:x3; val_offset:6142*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6142*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_25)

inst_3072:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x333 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfb33; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6144*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6144*FLEN/8, x4, x1, x2)

inst_3073:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1dd and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf9dd;
   valaddr_reg:x3; val_offset:6146*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6146*FLEN/8, x4, x1, x2)

inst_3074:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x1dd and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf9dd; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6148*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6148*FLEN/8, x4, x1, x2)

inst_3075:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x222 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xfa22;
   valaddr_reg:x3; val_offset:6150*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6150*FLEN/8, x4, x1, x2)

inst_3076:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x222 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfa22; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6152*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6152*FLEN/8, x4, x1, x2)

inst_3077:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x124 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf924;
   valaddr_reg:x3; val_offset:6154*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6154*FLEN/8, x4, x1, x2)

inst_3078:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x124 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf924; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6156*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6156*FLEN/8, x4, x1, x2)

inst_3079:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x2db and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xfadb;
   valaddr_reg:x3; val_offset:6158*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6158*FLEN/8, x4, x1, x2)

inst_3080:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x2db and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfadb; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6160*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6160*FLEN/8, x4, x1, x2)

inst_3081:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x199 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf999;
   valaddr_reg:x3; val_offset:6162*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6162*FLEN/8, x4, x1, x2)

inst_3082:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x199 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf999; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6164*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6164*FLEN/8, x4, x1, x2)

inst_3083:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x266 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xfa66;
   valaddr_reg:x3; val_offset:6166*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6166*FLEN/8, x4, x1, x2)

inst_3084:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x266 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfa66; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6168*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6168*FLEN/8, x4, x1, x2)

inst_3085:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa7ff;
   valaddr_reg:x3; val_offset:6170*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6170*FLEN/8, x4, x1, x2)

inst_3086:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa7ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6172*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6172*FLEN/8, x4, x1, x2)

inst_3087:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa400;
   valaddr_reg:x3; val_offset:6174*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6174*FLEN/8, x4, x1, x2)

inst_3088:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa400; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6176*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6176*FLEN/8, x4, x1, x2)

inst_3089:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa5ff;
   valaddr_reg:x3; val_offset:6178*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6178*FLEN/8, x4, x1, x2)

inst_3090:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa5ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6180*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6180*FLEN/8, x4, x1, x2)

inst_3091:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa600;
   valaddr_reg:x3; val_offset:6182*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6182*FLEN/8, x4, x1, x2)

inst_3092:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa600; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6184*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6184*FLEN/8, x4, x1, x2)

inst_3093:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa4ff;
   valaddr_reg:x3; val_offset:6186*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6186*FLEN/8, x4, x1, x2)

inst_3094:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa4ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6188*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6188*FLEN/8, x4, x1, x2)

inst_3095:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa700;
   valaddr_reg:x3; val_offset:6190*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6190*FLEN/8, x4, x1, x2)

inst_3096:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa700; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6192*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6192*FLEN/8, x4, x1, x2)

inst_3097:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa47f;
   valaddr_reg:x3; val_offset:6194*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6194*FLEN/8, x4, x1, x2)

inst_3098:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa47f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6196*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6196*FLEN/8, x4, x1, x2)

inst_3099:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa780;
   valaddr_reg:x3; val_offset:6198*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6198*FLEN/8, x4, x1, x2)

inst_3100:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa780; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6200*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6200*FLEN/8, x4, x1, x2)

inst_3101:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa43f;
   valaddr_reg:x3; val_offset:6202*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6202*FLEN/8, x4, x1, x2)

inst_3102:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa43f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6204*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6204*FLEN/8, x4, x1, x2)

inst_3103:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa7c0;
   valaddr_reg:x3; val_offset:6206*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6206*FLEN/8, x4, x1, x2)

inst_3104:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa7c0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6208*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6208*FLEN/8, x4, x1, x2)

inst_3105:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa41f;
   valaddr_reg:x3; val_offset:6210*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6210*FLEN/8, x4, x1, x2)

inst_3106:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa41f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6212*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6212*FLEN/8, x4, x1, x2)

inst_3107:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa7e0;
   valaddr_reg:x3; val_offset:6214*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6214*FLEN/8, x4, x1, x2)

inst_3108:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa7e0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6216*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6216*FLEN/8, x4, x1, x2)

inst_3109:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa40f;
   valaddr_reg:x3; val_offset:6218*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6218*FLEN/8, x4, x1, x2)

inst_3110:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa40f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6220*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6220*FLEN/8, x4, x1, x2)

inst_3111:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa7f0;
   valaddr_reg:x3; val_offset:6222*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6222*FLEN/8, x4, x1, x2)

inst_3112:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa7f0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6224*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6224*FLEN/8, x4, x1, x2)

inst_3113:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa407;
   valaddr_reg:x3; val_offset:6226*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6226*FLEN/8, x4, x1, x2)

inst_3114:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa407; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6228*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6228*FLEN/8, x4, x1, x2)

inst_3115:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa7f8;
   valaddr_reg:x3; val_offset:6230*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6230*FLEN/8, x4, x1, x2)

inst_3116:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa7f8; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6232*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6232*FLEN/8, x4, x1, x2)

inst_3117:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa403;
   valaddr_reg:x3; val_offset:6234*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6234*FLEN/8, x4, x1, x2)

inst_3118:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa403; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6236*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6236*FLEN/8, x4, x1, x2)

inst_3119:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa7fc;
   valaddr_reg:x3; val_offset:6238*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6238*FLEN/8, x4, x1, x2)

inst_3120:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa7fc; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6240*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6240*FLEN/8, x4, x1, x2)

inst_3121:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa401;
   valaddr_reg:x3; val_offset:6242*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6242*FLEN/8, x4, x1, x2)

inst_3122:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa401; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6244*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6244*FLEN/8, x4, x1, x2)

inst_3123:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x09 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xa7fe;
   valaddr_reg:x3; val_offset:6246*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6246*FLEN/8, x4, x1, x2)

inst_3124:
// fs1 == 1 and fe1 == 0x09 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xa7fe; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6248*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6248*FLEN/8, x4, x1, x2)

inst_3125:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xebff;
   valaddr_reg:x3; val_offset:6250*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6250*FLEN/8, x4, x1, x2)

inst_3126:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xebff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6252*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6252*FLEN/8, x4, x1, x2)

inst_3127:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xe800;
   valaddr_reg:x3; val_offset:6254*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6254*FLEN/8, x4, x1, x2)

inst_3128:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe800; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6256*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6256*FLEN/8, x4, x1, x2)

inst_3129:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xe9ff;
   valaddr_reg:x3; val_offset:6258*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6258*FLEN/8, x4, x1, x2)

inst_3130:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe9ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6260*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6260*FLEN/8, x4, x1, x2)

inst_3131:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xea00;
   valaddr_reg:x3; val_offset:6262*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6262*FLEN/8, x4, x1, x2)

inst_3132:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xea00; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6264*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6264*FLEN/8, x4, x1, x2)

inst_3133:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xe8ff;
   valaddr_reg:x3; val_offset:6266*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6266*FLEN/8, x4, x1, x2)

inst_3134:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe8ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6268*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6268*FLEN/8, x4, x1, x2)

inst_3135:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xeb00;
   valaddr_reg:x3; val_offset:6270*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6270*FLEN/8, x4, x1, x2)

inst_3136:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x300 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xeb00; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6272*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6272*FLEN/8, x4, x1, x2)

inst_3137:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xe87f;
   valaddr_reg:x3; val_offset:6274*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6274*FLEN/8, x4, x1, x2)

inst_3138:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x07f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe87f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6276*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6276*FLEN/8, x4, x1, x2)

inst_3139:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xeb80;
   valaddr_reg:x3; val_offset:6278*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6278*FLEN/8, x4, x1, x2)

inst_3140:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x380 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xeb80; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6280*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6280*FLEN/8, x4, x1, x2)

inst_3141:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xe83f;
   valaddr_reg:x3; val_offset:6282*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6282*FLEN/8, x4, x1, x2)

inst_3142:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x03f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe83f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6284*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6284*FLEN/8, x4, x1, x2)

inst_3143:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xebc0;
   valaddr_reg:x3; val_offset:6286*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6286*FLEN/8, x4, x1, x2)

inst_3144:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xebc0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6288*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6288*FLEN/8, x4, x1, x2)

inst_3145:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xe81f;
   valaddr_reg:x3; val_offset:6290*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6290*FLEN/8, x4, x1, x2)

inst_3146:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x01f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe81f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6292*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6292*FLEN/8, x4, x1, x2)

inst_3147:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xebe0;
   valaddr_reg:x3; val_offset:6294*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6294*FLEN/8, x4, x1, x2)

inst_3148:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xebe0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6296*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6296*FLEN/8, x4, x1, x2)

inst_3149:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xe80f;
   valaddr_reg:x3; val_offset:6298*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6298*FLEN/8, x4, x1, x2)

inst_3150:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x00f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe80f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6300*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6300*FLEN/8, x4, x1, x2)

inst_3151:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xebf0;
   valaddr_reg:x3; val_offset:6302*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6302*FLEN/8, x4, x1, x2)

inst_3152:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xebf0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6304*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6304*FLEN/8, x4, x1, x2)

inst_3153:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xe807;
   valaddr_reg:x3; val_offset:6306*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6306*FLEN/8, x4, x1, x2)

inst_3154:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x007 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe807; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6308*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6308*FLEN/8, x4, x1, x2)

inst_3155:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xebf8;
   valaddr_reg:x3; val_offset:6310*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6310*FLEN/8, x4, x1, x2)

inst_3156:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xebf8; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6312*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6312*FLEN/8, x4, x1, x2)

inst_3157:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xe803;
   valaddr_reg:x3; val_offset:6314*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6314*FLEN/8, x4, x1, x2)

inst_3158:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x003 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe803; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6316*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6316*FLEN/8, x4, x1, x2)

inst_3159:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xebfc;
   valaddr_reg:x3; val_offset:6318*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6318*FLEN/8, x4, x1, x2)

inst_3160:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xebfc; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6320*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6320*FLEN/8, x4, x1, x2)

inst_3161:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xe801;
   valaddr_reg:x3; val_offset:6322*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6322*FLEN/8, x4, x1, x2)

inst_3162:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xe801; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6324*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6324*FLEN/8, x4, x1, x2)

inst_3163:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1a and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xebfe;
   valaddr_reg:x3; val_offset:6326*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6326*FLEN/8, x4, x1, x2)

inst_3164:
// fs1 == 1 and fe1 == 0x1a and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xebfe; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6328*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6328*FLEN/8, x4, x1, x2)

inst_3165:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xefff;
   valaddr_reg:x3; val_offset:6330*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6330*FLEN/8, x4, x1, x2)

inst_3166:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xefff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6332*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6332*FLEN/8, x4, x1, x2)

inst_3167:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xec00;
   valaddr_reg:x3; val_offset:6334*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6334*FLEN/8, x4, x1, x2)

inst_3168:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xec00; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6336*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6336*FLEN/8, x4, x1, x2)

inst_3169:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xedff;
   valaddr_reg:x3; val_offset:6338*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6338*FLEN/8, x4, x1, x2)

inst_3170:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xedff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6340*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6340*FLEN/8, x4, x1, x2)

inst_3171:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xee00;
   valaddr_reg:x3; val_offset:6342*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6342*FLEN/8, x4, x1, x2)

inst_3172:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xee00; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6344*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6344*FLEN/8, x4, x1, x2)

inst_3173:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xecff;
   valaddr_reg:x3; val_offset:6346*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6346*FLEN/8, x4, x1, x2)

inst_3174:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xecff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6348*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6348*FLEN/8, x4, x1, x2)

inst_3175:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xef00;
   valaddr_reg:x3; val_offset:6350*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6350*FLEN/8, x4, x1, x2)

inst_3176:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x300 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xef00; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6352*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6352*FLEN/8, x4, x1, x2)

inst_3177:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xec7f;
   valaddr_reg:x3; val_offset:6354*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6354*FLEN/8, x4, x1, x2)

inst_3178:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x07f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xec7f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6356*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6356*FLEN/8, x4, x1, x2)

inst_3179:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xef80;
   valaddr_reg:x3; val_offset:6358*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6358*FLEN/8, x4, x1, x2)

inst_3180:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x380 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xef80; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6360*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6360*FLEN/8, x4, x1, x2)

inst_3181:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xec3f;
   valaddr_reg:x3; val_offset:6362*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6362*FLEN/8, x4, x1, x2)

inst_3182:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x03f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xec3f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6364*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6364*FLEN/8, x4, x1, x2)

inst_3183:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xefc0;
   valaddr_reg:x3; val_offset:6366*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6366*FLEN/8, x4, x1, x2)

inst_3184:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xefc0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6368*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6368*FLEN/8, x4, x1, x2)

inst_3185:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xec1f;
   valaddr_reg:x3; val_offset:6370*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6370*FLEN/8, x4, x1, x2)

inst_3186:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x01f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xec1f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6372*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6372*FLEN/8, x4, x1, x2)

inst_3187:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xefe0;
   valaddr_reg:x3; val_offset:6374*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6374*FLEN/8, x4, x1, x2)

inst_3188:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xefe0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6376*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6376*FLEN/8, x4, x1, x2)

inst_3189:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xec0f;
   valaddr_reg:x3; val_offset:6378*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6378*FLEN/8, x4, x1, x2)

inst_3190:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x00f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xec0f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6380*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6380*FLEN/8, x4, x1, x2)

inst_3191:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xeff0;
   valaddr_reg:x3; val_offset:6382*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6382*FLEN/8, x4, x1, x2)

inst_3192:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xeff0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6384*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6384*FLEN/8, x4, x1, x2)

inst_3193:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xec07;
   valaddr_reg:x3; val_offset:6386*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6386*FLEN/8, x4, x1, x2)

inst_3194:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x007 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xec07; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6388*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6388*FLEN/8, x4, x1, x2)

inst_3195:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xeff8;
   valaddr_reg:x3; val_offset:6390*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6390*FLEN/8, x4, x1, x2)

inst_3196:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xeff8; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6392*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6392*FLEN/8, x4, x1, x2)

inst_3197:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xec03;
   valaddr_reg:x3; val_offset:6394*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6394*FLEN/8, x4, x1, x2)

inst_3198:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x003 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xec03; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6396*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6396*FLEN/8, x4, x1, x2)

inst_3199:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xeffc;
   valaddr_reg:x3; val_offset:6398*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6398*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_26)

inst_3200:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xeffc; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6400*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6400*FLEN/8, x4, x1, x2)

inst_3201:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xec01;
   valaddr_reg:x3; val_offset:6402*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6402*FLEN/8, x4, x1, x2)

inst_3202:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xec01; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6404*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6404*FLEN/8, x4, x1, x2)

inst_3203:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1b and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xeffe;
   valaddr_reg:x3; val_offset:6406*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6406*FLEN/8, x4, x1, x2)

inst_3204:
// fs1 == 1 and fe1 == 0x1b and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xeffe; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6408*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6408*FLEN/8, x4, x1, x2)

inst_3205:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf3ff;
   valaddr_reg:x3; val_offset:6410*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6410*FLEN/8, x4, x1, x2)

inst_3206:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf3ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6412*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6412*FLEN/8, x4, x1, x2)

inst_3207:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf000;
   valaddr_reg:x3; val_offset:6414*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6414*FLEN/8, x4, x1, x2)

inst_3208:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf000; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6416*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6416*FLEN/8, x4, x1, x2)

inst_3209:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf1ff;
   valaddr_reg:x3; val_offset:6418*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6418*FLEN/8, x4, x1, x2)

inst_3210:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf1ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6420*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6420*FLEN/8, x4, x1, x2)

inst_3211:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf200;
   valaddr_reg:x3; val_offset:6422*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6422*FLEN/8, x4, x1, x2)

inst_3212:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf200; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6424*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6424*FLEN/8, x4, x1, x2)

inst_3213:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf0ff;
   valaddr_reg:x3; val_offset:6426*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6426*FLEN/8, x4, x1, x2)

inst_3214:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf0ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6428*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6428*FLEN/8, x4, x1, x2)

inst_3215:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf300;
   valaddr_reg:x3; val_offset:6430*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6430*FLEN/8, x4, x1, x2)

inst_3216:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x300 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf300; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6432*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6432*FLEN/8, x4, x1, x2)

inst_3217:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf07f;
   valaddr_reg:x3; val_offset:6434*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6434*FLEN/8, x4, x1, x2)

inst_3218:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x07f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf07f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6436*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6436*FLEN/8, x4, x1, x2)

inst_3219:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf380;
   valaddr_reg:x3; val_offset:6438*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6438*FLEN/8, x4, x1, x2)

inst_3220:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x380 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf380; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6440*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6440*FLEN/8, x4, x1, x2)

inst_3221:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf03f;
   valaddr_reg:x3; val_offset:6442*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6442*FLEN/8, x4, x1, x2)

inst_3222:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x03f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf03f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6444*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6444*FLEN/8, x4, x1, x2)

inst_3223:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf3c0;
   valaddr_reg:x3; val_offset:6446*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6446*FLEN/8, x4, x1, x2)

inst_3224:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf3c0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6448*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6448*FLEN/8, x4, x1, x2)

inst_3225:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf01f;
   valaddr_reg:x3; val_offset:6450*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6450*FLEN/8, x4, x1, x2)

inst_3226:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x01f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf01f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6452*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6452*FLEN/8, x4, x1, x2)

inst_3227:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf3e0;
   valaddr_reg:x3; val_offset:6454*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6454*FLEN/8, x4, x1, x2)

inst_3228:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf3e0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6456*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6456*FLEN/8, x4, x1, x2)

inst_3229:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf00f;
   valaddr_reg:x3; val_offset:6458*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6458*FLEN/8, x4, x1, x2)

inst_3230:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x00f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf00f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6460*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6460*FLEN/8, x4, x1, x2)

inst_3231:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf3f0;
   valaddr_reg:x3; val_offset:6462*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6462*FLEN/8, x4, x1, x2)

inst_3232:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf3f0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6464*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6464*FLEN/8, x4, x1, x2)

inst_3233:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf007;
   valaddr_reg:x3; val_offset:6466*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6466*FLEN/8, x4, x1, x2)

inst_3234:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x007 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf007; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6468*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6468*FLEN/8, x4, x1, x2)

inst_3235:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf3f8;
   valaddr_reg:x3; val_offset:6470*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6470*FLEN/8, x4, x1, x2)

inst_3236:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf3f8; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6472*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6472*FLEN/8, x4, x1, x2)

inst_3237:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf003;
   valaddr_reg:x3; val_offset:6474*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6474*FLEN/8, x4, x1, x2)

inst_3238:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x003 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf003; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6476*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6476*FLEN/8, x4, x1, x2)

inst_3239:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf3fc;
   valaddr_reg:x3; val_offset:6478*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6478*FLEN/8, x4, x1, x2)

inst_3240:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf3fc; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6480*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6480*FLEN/8, x4, x1, x2)

inst_3241:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf001;
   valaddr_reg:x3; val_offset:6482*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6482*FLEN/8, x4, x1, x2)

inst_3242:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf001; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6484*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6484*FLEN/8, x4, x1, x2)

inst_3243:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1c and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf3fe;
   valaddr_reg:x3; val_offset:6486*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6486*FLEN/8, x4, x1, x2)

inst_3244:
// fs1 == 1 and fe1 == 0x1c and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf3fe; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6488*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6488*FLEN/8, x4, x1, x2)

inst_3245:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf7ff;
   valaddr_reg:x3; val_offset:6490*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6490*FLEN/8, x4, x1, x2)

inst_3246:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf7ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6492*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6492*FLEN/8, x4, x1, x2)

inst_3247:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf400;
   valaddr_reg:x3; val_offset:6494*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6494*FLEN/8, x4, x1, x2)

inst_3248:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf400; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6496*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6496*FLEN/8, x4, x1, x2)

inst_3249:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf5ff;
   valaddr_reg:x3; val_offset:6498*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6498*FLEN/8, x4, x1, x2)

inst_3250:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf5ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6500*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6500*FLEN/8, x4, x1, x2)

inst_3251:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf600;
   valaddr_reg:x3; val_offset:6502*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6502*FLEN/8, x4, x1, x2)

inst_3252:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf600; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6504*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6504*FLEN/8, x4, x1, x2)

inst_3253:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf4ff;
   valaddr_reg:x3; val_offset:6506*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6506*FLEN/8, x4, x1, x2)

inst_3254:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf4ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6508*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6508*FLEN/8, x4, x1, x2)

inst_3255:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf700;
   valaddr_reg:x3; val_offset:6510*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6510*FLEN/8, x4, x1, x2)

inst_3256:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x300 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf700; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6512*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6512*FLEN/8, x4, x1, x2)

inst_3257:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf47f;
   valaddr_reg:x3; val_offset:6514*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6514*FLEN/8, x4, x1, x2)

inst_3258:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x07f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf47f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6516*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6516*FLEN/8, x4, x1, x2)

inst_3259:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf780;
   valaddr_reg:x3; val_offset:6518*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6518*FLEN/8, x4, x1, x2)

inst_3260:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x380 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf780; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6520*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6520*FLEN/8, x4, x1, x2)

inst_3261:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf43f;
   valaddr_reg:x3; val_offset:6522*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6522*FLEN/8, x4, x1, x2)

inst_3262:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x03f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf43f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6524*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6524*FLEN/8, x4, x1, x2)

inst_3263:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf7c0;
   valaddr_reg:x3; val_offset:6526*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6526*FLEN/8, x4, x1, x2)

inst_3264:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf7c0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6528*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6528*FLEN/8, x4, x1, x2)

inst_3265:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf41f;
   valaddr_reg:x3; val_offset:6530*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6530*FLEN/8, x4, x1, x2)

inst_3266:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x01f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf41f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6532*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6532*FLEN/8, x4, x1, x2)

inst_3267:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf7e0;
   valaddr_reg:x3; val_offset:6534*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6534*FLEN/8, x4, x1, x2)

inst_3268:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf7e0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6536*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6536*FLEN/8, x4, x1, x2)

inst_3269:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf40f;
   valaddr_reg:x3; val_offset:6538*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6538*FLEN/8, x4, x1, x2)

inst_3270:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x00f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf40f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6540*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6540*FLEN/8, x4, x1, x2)

inst_3271:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf7f0;
   valaddr_reg:x3; val_offset:6542*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6542*FLEN/8, x4, x1, x2)

inst_3272:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf7f0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6544*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6544*FLEN/8, x4, x1, x2)

inst_3273:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf407;
   valaddr_reg:x3; val_offset:6546*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6546*FLEN/8, x4, x1, x2)

inst_3274:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x007 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf407; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6548*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6548*FLEN/8, x4, x1, x2)

inst_3275:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf7f8;
   valaddr_reg:x3; val_offset:6550*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6550*FLEN/8, x4, x1, x2)

inst_3276:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf7f8; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6552*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6552*FLEN/8, x4, x1, x2)

inst_3277:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf403;
   valaddr_reg:x3; val_offset:6554*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6554*FLEN/8, x4, x1, x2)

inst_3278:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x003 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf403; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6556*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6556*FLEN/8, x4, x1, x2)

inst_3279:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf7fc;
   valaddr_reg:x3; val_offset:6558*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6558*FLEN/8, x4, x1, x2)

inst_3280:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf7fc; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6560*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6560*FLEN/8, x4, x1, x2)

inst_3281:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf401;
   valaddr_reg:x3; val_offset:6562*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6562*FLEN/8, x4, x1, x2)

inst_3282:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf401; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6564*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6564*FLEN/8, x4, x1, x2)

inst_3283:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1d and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf7fe;
   valaddr_reg:x3; val_offset:6566*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6566*FLEN/8, x4, x1, x2)

inst_3284:
// fs1 == 1 and fe1 == 0x1d and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf7fe; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6568*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6568*FLEN/8, x4, x1, x2)

inst_3285:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6570*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6570*FLEN/8, x4, x1, x2)

inst_3286:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf800;
   valaddr_reg:x3; val_offset:6572*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6572*FLEN/8, x4, x1, x2)

inst_3287:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf800; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6574*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6574*FLEN/8, x4, x1, x2)

inst_3288:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf9ff;
   valaddr_reg:x3; val_offset:6576*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6576*FLEN/8, x4, x1, x2)

inst_3289:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf9ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6578*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6578*FLEN/8, x4, x1, x2)

inst_3290:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xfa00;
   valaddr_reg:x3; val_offset:6580*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6580*FLEN/8, x4, x1, x2)

inst_3291:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfa00; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6582*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6582*FLEN/8, x4, x1, x2)

inst_3292:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf8ff;
   valaddr_reg:x3; val_offset:6584*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6584*FLEN/8, x4, x1, x2)

inst_3293:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf8ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6586*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6586*FLEN/8, x4, x1, x2)

inst_3294:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xfb00;
   valaddr_reg:x3; val_offset:6588*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6588*FLEN/8, x4, x1, x2)

inst_3295:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x300 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfb00; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6590*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6590*FLEN/8, x4, x1, x2)

inst_3296:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf87f;
   valaddr_reg:x3; val_offset:6592*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6592*FLEN/8, x4, x1, x2)

inst_3297:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x07f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf87f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6594*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6594*FLEN/8, x4, x1, x2)

inst_3298:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xfb80;
   valaddr_reg:x3; val_offset:6596*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6596*FLEN/8, x4, x1, x2)

inst_3299:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x380 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfb80; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6598*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6598*FLEN/8, x4, x1, x2)

inst_3300:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf83f;
   valaddr_reg:x3; val_offset:6600*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6600*FLEN/8, x4, x1, x2)

inst_3301:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x03f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf83f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6602*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6602*FLEN/8, x4, x1, x2)

inst_3302:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xfbc0;
   valaddr_reg:x3; val_offset:6604*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6604*FLEN/8, x4, x1, x2)

inst_3303:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbc0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6606*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6606*FLEN/8, x4, x1, x2)

inst_3304:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf81f;
   valaddr_reg:x3; val_offset:6608*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6608*FLEN/8, x4, x1, x2)

inst_3305:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x01f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf81f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6610*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6610*FLEN/8, x4, x1, x2)

inst_3306:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xfbe0;
   valaddr_reg:x3; val_offset:6612*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6612*FLEN/8, x4, x1, x2)

inst_3307:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbe0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6614*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6614*FLEN/8, x4, x1, x2)

inst_3308:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf80f;
   valaddr_reg:x3; val_offset:6616*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6616*FLEN/8, x4, x1, x2)

inst_3309:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x00f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf80f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6618*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6618*FLEN/8, x4, x1, x2)

inst_3310:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xfbf0;
   valaddr_reg:x3; val_offset:6620*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6620*FLEN/8, x4, x1, x2)

inst_3311:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbf0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6622*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6622*FLEN/8, x4, x1, x2)

inst_3312:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf807;
   valaddr_reg:x3; val_offset:6624*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6624*FLEN/8, x4, x1, x2)

inst_3313:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x007 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf807; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6626*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6626*FLEN/8, x4, x1, x2)

inst_3314:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xfbf8;
   valaddr_reg:x3; val_offset:6628*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6628*FLEN/8, x4, x1, x2)

inst_3315:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbf8; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6630*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6630*FLEN/8, x4, x1, x2)

inst_3316:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xf803;
   valaddr_reg:x3; val_offset:6632*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6632*FLEN/8, x4, x1, x2)

inst_3317:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x003 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xf803; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6634*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6634*FLEN/8, x4, x1, x2)

inst_3318:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0xfbfc;
   valaddr_reg:x3; val_offset:6636*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6636*FLEN/8, x4, x1, x2)

inst_3319:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbfc; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6638*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6638*FLEN/8, x4, x1, x2)

inst_3320:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x83ff;
   valaddr_reg:x3; val_offset:6640*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6640*FLEN/8, x4, x1, x2)

inst_3321:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6642*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6642*FLEN/8, x4, x1, x2)

inst_3322:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x8001;
   valaddr_reg:x3; val_offset:6644*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6644*FLEN/8, x4, x1, x2)

inst_3323:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8001; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6646*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6646*FLEN/8, x4, x1, x2)

inst_3324:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x81ff;
   valaddr_reg:x3; val_offset:6648*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6648*FLEN/8, x4, x1, x2)

inst_3325:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x81ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6650*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6650*FLEN/8, x4, x1, x2)

inst_3326:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x8200;
   valaddr_reg:x3; val_offset:6652*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6652*FLEN/8, x4, x1, x2)

inst_3327:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8200; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6654*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6654*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_27)

inst_3328:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x80ff;
   valaddr_reg:x3; val_offset:6656*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6656*FLEN/8, x4, x1, x2)

inst_3329:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x80ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6658*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6658*FLEN/8, x4, x1, x2)

inst_3330:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x8300;
   valaddr_reg:x3; val_offset:6660*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6660*FLEN/8, x4, x1, x2)

inst_3331:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8300; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6662*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6662*FLEN/8, x4, x1, x2)

inst_3332:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x807f;
   valaddr_reg:x3; val_offset:6664*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6664*FLEN/8, x4, x1, x2)

inst_3333:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x807f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6666*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6666*FLEN/8, x4, x1, x2)

inst_3334:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x8380;
   valaddr_reg:x3; val_offset:6668*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6668*FLEN/8, x4, x1, x2)

inst_3335:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8380; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6670*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6670*FLEN/8, x4, x1, x2)

inst_3336:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x803f;
   valaddr_reg:x3; val_offset:6672*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6672*FLEN/8, x4, x1, x2)

inst_3337:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x803f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6674*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6674*FLEN/8, x4, x1, x2)

inst_3338:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x83c0;
   valaddr_reg:x3; val_offset:6676*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6676*FLEN/8, x4, x1, x2)

inst_3339:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83c0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6678*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6678*FLEN/8, x4, x1, x2)

inst_3340:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x801f;
   valaddr_reg:x3; val_offset:6680*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6680*FLEN/8, x4, x1, x2)

inst_3341:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x801f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6682*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6682*FLEN/8, x4, x1, x2)

inst_3342:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x83e0;
   valaddr_reg:x3; val_offset:6684*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6684*FLEN/8, x4, x1, x2)

inst_3343:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83e0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6686*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6686*FLEN/8, x4, x1, x2)

inst_3344:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x800f;
   valaddr_reg:x3; val_offset:6688*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6688*FLEN/8, x4, x1, x2)

inst_3345:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x800f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6690*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6690*FLEN/8, x4, x1, x2)

inst_3346:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x83f0;
   valaddr_reg:x3; val_offset:6692*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6692*FLEN/8, x4, x1, x2)

inst_3347:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6694*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6694*FLEN/8, x4, x1, x2)

inst_3348:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x8007;
   valaddr_reg:x3; val_offset:6696*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6696*FLEN/8, x4, x1, x2)

inst_3349:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8007; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6698*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6698*FLEN/8, x4, x1, x2)

inst_3350:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x83f8;
   valaddr_reg:x3; val_offset:6700*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6700*FLEN/8, x4, x1, x2)

inst_3351:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83f8; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6702*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6702*FLEN/8, x4, x1, x2)

inst_3352:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x8003;
   valaddr_reg:x3; val_offset:6704*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6704*FLEN/8, x4, x1, x2)

inst_3353:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8003; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6706*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6706*FLEN/8, x4, x1, x2)

inst_3354:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x83fc;
   valaddr_reg:x3; val_offset:6708*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6708*FLEN/8, x4, x1, x2)

inst_3355:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83fc; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6710*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6710*FLEN/8, x4, x1, x2)

inst_3356:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x83fe;
   valaddr_reg:x3; val_offset:6712*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6712*FLEN/8, x4, x1, x2)

inst_3357:
// fs1 == 1 and fe1 == 0x00 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x83fe; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6714*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6714*FLEN/8, x4, x1, x2)

inst_3358:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x87ff;
   valaddr_reg:x3; val_offset:6716*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6716*FLEN/8, x4, x1, x2)

inst_3359:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6718*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6718*FLEN/8, x4, x1, x2)

inst_3360:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x000 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x8400;
   valaddr_reg:x3; val_offset:6720*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6720*FLEN/8, x4, x1, x2)

inst_3361:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x000 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8400; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6722*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6722*FLEN/8, x4, x1, x2)

inst_3362:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x1ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x85ff;
   valaddr_reg:x3; val_offset:6724*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6724*FLEN/8, x4, x1, x2)

inst_3363:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x1ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x85ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6726*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6726*FLEN/8, x4, x1, x2)

inst_3364:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x8600;
   valaddr_reg:x3; val_offset:6728*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6728*FLEN/8, x4, x1, x2)

inst_3365:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x200 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8600; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6730*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6730*FLEN/8, x4, x1, x2)

inst_3366:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x0ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x84ff;
   valaddr_reg:x3; val_offset:6732*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6732*FLEN/8, x4, x1, x2)

inst_3367:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x0ff and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x84ff; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6734*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6734*FLEN/8, x4, x1, x2)

inst_3368:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x300 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x8700;
   valaddr_reg:x3; val_offset:6736*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6736*FLEN/8, x4, x1, x2)

inst_3369:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x300 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8700; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6738*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6738*FLEN/8, x4, x1, x2)

inst_3370:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x07f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x847f;
   valaddr_reg:x3; val_offset:6740*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6740*FLEN/8, x4, x1, x2)

inst_3371:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x07f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x847f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6742*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6742*FLEN/8, x4, x1, x2)

inst_3372:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x380 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x8780;
   valaddr_reg:x3; val_offset:6744*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6744*FLEN/8, x4, x1, x2)

inst_3373:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x380 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8780; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6746*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6746*FLEN/8, x4, x1, x2)

inst_3374:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x03f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x843f;
   valaddr_reg:x3; val_offset:6748*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6748*FLEN/8, x4, x1, x2)

inst_3375:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x03f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x843f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6750*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6750*FLEN/8, x4, x1, x2)

inst_3376:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3c0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x87c0;
   valaddr_reg:x3; val_offset:6752*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6752*FLEN/8, x4, x1, x2)

inst_3377:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3c0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87c0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6754*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6754*FLEN/8, x4, x1, x2)

inst_3378:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x01f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x841f;
   valaddr_reg:x3; val_offset:6756*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6756*FLEN/8, x4, x1, x2)

inst_3379:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x01f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x841f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6758*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6758*FLEN/8, x4, x1, x2)

inst_3380:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3e0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x87e0;
   valaddr_reg:x3; val_offset:6760*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6760*FLEN/8, x4, x1, x2)

inst_3381:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3e0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87e0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6762*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6762*FLEN/8, x4, x1, x2)

inst_3382:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x00f and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x840f;
   valaddr_reg:x3; val_offset:6764*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6764*FLEN/8, x4, x1, x2)

inst_3383:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x00f and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x840f; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6766*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6766*FLEN/8, x4, x1, x2)

inst_3384:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3f0 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x87f0;
   valaddr_reg:x3; val_offset:6768*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6768*FLEN/8, x4, x1, x2)

inst_3385:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3f0 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f0; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6770*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6770*FLEN/8, x4, x1, x2)

inst_3386:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x007 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x8407;
   valaddr_reg:x3; val_offset:6772*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6772*FLEN/8, x4, x1, x2)

inst_3387:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x007 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8407; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6774*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6774*FLEN/8, x4, x1, x2)

inst_3388:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3f8 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x87f8;
   valaddr_reg:x3; val_offset:6776*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6776*FLEN/8, x4, x1, x2)

inst_3389:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3f8 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87f8; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6778*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6778*FLEN/8, x4, x1, x2)

inst_3390:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x003 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x8403;
   valaddr_reg:x3; val_offset:6780*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6780*FLEN/8, x4, x1, x2)

inst_3391:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x003 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8403; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6782*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6782*FLEN/8, x4, x1, x2)

inst_3392:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3fc and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x87fc;
   valaddr_reg:x3; val_offset:6784*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6784*FLEN/8, x4, x1, x2)

inst_3393:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3fc and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87fc; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6786*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6786*FLEN/8, x4, x1, x2)

inst_3394:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x001 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x8401;
   valaddr_reg:x3; val_offset:6788*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6788*FLEN/8, x4, x1, x2)

inst_3395:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x001 and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x8401; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6790*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6790*FLEN/8, x4, x1, x2)

inst_3396:
// fs1 == 1 and fe1 == 0x1e and fm1 == 0x3ff and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3fe and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0xfbff; op2val:0x87fe;
   valaddr_reg:x3; val_offset:6792*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6792*FLEN/8, x4, x1, x2)

inst_3397:
// fs1 == 1 and fe1 == 0x01 and fm1 == 0x3fe and fs2 == 1 and fe2 == 0x1e and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x87fe; op2val:0xfbff;
   valaddr_reg:x3; val_offset:6794*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6794*FLEN/8, x4, x1, x2)

inst_3398:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3ff and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x3ff;
   valaddr_reg:x3; val_offset:6796*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6796*FLEN/8, x4, x1, x2)

inst_3399:
// fs1 == 0 and fe1 == 0x00 and fm1 == 0x000 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x200 and  fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff  
/* opcode: fsub.h ; op1:f30; op2:f29; dest:f31; op1val:0x0; op2val:0x200;
   valaddr_reg:x3; val_offset:6798*FLEN/8; rmval:dyn; fcsr: 0;
   correctval:??; testreg:x2*/
TEST_FPRR_OP(fsub.h, f31, f30, f29, dyn, 0, 0, x3, 6798*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(512,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(511,16,FLEN)
NAN_BOXED(511,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(768,16,FLEN)
NAN_BOXED(768,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(255,16,FLEN)
NAN_BOXED(255,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(896,16,FLEN)
NAN_BOXED(896,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(127,16,FLEN)
NAN_BOXED(127,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(960,16,FLEN)
NAN_BOXED(960,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(63,16,FLEN)
NAN_BOXED(63,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(992,16,FLEN)
NAN_BOXED(992,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(31,16,FLEN)
NAN_BOXED(31,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1008,16,FLEN)
NAN_BOXED(1008,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(15,16,FLEN)
NAN_BOXED(15,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1016,16,FLEN)
NAN_BOXED(1016,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(7,16,FLEN)
NAN_BOXED(7,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1020,16,FLEN)
NAN_BOXED(1020,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3,16,FLEN)
NAN_BOXED(3,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(38912,16,FLEN)
NAN_BOXED(38912,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(39935,16,FLEN)
NAN_BOXED(39935,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(39424,16,FLEN)
NAN_BOXED(39424,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(39423,16,FLEN)
NAN_BOXED(39423,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(39680,16,FLEN)
NAN_BOXED(39680,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(39167,16,FLEN)
NAN_BOXED(39167,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(39808,16,FLEN)
NAN_BOXED(39808,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(39039,16,FLEN)
NAN_BOXED(39039,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(39872,16,FLEN)
NAN_BOXED(39872,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(38975,16,FLEN)
NAN_BOXED(38975,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(39904,16,FLEN)
NAN_BOXED(39904,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(38943,16,FLEN)
NAN_BOXED(38943,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(39920,16,FLEN)
NAN_BOXED(39920,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(38927,16,FLEN)
NAN_BOXED(38927,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(39928,16,FLEN)
NAN_BOXED(39928,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(38919,16,FLEN)
NAN_BOXED(38919,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(39932,16,FLEN)
NAN_BOXED(39932,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(38915,16,FLEN)
NAN_BOXED(38915,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(39934,16,FLEN)
NAN_BOXED(39934,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(38913,16,FLEN)
NAN_BOXED(38913,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2047,16,FLEN)
NAN_BOXED(2047,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1536,16,FLEN)
NAN_BOXED(1536,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1535,16,FLEN)
NAN_BOXED(1535,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1792,16,FLEN)
NAN_BOXED(1792,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1279,16,FLEN)
NAN_BOXED(1279,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1920,16,FLEN)
NAN_BOXED(1920,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1151,16,FLEN)
NAN_BOXED(1151,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1984,16,FLEN)
NAN_BOXED(1984,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1087,16,FLEN)
NAN_BOXED(1087,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2016,16,FLEN)
NAN_BOXED(2016,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1055,16,FLEN)
NAN_BOXED(1055,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2032,16,FLEN)
NAN_BOXED(2032,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1039,16,FLEN)
NAN_BOXED(1039,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2040,16,FLEN)
NAN_BOXED(2040,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1031,16,FLEN)
NAN_BOXED(1031,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2044,16,FLEN)
NAN_BOXED(2044,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1027,16,FLEN)
NAN_BOXED(1027,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2048,16,FLEN)
NAN_BOXED(2048,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3071,16,FLEN)
NAN_BOXED(3071,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2560,16,FLEN)
NAN_BOXED(2560,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2559,16,FLEN)
NAN_BOXED(2559,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2816,16,FLEN)
NAN_BOXED(2816,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2303,16,FLEN)
NAN_BOXED(2303,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2944,16,FLEN)
NAN_BOXED(2944,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2175,16,FLEN)
NAN_BOXED(2175,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3008,16,FLEN)
NAN_BOXED(3008,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2111,16,FLEN)
NAN_BOXED(2111,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3040,16,FLEN)
NAN_BOXED(3040,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2079,16,FLEN)
NAN_BOXED(2079,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3056,16,FLEN)
NAN_BOXED(3056,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2063,16,FLEN)
NAN_BOXED(2063,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3064,16,FLEN)
NAN_BOXED(3064,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2055,16,FLEN)
NAN_BOXED(2055,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3068,16,FLEN)
NAN_BOXED(3068,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2051,16,FLEN)
NAN_BOXED(2051,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3070,16,FLEN)
NAN_BOXED(3070,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(2049,16,FLEN)
NAN_BOXED(2049,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3072,16,FLEN)
NAN_BOXED(3072,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4095,16,FLEN)
NAN_BOXED(4095,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3584,16,FLEN)
NAN_BOXED(3584,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3583,16,FLEN)
NAN_BOXED(3583,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3840,16,FLEN)
NAN_BOXED(3840,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3327,16,FLEN)
NAN_BOXED(3327,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3968,16,FLEN)
NAN_BOXED(3968,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3199,16,FLEN)
NAN_BOXED(3199,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4032,16,FLEN)
NAN_BOXED(4032,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3135,16,FLEN)
NAN_BOXED(3135,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4064,16,FLEN)
NAN_BOXED(4064,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3103,16,FLEN)
NAN_BOXED(3103,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4080,16,FLEN)
NAN_BOXED(4080,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3087,16,FLEN)
NAN_BOXED(3087,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4088,16,FLEN)
NAN_BOXED(4088,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3079,16,FLEN)
NAN_BOXED(3079,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4092,16,FLEN)
NAN_BOXED(4092,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3075,16,FLEN)
NAN_BOXED(3075,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(4094,16,FLEN)
NAN_BOXED(4094,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(3073,16,FLEN)
NAN_BOXED(3073,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33280,16,FLEN)
NAN_BOXED(33280,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33279,16,FLEN)
NAN_BOXED(33279,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33536,16,FLEN)
NAN_BOXED(33536,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33023,16,FLEN)
NAN_BOXED(33023,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33664,16,FLEN)
NAN_BOXED(33664,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32895,16,FLEN)
NAN_BOXED(32895,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33728,16,FLEN)
NAN_BOXED(33728,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33760,16,FLEN)
NAN_BOXED(33760,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32799,16,FLEN)
NAN_BOXED(32799,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33776,16,FLEN)
NAN_BOXED(33776,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33784,16,FLEN)
NAN_BOXED(33784,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32775,16,FLEN)
NAN_BOXED(32775,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33788,16,FLEN)
NAN_BOXED(33788,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32771,16,FLEN)
NAN_BOXED(32771,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(21504,16,FLEN)
NAN_BOXED(21504,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(22527,16,FLEN)
NAN_BOXED(22527,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(22016,16,FLEN)
NAN_BOXED(22016,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(22015,16,FLEN)
NAN_BOXED(22015,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(22272,16,FLEN)
NAN_BOXED(22272,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(21759,16,FLEN)
NAN_BOXED(21759,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(22400,16,FLEN)
NAN_BOXED(22400,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(21631,16,FLEN)
NAN_BOXED(21631,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(22464,16,FLEN)
NAN_BOXED(22464,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(21567,16,FLEN)
NAN_BOXED(21567,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(22496,16,FLEN)
NAN_BOXED(22496,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(21535,16,FLEN)
NAN_BOXED(21535,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(22512,16,FLEN)
NAN_BOXED(22512,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(21519,16,FLEN)
NAN_BOXED(21519,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(22520,16,FLEN)
NAN_BOXED(22520,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(21511,16,FLEN)
NAN_BOXED(21511,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(22524,16,FLEN)
NAN_BOXED(22524,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(21507,16,FLEN)
NAN_BOXED(21507,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(22526,16,FLEN)
NAN_BOXED(22526,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(21505,16,FLEN)
NAN_BOXED(21505,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34816,16,FLEN)
NAN_BOXED(34816,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35839,16,FLEN)
NAN_BOXED(35839,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35328,16,FLEN)
NAN_BOXED(35328,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35327,16,FLEN)
NAN_BOXED(35327,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35584,16,FLEN)
NAN_BOXED(35584,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35071,16,FLEN)
NAN_BOXED(35071,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35712,16,FLEN)
NAN_BOXED(35712,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34943,16,FLEN)
NAN_BOXED(34943,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35776,16,FLEN)
NAN_BOXED(35776,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34879,16,FLEN)
NAN_BOXED(34879,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35808,16,FLEN)
NAN_BOXED(35808,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34847,16,FLEN)
NAN_BOXED(34847,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35824,16,FLEN)
NAN_BOXED(35824,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34831,16,FLEN)
NAN_BOXED(34831,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35832,16,FLEN)
NAN_BOXED(35832,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34823,16,FLEN)
NAN_BOXED(34823,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35836,16,FLEN)
NAN_BOXED(35836,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34819,16,FLEN)
NAN_BOXED(34819,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35838,16,FLEN)
NAN_BOXED(35838,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(34817,16,FLEN)
NAN_BOXED(34817,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35840,16,FLEN)
NAN_BOXED(35840,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36863,16,FLEN)
NAN_BOXED(36863,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36352,16,FLEN)
NAN_BOXED(36352,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36351,16,FLEN)
NAN_BOXED(36351,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36608,16,FLEN)
NAN_BOXED(36608,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36095,16,FLEN)
NAN_BOXED(36095,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36736,16,FLEN)
NAN_BOXED(36736,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35967,16,FLEN)
NAN_BOXED(35967,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36800,16,FLEN)
NAN_BOXED(36800,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35903,16,FLEN)
NAN_BOXED(35903,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36832,16,FLEN)
NAN_BOXED(36832,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35871,16,FLEN)
NAN_BOXED(35871,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36848,16,FLEN)
NAN_BOXED(36848,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35855,16,FLEN)
NAN_BOXED(35855,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36856,16,FLEN)
NAN_BOXED(36856,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35847,16,FLEN)
NAN_BOXED(35847,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36860,16,FLEN)
NAN_BOXED(36860,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35843,16,FLEN)
NAN_BOXED(35843,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(36862,16,FLEN)
NAN_BOXED(36862,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(35841,16,FLEN)
NAN_BOXED(35841,16,FLEN)
NAN_BOXED(32768,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(2047,16,FLEN)
NAN_BOXED(2047,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1536,16,FLEN)
NAN_BOXED(1536,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1535,16,FLEN)
NAN_BOXED(1535,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1792,16,FLEN)
NAN_BOXED(1792,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1279,16,FLEN)
NAN_BOXED(1279,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1920,16,FLEN)
NAN_BOXED(1920,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1151,16,FLEN)
NAN_BOXED(1151,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1984,16,FLEN)
NAN_BOXED(1984,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1087,16,FLEN)
NAN_BOXED(1087,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(2016,16,FLEN)
NAN_BOXED(2016,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1055,16,FLEN)
NAN_BOXED(1055,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(2032,16,FLEN)
NAN_BOXED(2032,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1039,16,FLEN)
NAN_BOXED(1039,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(2040,16,FLEN)
NAN_BOXED(2040,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1031,16,FLEN)
NAN_BOXED(1031,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(2044,16,FLEN)
NAN_BOXED(2044,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1027,16,FLEN)
NAN_BOXED(1027,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16382,16,FLEN)
NAN_BOXED(16382,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15361,16,FLEN)
NAN_BOXED(15361,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15798,16,FLEN)
NAN_BOXED(15798,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16237,16,FLEN)
NAN_BOXED(16237,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15564,16,FLEN)
NAN_BOXED(15564,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16179,16,FLEN)
NAN_BOXED(16179,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15837,16,FLEN)
NAN_BOXED(15837,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15906,16,FLEN)
NAN_BOXED(15906,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15652,16,FLEN)
NAN_BOXED(15652,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16091,16,FLEN)
NAN_BOXED(16091,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15769,16,FLEN)
NAN_BOXED(15769,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15974,16,FLEN)
NAN_BOXED(15974,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(20480,16,FLEN)
NAN_BOXED(20480,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(21503,16,FLEN)
NAN_BOXED(21503,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(20992,16,FLEN)
NAN_BOXED(20992,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(20991,16,FLEN)
NAN_BOXED(20991,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(21248,16,FLEN)
NAN_BOXED(21248,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(20735,16,FLEN)
NAN_BOXED(20735,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(21376,16,FLEN)
NAN_BOXED(21376,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(20607,16,FLEN)
NAN_BOXED(20607,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(21440,16,FLEN)
NAN_BOXED(21440,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(20543,16,FLEN)
NAN_BOXED(20543,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(21472,16,FLEN)
NAN_BOXED(21472,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(20511,16,FLEN)
NAN_BOXED(20511,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(21488,16,FLEN)
NAN_BOXED(21488,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(20495,16,FLEN)
NAN_BOXED(20495,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(21496,16,FLEN)
NAN_BOXED(21496,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(20487,16,FLEN)
NAN_BOXED(20487,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(21500,16,FLEN)
NAN_BOXED(21500,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(20483,16,FLEN)
NAN_BOXED(20483,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(21502,16,FLEN)
NAN_BOXED(21502,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(20481,16,FLEN)
NAN_BOXED(20481,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(11264,16,FLEN)
NAN_BOXED(11264,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12287,16,FLEN)
NAN_BOXED(12287,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(11776,16,FLEN)
NAN_BOXED(11776,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(11775,16,FLEN)
NAN_BOXED(11775,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12032,16,FLEN)
NAN_BOXED(12032,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(11519,16,FLEN)
NAN_BOXED(11519,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12160,16,FLEN)
NAN_BOXED(12160,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(11391,16,FLEN)
NAN_BOXED(11391,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12224,16,FLEN)
NAN_BOXED(12224,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(11327,16,FLEN)
NAN_BOXED(11327,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12256,16,FLEN)
NAN_BOXED(12256,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(11295,16,FLEN)
NAN_BOXED(11295,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12272,16,FLEN)
NAN_BOXED(12272,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(11279,16,FLEN)
NAN_BOXED(11279,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12280,16,FLEN)
NAN_BOXED(12280,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(11271,16,FLEN)
NAN_BOXED(11271,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12284,16,FLEN)
NAN_BOXED(12284,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(11267,16,FLEN)
NAN_BOXED(11267,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12286,16,FLEN)
NAN_BOXED(12286,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(11265,16,FLEN)
NAN_BOXED(11265,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12288,16,FLEN)
NAN_BOXED(12288,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13311,16,FLEN)
NAN_BOXED(13311,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12800,16,FLEN)
NAN_BOXED(12800,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12799,16,FLEN)
NAN_BOXED(12799,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13056,16,FLEN)
NAN_BOXED(13056,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12543,16,FLEN)
NAN_BOXED(12543,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13184,16,FLEN)
NAN_BOXED(13184,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12415,16,FLEN)
NAN_BOXED(12415,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13248,16,FLEN)
NAN_BOXED(13248,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12351,16,FLEN)
NAN_BOXED(12351,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13280,16,FLEN)
NAN_BOXED(13280,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12319,16,FLEN)
NAN_BOXED(12319,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13296,16,FLEN)
NAN_BOXED(13296,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12303,16,FLEN)
NAN_BOXED(12303,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13304,16,FLEN)
NAN_BOXED(13304,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12295,16,FLEN)
NAN_BOXED(12295,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13308,16,FLEN)
NAN_BOXED(13308,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12291,16,FLEN)
NAN_BOXED(12291,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13310,16,FLEN)
NAN_BOXED(13310,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(12289,16,FLEN)
NAN_BOXED(12289,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(13312,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14335,16,FLEN)
NAN_BOXED(14335,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13824,16,FLEN)
NAN_BOXED(13824,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13823,16,FLEN)
NAN_BOXED(13823,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14080,16,FLEN)
NAN_BOXED(14080,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13567,16,FLEN)
NAN_BOXED(13567,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14208,16,FLEN)
NAN_BOXED(14208,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13439,16,FLEN)
NAN_BOXED(13439,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14272,16,FLEN)
NAN_BOXED(14272,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13375,16,FLEN)
NAN_BOXED(13375,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14304,16,FLEN)
NAN_BOXED(14304,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13343,16,FLEN)
NAN_BOXED(13343,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14320,16,FLEN)
NAN_BOXED(14320,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13327,16,FLEN)
NAN_BOXED(13327,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14328,16,FLEN)
NAN_BOXED(14328,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13319,16,FLEN)
NAN_BOXED(13319,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14332,16,FLEN)
NAN_BOXED(14332,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13315,16,FLEN)
NAN_BOXED(13315,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14334,16,FLEN)
NAN_BOXED(14334,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(13313,16,FLEN)
NAN_BOXED(13313,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14336,16,FLEN)
NAN_BOXED(14336,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15359,16,FLEN)
NAN_BOXED(15359,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14848,16,FLEN)
NAN_BOXED(14848,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14847,16,FLEN)
NAN_BOXED(14847,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15104,16,FLEN)
NAN_BOXED(15104,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14591,16,FLEN)
NAN_BOXED(14591,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15232,16,FLEN)
NAN_BOXED(15232,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15296,16,FLEN)
NAN_BOXED(15296,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15328,16,FLEN)
NAN_BOXED(15328,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14367,16,FLEN)
NAN_BOXED(14367,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15344,16,FLEN)
NAN_BOXED(15344,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14351,16,FLEN)
NAN_BOXED(14351,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15352,16,FLEN)
NAN_BOXED(15352,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14343,16,FLEN)
NAN_BOXED(14343,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15356,16,FLEN)
NAN_BOXED(15356,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14339,16,FLEN)
NAN_BOXED(14339,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15358,16,FLEN)
NAN_BOXED(15358,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(14337,16,FLEN)
NAN_BOXED(14337,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16383,16,FLEN)
NAN_BOXED(16383,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15872,16,FLEN)
NAN_BOXED(15872,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15871,16,FLEN)
NAN_BOXED(15871,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16128,16,FLEN)
NAN_BOXED(16128,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15615,16,FLEN)
NAN_BOXED(15615,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16256,16,FLEN)
NAN_BOXED(16256,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15487,16,FLEN)
NAN_BOXED(15487,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16320,16,FLEN)
NAN_BOXED(16320,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15423,16,FLEN)
NAN_BOXED(15423,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16352,16,FLEN)
NAN_BOXED(16352,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15391,16,FLEN)
NAN_BOXED(15391,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16368,16,FLEN)
NAN_BOXED(16368,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15375,16,FLEN)
NAN_BOXED(15375,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16376,16,FLEN)
NAN_BOXED(16376,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15367,16,FLEN)
NAN_BOXED(15367,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16380,16,FLEN)
NAN_BOXED(16380,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15363,16,FLEN)
NAN_BOXED(15363,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16384,16,FLEN)
NAN_BOXED(16384,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17407,16,FLEN)
NAN_BOXED(17407,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16896,16,FLEN)
NAN_BOXED(16896,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16895,16,FLEN)
NAN_BOXED(16895,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17152,16,FLEN)
NAN_BOXED(17152,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16639,16,FLEN)
NAN_BOXED(16639,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17280,16,FLEN)
NAN_BOXED(17280,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16511,16,FLEN)
NAN_BOXED(16511,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17344,16,FLEN)
NAN_BOXED(17344,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16447,16,FLEN)
NAN_BOXED(16447,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17376,16,FLEN)
NAN_BOXED(17376,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16415,16,FLEN)
NAN_BOXED(16415,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17392,16,FLEN)
NAN_BOXED(17392,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16399,16,FLEN)
NAN_BOXED(16399,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17400,16,FLEN)
NAN_BOXED(17400,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16391,16,FLEN)
NAN_BOXED(16391,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17404,16,FLEN)
NAN_BOXED(17404,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16387,16,FLEN)
NAN_BOXED(16387,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17406,16,FLEN)
NAN_BOXED(17406,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(16385,16,FLEN)
NAN_BOXED(16385,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17408,16,FLEN)
NAN_BOXED(17408,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18431,16,FLEN)
NAN_BOXED(18431,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17920,16,FLEN)
NAN_BOXED(17920,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17919,16,FLEN)
NAN_BOXED(17919,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18176,16,FLEN)
NAN_BOXED(18176,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17663,16,FLEN)
NAN_BOXED(17663,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18304,16,FLEN)
NAN_BOXED(18304,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17535,16,FLEN)
NAN_BOXED(17535,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18368,16,FLEN)
NAN_BOXED(18368,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17471,16,FLEN)
NAN_BOXED(17471,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18400,16,FLEN)
NAN_BOXED(18400,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17439,16,FLEN)
NAN_BOXED(17439,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18416,16,FLEN)
NAN_BOXED(18416,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17423,16,FLEN)
NAN_BOXED(17423,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18424,16,FLEN)
NAN_BOXED(18424,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17415,16,FLEN)
NAN_BOXED(17415,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18428,16,FLEN)
NAN_BOXED(18428,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17411,16,FLEN)
NAN_BOXED(17411,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18430,16,FLEN)
NAN_BOXED(18430,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(17409,16,FLEN)
NAN_BOXED(17409,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18432,16,FLEN)
NAN_BOXED(18432,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(19455,16,FLEN)
NAN_BOXED(19455,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18944,16,FLEN)
NAN_BOXED(18944,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18943,16,FLEN)
NAN_BOXED(18943,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(19200,16,FLEN)
NAN_BOXED(19200,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18687,16,FLEN)
NAN_BOXED(18687,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(19328,16,FLEN)
NAN_BOXED(19328,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18559,16,FLEN)
NAN_BOXED(18559,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(19392,16,FLEN)
NAN_BOXED(19392,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18495,16,FLEN)
NAN_BOXED(18495,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(19424,16,FLEN)
NAN_BOXED(19424,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18463,16,FLEN)
NAN_BOXED(18463,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(19440,16,FLEN)
NAN_BOXED(19440,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18447,16,FLEN)
NAN_BOXED(18447,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(19448,16,FLEN)
NAN_BOXED(19448,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18439,16,FLEN)
NAN_BOXED(18439,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(19452,16,FLEN)
NAN_BOXED(19452,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18435,16,FLEN)
NAN_BOXED(18435,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(19454,16,FLEN)
NAN_BOXED(19454,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(18433,16,FLEN)
NAN_BOXED(18433,16,FLEN)
NAN_BOXED(15360,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49150,16,FLEN)
NAN_BOXED(49150,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48129,16,FLEN)
NAN_BOXED(48129,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48566,16,FLEN)
NAN_BOXED(48566,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49005,16,FLEN)
NAN_BOXED(49005,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48332,16,FLEN)
NAN_BOXED(48332,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48947,16,FLEN)
NAN_BOXED(48947,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48605,16,FLEN)
NAN_BOXED(48605,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48674,16,FLEN)
NAN_BOXED(48674,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48420,16,FLEN)
NAN_BOXED(48420,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48859,16,FLEN)
NAN_BOXED(48859,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48537,16,FLEN)
NAN_BOXED(48537,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48742,16,FLEN)
NAN_BOXED(48742,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(17408,16,FLEN)
NAN_BOXED(17408,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(18431,16,FLEN)
NAN_BOXED(18431,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(17920,16,FLEN)
NAN_BOXED(17920,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(17919,16,FLEN)
NAN_BOXED(17919,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(18176,16,FLEN)
NAN_BOXED(18176,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(17663,16,FLEN)
NAN_BOXED(17663,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(18304,16,FLEN)
NAN_BOXED(18304,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(17535,16,FLEN)
NAN_BOXED(17535,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(18368,16,FLEN)
NAN_BOXED(18368,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(17471,16,FLEN)
NAN_BOXED(17471,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(18400,16,FLEN)
NAN_BOXED(18400,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(17439,16,FLEN)
NAN_BOXED(17439,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(18416,16,FLEN)
NAN_BOXED(18416,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(17423,16,FLEN)
NAN_BOXED(17423,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(18424,16,FLEN)
NAN_BOXED(18424,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(17415,16,FLEN)
NAN_BOXED(17415,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(18428,16,FLEN)
NAN_BOXED(18428,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(17411,16,FLEN)
NAN_BOXED(17411,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(18430,16,FLEN)
NAN_BOXED(18430,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(17409,16,FLEN)
NAN_BOXED(17409,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(44032,16,FLEN)
NAN_BOXED(44032,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45055,16,FLEN)
NAN_BOXED(45055,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(44544,16,FLEN)
NAN_BOXED(44544,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(44543,16,FLEN)
NAN_BOXED(44543,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(44800,16,FLEN)
NAN_BOXED(44800,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(44287,16,FLEN)
NAN_BOXED(44287,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(44928,16,FLEN)
NAN_BOXED(44928,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(44159,16,FLEN)
NAN_BOXED(44159,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(44992,16,FLEN)
NAN_BOXED(44992,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(44095,16,FLEN)
NAN_BOXED(44095,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45024,16,FLEN)
NAN_BOXED(45024,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(44063,16,FLEN)
NAN_BOXED(44063,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45040,16,FLEN)
NAN_BOXED(45040,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(44047,16,FLEN)
NAN_BOXED(44047,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45048,16,FLEN)
NAN_BOXED(45048,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(44039,16,FLEN)
NAN_BOXED(44039,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45052,16,FLEN)
NAN_BOXED(45052,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(44035,16,FLEN)
NAN_BOXED(44035,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45054,16,FLEN)
NAN_BOXED(45054,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(44033,16,FLEN)
NAN_BOXED(44033,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45056,16,FLEN)
NAN_BOXED(45056,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46079,16,FLEN)
NAN_BOXED(46079,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45568,16,FLEN)
NAN_BOXED(45568,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45567,16,FLEN)
NAN_BOXED(45567,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45824,16,FLEN)
NAN_BOXED(45824,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45311,16,FLEN)
NAN_BOXED(45311,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45952,16,FLEN)
NAN_BOXED(45952,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45183,16,FLEN)
NAN_BOXED(45183,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46016,16,FLEN)
NAN_BOXED(46016,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45119,16,FLEN)
NAN_BOXED(45119,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46048,16,FLEN)
NAN_BOXED(46048,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45087,16,FLEN)
NAN_BOXED(45087,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46064,16,FLEN)
NAN_BOXED(46064,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45071,16,FLEN)
NAN_BOXED(45071,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46072,16,FLEN)
NAN_BOXED(46072,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45063,16,FLEN)
NAN_BOXED(45063,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46076,16,FLEN)
NAN_BOXED(46076,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45059,16,FLEN)
NAN_BOXED(45059,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46078,16,FLEN)
NAN_BOXED(46078,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(45057,16,FLEN)
NAN_BOXED(45057,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46080,16,FLEN)
NAN_BOXED(46080,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47103,16,FLEN)
NAN_BOXED(47103,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46592,16,FLEN)
NAN_BOXED(46592,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46591,16,FLEN)
NAN_BOXED(46591,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46848,16,FLEN)
NAN_BOXED(46848,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46335,16,FLEN)
NAN_BOXED(46335,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46976,16,FLEN)
NAN_BOXED(46976,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46207,16,FLEN)
NAN_BOXED(46207,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47040,16,FLEN)
NAN_BOXED(47040,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46143,16,FLEN)
NAN_BOXED(46143,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47072,16,FLEN)
NAN_BOXED(47072,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46111,16,FLEN)
NAN_BOXED(46111,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47088,16,FLEN)
NAN_BOXED(47088,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46095,16,FLEN)
NAN_BOXED(46095,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47096,16,FLEN)
NAN_BOXED(47096,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46087,16,FLEN)
NAN_BOXED(46087,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47100,16,FLEN)
NAN_BOXED(47100,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46083,16,FLEN)
NAN_BOXED(46083,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47102,16,FLEN)
NAN_BOXED(47102,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(46081,16,FLEN)
NAN_BOXED(46081,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47104,16,FLEN)
NAN_BOXED(47104,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48127,16,FLEN)
NAN_BOXED(48127,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47616,16,FLEN)
NAN_BOXED(47616,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47615,16,FLEN)
NAN_BOXED(47615,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47872,16,FLEN)
NAN_BOXED(47872,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47359,16,FLEN)
NAN_BOXED(47359,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48000,16,FLEN)
NAN_BOXED(48000,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47231,16,FLEN)
NAN_BOXED(47231,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48064,16,FLEN)
NAN_BOXED(48064,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47167,16,FLEN)
NAN_BOXED(47167,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48096,16,FLEN)
NAN_BOXED(48096,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47135,16,FLEN)
NAN_BOXED(47135,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48112,16,FLEN)
NAN_BOXED(48112,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47119,16,FLEN)
NAN_BOXED(47119,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48120,16,FLEN)
NAN_BOXED(48120,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47111,16,FLEN)
NAN_BOXED(47111,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48124,16,FLEN)
NAN_BOXED(48124,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47107,16,FLEN)
NAN_BOXED(47107,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48126,16,FLEN)
NAN_BOXED(48126,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(47105,16,FLEN)
NAN_BOXED(47105,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49151,16,FLEN)
NAN_BOXED(49151,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48640,16,FLEN)
NAN_BOXED(48640,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48639,16,FLEN)
NAN_BOXED(48639,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48896,16,FLEN)
NAN_BOXED(48896,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48383,16,FLEN)
NAN_BOXED(48383,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49024,16,FLEN)
NAN_BOXED(49024,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48255,16,FLEN)
NAN_BOXED(48255,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49088,16,FLEN)
NAN_BOXED(49088,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48191,16,FLEN)
NAN_BOXED(48191,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49120,16,FLEN)
NAN_BOXED(49120,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48159,16,FLEN)
NAN_BOXED(48159,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49136,16,FLEN)
NAN_BOXED(49136,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48143,16,FLEN)
NAN_BOXED(48143,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49144,16,FLEN)
NAN_BOXED(49144,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48135,16,FLEN)
NAN_BOXED(48135,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49148,16,FLEN)
NAN_BOXED(49148,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48131,16,FLEN)
NAN_BOXED(48131,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49152,16,FLEN)
NAN_BOXED(49152,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50175,16,FLEN)
NAN_BOXED(50175,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49664,16,FLEN)
NAN_BOXED(49664,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49663,16,FLEN)
NAN_BOXED(49663,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49920,16,FLEN)
NAN_BOXED(49920,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49407,16,FLEN)
NAN_BOXED(49407,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50048,16,FLEN)
NAN_BOXED(50048,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49279,16,FLEN)
NAN_BOXED(49279,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50112,16,FLEN)
NAN_BOXED(50112,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49215,16,FLEN)
NAN_BOXED(49215,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50144,16,FLEN)
NAN_BOXED(50144,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49183,16,FLEN)
NAN_BOXED(49183,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50160,16,FLEN)
NAN_BOXED(50160,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49167,16,FLEN)
NAN_BOXED(49167,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50168,16,FLEN)
NAN_BOXED(50168,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49159,16,FLEN)
NAN_BOXED(49159,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50172,16,FLEN)
NAN_BOXED(50172,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49155,16,FLEN)
NAN_BOXED(49155,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50174,16,FLEN)
NAN_BOXED(50174,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(49153,16,FLEN)
NAN_BOXED(49153,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50176,16,FLEN)
NAN_BOXED(50176,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51199,16,FLEN)
NAN_BOXED(51199,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50688,16,FLEN)
NAN_BOXED(50688,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50687,16,FLEN)
NAN_BOXED(50687,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50944,16,FLEN)
NAN_BOXED(50944,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50431,16,FLEN)
NAN_BOXED(50431,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51072,16,FLEN)
NAN_BOXED(51072,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50303,16,FLEN)
NAN_BOXED(50303,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51136,16,FLEN)
NAN_BOXED(51136,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50239,16,FLEN)
NAN_BOXED(50239,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51168,16,FLEN)
NAN_BOXED(51168,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50207,16,FLEN)
NAN_BOXED(50207,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51184,16,FLEN)
NAN_BOXED(51184,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50191,16,FLEN)
NAN_BOXED(50191,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51192,16,FLEN)
NAN_BOXED(51192,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50183,16,FLEN)
NAN_BOXED(50183,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51196,16,FLEN)
NAN_BOXED(51196,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50179,16,FLEN)
NAN_BOXED(50179,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51198,16,FLEN)
NAN_BOXED(51198,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(50177,16,FLEN)
NAN_BOXED(50177,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51200,16,FLEN)
NAN_BOXED(51200,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(52223,16,FLEN)
NAN_BOXED(52223,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51712,16,FLEN)
NAN_BOXED(51712,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51711,16,FLEN)
NAN_BOXED(51711,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51968,16,FLEN)
NAN_BOXED(51968,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51455,16,FLEN)
NAN_BOXED(51455,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(52096,16,FLEN)
NAN_BOXED(52096,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51327,16,FLEN)
NAN_BOXED(51327,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(52160,16,FLEN)
NAN_BOXED(52160,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51263,16,FLEN)
NAN_BOXED(51263,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(52192,16,FLEN)
NAN_BOXED(52192,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51231,16,FLEN)
NAN_BOXED(51231,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(52208,16,FLEN)
NAN_BOXED(52208,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51215,16,FLEN)
NAN_BOXED(51215,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(52216,16,FLEN)
NAN_BOXED(52216,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51207,16,FLEN)
NAN_BOXED(51207,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(52220,16,FLEN)
NAN_BOXED(52220,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51203,16,FLEN)
NAN_BOXED(51203,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(52222,16,FLEN)
NAN_BOXED(52222,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(51201,16,FLEN)
NAN_BOXED(51201,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(512,16,FLEN)
NAN_BOXED(512,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(511,16,FLEN)
NAN_BOXED(511,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(768,16,FLEN)
NAN_BOXED(768,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(255,16,FLEN)
NAN_BOXED(255,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(896,16,FLEN)
NAN_BOXED(896,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(127,16,FLEN)
NAN_BOXED(127,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(960,16,FLEN)
NAN_BOXED(960,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(63,16,FLEN)
NAN_BOXED(63,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(992,16,FLEN)
NAN_BOXED(992,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(31,16,FLEN)
NAN_BOXED(31,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1008,16,FLEN)
NAN_BOXED(1008,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(15,16,FLEN)
NAN_BOXED(15,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1016,16,FLEN)
NAN_BOXED(1016,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(7,16,FLEN)
NAN_BOXED(7,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1020,16,FLEN)
NAN_BOXED(1020,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3,16,FLEN)
NAN_BOXED(3,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(6145,16,FLEN)
NAN_BOXED(6145,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(6144,16,FLEN)
NAN_BOXED(6144,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(7167,16,FLEN)
NAN_BOXED(7167,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(6656,16,FLEN)
NAN_BOXED(6656,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(6655,16,FLEN)
NAN_BOXED(6655,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(6912,16,FLEN)
NAN_BOXED(6912,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(6399,16,FLEN)
NAN_BOXED(6399,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(7040,16,FLEN)
NAN_BOXED(7040,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(6271,16,FLEN)
NAN_BOXED(6271,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(7104,16,FLEN)
NAN_BOXED(7104,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(6207,16,FLEN)
NAN_BOXED(6207,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(7136,16,FLEN)
NAN_BOXED(7136,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(6175,16,FLEN)
NAN_BOXED(6175,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(7152,16,FLEN)
NAN_BOXED(7152,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(6159,16,FLEN)
NAN_BOXED(6159,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(7160,16,FLEN)
NAN_BOXED(7160,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(6151,16,FLEN)
NAN_BOXED(6151,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(7164,16,FLEN)
NAN_BOXED(7164,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(6147,16,FLEN)
NAN_BOXED(6147,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(7166,16,FLEN)
NAN_BOXED(7166,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2047,16,FLEN)
NAN_BOXED(2047,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1536,16,FLEN)
NAN_BOXED(1536,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1535,16,FLEN)
NAN_BOXED(1535,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1792,16,FLEN)
NAN_BOXED(1792,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1279,16,FLEN)
NAN_BOXED(1279,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1920,16,FLEN)
NAN_BOXED(1920,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1151,16,FLEN)
NAN_BOXED(1151,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1984,16,FLEN)
NAN_BOXED(1984,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1087,16,FLEN)
NAN_BOXED(1087,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2016,16,FLEN)
NAN_BOXED(2016,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1055,16,FLEN)
NAN_BOXED(1055,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2032,16,FLEN)
NAN_BOXED(2032,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1039,16,FLEN)
NAN_BOXED(1039,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2040,16,FLEN)
NAN_BOXED(2040,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1031,16,FLEN)
NAN_BOXED(1031,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2044,16,FLEN)
NAN_BOXED(2044,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1027,16,FLEN)
NAN_BOXED(1027,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2049,16,FLEN)
NAN_BOXED(2049,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2048,16,FLEN)
NAN_BOXED(2048,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3071,16,FLEN)
NAN_BOXED(3071,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2560,16,FLEN)
NAN_BOXED(2560,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2559,16,FLEN)
NAN_BOXED(2559,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2816,16,FLEN)
NAN_BOXED(2816,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2303,16,FLEN)
NAN_BOXED(2303,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2944,16,FLEN)
NAN_BOXED(2944,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2175,16,FLEN)
NAN_BOXED(2175,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3008,16,FLEN)
NAN_BOXED(3008,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2111,16,FLEN)
NAN_BOXED(2111,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3040,16,FLEN)
NAN_BOXED(3040,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2079,16,FLEN)
NAN_BOXED(2079,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3056,16,FLEN)
NAN_BOXED(3056,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2063,16,FLEN)
NAN_BOXED(2063,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3064,16,FLEN)
NAN_BOXED(3064,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2055,16,FLEN)
NAN_BOXED(2055,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3068,16,FLEN)
NAN_BOXED(3068,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(2051,16,FLEN)
NAN_BOXED(2051,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3070,16,FLEN)
NAN_BOXED(3070,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3073,16,FLEN)
NAN_BOXED(3073,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3072,16,FLEN)
NAN_BOXED(3072,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(4095,16,FLEN)
NAN_BOXED(4095,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3584,16,FLEN)
NAN_BOXED(3584,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3583,16,FLEN)
NAN_BOXED(3583,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3840,16,FLEN)
NAN_BOXED(3840,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3327,16,FLEN)
NAN_BOXED(3327,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3968,16,FLEN)
NAN_BOXED(3968,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3199,16,FLEN)
NAN_BOXED(3199,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(4032,16,FLEN)
NAN_BOXED(4032,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3135,16,FLEN)
NAN_BOXED(3135,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(4064,16,FLEN)
NAN_BOXED(4064,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3103,16,FLEN)
NAN_BOXED(3103,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(4080,16,FLEN)
NAN_BOXED(4080,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3087,16,FLEN)
NAN_BOXED(3087,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(4088,16,FLEN)
NAN_BOXED(4088,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3079,16,FLEN)
NAN_BOXED(3079,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(4092,16,FLEN)
NAN_BOXED(4092,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(3075,16,FLEN)
NAN_BOXED(3075,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(4094,16,FLEN)
NAN_BOXED(4094,16,FLEN)
NAN_BOXED(1,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33280,16,FLEN)
NAN_BOXED(33280,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33279,16,FLEN)
NAN_BOXED(33279,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33536,16,FLEN)
NAN_BOXED(33536,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33023,16,FLEN)
NAN_BOXED(33023,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33664,16,FLEN)
NAN_BOXED(33664,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32895,16,FLEN)
NAN_BOXED(32895,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33728,16,FLEN)
NAN_BOXED(33728,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33760,16,FLEN)
NAN_BOXED(33760,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32799,16,FLEN)
NAN_BOXED(32799,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33776,16,FLEN)
NAN_BOXED(33776,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33784,16,FLEN)
NAN_BOXED(33784,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32775,16,FLEN)
NAN_BOXED(32775,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33788,16,FLEN)
NAN_BOXED(33788,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32771,16,FLEN)
NAN_BOXED(32771,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(56321,16,FLEN)
NAN_BOXED(56321,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(56320,16,FLEN)
NAN_BOXED(56320,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(57343,16,FLEN)
NAN_BOXED(57343,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(56832,16,FLEN)
NAN_BOXED(56832,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(56831,16,FLEN)
NAN_BOXED(56831,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(57088,16,FLEN)
NAN_BOXED(57088,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(56575,16,FLEN)
NAN_BOXED(56575,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(57216,16,FLEN)
NAN_BOXED(57216,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(56447,16,FLEN)
NAN_BOXED(56447,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(57280,16,FLEN)
NAN_BOXED(57280,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(56383,16,FLEN)
NAN_BOXED(56383,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(57312,16,FLEN)
NAN_BOXED(57312,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(56351,16,FLEN)
NAN_BOXED(56351,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(57328,16,FLEN)
NAN_BOXED(57328,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(56335,16,FLEN)
NAN_BOXED(56335,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(57336,16,FLEN)
NAN_BOXED(57336,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(56327,16,FLEN)
NAN_BOXED(56327,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(57340,16,FLEN)
NAN_BOXED(57340,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(56323,16,FLEN)
NAN_BOXED(56323,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(57342,16,FLEN)
NAN_BOXED(57342,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34817,16,FLEN)
NAN_BOXED(34817,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34816,16,FLEN)
NAN_BOXED(34816,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35839,16,FLEN)
NAN_BOXED(35839,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35328,16,FLEN)
NAN_BOXED(35328,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35327,16,FLEN)
NAN_BOXED(35327,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35584,16,FLEN)
NAN_BOXED(35584,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35071,16,FLEN)
NAN_BOXED(35071,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35712,16,FLEN)
NAN_BOXED(35712,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34943,16,FLEN)
NAN_BOXED(34943,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35776,16,FLEN)
NAN_BOXED(35776,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34879,16,FLEN)
NAN_BOXED(34879,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35808,16,FLEN)
NAN_BOXED(35808,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34847,16,FLEN)
NAN_BOXED(34847,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35824,16,FLEN)
NAN_BOXED(35824,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34831,16,FLEN)
NAN_BOXED(34831,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35832,16,FLEN)
NAN_BOXED(35832,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34823,16,FLEN)
NAN_BOXED(34823,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35836,16,FLEN)
NAN_BOXED(35836,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(34819,16,FLEN)
NAN_BOXED(34819,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35838,16,FLEN)
NAN_BOXED(35838,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35841,16,FLEN)
NAN_BOXED(35841,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35840,16,FLEN)
NAN_BOXED(35840,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(36863,16,FLEN)
NAN_BOXED(36863,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(36352,16,FLEN)
NAN_BOXED(36352,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(36351,16,FLEN)
NAN_BOXED(36351,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(36608,16,FLEN)
NAN_BOXED(36608,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(36095,16,FLEN)
NAN_BOXED(36095,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(36736,16,FLEN)
NAN_BOXED(36736,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35967,16,FLEN)
NAN_BOXED(35967,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(36800,16,FLEN)
NAN_BOXED(36800,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35903,16,FLEN)
NAN_BOXED(35903,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(36832,16,FLEN)
NAN_BOXED(36832,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35871,16,FLEN)
NAN_BOXED(35871,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(36848,16,FLEN)
NAN_BOXED(36848,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35855,16,FLEN)
NAN_BOXED(35855,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(36856,16,FLEN)
NAN_BOXED(36856,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35847,16,FLEN)
NAN_BOXED(35847,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(36860,16,FLEN)
NAN_BOXED(36860,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(35843,16,FLEN)
NAN_BOXED(35843,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(36862,16,FLEN)
NAN_BOXED(36862,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(511,16,FLEN)
NAN_BOXED(511,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(512,16,FLEN)
NAN_BOXED(512,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(255,16,FLEN)
NAN_BOXED(255,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(768,16,FLEN)
NAN_BOXED(768,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(127,16,FLEN)
NAN_BOXED(127,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(896,16,FLEN)
NAN_BOXED(896,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(63,16,FLEN)
NAN_BOXED(63,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(960,16,FLEN)
NAN_BOXED(960,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(31,16,FLEN)
NAN_BOXED(31,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(992,16,FLEN)
NAN_BOXED(992,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(15,16,FLEN)
NAN_BOXED(15,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1008,16,FLEN)
NAN_BOXED(1008,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(7,16,FLEN)
NAN_BOXED(7,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1016,16,FLEN)
NAN_BOXED(1016,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3,16,FLEN)
NAN_BOXED(3,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1020,16,FLEN)
NAN_BOXED(1020,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(438,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(877,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(204,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(819,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(477,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(546,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(292,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(731,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(409,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(614,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(62463,16,FLEN)
NAN_BOXED(62463,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(61440,16,FLEN)
NAN_BOXED(61440,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(61951,16,FLEN)
NAN_BOXED(61951,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(61952,16,FLEN)
NAN_BOXED(61952,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(61695,16,FLEN)
NAN_BOXED(61695,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(62208,16,FLEN)
NAN_BOXED(62208,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(61567,16,FLEN)
NAN_BOXED(61567,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(62336,16,FLEN)
NAN_BOXED(62336,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(61503,16,FLEN)
NAN_BOXED(61503,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(62400,16,FLEN)
NAN_BOXED(62400,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(61471,16,FLEN)
NAN_BOXED(61471,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(62432,16,FLEN)
NAN_BOXED(62432,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(61455,16,FLEN)
NAN_BOXED(61455,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(62448,16,FLEN)
NAN_BOXED(62448,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(61447,16,FLEN)
NAN_BOXED(61447,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(62456,16,FLEN)
NAN_BOXED(62456,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(61443,16,FLEN)
NAN_BOXED(61443,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(62460,16,FLEN)
NAN_BOXED(62460,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(61441,16,FLEN)
NAN_BOXED(61441,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(62462,16,FLEN)
NAN_BOXED(62462,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2047,16,FLEN)
NAN_BOXED(2047,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1535,16,FLEN)
NAN_BOXED(1535,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1536,16,FLEN)
NAN_BOXED(1536,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1279,16,FLEN)
NAN_BOXED(1279,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1792,16,FLEN)
NAN_BOXED(1792,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1151,16,FLEN)
NAN_BOXED(1151,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1920,16,FLEN)
NAN_BOXED(1920,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1087,16,FLEN)
NAN_BOXED(1087,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1984,16,FLEN)
NAN_BOXED(1984,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1055,16,FLEN)
NAN_BOXED(1055,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2016,16,FLEN)
NAN_BOXED(2016,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1039,16,FLEN)
NAN_BOXED(1039,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2032,16,FLEN)
NAN_BOXED(2032,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1031,16,FLEN)
NAN_BOXED(1031,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2040,16,FLEN)
NAN_BOXED(2040,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1027,16,FLEN)
NAN_BOXED(1027,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2044,16,FLEN)
NAN_BOXED(2044,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3071,16,FLEN)
NAN_BOXED(3071,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2048,16,FLEN)
NAN_BOXED(2048,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2559,16,FLEN)
NAN_BOXED(2559,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2560,16,FLEN)
NAN_BOXED(2560,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2303,16,FLEN)
NAN_BOXED(2303,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2816,16,FLEN)
NAN_BOXED(2816,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2175,16,FLEN)
NAN_BOXED(2175,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2944,16,FLEN)
NAN_BOXED(2944,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2111,16,FLEN)
NAN_BOXED(2111,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3008,16,FLEN)
NAN_BOXED(3008,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2079,16,FLEN)
NAN_BOXED(2079,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3040,16,FLEN)
NAN_BOXED(3040,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2063,16,FLEN)
NAN_BOXED(2063,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3056,16,FLEN)
NAN_BOXED(3056,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2055,16,FLEN)
NAN_BOXED(2055,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3064,16,FLEN)
NAN_BOXED(3064,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2051,16,FLEN)
NAN_BOXED(2051,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3068,16,FLEN)
NAN_BOXED(3068,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(2049,16,FLEN)
NAN_BOXED(2049,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3070,16,FLEN)
NAN_BOXED(3070,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(4095,16,FLEN)
NAN_BOXED(4095,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3072,16,FLEN)
NAN_BOXED(3072,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3583,16,FLEN)
NAN_BOXED(3583,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3584,16,FLEN)
NAN_BOXED(3584,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3327,16,FLEN)
NAN_BOXED(3327,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3840,16,FLEN)
NAN_BOXED(3840,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3199,16,FLEN)
NAN_BOXED(3199,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3968,16,FLEN)
NAN_BOXED(3968,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3135,16,FLEN)
NAN_BOXED(3135,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(4032,16,FLEN)
NAN_BOXED(4032,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3103,16,FLEN)
NAN_BOXED(3103,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(4064,16,FLEN)
NAN_BOXED(4064,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3087,16,FLEN)
NAN_BOXED(3087,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(4080,16,FLEN)
NAN_BOXED(4080,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3079,16,FLEN)
NAN_BOXED(3079,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(4088,16,FLEN)
NAN_BOXED(4088,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3075,16,FLEN)
NAN_BOXED(3075,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(4092,16,FLEN)
NAN_BOXED(4092,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(3073,16,FLEN)
NAN_BOXED(3073,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(4094,16,FLEN)
NAN_BOXED(4094,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33279,16,FLEN)
NAN_BOXED(33279,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33280,16,FLEN)
NAN_BOXED(33280,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33023,16,FLEN)
NAN_BOXED(33023,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33536,16,FLEN)
NAN_BOXED(33536,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32895,16,FLEN)
NAN_BOXED(32895,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33664,16,FLEN)
NAN_BOXED(33664,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33728,16,FLEN)
NAN_BOXED(33728,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32799,16,FLEN)
NAN_BOXED(32799,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33760,16,FLEN)
NAN_BOXED(33760,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33776,16,FLEN)
NAN_BOXED(33776,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32775,16,FLEN)
NAN_BOXED(32775,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33784,16,FLEN)
NAN_BOXED(33784,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32771,16,FLEN)
NAN_BOXED(32771,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33788,16,FLEN)
NAN_BOXED(33788,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(33206,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(33645,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(32972,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(33587,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(33245,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(33314,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(33060,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(33499,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(33177,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(33382,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(44031,16,FLEN)
NAN_BOXED(44031,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(43008,16,FLEN)
NAN_BOXED(43008,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(43519,16,FLEN)
NAN_BOXED(43519,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(43520,16,FLEN)
NAN_BOXED(43520,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(43263,16,FLEN)
NAN_BOXED(43263,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(43776,16,FLEN)
NAN_BOXED(43776,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(43135,16,FLEN)
NAN_BOXED(43135,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(43904,16,FLEN)
NAN_BOXED(43904,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(43071,16,FLEN)
NAN_BOXED(43071,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(43968,16,FLEN)
NAN_BOXED(43968,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(43039,16,FLEN)
NAN_BOXED(43039,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(44000,16,FLEN)
NAN_BOXED(44000,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(43023,16,FLEN)
NAN_BOXED(43023,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(44016,16,FLEN)
NAN_BOXED(44016,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(43015,16,FLEN)
NAN_BOXED(43015,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(44024,16,FLEN)
NAN_BOXED(44024,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(43011,16,FLEN)
NAN_BOXED(43011,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(44028,16,FLEN)
NAN_BOXED(44028,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(43009,16,FLEN)
NAN_BOXED(43009,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(44030,16,FLEN)
NAN_BOXED(44030,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35839,16,FLEN)
NAN_BOXED(35839,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34816,16,FLEN)
NAN_BOXED(34816,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35327,16,FLEN)
NAN_BOXED(35327,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35328,16,FLEN)
NAN_BOXED(35328,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35071,16,FLEN)
NAN_BOXED(35071,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35584,16,FLEN)
NAN_BOXED(35584,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34943,16,FLEN)
NAN_BOXED(34943,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35712,16,FLEN)
NAN_BOXED(35712,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34879,16,FLEN)
NAN_BOXED(34879,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35776,16,FLEN)
NAN_BOXED(35776,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34847,16,FLEN)
NAN_BOXED(34847,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35808,16,FLEN)
NAN_BOXED(35808,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34831,16,FLEN)
NAN_BOXED(34831,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35824,16,FLEN)
NAN_BOXED(35824,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34823,16,FLEN)
NAN_BOXED(34823,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35832,16,FLEN)
NAN_BOXED(35832,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34819,16,FLEN)
NAN_BOXED(34819,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35836,16,FLEN)
NAN_BOXED(35836,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(34817,16,FLEN)
NAN_BOXED(34817,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35838,16,FLEN)
NAN_BOXED(35838,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(36863,16,FLEN)
NAN_BOXED(36863,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35840,16,FLEN)
NAN_BOXED(35840,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(36351,16,FLEN)
NAN_BOXED(36351,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(36352,16,FLEN)
NAN_BOXED(36352,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(36095,16,FLEN)
NAN_BOXED(36095,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(36608,16,FLEN)
NAN_BOXED(36608,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35967,16,FLEN)
NAN_BOXED(35967,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(36736,16,FLEN)
NAN_BOXED(36736,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35903,16,FLEN)
NAN_BOXED(35903,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(36800,16,FLEN)
NAN_BOXED(36800,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35871,16,FLEN)
NAN_BOXED(35871,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(36832,16,FLEN)
NAN_BOXED(36832,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35855,16,FLEN)
NAN_BOXED(35855,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(36848,16,FLEN)
NAN_BOXED(36848,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35847,16,FLEN)
NAN_BOXED(35847,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(36856,16,FLEN)
NAN_BOXED(36856,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35843,16,FLEN)
NAN_BOXED(35843,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(36860,16,FLEN)
NAN_BOXED(36860,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(35841,16,FLEN)
NAN_BOXED(35841,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(36862,16,FLEN)
NAN_BOXED(36862,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(512,16,FLEN)
NAN_BOXED(512,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(511,16,FLEN)
NAN_BOXED(511,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(768,16,FLEN)
NAN_BOXED(768,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(255,16,FLEN)
NAN_BOXED(255,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(896,16,FLEN)
NAN_BOXED(896,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(127,16,FLEN)
NAN_BOXED(127,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(960,16,FLEN)
NAN_BOXED(960,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(63,16,FLEN)
NAN_BOXED(63,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(992,16,FLEN)
NAN_BOXED(992,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(31,16,FLEN)
NAN_BOXED(31,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1008,16,FLEN)
NAN_BOXED(1008,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(15,16,FLEN)
NAN_BOXED(15,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1016,16,FLEN)
NAN_BOXED(1016,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(7,16,FLEN)
NAN_BOXED(7,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1020,16,FLEN)
NAN_BOXED(1020,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3,16,FLEN)
NAN_BOXED(3,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(1022,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(2046,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1025,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1462,16,FLEN)
NAN_BOXED(1462,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1901,16,FLEN)
NAN_BOXED(1901,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1228,16,FLEN)
NAN_BOXED(1228,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1843,16,FLEN)
NAN_BOXED(1843,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1501,16,FLEN)
NAN_BOXED(1501,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1570,16,FLEN)
NAN_BOXED(1570,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1316,16,FLEN)
NAN_BOXED(1316,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1755,16,FLEN)
NAN_BOXED(1755,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1433,16,FLEN)
NAN_BOXED(1433,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1638,16,FLEN)
NAN_BOXED(1638,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(38912,16,FLEN)
NAN_BOXED(38912,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(39935,16,FLEN)
NAN_BOXED(39935,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(39424,16,FLEN)
NAN_BOXED(39424,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(39423,16,FLEN)
NAN_BOXED(39423,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(39680,16,FLEN)
NAN_BOXED(39680,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(39167,16,FLEN)
NAN_BOXED(39167,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(39808,16,FLEN)
NAN_BOXED(39808,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(39039,16,FLEN)
NAN_BOXED(39039,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(39872,16,FLEN)
NAN_BOXED(39872,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(38975,16,FLEN)
NAN_BOXED(38975,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(39904,16,FLEN)
NAN_BOXED(39904,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(38943,16,FLEN)
NAN_BOXED(38943,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(39920,16,FLEN)
NAN_BOXED(39920,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(38927,16,FLEN)
NAN_BOXED(38927,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(39928,16,FLEN)
NAN_BOXED(39928,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(38919,16,FLEN)
NAN_BOXED(38919,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(39932,16,FLEN)
NAN_BOXED(39932,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(38915,16,FLEN)
NAN_BOXED(38915,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(39934,16,FLEN)
NAN_BOXED(39934,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(38913,16,FLEN)
NAN_BOXED(38913,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2047,16,FLEN)
NAN_BOXED(2047,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1536,16,FLEN)
NAN_BOXED(1536,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1535,16,FLEN)
NAN_BOXED(1535,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1792,16,FLEN)
NAN_BOXED(1792,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1279,16,FLEN)
NAN_BOXED(1279,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1920,16,FLEN)
NAN_BOXED(1920,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1151,16,FLEN)
NAN_BOXED(1151,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1984,16,FLEN)
NAN_BOXED(1984,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1087,16,FLEN)
NAN_BOXED(1087,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2016,16,FLEN)
NAN_BOXED(2016,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1055,16,FLEN)
NAN_BOXED(1055,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2032,16,FLEN)
NAN_BOXED(2032,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1039,16,FLEN)
NAN_BOXED(1039,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2040,16,FLEN)
NAN_BOXED(2040,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1031,16,FLEN)
NAN_BOXED(1031,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2044,16,FLEN)
NAN_BOXED(2044,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1027,16,FLEN)
NAN_BOXED(1027,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2048,16,FLEN)
NAN_BOXED(2048,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3071,16,FLEN)
NAN_BOXED(3071,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2560,16,FLEN)
NAN_BOXED(2560,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2559,16,FLEN)
NAN_BOXED(2559,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2816,16,FLEN)
NAN_BOXED(2816,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2303,16,FLEN)
NAN_BOXED(2303,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2944,16,FLEN)
NAN_BOXED(2944,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2175,16,FLEN)
NAN_BOXED(2175,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3008,16,FLEN)
NAN_BOXED(3008,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2111,16,FLEN)
NAN_BOXED(2111,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3040,16,FLEN)
NAN_BOXED(3040,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2079,16,FLEN)
NAN_BOXED(2079,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3056,16,FLEN)
NAN_BOXED(3056,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2063,16,FLEN)
NAN_BOXED(2063,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3064,16,FLEN)
NAN_BOXED(3064,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2055,16,FLEN)
NAN_BOXED(2055,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3068,16,FLEN)
NAN_BOXED(3068,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2051,16,FLEN)
NAN_BOXED(2051,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3070,16,FLEN)
NAN_BOXED(3070,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(2049,16,FLEN)
NAN_BOXED(2049,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3072,16,FLEN)
NAN_BOXED(3072,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4095,16,FLEN)
NAN_BOXED(4095,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3584,16,FLEN)
NAN_BOXED(3584,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3583,16,FLEN)
NAN_BOXED(3583,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3840,16,FLEN)
NAN_BOXED(3840,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3327,16,FLEN)
NAN_BOXED(3327,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3968,16,FLEN)
NAN_BOXED(3968,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3199,16,FLEN)
NAN_BOXED(3199,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4032,16,FLEN)
NAN_BOXED(4032,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3135,16,FLEN)
NAN_BOXED(3135,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4064,16,FLEN)
NAN_BOXED(4064,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3103,16,FLEN)
NAN_BOXED(3103,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4080,16,FLEN)
NAN_BOXED(4080,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3087,16,FLEN)
NAN_BOXED(3087,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4088,16,FLEN)
NAN_BOXED(4088,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3079,16,FLEN)
NAN_BOXED(3079,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4092,16,FLEN)
NAN_BOXED(4092,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3075,16,FLEN)
NAN_BOXED(3075,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4094,16,FLEN)
NAN_BOXED(4094,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(3073,16,FLEN)
NAN_BOXED(3073,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4096,16,FLEN)
NAN_BOXED(4096,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(5119,16,FLEN)
NAN_BOXED(5119,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4608,16,FLEN)
NAN_BOXED(4608,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4607,16,FLEN)
NAN_BOXED(4607,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4864,16,FLEN)
NAN_BOXED(4864,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4351,16,FLEN)
NAN_BOXED(4351,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4992,16,FLEN)
NAN_BOXED(4992,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4223,16,FLEN)
NAN_BOXED(4223,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(5056,16,FLEN)
NAN_BOXED(5056,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4159,16,FLEN)
NAN_BOXED(4159,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(5088,16,FLEN)
NAN_BOXED(5088,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4127,16,FLEN)
NAN_BOXED(4127,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(5104,16,FLEN)
NAN_BOXED(5104,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4111,16,FLEN)
NAN_BOXED(4111,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(5112,16,FLEN)
NAN_BOXED(5112,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4103,16,FLEN)
NAN_BOXED(4103,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(5116,16,FLEN)
NAN_BOXED(5116,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4099,16,FLEN)
NAN_BOXED(4099,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(5118,16,FLEN)
NAN_BOXED(5118,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(4097,16,FLEN)
NAN_BOXED(4097,16,FLEN)
NAN_BOXED(1024,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33280,16,FLEN)
NAN_BOXED(33280,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33279,16,FLEN)
NAN_BOXED(33279,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33536,16,FLEN)
NAN_BOXED(33536,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33023,16,FLEN)
NAN_BOXED(33023,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33664,16,FLEN)
NAN_BOXED(33664,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32895,16,FLEN)
NAN_BOXED(32895,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33728,16,FLEN)
NAN_BOXED(33728,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33760,16,FLEN)
NAN_BOXED(33760,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32799,16,FLEN)
NAN_BOXED(32799,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33776,16,FLEN)
NAN_BOXED(33776,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33784,16,FLEN)
NAN_BOXED(33784,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32775,16,FLEN)
NAN_BOXED(32775,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33788,16,FLEN)
NAN_BOXED(33788,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(32771,16,FLEN)
NAN_BOXED(32771,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34230,16,FLEN)
NAN_BOXED(34230,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34669,16,FLEN)
NAN_BOXED(34669,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33996,16,FLEN)
NAN_BOXED(33996,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34611,16,FLEN)
NAN_BOXED(34611,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34269,16,FLEN)
NAN_BOXED(34269,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34338,16,FLEN)
NAN_BOXED(34338,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34084,16,FLEN)
NAN_BOXED(34084,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34523,16,FLEN)
NAN_BOXED(34523,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34201,16,FLEN)
NAN_BOXED(34201,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34406,16,FLEN)
NAN_BOXED(34406,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(14336,16,FLEN)
NAN_BOXED(14336,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(15359,16,FLEN)
NAN_BOXED(15359,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(14848,16,FLEN)
NAN_BOXED(14848,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(14847,16,FLEN)
NAN_BOXED(14847,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(15104,16,FLEN)
NAN_BOXED(15104,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(14591,16,FLEN)
NAN_BOXED(14591,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(15232,16,FLEN)
NAN_BOXED(15232,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(14463,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(15296,16,FLEN)
NAN_BOXED(15296,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(14399,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(15328,16,FLEN)
NAN_BOXED(15328,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(14367,16,FLEN)
NAN_BOXED(14367,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(15344,16,FLEN)
NAN_BOXED(15344,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(14351,16,FLEN)
NAN_BOXED(14351,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(15352,16,FLEN)
NAN_BOXED(15352,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(14343,16,FLEN)
NAN_BOXED(14343,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(15356,16,FLEN)
NAN_BOXED(15356,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(14339,16,FLEN)
NAN_BOXED(14339,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(15358,16,FLEN)
NAN_BOXED(15358,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(14337,16,FLEN)
NAN_BOXED(14337,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34816,16,FLEN)
NAN_BOXED(34816,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35839,16,FLEN)
NAN_BOXED(35839,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35328,16,FLEN)
NAN_BOXED(35328,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35327,16,FLEN)
NAN_BOXED(35327,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35584,16,FLEN)
NAN_BOXED(35584,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35071,16,FLEN)
NAN_BOXED(35071,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35712,16,FLEN)
NAN_BOXED(35712,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34943,16,FLEN)
NAN_BOXED(34943,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35776,16,FLEN)
NAN_BOXED(35776,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34879,16,FLEN)
NAN_BOXED(34879,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35808,16,FLEN)
NAN_BOXED(35808,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34847,16,FLEN)
NAN_BOXED(34847,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35824,16,FLEN)
NAN_BOXED(35824,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34831,16,FLEN)
NAN_BOXED(34831,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35832,16,FLEN)
NAN_BOXED(35832,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34823,16,FLEN)
NAN_BOXED(34823,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35836,16,FLEN)
NAN_BOXED(35836,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34819,16,FLEN)
NAN_BOXED(34819,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35838,16,FLEN)
NAN_BOXED(35838,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(34817,16,FLEN)
NAN_BOXED(34817,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35840,16,FLEN)
NAN_BOXED(35840,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36863,16,FLEN)
NAN_BOXED(36863,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36352,16,FLEN)
NAN_BOXED(36352,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36351,16,FLEN)
NAN_BOXED(36351,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36608,16,FLEN)
NAN_BOXED(36608,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36095,16,FLEN)
NAN_BOXED(36095,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36736,16,FLEN)
NAN_BOXED(36736,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35967,16,FLEN)
NAN_BOXED(35967,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36800,16,FLEN)
NAN_BOXED(36800,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35903,16,FLEN)
NAN_BOXED(35903,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36832,16,FLEN)
NAN_BOXED(36832,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35871,16,FLEN)
NAN_BOXED(35871,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36848,16,FLEN)
NAN_BOXED(36848,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35855,16,FLEN)
NAN_BOXED(35855,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36856,16,FLEN)
NAN_BOXED(36856,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35847,16,FLEN)
NAN_BOXED(35847,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36860,16,FLEN)
NAN_BOXED(36860,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35843,16,FLEN)
NAN_BOXED(35843,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36862,16,FLEN)
NAN_BOXED(36862,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(35841,16,FLEN)
NAN_BOXED(35841,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36864,16,FLEN)
NAN_BOXED(36864,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(37887,16,FLEN)
NAN_BOXED(37887,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(37376,16,FLEN)
NAN_BOXED(37376,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(37375,16,FLEN)
NAN_BOXED(37375,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(37632,16,FLEN)
NAN_BOXED(37632,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(37119,16,FLEN)
NAN_BOXED(37119,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(37760,16,FLEN)
NAN_BOXED(37760,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36991,16,FLEN)
NAN_BOXED(36991,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(37824,16,FLEN)
NAN_BOXED(37824,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36927,16,FLEN)
NAN_BOXED(36927,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(37856,16,FLEN)
NAN_BOXED(37856,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36895,16,FLEN)
NAN_BOXED(36895,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(37872,16,FLEN)
NAN_BOXED(37872,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36879,16,FLEN)
NAN_BOXED(36879,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(37880,16,FLEN)
NAN_BOXED(37880,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36871,16,FLEN)
NAN_BOXED(36871,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(37884,16,FLEN)
NAN_BOXED(37884,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36867,16,FLEN)
NAN_BOXED(36867,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(37886,16,FLEN)
NAN_BOXED(37886,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(36865,16,FLEN)
NAN_BOXED(36865,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(7167,16,FLEN)
NAN_BOXED(7167,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(6144,16,FLEN)
NAN_BOXED(6144,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(6655,16,FLEN)
NAN_BOXED(6655,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(6656,16,FLEN)
NAN_BOXED(6656,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(6399,16,FLEN)
NAN_BOXED(6399,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(6912,16,FLEN)
NAN_BOXED(6912,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(6271,16,FLEN)
NAN_BOXED(6271,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(7040,16,FLEN)
NAN_BOXED(7040,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(6207,16,FLEN)
NAN_BOXED(6207,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(7104,16,FLEN)
NAN_BOXED(7104,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(6175,16,FLEN)
NAN_BOXED(6175,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(7136,16,FLEN)
NAN_BOXED(7136,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(6159,16,FLEN)
NAN_BOXED(6159,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(7152,16,FLEN)
NAN_BOXED(7152,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(6151,16,FLEN)
NAN_BOXED(6151,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(7160,16,FLEN)
NAN_BOXED(7160,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(6147,16,FLEN)
NAN_BOXED(6147,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(7164,16,FLEN)
NAN_BOXED(7164,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(6145,16,FLEN)
NAN_BOXED(6145,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(7166,16,FLEN)
NAN_BOXED(7166,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(60415,16,FLEN)
NAN_BOXED(60415,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(59392,16,FLEN)
NAN_BOXED(59392,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(59903,16,FLEN)
NAN_BOXED(59903,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(59904,16,FLEN)
NAN_BOXED(59904,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(59647,16,FLEN)
NAN_BOXED(59647,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(60160,16,FLEN)
NAN_BOXED(60160,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(59519,16,FLEN)
NAN_BOXED(59519,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(60288,16,FLEN)
NAN_BOXED(60288,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(59455,16,FLEN)
NAN_BOXED(59455,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(60352,16,FLEN)
NAN_BOXED(60352,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(59423,16,FLEN)
NAN_BOXED(59423,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(60384,16,FLEN)
NAN_BOXED(60384,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(59407,16,FLEN)
NAN_BOXED(59407,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(60400,16,FLEN)
NAN_BOXED(60400,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(59399,16,FLEN)
NAN_BOXED(59399,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(60408,16,FLEN)
NAN_BOXED(60408,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(59395,16,FLEN)
NAN_BOXED(59395,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(60412,16,FLEN)
NAN_BOXED(60412,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(59393,16,FLEN)
NAN_BOXED(59393,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(60414,16,FLEN)
NAN_BOXED(60414,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27647,16,FLEN)
NAN_BOXED(27647,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26624,16,FLEN)
NAN_BOXED(26624,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27135,16,FLEN)
NAN_BOXED(27135,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27136,16,FLEN)
NAN_BOXED(27136,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26879,16,FLEN)
NAN_BOXED(26879,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27392,16,FLEN)
NAN_BOXED(27392,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26751,16,FLEN)
NAN_BOXED(26751,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27520,16,FLEN)
NAN_BOXED(27520,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26687,16,FLEN)
NAN_BOXED(26687,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27584,16,FLEN)
NAN_BOXED(27584,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26655,16,FLEN)
NAN_BOXED(26655,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27616,16,FLEN)
NAN_BOXED(27616,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26639,16,FLEN)
NAN_BOXED(26639,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27632,16,FLEN)
NAN_BOXED(27632,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26631,16,FLEN)
NAN_BOXED(26631,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27640,16,FLEN)
NAN_BOXED(27640,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26627,16,FLEN)
NAN_BOXED(26627,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27644,16,FLEN)
NAN_BOXED(27644,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(26625,16,FLEN)
NAN_BOXED(26625,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27646,16,FLEN)
NAN_BOXED(27646,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28671,16,FLEN)
NAN_BOXED(28671,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27648,16,FLEN)
NAN_BOXED(27648,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28159,16,FLEN)
NAN_BOXED(28159,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28160,16,FLEN)
NAN_BOXED(28160,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27903,16,FLEN)
NAN_BOXED(27903,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28416,16,FLEN)
NAN_BOXED(28416,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27775,16,FLEN)
NAN_BOXED(27775,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28544,16,FLEN)
NAN_BOXED(28544,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27711,16,FLEN)
NAN_BOXED(27711,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28608,16,FLEN)
NAN_BOXED(28608,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27679,16,FLEN)
NAN_BOXED(27679,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28640,16,FLEN)
NAN_BOXED(28640,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27663,16,FLEN)
NAN_BOXED(27663,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28656,16,FLEN)
NAN_BOXED(28656,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27655,16,FLEN)
NAN_BOXED(27655,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28664,16,FLEN)
NAN_BOXED(28664,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27651,16,FLEN)
NAN_BOXED(27651,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28668,16,FLEN)
NAN_BOXED(28668,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27649,16,FLEN)
NAN_BOXED(27649,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28670,16,FLEN)
NAN_BOXED(28670,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29695,16,FLEN)
NAN_BOXED(29695,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28672,16,FLEN)
NAN_BOXED(28672,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29183,16,FLEN)
NAN_BOXED(29183,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29184,16,FLEN)
NAN_BOXED(29184,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28927,16,FLEN)
NAN_BOXED(28927,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29440,16,FLEN)
NAN_BOXED(29440,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28799,16,FLEN)
NAN_BOXED(28799,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29568,16,FLEN)
NAN_BOXED(29568,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28735,16,FLEN)
NAN_BOXED(28735,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29632,16,FLEN)
NAN_BOXED(29632,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28703,16,FLEN)
NAN_BOXED(28703,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29664,16,FLEN)
NAN_BOXED(29664,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28687,16,FLEN)
NAN_BOXED(28687,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29680,16,FLEN)
NAN_BOXED(29680,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28679,16,FLEN)
NAN_BOXED(28679,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29688,16,FLEN)
NAN_BOXED(29688,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28675,16,FLEN)
NAN_BOXED(28675,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29692,16,FLEN)
NAN_BOXED(29692,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(28673,16,FLEN)
NAN_BOXED(28673,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29694,16,FLEN)
NAN_BOXED(29694,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30719,16,FLEN)
NAN_BOXED(30719,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29696,16,FLEN)
NAN_BOXED(29696,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30207,16,FLEN)
NAN_BOXED(30207,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30208,16,FLEN)
NAN_BOXED(30208,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29951,16,FLEN)
NAN_BOXED(29951,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30464,16,FLEN)
NAN_BOXED(30464,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29823,16,FLEN)
NAN_BOXED(29823,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30592,16,FLEN)
NAN_BOXED(30592,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29759,16,FLEN)
NAN_BOXED(29759,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30656,16,FLEN)
NAN_BOXED(30656,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29727,16,FLEN)
NAN_BOXED(29727,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30688,16,FLEN)
NAN_BOXED(30688,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29711,16,FLEN)
NAN_BOXED(29711,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30704,16,FLEN)
NAN_BOXED(30704,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29703,16,FLEN)
NAN_BOXED(29703,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30712,16,FLEN)
NAN_BOXED(30712,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29699,16,FLEN)
NAN_BOXED(29699,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30716,16,FLEN)
NAN_BOXED(30716,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(29697,16,FLEN)
NAN_BOXED(29697,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30718,16,FLEN)
NAN_BOXED(30718,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30720,16,FLEN)
NAN_BOXED(30720,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31231,16,FLEN)
NAN_BOXED(31231,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31232,16,FLEN)
NAN_BOXED(31232,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30975,16,FLEN)
NAN_BOXED(30975,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31488,16,FLEN)
NAN_BOXED(31488,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30847,16,FLEN)
NAN_BOXED(30847,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31616,16,FLEN)
NAN_BOXED(31616,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30783,16,FLEN)
NAN_BOXED(30783,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31680,16,FLEN)
NAN_BOXED(31680,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30751,16,FLEN)
NAN_BOXED(30751,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31712,16,FLEN)
NAN_BOXED(31712,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30735,16,FLEN)
NAN_BOXED(30735,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31728,16,FLEN)
NAN_BOXED(31728,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30727,16,FLEN)
NAN_BOXED(30727,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31736,16,FLEN)
NAN_BOXED(31736,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30723,16,FLEN)
NAN_BOXED(30723,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31740,16,FLEN)
NAN_BOXED(31740,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33279,16,FLEN)
NAN_BOXED(33279,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33280,16,FLEN)
NAN_BOXED(33280,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33023,16,FLEN)
NAN_BOXED(33023,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33536,16,FLEN)
NAN_BOXED(33536,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32895,16,FLEN)
NAN_BOXED(32895,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33664,16,FLEN)
NAN_BOXED(33664,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33728,16,FLEN)
NAN_BOXED(33728,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32799,16,FLEN)
NAN_BOXED(32799,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33760,16,FLEN)
NAN_BOXED(33760,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33776,16,FLEN)
NAN_BOXED(33776,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32775,16,FLEN)
NAN_BOXED(32775,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33784,16,FLEN)
NAN_BOXED(33784,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(32771,16,FLEN)
NAN_BOXED(32771,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33788,16,FLEN)
NAN_BOXED(33788,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(49151,16,FLEN)
NAN_BOXED(49151,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(48128,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(48639,16,FLEN)
NAN_BOXED(48639,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(48640,16,FLEN)
NAN_BOXED(48640,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(48383,16,FLEN)
NAN_BOXED(48383,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(48896,16,FLEN)
NAN_BOXED(48896,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(48255,16,FLEN)
NAN_BOXED(48255,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(49024,16,FLEN)
NAN_BOXED(49024,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(48191,16,FLEN)
NAN_BOXED(48191,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(49088,16,FLEN)
NAN_BOXED(49088,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(48159,16,FLEN)
NAN_BOXED(48159,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(49120,16,FLEN)
NAN_BOXED(49120,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(48143,16,FLEN)
NAN_BOXED(48143,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(49136,16,FLEN)
NAN_BOXED(49136,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(48135,16,FLEN)
NAN_BOXED(48135,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(49144,16,FLEN)
NAN_BOXED(49144,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(48131,16,FLEN)
NAN_BOXED(48131,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(49148,16,FLEN)
NAN_BOXED(49148,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(48129,16,FLEN)
NAN_BOXED(48129,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(49150,16,FLEN)
NAN_BOXED(49150,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64510,16,FLEN)
NAN_BOXED(64510,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63489,16,FLEN)
NAN_BOXED(63489,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63926,16,FLEN)
NAN_BOXED(63926,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64365,16,FLEN)
NAN_BOXED(64365,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63692,16,FLEN)
NAN_BOXED(63692,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64307,16,FLEN)
NAN_BOXED(64307,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63965,16,FLEN)
NAN_BOXED(63965,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64034,16,FLEN)
NAN_BOXED(64034,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63780,16,FLEN)
NAN_BOXED(63780,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64219,16,FLEN)
NAN_BOXED(64219,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63897,16,FLEN)
NAN_BOXED(63897,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64102,16,FLEN)
NAN_BOXED(64102,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(43007,16,FLEN)
NAN_BOXED(43007,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(41984,16,FLEN)
NAN_BOXED(41984,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(42495,16,FLEN)
NAN_BOXED(42495,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(42496,16,FLEN)
NAN_BOXED(42496,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(42239,16,FLEN)
NAN_BOXED(42239,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(42752,16,FLEN)
NAN_BOXED(42752,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(42111,16,FLEN)
NAN_BOXED(42111,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(42880,16,FLEN)
NAN_BOXED(42880,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(42047,16,FLEN)
NAN_BOXED(42047,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(42944,16,FLEN)
NAN_BOXED(42944,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(42015,16,FLEN)
NAN_BOXED(42015,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(42976,16,FLEN)
NAN_BOXED(42976,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(41999,16,FLEN)
NAN_BOXED(41999,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(42992,16,FLEN)
NAN_BOXED(42992,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(41991,16,FLEN)
NAN_BOXED(41991,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(43000,16,FLEN)
NAN_BOXED(43000,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(41987,16,FLEN)
NAN_BOXED(41987,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(43004,16,FLEN)
NAN_BOXED(43004,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(41985,16,FLEN)
NAN_BOXED(41985,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(43006,16,FLEN)
NAN_BOXED(43006,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60415,16,FLEN)
NAN_BOXED(60415,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(59392,16,FLEN)
NAN_BOXED(59392,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(59903,16,FLEN)
NAN_BOXED(59903,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(59904,16,FLEN)
NAN_BOXED(59904,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(59647,16,FLEN)
NAN_BOXED(59647,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60160,16,FLEN)
NAN_BOXED(60160,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(59519,16,FLEN)
NAN_BOXED(59519,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60288,16,FLEN)
NAN_BOXED(60288,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(59455,16,FLEN)
NAN_BOXED(59455,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60352,16,FLEN)
NAN_BOXED(60352,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(59423,16,FLEN)
NAN_BOXED(59423,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60384,16,FLEN)
NAN_BOXED(60384,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(59407,16,FLEN)
NAN_BOXED(59407,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60400,16,FLEN)
NAN_BOXED(60400,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(59399,16,FLEN)
NAN_BOXED(59399,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60408,16,FLEN)
NAN_BOXED(60408,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(59395,16,FLEN)
NAN_BOXED(59395,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60412,16,FLEN)
NAN_BOXED(60412,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(59393,16,FLEN)
NAN_BOXED(59393,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60414,16,FLEN)
NAN_BOXED(60414,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61439,16,FLEN)
NAN_BOXED(61439,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60416,16,FLEN)
NAN_BOXED(60416,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60927,16,FLEN)
NAN_BOXED(60927,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60928,16,FLEN)
NAN_BOXED(60928,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60671,16,FLEN)
NAN_BOXED(60671,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61184,16,FLEN)
NAN_BOXED(61184,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60543,16,FLEN)
NAN_BOXED(60543,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61312,16,FLEN)
NAN_BOXED(61312,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60479,16,FLEN)
NAN_BOXED(60479,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61376,16,FLEN)
NAN_BOXED(61376,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60447,16,FLEN)
NAN_BOXED(60447,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61408,16,FLEN)
NAN_BOXED(61408,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60431,16,FLEN)
NAN_BOXED(60431,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61424,16,FLEN)
NAN_BOXED(61424,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60423,16,FLEN)
NAN_BOXED(60423,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61432,16,FLEN)
NAN_BOXED(61432,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60419,16,FLEN)
NAN_BOXED(60419,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61436,16,FLEN)
NAN_BOXED(61436,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(60417,16,FLEN)
NAN_BOXED(60417,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61438,16,FLEN)
NAN_BOXED(61438,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62463,16,FLEN)
NAN_BOXED(62463,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61440,16,FLEN)
NAN_BOXED(61440,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61951,16,FLEN)
NAN_BOXED(61951,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61952,16,FLEN)
NAN_BOXED(61952,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61695,16,FLEN)
NAN_BOXED(61695,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62208,16,FLEN)
NAN_BOXED(62208,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61567,16,FLEN)
NAN_BOXED(61567,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62336,16,FLEN)
NAN_BOXED(62336,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61503,16,FLEN)
NAN_BOXED(61503,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62400,16,FLEN)
NAN_BOXED(62400,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61471,16,FLEN)
NAN_BOXED(61471,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62432,16,FLEN)
NAN_BOXED(62432,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61455,16,FLEN)
NAN_BOXED(61455,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62448,16,FLEN)
NAN_BOXED(62448,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61447,16,FLEN)
NAN_BOXED(61447,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62456,16,FLEN)
NAN_BOXED(62456,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61443,16,FLEN)
NAN_BOXED(61443,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62460,16,FLEN)
NAN_BOXED(62460,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(61441,16,FLEN)
NAN_BOXED(61441,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62462,16,FLEN)
NAN_BOXED(62462,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63487,16,FLEN)
NAN_BOXED(63487,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62464,16,FLEN)
NAN_BOXED(62464,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62975,16,FLEN)
NAN_BOXED(62975,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62976,16,FLEN)
NAN_BOXED(62976,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62719,16,FLEN)
NAN_BOXED(62719,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63232,16,FLEN)
NAN_BOXED(63232,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62591,16,FLEN)
NAN_BOXED(62591,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63360,16,FLEN)
NAN_BOXED(63360,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62527,16,FLEN)
NAN_BOXED(62527,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63424,16,FLEN)
NAN_BOXED(63424,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62495,16,FLEN)
NAN_BOXED(62495,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63456,16,FLEN)
NAN_BOXED(63456,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62479,16,FLEN)
NAN_BOXED(62479,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63472,16,FLEN)
NAN_BOXED(63472,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62471,16,FLEN)
NAN_BOXED(62471,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63480,16,FLEN)
NAN_BOXED(63480,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62467,16,FLEN)
NAN_BOXED(62467,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63484,16,FLEN)
NAN_BOXED(63484,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(62465,16,FLEN)
NAN_BOXED(62465,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63486,16,FLEN)
NAN_BOXED(63486,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63488,16,FLEN)
NAN_BOXED(63488,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63999,16,FLEN)
NAN_BOXED(63999,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64000,16,FLEN)
NAN_BOXED(64000,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63743,16,FLEN)
NAN_BOXED(63743,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64256,16,FLEN)
NAN_BOXED(64256,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63615,16,FLEN)
NAN_BOXED(63615,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64384,16,FLEN)
NAN_BOXED(64384,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63551,16,FLEN)
NAN_BOXED(63551,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64448,16,FLEN)
NAN_BOXED(64448,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63519,16,FLEN)
NAN_BOXED(63519,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64480,16,FLEN)
NAN_BOXED(64480,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63503,16,FLEN)
NAN_BOXED(63503,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64496,16,FLEN)
NAN_BOXED(64496,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63495,16,FLEN)
NAN_BOXED(63495,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64504,16,FLEN)
NAN_BOXED(64504,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(63491,16,FLEN)
NAN_BOXED(63491,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64508,16,FLEN)
NAN_BOXED(64508,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33279,16,FLEN)
NAN_BOXED(33279,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33280,16,FLEN)
NAN_BOXED(33280,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33023,16,FLEN)
NAN_BOXED(33023,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33536,16,FLEN)
NAN_BOXED(33536,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(32895,16,FLEN)
NAN_BOXED(32895,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33664,16,FLEN)
NAN_BOXED(33664,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33728,16,FLEN)
NAN_BOXED(33728,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(32799,16,FLEN)
NAN_BOXED(32799,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33760,16,FLEN)
NAN_BOXED(33760,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33776,16,FLEN)
NAN_BOXED(33776,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(32775,16,FLEN)
NAN_BOXED(32775,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33784,16,FLEN)
NAN_BOXED(33784,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(32771,16,FLEN)
NAN_BOXED(32771,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33788,16,FLEN)
NAN_BOXED(33788,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(64511,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(1023,16,FLEN)
NAN_BOXED(0,16,FLEN)
NAN_BOXED(512,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_14:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_15:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_16:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_17:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_18:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_19:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_20:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_21:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_22:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_23:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_24:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_25:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_26:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_27:
    .fill 144*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
