<html><body><samp><pre>
<!@TC:1574130082>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\Program Files\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAL5TRF

# Tue Nov 19 10:21:22 2019

#Implementation: impl_pwm

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1574130082> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1574130082> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: : <!@TM:1574130082> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:1574130082> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module pwm_rgbled
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:108:7:108:14:@N:CG364:@XP_MSG">pwm_rgbled.v(108)</a><!@TM:1574130082> | Synthesizing module counter in library work.

	MODE=24'b011100110110000101110111
	COUNTER_NUM=32'b00000000101101110001101100000000
	INIT_NUM=32'b00000000000000000000000000000000
	STEP=32'b00000000000000000000001111101000
   Generated name = counter_saw_12000000s_0s_1000s
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:134:4:134:10:@W:CL169:@XP_MSG">pwm_rgbled.v(134)</a><!@TM:1574130082> | Pruning unused register rvcntnum_tri[31:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:108:7:108:14:@N:CG364:@XP_MSG">pwm_rgbled.v(108)</a><!@TM:1574130082> | Synthesizing module counter in library work.

	MODE=24'b011101000111001001101001
	COUNTER_NUM=32'b00000001011011100011011000000000
	INIT_NUM=32'b00000000000000000000000000000000
	STEP=32'b00000000000000000000000000000001
   Generated name = counter_tri_24000000s_0s_1s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:108:7:108:14:@N:CG364:@XP_MSG">pwm_rgbled.v(108)</a><!@TM:1574130082> | Synthesizing module counter in library work.

	MODE=24'b011101000111001001101001
	COUNTER_NUM=32'b00000001011011100011011000000000
	INIT_NUM=32'b00000000011110100001001000000000
	STEP=32'b00000000000000000000000000000001
   Generated name = counter_tri_24000000s_8000000s_1s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:108:7:108:14:@N:CG364:@XP_MSG">pwm_rgbled.v(108)</a><!@TM:1574130082> | Synthesizing module counter in library work.

	MODE=24'b011101000111001001101001
	COUNTER_NUM=32'b00000001011011100011011000000000
	INIT_NUM=32'b00000000111101000010010000000000
	STEP=32'b00000000000000000000000000000001
   Generated name = counter_tri_24000000s_16000000s_1s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:30:7:30:17:@N:CG364:@XP_MSG">pwm_rgbled.v(30)</a><!@TM:1574130082> | Synthesizing module pwm_rgbled in library work.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@N:CL189:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Register bit rvcntnum_saw[31] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@N:CL189:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Register bit rvcntnum_saw[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@N:CL189:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Register bit rvcntnum_saw[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@N:CL189:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Register bit rvcntnum_saw[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@N:CL189:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Register bit rvcntnum_saw[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@N:CL189:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Register bit rvcntnum_saw[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@N:CL189:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Register bit rvcntnum_saw[25] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL279:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Pruning register bits 31 to 25 of rvcntnum_saw[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@N:CL189:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Register bit rvcntnum_saw[31] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@N:CL189:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Register bit rvcntnum_saw[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@N:CL189:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Register bit rvcntnum_saw[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@N:CL189:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Register bit rvcntnum_saw[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@N:CL189:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Register bit rvcntnum_saw[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@N:CL189:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Register bit rvcntnum_saw[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@N:CL189:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Register bit rvcntnum_saw[25] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL279:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Pruning register bits 31 to 25 of rvcntnum_saw[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL279:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Pruning register bits 31 to 25 of rvcntnum_saw[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL190:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Optimizing register bit rvcntnum_saw[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL279:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Pruning register bits 31 to 24 of rvcntnum_saw[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\pwm_rgbled.v:122:4:122:10:@W:CL279:@XP_MSG">pwm_rgbled.v(122)</a><!@TM:1574130082> | Pruning register bits 2 to 0 of rvcntnum_saw[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 19 10:21:22 2019

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1574130082> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 19 10:21:22 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 19 10:21:22 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1574130082>

@A: : <!@TM:1574130082> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport4_head></a>Linked File: <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\impl_pwm\synlog\impl_pwm_multi_srs_gen.srr:@XP_FILE">impl_pwm_multi_srs_gen.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1574130082>

@A: : <!@TM:1574130083> | premap output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
<a name=mapperReport5_head></a>Linked File: <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\impl_pwm\synlog\impl_pwm_premap.srr:@XP_FILE">impl_pwm_premap.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1574130082>

@A: : <!@TM:1574130083> | fpga_mapper output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
<a name=mapperReport7_head></a>Linked File: <a href="D:\Project\Verilog\STEP\series_courses\02_PWM\impl_pwm\synlog\impl_pwm_fpga_mapper.srr:@XP_FILE">impl_pwm_fpga_mapper.srr</a>

</pre></samp></body></html>
