// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_ea_e
//
// Generated
//  by:  wig
//  on:  Wed Aug  4 11:15:41 2004
//  cmd: H:/work/mix_new/MIX/mix_0.pl -strip -nodelta ../../constant.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_ea_e.v,v 1.2 2004/08/04 13:22:32 wig Exp $
// $Date: 2004/08/04 13:22:32 $
// $Log: inst_ea_e.v,v $
// Revision 1.2  2004/08/04 13:22:32  wig
// Updated constant testcase
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.42 2004/08/02 07:13:40 wig Exp 
//
// Generator: mix_0.pl Revision: 1.32 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_ea_e
//

	// No `defines in this module

module inst_ea_e
	//
	// Generated module inst_ea
	//
		(
		bad_width_p,
		const_06_p,
		const_07_p,
		zero_dup_e
		);
		// Generated Module Inputs:
		input	[7:0]	bad_width_p;
		input	[6:0]	const_06_p;
		input	[5:0]	const_07_p;
		input		zero_dup_e;
		// Generated Wires:
		wire	[7:0]	bad_width_p;
		wire	[6:0]	const_06_p;
		wire	[5:0]	const_07_p;
		wire		zero_dup_e;
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings


endmodule
//
// End of Generated Module rtl of inst_ea_e
//
//
//!End of Module/s
// --------------------------------------------------------------
