

================================================================
== Vivado HLS Report for 'vadd'
================================================================
* Date:           Fri Sep 16 15:39:30 2022

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vadd_tl_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|      2113|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|       265|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|     2782|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        2|      -|      828|     1132|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|     2470|    -|
|Register         |        -|      -|     5819|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        2|      0|     6647|     6384|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |    ~0   |      0|    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+-----+-----+
    |       Instance       |       Module       | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------+--------------------+---------+-------+-----+-----+
    |vadd_control_s_axi_U  |vadd_control_s_axi  |        0|      0|  316|  552|
    |vadd_gmem0_m_axi_U    |vadd_gmem0_m_axi    |        2|      0|  512|  580|
    +----------------------+--------------------+---------+-------+-----+-----+
    |Total                 |                    |        2|      0|  828| 1132|
    +----------------------+--------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |a2_sum1_fu_683_p2    |     +    |      0|  0|  71|          64|          64|
    |a2_sum2_fu_728_p2    |     +    |      0|  0|  71|          64|          64|
    |a2_sum3_fu_773_p2    |     +    |      0|  0|  71|          64|          64|
    |a2_sum4_fu_818_p2    |     +    |      0|  0|  71|          64|          64|
    |a2_sum5_fu_863_p2    |     +    |      0|  0|  71|          64|          64|
    |a2_sum6_fu_908_p2    |     +    |      0|  0|  71|          64|          64|
    |a2_sum7_fu_638_p2    |     +    |      0|  0|  71|          64|          64|
    |a2_sum8_fu_951_p2    |     +    |      0|  0|  71|          64|          64|
    |a2_sum_fu_1007_p2    |     +    |      0|  0|  71|          64|          64|
    |b4_sum1_fu_694_p2    |     +    |      0|  0|  71|          64|          64|
    |b4_sum2_fu_739_p2    |     +    |      0|  0|  71|          64|          64|
    |b4_sum3_fu_784_p2    |     +    |      0|  0|  71|          64|          64|
    |b4_sum4_fu_829_p2    |     +    |      0|  0|  71|          64|          64|
    |b4_sum5_fu_874_p2    |     +    |      0|  0|  71|          64|          64|
    |b4_sum6_fu_919_p2    |     +    |      0|  0|  71|          64|          64|
    |b4_sum7_fu_962_p2    |     +    |      0|  0|  71|          64|          64|
    |b4_sum8_fu_649_p2    |     +    |      0|  0|  71|          64|          64|
    |b4_sum_fu_1024_p2    |     +    |      0|  0|  71|          64|          64|
    |c6_sum1_fu_704_p2    |     +    |      0|  0|  71|          64|          64|
    |c6_sum2_fu_749_p2    |     +    |      0|  0|  71|          64|          64|
    |c6_sum3_fu_794_p2    |     +    |      0|  0|  71|          64|          64|
    |c6_sum4_fu_839_p2    |     +    |      0|  0|  71|          64|          64|
    |c6_sum5_fu_884_p2    |     +    |      0|  0|  71|          64|          64|
    |c6_sum6_fu_930_p2    |     +    |      0|  0|  71|          64|          64|
    |c6_sum7_fu_973_p2    |     +    |      0|  0|  71|          64|          64|
    |c6_sum9_fu_659_p2    |     +    |      0|  0|  71|          64|          64|
    |c6_sum_fu_1034_p2    |     +    |      0|  0|  71|          64|          64|
    |i_2_fu_984_p2        |     +    |      0|  0|  39|          32|           4|
    |i_3_fu_1018_p2       |     +    |      0|  0|  39|          32|           1|
    |i_5_op_op_fu_559_p2  |     +    |      0|  0|  39|          32|           3|
    |tmp_10_fu_804_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_13_fu_849_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_16_fu_894_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_19_fu_990_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_22_fu_994_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_25_fu_1044_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_2_fu_669_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_5_fu_714_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_8_fu_759_p2      |     +    |      0|  0|  39|          32|          32|
    |p_neg_fu_573_p2      |     -    |      0|  0|  39|           4|          32|
    |p_neg_t_fu_589_p2    |     -    |      0|  0|  36|           1|          29|
    |tmp_23_fu_998_p2     |   icmp   |      0|  0|  20|          32|          32|
    |tmp_35_fu_629_p2     |   icmp   |      0|  0|  20|          32|          32|
    |tmp_11_fu_808_p2     |    or    |      0|  0|  32|          32|           3|
    |tmp_14_fu_853_p2     |    or    |      0|  0|  32|          32|           3|
    |tmp_17_fu_898_p2     |    or    |      0|  0|  32|          32|           3|
    |tmp_20_fu_941_p2     |    or    |      0|  0|  32|          32|           3|
    |tmp_3_fu_673_p2      |    or    |      0|  0|  32|          32|           1|
    |tmp_6_fu_718_p2      |    or    |      0|  0|  32|          32|           2|
    |tmp_9_fu_763_p2      |    or    |      0|  0|  32|          32|           2|
    |tmp_32_fu_605_p3     |  select  |      0|  0|  29|           1|          29|
    |tmp_33_fu_613_p3     |  select  |      0|  0|  29|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|2782|        2407|        2196|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+------+-----------+-----+-----------+
    |             Name             |  LUT | Input Size| Bits| Total Bits|
    +------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                     |  2193|       2380|    1|       2380|
    |ap_sig_ioackin_gmem0_ARREADY  |     9|          2|    1|          2|
    |ap_sig_ioackin_gmem0_AWREADY  |     9|          2|    1|          2|
    |ap_sig_ioackin_gmem0_WREADY   |     9|          2|    1|          2|
    |gmem0_ARADDR                  |    93|         19|   64|       1216|
    |gmem0_AWADDR                  |    47|         10|   64|        640|
    |gmem0_WDATA                   |    47|         10|   32|        320|
    |gmem0_blk_n_AR                |     9|          2|    1|          2|
    |gmem0_blk_n_AW                |     9|          2|    1|          2|
    |gmem0_blk_n_B                 |     9|          2|    1|          2|
    |gmem0_blk_n_R                 |     9|          2|    1|          2|
    |gmem0_blk_n_W                 |     9|          2|    1|          2|
    |i_1_reg_482                   |     9|          2|   32|         64|
    |i_reg_470                     |     9|          2|   32|         64|
    +------------------------------+------+-----------+-----+-----------+
    |Total                         |  2470|       2439|  233|       4700|
    +------------------------------+------+-----------+-----+-----------+

    * Register: 
    +------------------------------+------+----+------+-----------+
    |             Name             |  FF  | LUT| Bits | Const Bits|
    +------------------------------+------+----+------+-----------+
    |ap_CS_fsm                     |  2379|   0|  2379|          0|
    |ap_reg_ioackin_gmem0_ARREADY  |     1|   0|     1|          0|
    |ap_reg_ioackin_gmem0_AWREADY  |     1|   0|     1|          0|
    |ap_reg_ioackin_gmem0_WREADY   |     1|   0|     1|          0|
    |gmem0_addr_10_read_reg_1251   |    32|   0|    32|          0|
    |gmem0_addr_10_reg_1234        |    64|   0|    64|          0|
    |gmem0_addr_11_reg_1240        |    64|   0|    64|          0|
    |gmem0_addr_12_read_reg_1285   |    32|   0|    32|          0|
    |gmem0_addr_12_reg_1267        |    64|   0|    64|          0|
    |gmem0_addr_13_read_reg_1290   |    32|   0|    32|          0|
    |gmem0_addr_13_reg_1273        |    64|   0|    64|          0|
    |gmem0_addr_14_reg_1279        |    64|   0|    64|          0|
    |gmem0_addr_15_read_reg_1324   |    32|   0|    32|          0|
    |gmem0_addr_15_reg_1306        |    64|   0|    64|          0|
    |gmem0_addr_16_read_reg_1329   |    32|   0|    32|          0|
    |gmem0_addr_16_reg_1312        |    64|   0|    64|          0|
    |gmem0_addr_17_reg_1318        |    64|   0|    64|          0|
    |gmem0_addr_18_read_reg_1380   |    32|   0|    32|          0|
    |gmem0_addr_18_reg_1339        |    64|   0|    64|          0|
    |gmem0_addr_19_read_reg_1385   |    32|   0|    32|          0|
    |gmem0_addr_19_reg_1345        |    64|   0|    64|          0|
    |gmem0_addr_1_read_reg_1134    |    32|   0|    32|          0|
    |gmem0_addr_1_reg_1117         |    64|   0|    64|          0|
    |gmem0_addr_20_reg_1351        |    64|   0|    64|          0|
    |gmem0_addr_21_read_reg_1395   |    32|   0|    32|          0|
    |gmem0_addr_21_reg_1357        |    64|   0|    64|          0|
    |gmem0_addr_22_read_reg_1400   |    32|   0|    32|          0|
    |gmem0_addr_22_reg_1363        |    64|   0|    64|          0|
    |gmem0_addr_23_reg_1369        |    64|   0|    64|          0|
    |gmem0_addr_24_read_reg_1442   |    32|   0|    32|          0|
    |gmem0_addr_24_reg_1419        |    64|   0|    64|          0|
    |gmem0_addr_25_read_reg_1447   |    32|   0|    32|          0|
    |gmem0_addr_25_reg_1430        |    64|   0|    64|          0|
    |gmem0_addr_26_reg_1436        |    64|   0|    64|          0|
    |gmem0_addr_2_reg_1123         |    64|   0|    64|          0|
    |gmem0_addr_3_read_reg_1168    |    32|   0|    32|          0|
    |gmem0_addr_3_reg_1150         |    64|   0|    64|          0|
    |gmem0_addr_4_read_reg_1173    |    32|   0|    32|          0|
    |gmem0_addr_4_reg_1156         |    64|   0|    64|          0|
    |gmem0_addr_5_reg_1162         |    64|   0|    64|          0|
    |gmem0_addr_6_read_reg_1207    |    32|   0|    32|          0|
    |gmem0_addr_6_reg_1189         |    64|   0|    64|          0|
    |gmem0_addr_7_read_reg_1212    |    32|   0|    32|          0|
    |gmem0_addr_7_reg_1195         |    64|   0|    64|          0|
    |gmem0_addr_8_reg_1201         |    64|   0|    64|          0|
    |gmem0_addr_9_read_reg_1246    |    32|   0|    32|          0|
    |gmem0_addr_9_reg_1228         |    64|   0|    64|          0|
    |gmem0_addr_read_reg_1129      |    32|   0|    32|          0|
    |gmem0_addr_reg_1111           |    64|   0|    64|          0|
    |i_1_reg_482                   |    32|   0|    32|          0|
    |i_2_reg_1375                  |    32|   0|    32|          0|
    |i_3_reg_1425                  |    32|   0|    32|          0|
    |i_5_reg_1092                  |    29|   0|    32|          3|
    |i_reg_470                     |    32|   0|    32|          0|
    |length_read_reg_1048          |    32|   0|    32|          0|
    |tmp_10_reg_1256               |    32|   0|    32|          0|
    |tmp_12_reg_1261               |    63|   0|    64|          1|
    |tmp_13_reg_1295               |    32|   0|    32|          0|
    |tmp_15_reg_1300               |    62|   0|    64|          2|
    |tmp_16_reg_1334               |    32|   0|    32|          0|
    |tmp_19_reg_1390               |    32|   0|    32|          0|
    |tmp_1_reg_1105                |    64|   0|    64|          0|
    |tmp_22_reg_1405               |    32|   0|    32|          0|
    |tmp_24_reg_1413               |    64|   0|    64|          0|
    |tmp_25_reg_1452               |    32|   0|    32|          0|
    |tmp_26_reg_1053               |    62|   0|    64|          2|
    |tmp_27_reg_1066               |    62|   0|    64|          2|
    |tmp_28_reg_1079               |    62|   0|    64|          2|
    |tmp_2_reg_1139                |    32|   0|    32|          0|
    |tmp_34_reg_1097               |    29|   0|    32|          3|
    |tmp_4_reg_1144                |    63|   0|    64|          1|
    |tmp_5_reg_1178                |    32|   0|    32|          0|
    |tmp_7_reg_1183                |    63|   0|    64|          1|
    |tmp_8_reg_1217                |    32|   0|    32|          0|
    |tmp_s_reg_1222                |    62|   0|    64|          2|
    +------------------------------+------+----+------+-----------+
    |Total                         |  5819|   0|  5838|         19|
    +------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    7|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    7|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |     vadd     | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |     vadd     | return value |
|interrupt              | out |    1| ap_ctrl_hs |     vadd     | return value |
|m_axi_gmem0_AWVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA      | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA      |  in |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

