$date
	Mon Nov 18 11:27:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Registers_tb $end
$var wire 32 ! RS2data_o [31:0] $end
$var wire 32 " RS1data_o [31:0] $end
$var reg 5 # RDaddr_i [4:0] $end
$var reg 32 $ RDdata_i [31:0] $end
$var reg 5 % RS1addr_i [4:0] $end
$var reg 5 & RS2addr_i [4:0] $end
$var reg 1 ' RegWrite_i $end
$var reg 1 ( clk_i $end
$var reg 1 ) rst_i $end
$scope module uut $end
$var wire 5 * RDaddr_i [4:0] $end
$var wire 32 + RDdata_i [31:0] $end
$var wire 5 , RS1addr_i [4:0] $end
$var wire 32 - RS1data_o [31:0] $end
$var wire 5 . RS2addr_i [4:0] $end
$var wire 32 / RS2data_o [31:0] $end
$var wire 1 ' RegWrite_i $end
$var wire 1 ( clk_i $end
$var wire 1 ) rst_i $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 0
bx /
bx .
bx -
bx ,
b0 +
b0 *
0)
0(
0'
bx &
bx %
b0 $
b0 #
bx "
bx !
$end
#5000
b100000 0
1(
#10000
0(
1)
#15000
1(
#20000
0(
1'
b11011110101011011011111011101111 $
b11011110101011011011111011101111 +
b1 #
b1 *
#25000
1(
#30000
0(
0'
b11011110101011011011111011101111 "
b11011110101011011011111011101111 -
b1 %
b1 ,
#35000
1(
#40000
0(
1'
b10010001101000101011001111000 $
b10010001101000101011001111000 +
b10 #
b10 *
#45000
1(
#50000
0(
b10101011110011011110111100000001 $
b10101011110011011110111100000001 +
b11 #
b11 *
#55000
1(
#60000
0(
0'
b10101011110011011110111100000001 !
b10101011110011011110111100000001 /
b11 &
b11 .
b10010001101000101011001111000 "
b10010001101000101011001111000 -
b10 %
b10 ,
#65000
1(
#70000
0(
1'
b11111111111111111111111111111111 $
b11111111111111111111111111111111 +
b0 #
b0 *
#75000
1(
#80000
0(
0'
b0 "
b0 -
b0 %
b0 ,
#85000
1(
#90000
b0 !
b0 /
b100000 0
0(
0)
#95000
b100000 0
1(
#100000
0(
1)
#105000
1(
#110000
0(
b10 &
b10 .
b1 %
b1 ,
#115000
1(
#120000
