
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={2,imm}                                Premise(F2)
	S3= ICache[addr]={2,imm}                                    Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={2,imm}                                     ICache-Search(S17,S3)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S21= IR_IMMU.In={2,imm}                                     Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={2,imm}                                   Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={2,imm}                                       Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={2,imm}                                   ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={2,imm}                                        IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={2,imm}                               IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlIR_EX=0                                            Premise(F34)
	S57= CtrlIR_MEM=0                                           Premise(F35)
	S58= CtrlIR_DMMU1=0                                         Premise(F36)
	S59= CtrlIR_WB=0                                            Premise(F37)
	S60= CtrlIR_DMMU2=0                                         Premise(F38)

ID	S61= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S62= PC.Out=addr+4                                          PC-Out(S44)
	S63= PC.CIA=addr                                            PC-Out(S45)
	S64= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S65= IR_ID.Out={2,imm}                                      IR-Out(S52)
	S66= IR_ID.Out31_26=2                                       IR-Out(S52)
	S67= IR_ID.Out25_0=imm                                      IR-Out(S52)
	S68= IR_ID.Out=>FU.IR_ID                                    Premise(F58)
	S69= FU.IR_ID={2,imm}                                       Path(S65,S68)
	S70= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F59)
	S71= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F60)
	S72= IR_ID.Out31_26=>CU_ID.Op                               Premise(F61)
	S73= CU_ID.Op=2                                             Path(S66,S72)
	S74= PC.CIA31_28=>ADDREXT.PCpart                            Premise(F62)
	S75= ADDREXT.PCpart=addr[31:28]                             Path(S64,S74)
	S76= IR_ID.Out25_0=>ADDREXT.In                              Premise(F63)
	S77= ADDREXT.In=imm                                         Path(S67,S76)
	S78= ADDREXT.Out={addr[31:28],imm,2'b0}                     ADDREXT-EXT(S75,S77)
	S79= ADDREXT.Out=>PC.In                                     Premise(F64)
	S80= PC.In={addr[31:28],imm,2'b0}                           Path(S78,S79)
	S81= IR_ID.Out=>IR_EX.In                                    Premise(F65)
	S82= IR_EX.In={2,imm}                                       Path(S65,S81)
	S83= FU.Halt_ID=>CU_ID.Halt                                 Premise(F66)
	S84= FU.Bub_ID=>CU_ID.Bub                                   Premise(F67)
	S85= FU.InID1_RReg=5'b00000                                 Premise(F68)
	S86= FU.InID2_RReg=5'b00000                                 Premise(F69)
	S87= CtrlASIDIn=0                                           Premise(F70)
	S88= CtrlCP0=0                                              Premise(F71)
	S89= CP0[ASID]=pid                                          CP0-Hold(S38,S88)
	S90= CtrlEPCIn=0                                            Premise(F72)
	S91= CtrlExCodeIn=0                                         Premise(F73)
	S92= CtrlIMMU=0                                             Premise(F74)
	S93= CtrlPC=1                                               Premise(F75)
	S94= CtrlPCInc=0                                            Premise(F76)
	S95= PC[CIA]=addr                                           PC-Hold(S45,S94)
	S96= PC[Out]={addr[31:28],imm,2'b0}                         PC-Write(S80,S93,S94)
	S97= CtrlIAddrReg=0                                         Premise(F77)
	S98= CtrlICache=0                                           Premise(F78)
	S99= ICache[addr]={2,imm}                                   ICache-Hold(S48,S98)
	S100= CtrlIR_IMMU=0                                         Premise(F79)
	S101= CtrlICacheReg=0                                       Premise(F80)
	S102= CtrlIR_ID=0                                           Premise(F81)
	S103= [IR_ID]={2,imm}                                       IR_ID-Hold(S52,S102)
	S104= CtrlIMem=0                                            Premise(F82)
	S105= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S54,S104)
	S106= CtrlIRMux=0                                           Premise(F83)
	S107= CtrlIR_EX=1                                           Premise(F84)
	S108= [IR_EX]={2,imm}                                       IR_EX-Write(S82,S107)
	S109= CtrlIR_MEM=0                                          Premise(F85)
	S110= CtrlIR_DMMU1=0                                        Premise(F86)
	S111= CtrlIR_WB=0                                           Premise(F87)
	S112= CtrlIR_DMMU2=0                                        Premise(F88)

EX	S113= CP0.ASID=pid                                          CP0-Read-ASID(S89)
	S114= PC.CIA=addr                                           PC-Out(S95)
	S115= PC.CIA31_28=addr[31:28]                               PC-Out(S95)
	S116= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S96)
	S117= IR_ID.Out={2,imm}                                     IR-Out(S103)
	S118= IR_ID.Out31_26=2                                      IR-Out(S103)
	S119= IR_ID.Out25_0=imm                                     IR-Out(S103)
	S120= IR_EX.Out={2,imm}                                     IR_EX-Out(S108)
	S121= IR_EX.Out31_26=2                                      IR_EX-Out(S108)
	S122= IR_EX.Out25_0=imm                                     IR_EX-Out(S108)
	S123= IR_EX.Out=>FU.IR_EX                                   Premise(F89)
	S124= FU.IR_EX={2,imm}                                      Path(S120,S123)
	S125= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F90)
	S126= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F91)
	S127= IR_EX.Out31_26=>CU_EX.Op                              Premise(F92)
	S128= CU_EX.Op=2                                            Path(S121,S127)
	S129= IR_EX.Out=>IR_MEM.In                                  Premise(F93)
	S130= IR_MEM.In={2,imm}                                     Path(S120,S129)
	S131= FU.InEX_WReg=5'b00000                                 Premise(F94)
	S132= CtrlASIDIn=0                                          Premise(F95)
	S133= CtrlCP0=0                                             Premise(F96)
	S134= CP0[ASID]=pid                                         CP0-Hold(S89,S133)
	S135= CtrlEPCIn=0                                           Premise(F97)
	S136= CtrlExCodeIn=0                                        Premise(F98)
	S137= CtrlIMMU=0                                            Premise(F99)
	S138= CtrlPC=0                                              Premise(F100)
	S139= CtrlPCInc=0                                           Premise(F101)
	S140= PC[CIA]=addr                                          PC-Hold(S95,S139)
	S141= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S96,S138,S139)
	S142= CtrlIAddrReg=0                                        Premise(F102)
	S143= CtrlICache=0                                          Premise(F103)
	S144= ICache[addr]={2,imm}                                  ICache-Hold(S99,S143)
	S145= CtrlIR_IMMU=0                                         Premise(F104)
	S146= CtrlICacheReg=0                                       Premise(F105)
	S147= CtrlIR_ID=0                                           Premise(F106)
	S148= [IR_ID]={2,imm}                                       IR_ID-Hold(S103,S147)
	S149= CtrlIMem=0                                            Premise(F107)
	S150= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S105,S149)
	S151= CtrlIRMux=0                                           Premise(F108)
	S152= CtrlIR_EX=0                                           Premise(F109)
	S153= [IR_EX]={2,imm}                                       IR_EX-Hold(S108,S152)
	S154= CtrlIR_MEM=1                                          Premise(F110)
	S155= [IR_MEM]={2,imm}                                      IR_MEM-Write(S130,S154)
	S156= CtrlIR_DMMU1=0                                        Premise(F111)
	S157= CtrlIR_WB=0                                           Premise(F112)
	S158= CtrlIR_DMMU2=0                                        Premise(F113)

MEM	S159= CP0.ASID=pid                                          CP0-Read-ASID(S134)
	S160= PC.CIA=addr                                           PC-Out(S140)
	S161= PC.CIA31_28=addr[31:28]                               PC-Out(S140)
	S162= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S141)
	S163= IR_ID.Out={2,imm}                                     IR-Out(S148)
	S164= IR_ID.Out31_26=2                                      IR-Out(S148)
	S165= IR_ID.Out25_0=imm                                     IR-Out(S148)
	S166= IR_EX.Out={2,imm}                                     IR_EX-Out(S153)
	S167= IR_EX.Out31_26=2                                      IR_EX-Out(S153)
	S168= IR_EX.Out25_0=imm                                     IR_EX-Out(S153)
	S169= IR_MEM.Out={2,imm}                                    IR_MEM-Out(S155)
	S170= IR_MEM.Out31_26=2                                     IR_MEM-Out(S155)
	S171= IR_MEM.Out25_0=imm                                    IR_MEM-Out(S155)
	S172= IR_MEM.Out=>FU.IR_MEM                                 Premise(F114)
	S173= FU.IR_MEM={2,imm}                                     Path(S169,S172)
	S174= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F115)
	S175= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F116)
	S176= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F117)
	S177= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F118)
	S178= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F119)
	S179= CU_MEM.Op=2                                           Path(S170,S178)
	S180= IR_MEM.Out=>IR_DMMU1.In                               Premise(F120)
	S181= IR_DMMU1.In={2,imm}                                   Path(S169,S180)
	S182= IR_MEM.Out=>IR_WB.In                                  Premise(F121)
	S183= IR_WB.In={2,imm}                                      Path(S169,S182)
	S184= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F122)
	S185= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F123)
	S186= FU.InMEM_WReg=5'b00000                                Premise(F124)
	S187= CtrlASIDIn=0                                          Premise(F125)
	S188= CtrlCP0=0                                             Premise(F126)
	S189= CP0[ASID]=pid                                         CP0-Hold(S134,S188)
	S190= CtrlEPCIn=0                                           Premise(F127)
	S191= CtrlExCodeIn=0                                        Premise(F128)
	S192= CtrlIMMU=0                                            Premise(F129)
	S193= CtrlPC=0                                              Premise(F130)
	S194= CtrlPCInc=0                                           Premise(F131)
	S195= PC[CIA]=addr                                          PC-Hold(S140,S194)
	S196= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S141,S193,S194)
	S197= CtrlIAddrReg=0                                        Premise(F132)
	S198= CtrlICache=0                                          Premise(F133)
	S199= ICache[addr]={2,imm}                                  ICache-Hold(S144,S198)
	S200= CtrlIR_IMMU=0                                         Premise(F134)
	S201= CtrlICacheReg=0                                       Premise(F135)
	S202= CtrlIR_ID=0                                           Premise(F136)
	S203= [IR_ID]={2,imm}                                       IR_ID-Hold(S148,S202)
	S204= CtrlIMem=0                                            Premise(F137)
	S205= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S150,S204)
	S206= CtrlIRMux=0                                           Premise(F138)
	S207= CtrlIR_EX=0                                           Premise(F139)
	S208= [IR_EX]={2,imm}                                       IR_EX-Hold(S153,S207)
	S209= CtrlIR_MEM=0                                          Premise(F140)
	S210= [IR_MEM]={2,imm}                                      IR_MEM-Hold(S155,S209)
	S211= CtrlIR_DMMU1=1                                        Premise(F141)
	S212= [IR_DMMU1]={2,imm}                                    IR_DMMU1-Write(S181,S211)
	S213= CtrlIR_WB=1                                           Premise(F142)
	S214= [IR_WB]={2,imm}                                       IR_WB-Write(S183,S213)
	S215= CtrlIR_DMMU2=0                                        Premise(F143)

WB	S216= CP0.ASID=pid                                          CP0-Read-ASID(S189)
	S217= PC.CIA=addr                                           PC-Out(S195)
	S218= PC.CIA31_28=addr[31:28]                               PC-Out(S195)
	S219= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S196)
	S220= IR_ID.Out={2,imm}                                     IR-Out(S203)
	S221= IR_ID.Out31_26=2                                      IR-Out(S203)
	S222= IR_ID.Out25_0=imm                                     IR-Out(S203)
	S223= IR_EX.Out={2,imm}                                     IR_EX-Out(S208)
	S224= IR_EX.Out31_26=2                                      IR_EX-Out(S208)
	S225= IR_EX.Out25_0=imm                                     IR_EX-Out(S208)
	S226= IR_MEM.Out={2,imm}                                    IR_MEM-Out(S210)
	S227= IR_MEM.Out31_26=2                                     IR_MEM-Out(S210)
	S228= IR_MEM.Out25_0=imm                                    IR_MEM-Out(S210)
	S229= IR_DMMU1.Out={2,imm}                                  IR_DMMU1-Out(S212)
	S230= IR_DMMU1.Out31_26=2                                   IR_DMMU1-Out(S212)
	S231= IR_DMMU1.Out25_0=imm                                  IR_DMMU1-Out(S212)
	S232= IR_WB.Out={2,imm}                                     IR-Out(S214)
	S233= IR_WB.Out31_26=2                                      IR-Out(S214)
	S234= IR_WB.Out25_0=imm                                     IR-Out(S214)
	S235= IR_WB.Out=>FU.IR_WB                                   Premise(F197)
	S236= FU.IR_WB={2,imm}                                      Path(S232,S235)
	S237= IR_WB.Out31_26=>CU_WB.Op                              Premise(F198)
	S238= CU_WB.Op=2                                            Path(S233,S237)
	S239= FU.InWB_WReg=5'b00000                                 Premise(F199)
	S240= CtrlASIDIn=0                                          Premise(F200)
	S241= CtrlCP0=0                                             Premise(F201)
	S242= CP0[ASID]=pid                                         CP0-Hold(S189,S241)
	S243= CtrlEPCIn=0                                           Premise(F202)
	S244= CtrlExCodeIn=0                                        Premise(F203)
	S245= CtrlIMMU=0                                            Premise(F204)
	S246= CtrlPC=0                                              Premise(F205)
	S247= CtrlPCInc=0                                           Premise(F206)
	S248= PC[CIA]=addr                                          PC-Hold(S195,S247)
	S249= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S196,S246,S247)
	S250= CtrlIAddrReg=0                                        Premise(F207)
	S251= CtrlICache=0                                          Premise(F208)
	S252= ICache[addr]={2,imm}                                  ICache-Hold(S199,S251)
	S253= CtrlIR_IMMU=0                                         Premise(F209)
	S254= CtrlICacheReg=0                                       Premise(F210)
	S255= CtrlIR_ID=0                                           Premise(F211)
	S256= [IR_ID]={2,imm}                                       IR_ID-Hold(S203,S255)
	S257= CtrlIMem=0                                            Premise(F212)
	S258= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S205,S257)
	S259= CtrlIRMux=0                                           Premise(F213)
	S260= CtrlIR_EX=0                                           Premise(F214)
	S261= [IR_EX]={2,imm}                                       IR_EX-Hold(S208,S260)
	S262= CtrlIR_MEM=0                                          Premise(F215)
	S263= [IR_MEM]={2,imm}                                      IR_MEM-Hold(S210,S262)
	S264= CtrlIR_DMMU1=0                                        Premise(F216)
	S265= [IR_DMMU1]={2,imm}                                    IR_DMMU1-Hold(S212,S264)
	S266= CtrlIR_WB=0                                           Premise(F217)
	S267= [IR_WB]={2,imm}                                       IR_WB-Hold(S214,S266)
	S268= CtrlIR_DMMU2=0                                        Premise(F218)

POST	S242= CP0[ASID]=pid                                         CP0-Hold(S189,S241)
	S248= PC[CIA]=addr                                          PC-Hold(S195,S247)
	S249= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S196,S246,S247)
	S252= ICache[addr]={2,imm}                                  ICache-Hold(S199,S251)
	S256= [IR_ID]={2,imm}                                       IR_ID-Hold(S203,S255)
	S258= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S205,S257)
	S261= [IR_EX]={2,imm}                                       IR_EX-Hold(S208,S260)
	S263= [IR_MEM]={2,imm}                                      IR_MEM-Hold(S210,S262)
	S265= [IR_DMMU1]={2,imm}                                    IR_DMMU1-Hold(S212,S264)
	S267= [IR_WB]={2,imm}                                       IR_WB-Hold(S214,S266)

