[
    {
        "key": "otp_mem_lock_enable",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 15,
        "info": [
            "OTP memory lock disable",
            "OTP memory lock enable"
        ]
    },
    {
        "key": "wr_protect_puf",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 14,
        "info": [
            "Enable PUF program done",
            "Disable PUF program done"
        ]
    },
    {
        "key": "dis_otp_bist",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 13,
        "info": [
            "Disable OTP Memory Factory Test Mode",
            "Enable OTP Memory Factory Test Mode"
        ]
    },
    {
        "key": "wr_protect_caliptra",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 12,
        "info": [
            "Enable write protect of caliptra region",
            "Disable write protect of caliptra region"
        ]
    },
    {
        "key": "rd_protect_caliptra",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 11,
        "info": [
            "Enable read protect of caliptra region",
            "Disable read protect of caliptra region"
        ]
    },
    {
        "key": "wr_protect_otp_rbp",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 10,
        "info": [
            "Enable Write Protect of rbp region",
            "Disable Write Protect of rbp region"
        ]
    },
    {
        "key": "enable_secure_boot",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 9,
        "info": [
            "Enable Secure Boot",
            "Disable Secure Boot"
        ]
    },
    {
        "key": "retire_mechanism_option",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 8,
        "info": [
            "key retirement mechanism option disable",
            "key retirement mechanism option enable"
        ]
    },
    {
        "key": "wr_protect_otp_strap",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 7,
        "info": [
            "Enable Write Protectof OTP strap region",
            "Disable Write Protectof OTP strap region"
        ]
    },
    {
        "key": "wr_protect_otp_cfg",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 6,
        "info": [
            "Enable Write Protect of Configure region",
            "Disable Write Protect of Configure region"
        ]
    },
    {
        "key": "wr_protect_rom",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 5,
        "info": [
            "Enable write protect of rom region",
            "Disable write protect of rom region"
        ]
    },
    {
        "key": "wr_protect_otp_strap_ext",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 4,
        "info": [
            "Enable Write Protect of strap ext region",
            "Disable Write Protect of strap ext region"
        ]
    },
    {
        "key": "rd_protect_otp_strap",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 3,
        "info": [
            "Enable read protect of strap region",
            "Disable read protect of strap region"
        ]
    },
    {
        "key": "rd_protect_otp_cfg",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 2,
        "info": [
            "Enable read protect of configure region",
            "Disable read protect of configure region"
        ]
    },
    {
        "key": "rd_protect_rom",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 1,
        "info": [
            "Enable read protect of rom region",
            "Disable read protect of rom region"
        ]
    },
    {
        "key": "rd_protect_otp_strap_ext",
        "type": "boolean",
        "w_offset": 0,
        "bit_offset": 0,
        "info": [
            "Enable read protect of strap ext region",
            "Disable read protect of strap ext region"
        ]
    },
    {
        "key": "en_irot",
        "type": "boolean",
        "w_offset": 2,
        "bit_offset": 13,
        "info": [
            "reserved"
        ]
    },
    {
        "key": "ignore_secure_boot_hw_strap",
        "type": "boolean",
        "w_offset": 2,
        "bit_offset": 12,
        "info": [
            "Ignore Secure Boot hardware strap disable",
            "Ignore Secure Boot hardware strap enable"
        ]
    },
    {
        "key": "dis_low_secure_key0",
        "type": "boolean",
        "w_offset": 2,
        "bit_offset": 11,
        "info": [
            "Disable low security key #0",
            "Enable low security key #0"
        ]
    },
    {
        "key": "en_lms_verify",
        "type": "boolean",
        "w_offset": 2,
        "bit_offset": 10,
        "info": [
            "Enable SoC FMC verification with ECDSA and LMS",
            "Disable SoC FMC verification with ECDSA and LMS"
        ]
    },
    {
        "key": "dev_life_cycle_state",
        "type": "string",
        "w_offset": 2,
        "bit_offset": 8,
        "bit_length": 2,
        "info": [
            "The Device Life Cycle State. It's the source of Security State. = {}"
        ]
    },
    {
        "key": "en_boot_msg_usb_uart_a",
        "type": "boolean",
        "w_offset": 2,
        "bit_offset": 7,
        "info": [
            "Enable Boot ROM Message output through USB-Uart port x",
            "Disable Boot ROM Message output through USB-Uart port x"
        ]
    },
    {
        "key": "en_boot_msg_usb_uart_b",
        "type": "boolean",
        "w_offset": 2,
        "bit_offset": 6,
        "info": [
            "Enable Boot ROM Message output through USB-Uart port x",
            "Disable Boot ROM Message output through USB-Uart port x"
        ]
    },
    {
        "key": "en_emmc_sw_reset",
        "type": "boolean",
        "w_offset": 2,
        "bit_offset": 5,
        "info": [
            "Enable eMMC software reset",
            "Disable eMMC software reset"
        ]
    },
    {
        "key": "dis_boot_msg",
        "type": "boolean",
        "w_offset": 2,
        "bit_offset": 4,
        "info": [
            "Disable Uart Message of Boot ROM",
            "Enable Uart Message of Boot ROM"
        ]
    },
    {
        "key": "dis_recovery_mode",
        "type": "boolean",
        "w_offset": 2,
        "bit_offset": 3,
        "info": [
            "Disable Boot from Uart/USB",
            "Enable Boot from Uart/USB"
        ]
    },
    {
        "key": "dis_post_rom_patch",
        "type": "boolean",
        "w_offset": 2,
        "bit_offset": 2,
        "info": [
            "Disable Post ROM Patch code",
            "Enable Post ROM Patch code"
        ]
    },
    {
        "key": "dis_pre_rom_patch",
        "type": "boolean",
        "w_offset": 2,
        "bit_offset": 1,
        "info": [
            "Disable Pre ROM Patch code",
            "Enable Pre ROM Patch code"
        ]
    },
    {
        "key": "Boot_From_UART_Port_Selection",
        "type": "boolean",
        "w_offset": 2,
        "bit_offset": 0,
        "info": [
            "Boot From UART Port Selection"
        ]
    },
    {
        "key": "Pre_OTP_Patch_Code_location",
        "type": "string",
        "w_offset": 4,
        "bit_offset": 1,
        "bit_length": 10,
        "info": [
            "The Pre OTP patch code location in OTP ROM Region = {}"
        ]
    },
    {
        "key": "pre_otp_patch_vld",
        "type": "boolean",
        "w_offset": 4,
        "bit_offset": 0,
        "info": [
            "Enable pre otp patch",
            "Disable pre otp patch"
        ]
    },
    {
        "key": "Pre_OTP_Patch_Size",
        "type": "string",
        "w_offset": 5,
        "bit_offset": 0,
        "bit_length": 10,
        "info": [
            "Pre OTP Patch code size (unit: word) = {}"
        ]
    },
    {
        "key": "Post_OTP_Patch_Code_location",
        "type": "string",
        "w_offset": 6,
        "bit_offset": 1,
        "bit_length": 10,
        "info": [
            "The Post OTP patch code location in OTP ROM Region = {}"
        ]
    },
    {
        "key": "post_otp_patch_vld",
        "type": "boolean",
        "w_offset": 6,
        "bit_offset": 0,
        "info": [
            "Enable post otp patch",
            "Disable post otp patch"
        ]
    },
    {
        "key": "Post_OTP_Patch_Size",
        "type": "string",
        "w_offset": 7,
        "bit_offset": 0,
        "bit_length": 10,
        "info": [
            "Post OTP Patch code size = {}"
        ]
    },
    {
        "key": "en_auto_load",
        "type": "boolean",
        "w_offset": 9,
        "bit_offset": 15,
        "info": [
            "Enable auto load debug control SCU0C8 setting",
            "Disable auto load debug control SCU0C8 setting"
        ]
    },
    {
        "key": "CPU_SCU0C8_auto_val",
        "type": "string",
        "w_offset": 9,
        "bit_offset": 0,
        "bit_length": 15,
        "info": [
            "CPU_SCU0C8[14 :0] auto setting value = {}"
        ]
    },
    {
        "key": "IO_SCU0C8_auto_val",
        "type": "string",
        "w_offset": 10,
        "bit_offset": 0,
        "bit_length": 8,
        "info": [
            "IO_SCU0C8[7 :0] auto setting value = {}"
        ]
    },
    {
        "key": "en_auto_load_usr0",
        "type": "boolean",
        "w_offset": 11,
        "bit_offset": 15,
        "info": [
            "Enable auto load OTP region user 0 ctrl setting",
            "Disable auto load OTP region user 0 ctrl setting"
        ]
    },
    {
        "key": "rd_protect_otp_usr0",
        "type": "boolean",
        "w_offset": 11,
        "bit_offset": 14,
        "info": [
            "Enable Read protect for OTP region user 0",
            "Disable Read protect for OTP region user 0"
        ]
    },
    {
        "key": "wr_protect_otp_usr0",
        "type": "boolean",
        "w_offset": 11,
        "bit_offset": 13,
        "info": [
            "Enable Write protect for OTP region user 0",
            "Disable Write protect for OTP region user 0"
        ]
    },
    {
        "key": "usr0_region_start_offset",
        "type": "string",
        "w_offset": 11,
        "bit_offset": 0,
        "bit_length": 12,
        "info": [
            "User 0 region start offset = {}"
        ]
    },
    {
        "key": "usr0_region_size",
        "type": "string",
        "w_offset": 12,
        "bit_offset": 0,
        "bit_length": 16,
        "info": [
            "User 0 region size = {}"
        ]
    },
    {
        "key": "en_auto_load_secure0",
        "type": "boolean",
        "w_offset": 13,
        "bit_offset": 15,
        "info": [
            "Enable auto load OTP region secure 0 ctrl setting",
            "Disable auto load OTP region secure 0 ctrl setting"
        ]
    },
    {
        "key": "rd_protect_otp_secure0",
        "type": "boolean",
        "w_offset": 13,
        "bit_offset": 14,
        "info": [
            "Enable Read protect for OTP region secure 0",
            "Disable Read protect for OTP region secure 0"
        ]
    },
    {
        "key": "wr_protect_otp_secure0",
        "type": "boolean",
        "w_offset": 13,
        "bit_offset": 13,
        "info": [
            "Enable Write protect for OTP region secure 0",
            "Disable Write protect for OTP region secure 0"
        ]
    },
    {
        "key": "secure0_region_start_offset",
        "type": "string",
        "w_offset": 13,
        "bit_offset": 0,
        "bit_length": 12,
        "info": [
            "Secure 0 region start offset = {}"
        ]
    },
    {
        "key": "secure0_region_size",
        "type": "string",
        "w_offset": 14,
        "bit_offset": 0,
        "bit_length": 16,
        "info": [
            "Secure 0 region size = {}"
        ]
    },
    {
        "key": "recovery_mode_cfg_a",
        "type": "string",
        "w_offset": 15,
        "bit_offset": 0,
        "bit_length": 16,
        "info": [
            "reserved = {}"
        ]
    },
    {
        "key": "recovery_mode_cfg_b",
        "type": "string",
        "w_offset": 16,
        "bit_offset": 0,
        "bit_length": 16,
        "info": [
            "reserved = {}"
        ]
    },
    {
        "key": "IO_SLI_TX_clock_select",
        "type": "string",
        "w_offset": 24,
        "bit_offset": 12,
        "bit_length": 4,
        "info": [
            "IOD TX (US) clock speed = {}"
        ]
    },
    {
        "key": "IO_SLI_TX_clock_inverse",
        "type": "boolean",
        "w_offset": 24,
        "bit_offset": 11,
        "info": [
            "IOD SLIH TXCLK delay[5]"
        ]
    },
    {
        "key": "IO_SLI_TX_clock_delay",
        "type": "string",
        "w_offset": 24,
        "bit_offset": 6,
        "bit_length": 5,
        "info": [
            "IOD SLIH TXCLK delay[4:0] = {}"
        ]
    },
    {
        "key": "IO_SLI_RX_clock_inverse",
        "type": "boolean",
        "w_offset": 24,
        "bit_offset": 5,
        "info": [
            "IOD SLIH RXCLK delay[5]"
        ]
    },
    {
        "key": "IO_SLI_RX_clock_delay",
        "type": "string",
        "w_offset": 24,
        "bit_offset": 0,
        "bit_length": 5,
        "info": [
            "IOD SLIH RXCLK delay[4:0] = {}"
        ]
    },
    {
        "key": "CPU_SLI_TX_clock_select",
        "type": "string",
        "w_offset": 25,
        "bit_offset": 12,
        "bit_length": 4,
        "info": [
            "CPU TX (DS) clock speed = {}"
        ]
    },
    {
        "key": "CPU_SLI_TX_clock_inverse",
        "type": "boolean",
        "w_offset": 25,
        "bit_offset": 11,
        "info": [
            "CPU SLIH TXCLK delay[5]"
        ]
    },
    {
        "key": "CPU_SLI_RX_clock_inverse",
        "type": "boolean",
        "w_offset": 25,
        "bit_offset": 10,
        "info": [
            "CPU SLIH RXCLK delay[5]"
        ]
    },
    {
        "key": "LTPI0_PHY_RX_clock_inverse",
        "type": "boolean",
        "w_offset": 25,
        "bit_offset": 9,
        "info": [
            ""
        ]
    },
    {
        "key": "LTPI0_PHY_TX_clock_inverse",
        "type": "boolean",
        "w_offset": 25,
        "bit_offset": 8,
        "info": [
            ""
        ]
    },
    {
        "key": "LTPI1_PHY_RX_clock_inverse",
        "type": "boolean",
        "w_offset": 25,
        "bit_offset": 7,
        "info": [
            ""
        ]
    },
    {
        "key": "LTPI1_PHY_TX_clock_inverse",
        "type": "boolean",
        "w_offset": 25,
        "bit_offset": 6,
        "info": [
            ""
        ]
    },
    {
        "key": "SLI_data_latch_control",
        "type": "string",
        "w_offset": 25,
        "bit_offset": 0,
        "bit_length": 6,
        "info": [
            "bit[5] - CPU SLIV RX latch data P/N swap = {}"
        ]
    },
    {
        "key": "SLI-H_pad_delay",
        "type": "string",
        "w_offset": 26,
        "bit_offset": 0,
        "bit_length": 16,
        "info": [
            "bit[15:12] - CPU SLIH RXD1[3:0] = {}"
        ]
    },
    {
        "key": "SLI-M_pad_delay_-_CPU_die",
        "type": "string",
        "w_offset": 27,
        "bit_offset": 0,
        "bit_length": 16,
        "info": [
            "bit[15:12] - CPU SLIM RXD3[3:0] = {}"
        ]
    },
    {
        "key": "SLI-M_pad_delay_-_IO_die",
        "type": "string",
        "w_offset": 28,
        "bit_offset": 0,
        "bit_length": 16,
        "info": [
            "bit[15:12] - IOD SLIM RXD3[3:0] = {}"
        ]
    },
    {
        "key": "SLI-V_pad_delay",
        "type": "string",
        "w_offset": 29,
        "bit_offset": 0,
        "bit_length": 16,
        "info": [
            "bit[15:12] - CPU SLIV RXD1[3:0] = {}"
        ]
    },
    {
        "key": "LTPI0_DDR_mode_disable",
        "type": "boolean",
        "w_offset": 30,
        "bit_offset": 15,
        "info": [
            "Set 1 to enable LTPI0 DDR mode",
            "Set 1 to disable LTPI0 DDR mode"
        ]
    },
    {
        "key": "LTPI_Runtime_firmware_enable",
        "type": "boolean",
        "w_offset": 30,
        "bit_offset": 14,
        "info": [
            "Set 1 to disable AST1700 runtime firmware",
            "Set 1 to enable AST1700 runtime firmware"
        ]
    },
    {
        "key": "LTPI_CRC_format",
        "type": "boolean",
        "w_offset": 30,
        "bit_offset": 13,
        "info": [
            "LTPI0 & LTPI1 CRC format"
        ]
    },
    {
        "key": "LTPI0_speed_capability_disabling",
        "type": "string",
        "w_offset": 30,
        "bit_offset": 0,
        "bit_length": 13,
        "info": [
            "bit[12] - 500M = {}"
        ]
    },
    {
        "key": "LTPI1_DDR_mode_disable",
        "type": "boolean",
        "w_offset": 31,
        "bit_offset": 15,
        "info": [
            "Set 1 to enable LTPI1 DDR mode",
            "Set 1 to disable LTPI1 DDR mode"
        ]
    },
    {
        "key": "LTPI1_driving_strength",
        "type": "string",
        "w_offset": 31,
        "bit_offset": 13,
        "bit_length": 2,
        "info": [
            "4 levels = {}"
        ]
    },
    {
        "key": "LTPI1_speed_capability_disabling",
        "type": "string",
        "w_offset": 31,
        "bit_offset": 0,
        "bit_length": 13,
        "info": [
            "bit[12] - 500M = {}"
        ]
    }
]