[connectivity]
sp=resize_accel_rgb_1.m_axi_image_in_gmem:DDR[0]
sp=resize_accel_rgb_1.m_axi_image_out_gmem:DDR[0]
#slr=resize_accel_rgb_1:SLR0

sp=resize_blur_rgb_1.m_axi_image_in_gmem:DDR[2]
sp=resize_blur_rgb_1.m_axi_image_out_gmem:DDR[2]
#slr=resize_blur_rgb_1:SLR1

sp=wide_vadd_1.m_axi_in_a:DDR[1]
sp=wide_vadd_1.m_axi_in_b:DDR[2]
sp=wide_vadd_1.m_axi_out_c:DDR[1]
#slr=wide_vadd_1:SLR1

#slr=vadd_1:SLR1

[vivado]
prop=run.impl_1.STEPS.ROUTE_DESIGN.TCL.PRE=fix.tcl
prop=run.impl_1.strategy=Performance_ExplorePostRoutePhysOpt
