This docker-file is a part of an article [[How to] From Chisel to Bitstream](https://learn-fpga-easily.com/how-to-from-chisel-to-bitstream/) on my blog [Learn FPGA easily](https://learn-fpga-easily.com/).

In this article we develop a workflow using Chisel for design, Yosys for synthesis, Nextpnr for Place and route and Icestorm for bitstream generation.