Source Block: hdl/library/common/up_xfer_cntrl.v@63:73@HdlIdDef
  reg             up_xfer_toggle = 'd0;
  reg     [DW:0]  up_xfer_data = 'd0;
  reg             d_xfer_toggle_m1 = 'd0;
  reg             d_xfer_toggle_m2 = 'd0;
  reg             d_xfer_toggle_m3 = 'd0;
  reg             d_xfer_toggle = 'd0;

  // internal signals

  wire            up_xfer_enable_s;
  wire            d_xfer_toggle_s;

Diff Content:
- 68   reg             d_xfer_toggle = 'd0;
+ 68   reg                         up_xfer_state_m1 = 'd0;
+ 68   reg                         up_xfer_state_m2 = 'd0;
+ 68   reg                         up_xfer_state = 'd0;
+ 68   reg     [ 5:0]              up_xfer_count = 'd0;
+ 68   reg                         up_xfer_done_int = 'd0;
+ 68   reg                         up_xfer_toggle = 'd0;
+ 68   reg     [(DATA_WIDTH-1):0]  up_xfer_data = 'd0;
+ 68   reg                         d_xfer_toggle_m1 = 'd0;
+ 68   reg                         d_xfer_toggle_m2 = 'd0;
+ 68   reg                         d_xfer_toggle_m3 = 'd0;
+ 68   reg                         d_xfer_toggle = 'd0;
+ 68   reg     [(DATA_WIDTH-1):0]  d_data_cntrl_int = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_xfer_cntrl.v@60:70
  reg             up_xfer_state_m2 = 'd0;
  reg             up_xfer_state = 'd0;
  reg     [ 5:0]  up_xfer_count = 'd0;
  reg             up_xfer_toggle = 'd0;
  reg     [DW:0]  up_xfer_data = 'd0;
  reg             d_xfer_toggle_m1 = 'd0;
  reg             d_xfer_toggle_m2 = 'd0;
  reg             d_xfer_toggle_m3 = 'd0;
  reg             d_xfer_toggle = 'd0;

  // internal signals

Clone Blocks 2:
hdl/library/common/up_xfer_status.v@61:71
  reg     [ 5:0]  d_xfer_count = 'd0;
  reg             d_xfer_toggle = 'd0;
  reg     [DW:0]  d_xfer_data = 'd0;
  reg     [DW:0]  d_acc_data = 'd0;
  reg             up_xfer_toggle_m1 = 'd0;
  reg             up_xfer_toggle_m2 = 'd0;
  reg             up_xfer_toggle_m3 = 'd0;
  reg             up_xfer_toggle = 'd0;

  // internal signals


Clone Blocks 3:
hdl/library/common/up_xfer_status.v@62:72
  reg             d_xfer_toggle = 'd0;
  reg     [DW:0]  d_xfer_data = 'd0;
  reg     [DW:0]  d_acc_data = 'd0;
  reg             up_xfer_toggle_m1 = 'd0;
  reg             up_xfer_toggle_m2 = 'd0;
  reg             up_xfer_toggle_m3 = 'd0;
  reg             up_xfer_toggle = 'd0;

  // internal signals

  wire            d_xfer_enable_s;

Clone Blocks 4:
hdl/library/common/up_xfer_status.v@63:73
  reg     [DW:0]  d_xfer_data = 'd0;
  reg     [DW:0]  d_acc_data = 'd0;
  reg             up_xfer_toggle_m1 = 'd0;
  reg             up_xfer_toggle_m2 = 'd0;
  reg             up_xfer_toggle_m3 = 'd0;
  reg             up_xfer_toggle = 'd0;

  // internal signals

  wire            d_xfer_enable_s;
  wire            up_xfer_toggle_s;

Clone Blocks 5:
hdl/library/common/up_xfer_cntrl.v@61:71
  reg             up_xfer_state = 'd0;
  reg     [ 5:0]  up_xfer_count = 'd0;
  reg             up_xfer_toggle = 'd0;
  reg     [DW:0]  up_xfer_data = 'd0;
  reg             d_xfer_toggle_m1 = 'd0;
  reg             d_xfer_toggle_m2 = 'd0;
  reg             d_xfer_toggle_m3 = 'd0;
  reg             d_xfer_toggle = 'd0;

  // internal signals


Clone Blocks 6:
hdl/library/common/up_xfer_status.v@60:70
  reg             d_xfer_state = 'd0;
  reg     [ 5:0]  d_xfer_count = 'd0;
  reg             d_xfer_toggle = 'd0;
  reg     [DW:0]  d_xfer_data = 'd0;
  reg     [DW:0]  d_acc_data = 'd0;
  reg             up_xfer_toggle_m1 = 'd0;
  reg             up_xfer_toggle_m2 = 'd0;
  reg             up_xfer_toggle_m3 = 'd0;
  reg             up_xfer_toggle = 'd0;

  // internal signals

Clone Blocks 7:
hdl/library/common/up_xfer_cntrl.v@62:72
  reg     [ 5:0]  up_xfer_count = 'd0;
  reg             up_xfer_toggle = 'd0;
  reg     [DW:0]  up_xfer_data = 'd0;
  reg             d_xfer_toggle_m1 = 'd0;
  reg             d_xfer_toggle_m2 = 'd0;
  reg             d_xfer_toggle_m3 = 'd0;
  reg             d_xfer_toggle = 'd0;

  // internal signals

  wire            up_xfer_enable_s;

