<stg><name>float_safe_softmax2</name>


<trans_list>

<trans id="382" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
entry:0 %a_bits_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_loc"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="64">
<![CDATA[
entry:1 %a_bits_assign_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_1_loc"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
entry:2 %a_bits_assign_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_2_loc"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
entry:3 %a_bits_assign_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_3_loc"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
entry:4 %a_bits_assign_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_4_loc"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
entry:5 %a_bits_assign_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_5_loc"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
entry:6 %a_bits_assign_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_6_loc"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
entry:7 %a_bits_assign_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_7_loc"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
entry:8 %a_bits_assign_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_8_loc"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
entry:9 %a_bits_assign_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_9_loc"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
entry:10 %a_bits_assign_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_10_loc"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
entry:11 %a_bits_assign_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_11_loc"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
entry:12 %a_bits_assign_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_12_loc"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
entry:13 %a_bits_assign_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_13_loc"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
entry:14 %a_bits_assign_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_14_loc"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
entry:15 %a_bits_assign_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_15_loc"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
entry:16 %a_bits_assign_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_16_loc"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
entry:17 %a_bits_assign_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_17_loc"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
entry:18 %a_bits_assign_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_18_loc"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
entry:19 %a_bits_assign_19_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_19_loc"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
entry:20 %a_bits_assign_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_20_loc"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
entry:21 %a_bits_assign_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_21_loc"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
entry:22 %a_bits_assign_22_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_22_loc"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
entry:23 %a_bits_assign_23_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_23_loc"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
entry:24 %a_bits_assign_24_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_24_loc"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
entry:25 %a_bits_assign_25_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_25_loc"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
entry:26 %a_bits_assign_26_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_26_loc"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
entry:27 %a_bits_assign_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_27_loc"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="64">
<![CDATA[
entry:28 %a_bits_assign_28_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_28_loc"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
entry:29 %a_bits_assign_29_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_29_loc"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
entry:30 %a_bits_assign_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_30_loc"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="64">
<![CDATA[
entry:31 %a_bits_assign_31_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_bits_assign_31_loc"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %mux_case_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_0_loc"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %mux_case_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_1_loc"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %mux_case_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_2_loc"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
entry:35 %mux_case_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_3_loc"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %mux_case_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_4_loc"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %mux_case_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_5_loc"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %mux_case_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_6_loc"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
entry:39 %mux_case_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_7_loc"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %mux_case_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_8_loc"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
entry:41 %mux_case_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_9_loc"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %mux_case_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_10_loc"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %mux_case_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_11_loc"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %mux_case_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_12_loc"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %mux_case_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_13_loc"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %mux_case_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_14_loc"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
entry:47 %mux_case_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_15_loc"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %mux_case_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_16_loc"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
entry:49 %mux_case_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_17_loc"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %mux_case_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_18_loc"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
entry:51 %mux_case_19_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_19_loc"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
entry:52 %mux_case_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_20_loc"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
entry:53 %mux_case_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_21_loc"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
entry:54 %mux_case_22_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_22_loc"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
entry:55 %mux_case_23_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_23_loc"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
entry:56 %mux_case_24_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_24_loc"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
entry:57 %mux_case_25_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_25_loc"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
entry:58 %mux_case_26_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_26_loc"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
entry:59 %mux_case_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_27_loc"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
entry:60 %mux_case_28_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_28_loc"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
entry:61 %mux_case_29_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_29_loc"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="64">
<![CDATA[
entry:62 %mux_case_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_30_loc"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="64">
<![CDATA[
entry:63 %mux_case_31_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="mux_case_31_loc"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="64">
<![CDATA[
entry:64 %exp_x = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
entry:65 %exp_x_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_1"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="64">
<![CDATA[
entry:66 %exp_x_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_2"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="64">
<![CDATA[
entry:67 %exp_x_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_3"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="64">
<![CDATA[
entry:68 %exp_x_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_4"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64">
<![CDATA[
entry:69 %exp_x_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_5"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="64">
<![CDATA[
entry:70 %exp_x_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_6"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="64">
<![CDATA[
entry:71 %exp_x_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_7"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="64">
<![CDATA[
entry:72 %exp_x_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_8"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
entry:73 %exp_x_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_9"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="64">
<![CDATA[
entry:74 %exp_x_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_10"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="64">
<![CDATA[
entry:75 %exp_x_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_11"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
entry:76 %exp_x_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_12"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="64">
<![CDATA[
entry:77 %exp_x_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_13"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="64">
<![CDATA[
entry:78 %exp_x_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_14"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="64">
<![CDATA[
entry:79 %exp_x_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_15"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="64">
<![CDATA[
entry:80 %exp_x_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_16"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="64">
<![CDATA[
entry:81 %exp_x_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_17"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="64">
<![CDATA[
entry:82 %exp_x_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_18"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="64">
<![CDATA[
entry:83 %exp_x_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_19"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="64">
<![CDATA[
entry:84 %exp_x_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_20"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="64">
<![CDATA[
entry:85 %exp_x_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_21"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="64">
<![CDATA[
entry:86 %exp_x_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_22"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="64">
<![CDATA[
entry:87 %exp_x_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_23"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="64">
<![CDATA[
entry:88 %exp_x_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_24"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="64">
<![CDATA[
entry:89 %exp_x_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_25"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="64">
<![CDATA[
entry:90 %exp_x_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_26"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
entry:91 %exp_x_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_27"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
entry:92 %exp_x_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_28"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="64">
<![CDATA[
entry:93 %exp_x_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_29"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
entry:94 %exp_x_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_30"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="64">
<![CDATA[
entry:95 %exp_x_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x_31"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32">
<![CDATA[
entry:128 %call_ln0 = call void @float_safe_softmax2_Pipeline_find_max_blocks, i32 %x_0, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %mux_case_31_loc, i32 %mux_case_30_loc, i32 %mux_case_29_loc, i32 %mux_case_28_loc, i32 %mux_case_27_loc, i32 %mux_case_26_loc, i32 %mux_case_25_loc, i32 %mux_case_24_loc, i32 %mux_case_23_loc, i32 %mux_case_22_loc, i32 %mux_case_21_loc, i32 %mux_case_20_loc, i32 %mux_case_19_loc, i32 %mux_case_18_loc, i32 %mux_case_17_loc, i32 %mux_case_16_loc, i32 %mux_case_15_loc, i32 %mux_case_14_loc, i32 %mux_case_13_loc, i32 %mux_case_12_loc, i32 %mux_case_11_loc, i32 %mux_case_10_loc, i32 %mux_case_9_loc, i32 %mux_case_8_loc, i32 %mux_case_7_loc, i32 %mux_case_6_loc, i32 %mux_case_5_loc, i32 %mux_case_4_loc, i32 %mux_case_3_loc, i32 %mux_case_2_loc, i32 %mux_case_1_loc, i32 %mux_case_0_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="184" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32">
<![CDATA[
entry:128 %call_ln0 = call void @float_safe_softmax2_Pipeline_find_max_blocks, i32 %x_0, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %mux_case_31_loc, i32 %mux_case_30_loc, i32 %mux_case_29_loc, i32 %mux_case_28_loc, i32 %mux_case_27_loc, i32 %mux_case_26_loc, i32 %mux_case_25_loc, i32 %mux_case_24_loc, i32 %mux_case_23_loc, i32 %mux_case_22_loc, i32 %mux_case_21_loc, i32 %mux_case_20_loc, i32 %mux_case_19_loc, i32 %mux_case_18_loc, i32 %mux_case_17_loc, i32 %mux_case_16_loc, i32 %mux_case_15_loc, i32 %mux_case_14_loc, i32 %mux_case_13_loc, i32 %mux_case_12_loc, i32 %mux_case_11_loc, i32 %mux_case_10_loc, i32 %mux_case_9_loc, i32 %mux_case_8_loc, i32 %mux_case_7_loc, i32 %mux_case_6_loc, i32 %mux_case_5_loc, i32 %mux_case_4_loc, i32 %mux_case_3_loc, i32 %mux_case_2_loc, i32 %mux_case_1_loc, i32 %mux_case_0_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:159 %mux_case_1_loc_load = load i32 %mux_case_1_loc

]]></Node>
<StgValue><ssdm name="mux_case_1_loc_load"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:160 %mux_case_0_loc_load = load i32 %mux_case_0_loc

]]></Node>
<StgValue><ssdm name="mux_case_0_loc_load"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:161 %max_val = call i32 @fmaxf, i32 %mux_case_0_loc_load, i32 %mux_case_1_loc_load

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:157 %mux_case_3_loc_load = load i32 %mux_case_3_loc

]]></Node>
<StgValue><ssdm name="mux_case_3_loc_load"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:158 %mux_case_2_loc_load = load i32 %mux_case_2_loc

]]></Node>
<StgValue><ssdm name="mux_case_2_loc_load"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:162 %max_val_1 = call i32 @fmaxf, i32 %max_val, i32 %mux_case_2_loc_load

]]></Node>
<StgValue><ssdm name="max_val_1"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:163 %max_val_2 = call i32 @fmaxf, i32 %max_val_1, i32 %mux_case_3_loc_load

]]></Node>
<StgValue><ssdm name="max_val_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:155 %mux_case_5_loc_load = load i32 %mux_case_5_loc

]]></Node>
<StgValue><ssdm name="mux_case_5_loc_load"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:156 %mux_case_4_loc_load = load i32 %mux_case_4_loc

]]></Node>
<StgValue><ssdm name="mux_case_4_loc_load"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:164 %max_val_3 = call i32 @fmaxf, i32 %max_val_2, i32 %mux_case_4_loc_load

]]></Node>
<StgValue><ssdm name="max_val_3"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:165 %max_val_4 = call i32 @fmaxf, i32 %max_val_3, i32 %mux_case_5_loc_load

]]></Node>
<StgValue><ssdm name="max_val_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:153 %mux_case_7_loc_load = load i32 %mux_case_7_loc

]]></Node>
<StgValue><ssdm name="mux_case_7_loc_load"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:154 %mux_case_6_loc_load = load i32 %mux_case_6_loc

]]></Node>
<StgValue><ssdm name="mux_case_6_loc_load"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:166 %max_val_5 = call i32 @fmaxf, i32 %max_val_4, i32 %mux_case_6_loc_load

]]></Node>
<StgValue><ssdm name="max_val_5"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:167 %max_val_6 = call i32 @fmaxf, i32 %max_val_5, i32 %mux_case_7_loc_load

]]></Node>
<StgValue><ssdm name="max_val_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:151 %mux_case_9_loc_load = load i32 %mux_case_9_loc

]]></Node>
<StgValue><ssdm name="mux_case_9_loc_load"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:152 %mux_case_8_loc_load = load i32 %mux_case_8_loc

]]></Node>
<StgValue><ssdm name="mux_case_8_loc_load"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:168 %max_val_7 = call i32 @fmaxf, i32 %max_val_6, i32 %mux_case_8_loc_load

]]></Node>
<StgValue><ssdm name="max_val_7"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:169 %max_val_8 = call i32 @fmaxf, i32 %max_val_7, i32 %mux_case_9_loc_load

]]></Node>
<StgValue><ssdm name="max_val_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:149 %mux_case_11_loc_load = load i32 %mux_case_11_loc

]]></Node>
<StgValue><ssdm name="mux_case_11_loc_load"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:150 %mux_case_10_loc_load = load i32 %mux_case_10_loc

]]></Node>
<StgValue><ssdm name="mux_case_10_loc_load"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:170 %max_val_9 = call i32 @fmaxf, i32 %max_val_8, i32 %mux_case_10_loc_load

]]></Node>
<StgValue><ssdm name="max_val_9"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:171 %max_val_10 = call i32 @fmaxf, i32 %max_val_9, i32 %mux_case_11_loc_load

]]></Node>
<StgValue><ssdm name="max_val_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:147 %mux_case_13_loc_load = load i32 %mux_case_13_loc

]]></Node>
<StgValue><ssdm name="mux_case_13_loc_load"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:148 %mux_case_12_loc_load = load i32 %mux_case_12_loc

]]></Node>
<StgValue><ssdm name="mux_case_12_loc_load"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:172 %max_val_11 = call i32 @fmaxf, i32 %max_val_10, i32 %mux_case_12_loc_load

]]></Node>
<StgValue><ssdm name="max_val_11"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:173 %max_val_12 = call i32 @fmaxf, i32 %max_val_11, i32 %mux_case_13_loc_load

]]></Node>
<StgValue><ssdm name="max_val_12"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:145 %mux_case_15_loc_load = load i32 %mux_case_15_loc

]]></Node>
<StgValue><ssdm name="mux_case_15_loc_load"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:146 %mux_case_14_loc_load = load i32 %mux_case_14_loc

]]></Node>
<StgValue><ssdm name="mux_case_14_loc_load"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:174 %max_val_13 = call i32 @fmaxf, i32 %max_val_12, i32 %mux_case_14_loc_load

]]></Node>
<StgValue><ssdm name="max_val_13"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:175 %max_val_14 = call i32 @fmaxf, i32 %max_val_13, i32 %mux_case_15_loc_load

]]></Node>
<StgValue><ssdm name="max_val_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:143 %mux_case_17_loc_load = load i32 %mux_case_17_loc

]]></Node>
<StgValue><ssdm name="mux_case_17_loc_load"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:144 %mux_case_16_loc_load = load i32 %mux_case_16_loc

]]></Node>
<StgValue><ssdm name="mux_case_16_loc_load"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:176 %max_val_15 = call i32 @fmaxf, i32 %max_val_14, i32 %mux_case_16_loc_load

]]></Node>
<StgValue><ssdm name="max_val_15"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:177 %max_val_16 = call i32 @fmaxf, i32 %max_val_15, i32 %mux_case_17_loc_load

]]></Node>
<StgValue><ssdm name="max_val_16"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:141 %mux_case_19_loc_load = load i32 %mux_case_19_loc

]]></Node>
<StgValue><ssdm name="mux_case_19_loc_load"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:142 %mux_case_18_loc_load = load i32 %mux_case_18_loc

]]></Node>
<StgValue><ssdm name="mux_case_18_loc_load"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:178 %max_val_17 = call i32 @fmaxf, i32 %max_val_16, i32 %mux_case_18_loc_load

]]></Node>
<StgValue><ssdm name="max_val_17"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:179 %max_val_18 = call i32 @fmaxf, i32 %max_val_17, i32 %mux_case_19_loc_load

]]></Node>
<StgValue><ssdm name="max_val_18"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:139 %mux_case_21_loc_load = load i32 %mux_case_21_loc

]]></Node>
<StgValue><ssdm name="mux_case_21_loc_load"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:140 %mux_case_20_loc_load = load i32 %mux_case_20_loc

]]></Node>
<StgValue><ssdm name="mux_case_20_loc_load"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:180 %max_val_19 = call i32 @fmaxf, i32 %max_val_18, i32 %mux_case_20_loc_load

]]></Node>
<StgValue><ssdm name="max_val_19"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:181 %max_val_20 = call i32 @fmaxf, i32 %max_val_19, i32 %mux_case_21_loc_load

]]></Node>
<StgValue><ssdm name="max_val_20"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:137 %mux_case_23_loc_load = load i32 %mux_case_23_loc

]]></Node>
<StgValue><ssdm name="mux_case_23_loc_load"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:138 %mux_case_22_loc_load = load i32 %mux_case_22_loc

]]></Node>
<StgValue><ssdm name="mux_case_22_loc_load"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:182 %max_val_21 = call i32 @fmaxf, i32 %max_val_20, i32 %mux_case_22_loc_load

]]></Node>
<StgValue><ssdm name="max_val_21"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:183 %max_val_22 = call i32 @fmaxf, i32 %max_val_21, i32 %mux_case_23_loc_load

]]></Node>
<StgValue><ssdm name="max_val_22"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:135 %mux_case_25_loc_load = load i32 %mux_case_25_loc

]]></Node>
<StgValue><ssdm name="mux_case_25_loc_load"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:136 %mux_case_24_loc_load = load i32 %mux_case_24_loc

]]></Node>
<StgValue><ssdm name="mux_case_24_loc_load"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:184 %max_val_23 = call i32 @fmaxf, i32 %max_val_22, i32 %mux_case_24_loc_load

]]></Node>
<StgValue><ssdm name="max_val_23"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:185 %max_val_24 = call i32 @fmaxf, i32 %max_val_23, i32 %mux_case_25_loc_load

]]></Node>
<StgValue><ssdm name="max_val_24"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:133 %mux_case_27_loc_load = load i32 %mux_case_27_loc

]]></Node>
<StgValue><ssdm name="mux_case_27_loc_load"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:134 %mux_case_26_loc_load = load i32 %mux_case_26_loc

]]></Node>
<StgValue><ssdm name="mux_case_26_loc_load"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:186 %max_val_25 = call i32 @fmaxf, i32 %max_val_24, i32 %mux_case_26_loc_load

]]></Node>
<StgValue><ssdm name="max_val_25"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:187 %max_val_26 = call i32 @fmaxf, i32 %max_val_25, i32 %mux_case_27_loc_load

]]></Node>
<StgValue><ssdm name="max_val_26"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:131 %mux_case_29_loc_load = load i32 %mux_case_29_loc

]]></Node>
<StgValue><ssdm name="mux_case_29_loc_load"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:132 %mux_case_28_loc_load = load i32 %mux_case_28_loc

]]></Node>
<StgValue><ssdm name="mux_case_28_loc_load"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:188 %max_val_27 = call i32 @fmaxf, i32 %max_val_26, i32 %mux_case_28_loc_load

]]></Node>
<StgValue><ssdm name="max_val_27"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:189 %max_val_28 = call i32 @fmaxf, i32 %max_val_27, i32 %mux_case_29_loc_load

]]></Node>
<StgValue><ssdm name="max_val_28"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:129 %mux_case_31_loc_load = load i32 %mux_case_31_loc

]]></Node>
<StgValue><ssdm name="mux_case_31_loc_load"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:130 %mux_case_30_loc_load = load i32 %mux_case_30_loc

]]></Node>
<StgValue><ssdm name="mux_case_30_loc_load"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:190 %max_val_29 = call i32 @fmaxf, i32 %max_val_28, i32 %mux_case_30_loc_load

]]></Node>
<StgValue><ssdm name="max_val_29"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:191 %max_val_30 = call i32 @fmaxf, i32 %max_val_29, i32 %mux_case_31_loc_load

]]></Node>
<StgValue><ssdm name="max_val_30"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="248" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="0" op_83_bw="0">
<![CDATA[
entry:192 %call_ln854 = call void @float_safe_softmax2_Pipeline_exp_and_bucket, i32 %exp_x_31, i32 %exp_x_30, i32 %exp_x_29, i32 %exp_x_28, i32 %exp_x_27, i32 %exp_x_26, i32 %exp_x_25, i32 %exp_x_24, i32 %exp_x_23, i32 %exp_x_22, i32 %exp_x_21, i32 %exp_x_20, i32 %exp_x_19, i32 %exp_x_18, i32 %exp_x_17, i32 %exp_x_16, i32 %exp_x_15, i32 %exp_x_14, i32 %exp_x_13, i32 %exp_x_12, i32 %exp_x_11, i32 %exp_x_10, i32 %exp_x_9, i32 %exp_x_8, i32 %exp_x_7, i32 %exp_x_6, i32 %exp_x_5, i32 %exp_x_4, i32 %exp_x_3, i32 %exp_x_2, i32 %exp_x_1, i32 %exp_x, i32 %x_0, i32 %max_val_30, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %a_bits_assign_31_loc, i16 %a_bits_assign_30_loc, i16 %a_bits_assign_29_loc, i16 %a_bits_assign_28_loc, i16 %a_bits_assign_27_loc, i16 %a_bits_assign_26_loc, i16 %a_bits_assign_25_loc, i16 %a_bits_assign_24_loc, i16 %a_bits_assign_23_loc, i16 %a_bits_assign_22_loc, i16 %a_bits_assign_21_loc, i16 %a_bits_assign_20_loc, i16 %a_bits_assign_19_loc, i16 %a_bits_assign_18_loc, i16 %a_bits_assign_17_loc, i16 %a_bits_assign_16_loc, i16 %a_bits_assign_15_loc, i16 %a_bits_assign_14_loc, i16 %a_bits_assign_13_loc, i16 %a_bits_assign_12_loc, i16 %a_bits_assign_11_loc, i16 %a_bits_assign_10_loc, i16 %a_bits_assign_9_loc, i16 %a_bits_assign_8_loc, i16 %a_bits_assign_7_loc, i16 %a_bits_assign_6_loc, i16 %a_bits_assign_5_loc, i16 %a_bits_assign_4_loc, i16 %a_bits_assign_3_loc, i16 %a_bits_assign_2_loc, i16 %a_bits_assign_1_loc, i16 %a_bits_assign_loc

]]></Node>
<StgValue><ssdm name="call_ln854"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="249" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="0" op_83_bw="0">
<![CDATA[
entry:192 %call_ln854 = call void @float_safe_softmax2_Pipeline_exp_and_bucket, i32 %exp_x_31, i32 %exp_x_30, i32 %exp_x_29, i32 %exp_x_28, i32 %exp_x_27, i32 %exp_x_26, i32 %exp_x_25, i32 %exp_x_24, i32 %exp_x_23, i32 %exp_x_22, i32 %exp_x_21, i32 %exp_x_20, i32 %exp_x_19, i32 %exp_x_18, i32 %exp_x_17, i32 %exp_x_16, i32 %exp_x_15, i32 %exp_x_14, i32 %exp_x_13, i32 %exp_x_12, i32 %exp_x_11, i32 %exp_x_10, i32 %exp_x_9, i32 %exp_x_8, i32 %exp_x_7, i32 %exp_x_6, i32 %exp_x_5, i32 %exp_x_4, i32 %exp_x_3, i32 %exp_x_2, i32 %exp_x_1, i32 %exp_x, i32 %x_0, i32 %max_val_30, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i16 %a_bits_assign_31_loc, i16 %a_bits_assign_30_loc, i16 %a_bits_assign_29_loc, i16 %a_bits_assign_28_loc, i16 %a_bits_assign_27_loc, i16 %a_bits_assign_26_loc, i16 %a_bits_assign_25_loc, i16 %a_bits_assign_24_loc, i16 %a_bits_assign_23_loc, i16 %a_bits_assign_22_loc, i16 %a_bits_assign_21_loc, i16 %a_bits_assign_20_loc, i16 %a_bits_assign_19_loc, i16 %a_bits_assign_18_loc, i16 %a_bits_assign_17_loc, i16 %a_bits_assign_16_loc, i16 %a_bits_assign_15_loc, i16 %a_bits_assign_14_loc, i16 %a_bits_assign_13_loc, i16 %a_bits_assign_12_loc, i16 %a_bits_assign_11_loc, i16 %a_bits_assign_10_loc, i16 %a_bits_assign_9_loc, i16 %a_bits_assign_8_loc, i16 %a_bits_assign_7_loc, i16 %a_bits_assign_6_loc, i16 %a_bits_assign_5_loc, i16 %a_bits_assign_4_loc, i16 %a_bits_assign_3_loc, i16 %a_bits_assign_2_loc, i16 %a_bits_assign_1_loc, i16 %a_bits_assign_loc

]]></Node>
<StgValue><ssdm name="call_ln854"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:224 %a_bits_assign_loc_load = load i16 %a_bits_assign_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_loc_load"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:225 %sum_b = call i16 @bf16add_fast, i16 0, i16 %a_bits_assign_loc_load

]]></Node>
<StgValue><ssdm name="sum_b"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="252" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:225 %sum_b = call i16 @bf16add_fast, i16 0, i16 %a_bits_assign_loc_load

]]></Node>
<StgValue><ssdm name="sum_b"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="253" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:223 %a_bits_assign_1_loc_load = load i16 %a_bits_assign_1_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_1_loc_load"/></StgValue>
</operation>

<operation id="254" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:226 %sum_b_1 = call i16 @bf16add_fast, i16 %sum_b, i16 %a_bits_assign_1_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="255" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:226 %sum_b_1 = call i16 @bf16add_fast, i16 %sum_b, i16 %a_bits_assign_1_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="256" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:222 %a_bits_assign_2_loc_load = load i16 %a_bits_assign_2_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_2_loc_load"/></StgValue>
</operation>

<operation id="257" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:227 %sum_b_2 = call i16 @bf16add_fast, i16 %sum_b_1, i16 %a_bits_assign_2_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="258" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:227 %sum_b_2 = call i16 @bf16add_fast, i16 %sum_b_1, i16 %a_bits_assign_2_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="259" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:221 %a_bits_assign_3_loc_load = load i16 %a_bits_assign_3_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_3_loc_load"/></StgValue>
</operation>

<operation id="260" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:228 %sum_b_3 = call i16 @bf16add_fast, i16 %sum_b_2, i16 %a_bits_assign_3_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="261" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:228 %sum_b_3 = call i16 @bf16add_fast, i16 %sum_b_2, i16 %a_bits_assign_3_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="262" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:220 %a_bits_assign_4_loc_load = load i16 %a_bits_assign_4_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_4_loc_load"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:229 %sum_b_4 = call i16 @bf16add_fast, i16 %sum_b_3, i16 %a_bits_assign_4_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="264" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:229 %sum_b_4 = call i16 @bf16add_fast, i16 %sum_b_3, i16 %a_bits_assign_4_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="265" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:219 %a_bits_assign_5_loc_load = load i16 %a_bits_assign_5_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_5_loc_load"/></StgValue>
</operation>

<operation id="266" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:230 %sum_b_5 = call i16 @bf16add_fast, i16 %sum_b_4, i16 %a_bits_assign_5_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="267" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:230 %sum_b_5 = call i16 @bf16add_fast, i16 %sum_b_4, i16 %a_bits_assign_5_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="268" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:218 %a_bits_assign_6_loc_load = load i16 %a_bits_assign_6_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_6_loc_load"/></StgValue>
</operation>

<operation id="269" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:231 %sum_b_6 = call i16 @bf16add_fast, i16 %sum_b_5, i16 %a_bits_assign_6_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="270" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:231 %sum_b_6 = call i16 @bf16add_fast, i16 %sum_b_5, i16 %a_bits_assign_6_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="271" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:217 %a_bits_assign_7_loc_load = load i16 %a_bits_assign_7_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_7_loc_load"/></StgValue>
</operation>

<operation id="272" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:232 %sum_b_7 = call i16 @bf16add_fast, i16 %sum_b_6, i16 %a_bits_assign_7_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="273" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:232 %sum_b_7 = call i16 @bf16add_fast, i16 %sum_b_6, i16 %a_bits_assign_7_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="274" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:216 %a_bits_assign_8_loc_load = load i16 %a_bits_assign_8_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_8_loc_load"/></StgValue>
</operation>

<operation id="275" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:233 %sum_b_8 = call i16 @bf16add_fast, i16 %sum_b_7, i16 %a_bits_assign_8_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_8"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="276" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:233 %sum_b_8 = call i16 @bf16add_fast, i16 %sum_b_7, i16 %a_bits_assign_8_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_8"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="277" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:215 %a_bits_assign_9_loc_load = load i16 %a_bits_assign_9_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_9_loc_load"/></StgValue>
</operation>

<operation id="278" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:234 %sum_b_9 = call i16 @bf16add_fast, i16 %sum_b_8, i16 %a_bits_assign_9_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_9"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="279" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:234 %sum_b_9 = call i16 @bf16add_fast, i16 %sum_b_8, i16 %a_bits_assign_9_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_9"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="280" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:214 %a_bits_assign_10_loc_load = load i16 %a_bits_assign_10_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_10_loc_load"/></StgValue>
</operation>

<operation id="281" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:235 %sum_b_10 = call i16 @bf16add_fast, i16 %sum_b_9, i16 %a_bits_assign_10_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_10"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="282" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:235 %sum_b_10 = call i16 @bf16add_fast, i16 %sum_b_9, i16 %a_bits_assign_10_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_10"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="283" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:213 %a_bits_assign_11_loc_load = load i16 %a_bits_assign_11_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_11_loc_load"/></StgValue>
</operation>

<operation id="284" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:236 %sum_b_11 = call i16 @bf16add_fast, i16 %sum_b_10, i16 %a_bits_assign_11_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_11"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="285" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:236 %sum_b_11 = call i16 @bf16add_fast, i16 %sum_b_10, i16 %a_bits_assign_11_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_11"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="286" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:212 %a_bits_assign_12_loc_load = load i16 %a_bits_assign_12_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_12_loc_load"/></StgValue>
</operation>

<operation id="287" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:237 %sum_b_12 = call i16 @bf16add_fast, i16 %sum_b_11, i16 %a_bits_assign_12_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_12"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="288" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:237 %sum_b_12 = call i16 @bf16add_fast, i16 %sum_b_11, i16 %a_bits_assign_12_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_12"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="289" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:211 %a_bits_assign_13_loc_load = load i16 %a_bits_assign_13_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_13_loc_load"/></StgValue>
</operation>

<operation id="290" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:238 %sum_b_13 = call i16 @bf16add_fast, i16 %sum_b_12, i16 %a_bits_assign_13_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_13"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="291" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:238 %sum_b_13 = call i16 @bf16add_fast, i16 %sum_b_12, i16 %a_bits_assign_13_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_13"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="292" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:210 %a_bits_assign_14_loc_load = load i16 %a_bits_assign_14_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_14_loc_load"/></StgValue>
</operation>

<operation id="293" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:239 %sum_b_14 = call i16 @bf16add_fast, i16 %sum_b_13, i16 %a_bits_assign_14_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_14"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="294" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:239 %sum_b_14 = call i16 @bf16add_fast, i16 %sum_b_13, i16 %a_bits_assign_14_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_14"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="295" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:209 %a_bits_assign_15_loc_load = load i16 %a_bits_assign_15_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_15_loc_load"/></StgValue>
</operation>

<operation id="296" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:240 %sum_b_15 = call i16 @bf16add_fast, i16 %sum_b_14, i16 %a_bits_assign_15_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_15"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="297" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:240 %sum_b_15 = call i16 @bf16add_fast, i16 %sum_b_14, i16 %a_bits_assign_15_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_15"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="298" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:208 %a_bits_assign_16_loc_load = load i16 %a_bits_assign_16_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_16_loc_load"/></StgValue>
</operation>

<operation id="299" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:241 %sum_b_16 = call i16 @bf16add_fast, i16 %sum_b_15, i16 %a_bits_assign_16_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_16"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="300" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:241 %sum_b_16 = call i16 @bf16add_fast, i16 %sum_b_15, i16 %a_bits_assign_16_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_16"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="301" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:207 %a_bits_assign_17_loc_load = load i16 %a_bits_assign_17_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_17_loc_load"/></StgValue>
</operation>

<operation id="302" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:242 %sum_b_17 = call i16 @bf16add_fast, i16 %sum_b_16, i16 %a_bits_assign_17_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_17"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="303" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:242 %sum_b_17 = call i16 @bf16add_fast, i16 %sum_b_16, i16 %a_bits_assign_17_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_17"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="304" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:206 %a_bits_assign_18_loc_load = load i16 %a_bits_assign_18_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_18_loc_load"/></StgValue>
</operation>

<operation id="305" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:243 %sum_b_18 = call i16 @bf16add_fast, i16 %sum_b_17, i16 %a_bits_assign_18_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_18"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="306" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:243 %sum_b_18 = call i16 @bf16add_fast, i16 %sum_b_17, i16 %a_bits_assign_18_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_18"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="307" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:205 %a_bits_assign_19_loc_load = load i16 %a_bits_assign_19_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_19_loc_load"/></StgValue>
</operation>

<operation id="308" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:244 %sum_b_19 = call i16 @bf16add_fast, i16 %sum_b_18, i16 %a_bits_assign_19_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_19"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="309" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:244 %sum_b_19 = call i16 @bf16add_fast, i16 %sum_b_18, i16 %a_bits_assign_19_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_19"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="310" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:204 %a_bits_assign_20_loc_load = load i16 %a_bits_assign_20_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_20_loc_load"/></StgValue>
</operation>

<operation id="311" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:245 %sum_b_20 = call i16 @bf16add_fast, i16 %sum_b_19, i16 %a_bits_assign_20_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_20"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="312" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:245 %sum_b_20 = call i16 @bf16add_fast, i16 %sum_b_19, i16 %a_bits_assign_20_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_20"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="313" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:203 %a_bits_assign_21_loc_load = load i16 %a_bits_assign_21_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_21_loc_load"/></StgValue>
</operation>

<operation id="314" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:246 %sum_b_21 = call i16 @bf16add_fast, i16 %sum_b_20, i16 %a_bits_assign_21_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_21"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="315" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:246 %sum_b_21 = call i16 @bf16add_fast, i16 %sum_b_20, i16 %a_bits_assign_21_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_21"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="316" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:202 %a_bits_assign_22_loc_load = load i16 %a_bits_assign_22_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_22_loc_load"/></StgValue>
</operation>

<operation id="317" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:247 %sum_b_22 = call i16 @bf16add_fast, i16 %sum_b_21, i16 %a_bits_assign_22_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_22"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="318" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:247 %sum_b_22 = call i16 @bf16add_fast, i16 %sum_b_21, i16 %a_bits_assign_22_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_22"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="319" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:201 %a_bits_assign_23_loc_load = load i16 %a_bits_assign_23_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_23_loc_load"/></StgValue>
</operation>

<operation id="320" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:248 %sum_b_23 = call i16 @bf16add_fast, i16 %sum_b_22, i16 %a_bits_assign_23_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_23"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="321" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:248 %sum_b_23 = call i16 @bf16add_fast, i16 %sum_b_22, i16 %a_bits_assign_23_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_23"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="322" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:200 %a_bits_assign_24_loc_load = load i16 %a_bits_assign_24_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_24_loc_load"/></StgValue>
</operation>

<operation id="323" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:249 %sum_b_24 = call i16 @bf16add_fast, i16 %sum_b_23, i16 %a_bits_assign_24_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_24"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="324" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:249 %sum_b_24 = call i16 @bf16add_fast, i16 %sum_b_23, i16 %a_bits_assign_24_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_24"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="325" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:199 %a_bits_assign_25_loc_load = load i16 %a_bits_assign_25_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_25_loc_load"/></StgValue>
</operation>

<operation id="326" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:250 %sum_b_25 = call i16 @bf16add_fast, i16 %sum_b_24, i16 %a_bits_assign_25_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_25"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="327" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:250 %sum_b_25 = call i16 @bf16add_fast, i16 %sum_b_24, i16 %a_bits_assign_25_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_25"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="328" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:198 %a_bits_assign_26_loc_load = load i16 %a_bits_assign_26_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_26_loc_load"/></StgValue>
</operation>

<operation id="329" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:251 %sum_b_26 = call i16 @bf16add_fast, i16 %sum_b_25, i16 %a_bits_assign_26_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_26"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="330" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:251 %sum_b_26 = call i16 @bf16add_fast, i16 %sum_b_25, i16 %a_bits_assign_26_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_26"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="331" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:197 %a_bits_assign_27_loc_load = load i16 %a_bits_assign_27_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_27_loc_load"/></StgValue>
</operation>

<operation id="332" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:252 %sum_b_27 = call i16 @bf16add_fast, i16 %sum_b_26, i16 %a_bits_assign_27_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_27"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="333" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:252 %sum_b_27 = call i16 @bf16add_fast, i16 %sum_b_26, i16 %a_bits_assign_27_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_27"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="334" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:196 %a_bits_assign_28_loc_load = load i16 %a_bits_assign_28_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_28_loc_load"/></StgValue>
</operation>

<operation id="335" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:253 %sum_b_28 = call i16 @bf16add_fast, i16 %sum_b_27, i16 %a_bits_assign_28_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_28"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="336" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:253 %sum_b_28 = call i16 @bf16add_fast, i16 %sum_b_27, i16 %a_bits_assign_28_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_28"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="337" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:195 %a_bits_assign_29_loc_load = load i16 %a_bits_assign_29_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_29_loc_load"/></StgValue>
</operation>

<operation id="338" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:254 %sum_b_29 = call i16 @bf16add_fast, i16 %sum_b_28, i16 %a_bits_assign_29_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_29"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="339" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:254 %sum_b_29 = call i16 @bf16add_fast, i16 %sum_b_28, i16 %a_bits_assign_29_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_29"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="340" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:194 %a_bits_assign_30_loc_load = load i16 %a_bits_assign_30_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_30_loc_load"/></StgValue>
</operation>

<operation id="341" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:255 %sum_b_30 = call i16 @bf16add_fast, i16 %sum_b_29, i16 %a_bits_assign_30_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_30"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="342" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:255 %sum_b_30 = call i16 @bf16add_fast, i16 %sum_b_29, i16 %a_bits_assign_30_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_30"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="343" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:193 %a_bits_assign_31_loc_load = load i16 %a_bits_assign_31_loc

]]></Node>
<StgValue><ssdm name="a_bits_assign_31_loc_load"/></StgValue>
</operation>

<operation id="344" st_id="83" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:256 %sum_b_31 = call i16 @bf16add_fast, i16 %sum_b_30, i16 %a_bits_assign_31_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_31"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="345" st_id="84" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:256 %sum_b_31 = call i16 @bf16add_fast, i16 %sum_b_30, i16 %a_bits_assign_31_loc_load

]]></Node>
<StgValue><ssdm name="sum_b_31"/></StgValue>
</operation>

<operation id="346" st_id="84" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry:257 %sum = call i32 @bf16_to_f32, i16 %sum_b_31

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="347" st_id="85" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="0">
<![CDATA[
entry:258 %call_ln910 = call void @float_safe_softmax2_Pipeline_normalize_blocks, i32 %exp_x, i32 %sum, i32 %exp_x_1, i32 %exp_x_2, i32 %exp_x_3, i32 %exp_x_4, i32 %exp_x_5, i32 %exp_x_6, i32 %exp_x_7, i32 %exp_x_8, i32 %exp_x_9, i32 %exp_x_10, i32 %exp_x_11, i32 %exp_x_12, i32 %exp_x_13, i32 %exp_x_14, i32 %exp_x_15, i32 %exp_x_16, i32 %exp_x_17, i32 %exp_x_18, i32 %exp_x_19, i32 %exp_x_20, i32 %exp_x_21, i32 %exp_x_22, i32 %exp_x_23, i32 %exp_x_24, i32 %exp_x_25, i32 %exp_x_26, i32 %exp_x_27, i32 %exp_x_28, i32 %exp_x_29, i32 %exp_x_30, i32 %exp_x_31, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln910"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="348" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:96 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_31, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="349" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:97 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_30, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="350" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:98 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_29, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="351" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:99 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_28, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="352" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:100 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_27, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="353" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:101 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_26, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="354" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:102 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_25, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="355" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:103 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_24, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="356" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:104 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_23, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="357" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:105 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_22, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="358" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:106 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_21, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="359" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:107 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_20, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="360" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:108 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_19, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="361" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:109 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_18, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="362" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:110 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_17, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="363" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:111 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_16, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="364" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:112 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_15, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="365" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:113 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_14, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="366" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:114 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_13, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="367" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:115 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_12, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="368" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:116 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_11, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="369" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:117 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_10, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="370" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:118 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_9, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="371" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:119 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_8, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="372" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:120 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="373" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:121 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="374" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:122 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="375" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:123 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="376" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:124 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="377" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:125 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="378" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:126 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="379" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:127 %specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln805"/></StgValue>
</operation>

<operation id="380" st_id="86" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="0">
<![CDATA[
entry:258 %call_ln910 = call void @float_safe_softmax2_Pipeline_normalize_blocks, i32 %exp_x, i32 %sum, i32 %exp_x_1, i32 %exp_x_2, i32 %exp_x_3, i32 %exp_x_4, i32 %exp_x_5, i32 %exp_x_6, i32 %exp_x_7, i32 %exp_x_8, i32 %exp_x_9, i32 %exp_x_10, i32 %exp_x_11, i32 %exp_x_12, i32 %exp_x_13, i32 %exp_x_14, i32 %exp_x_15, i32 %exp_x_16, i32 %exp_x_17, i32 %exp_x_18, i32 %exp_x_19, i32 %exp_x_20, i32 %exp_x_21, i32 %exp_x_22, i32 %exp_x_23, i32 %exp_x_24, i32 %exp_x_25, i32 %exp_x_26, i32 %exp_x_27, i32 %exp_x_28, i32 %exp_x_29, i32 %exp_x_30, i32 %exp_x_31, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15

]]></Node>
<StgValue><ssdm name="call_ln910"/></StgValue>
</operation>

<operation id="381" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0">
<![CDATA[
entry:259 %ret_ln931 = ret

]]></Node>
<StgValue><ssdm name="ret_ln931"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
