{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528407025133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528407025133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 07 18:30:24 2018 " "Processing started: Thu Jun 07 18:30:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528407025133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528407025133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528407025133 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528407025704 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ProjetoFinal.v(73) " "Verilog HDL information at ProjetoFinal.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1528407025777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetofinal.v 1 1 " "Found 1 design units, including 1 entities, in source file projetofinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoFinal " "Found entity 1: ProjetoFinal" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528407025779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528407025779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoFinal " "Elaborating entity \"ProjetoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528407025833 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado_atual ProjetoFinal.v(31) " "Verilog HDL Always Construct warning at ProjetoFinal.v(31): variable \"estado_atual\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025835 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor01 ProjetoFinal.v(34) " "Verilog HDL Always Construct warning at ProjetoFinal.v(34): variable \"Sensor01\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025835 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor02 ProjetoFinal.v(34) " "Verilog HDL Always Construct warning at ProjetoFinal.v(34): variable \"Sensor02\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025835 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor01 ProjetoFinal.v(36) " "Verilog HDL Always Construct warning at ProjetoFinal.v(36): variable \"Sensor01\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025835 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor02 ProjetoFinal.v(36) " "Verilog HDL Always Construct warning at ProjetoFinal.v(36): variable \"Sensor02\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025836 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor01 ProjetoFinal.v(38) " "Verilog HDL Always Construct warning at ProjetoFinal.v(38): variable \"Sensor01\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025836 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor02 ProjetoFinal.v(38) " "Verilog HDL Always Construct warning at ProjetoFinal.v(38): variable \"Sensor02\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025836 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor01 ProjetoFinal.v(40) " "Verilog HDL Always Construct warning at ProjetoFinal.v(40): variable \"Sensor01\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025836 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor02 ProjetoFinal.v(40) " "Verilog HDL Always Construct warning at ProjetoFinal.v(40): variable \"Sensor02\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025836 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor01 ProjetoFinal.v(44) " "Verilog HDL Always Construct warning at ProjetoFinal.v(44): variable \"Sensor01\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025836 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor02 ProjetoFinal.v(44) " "Verilog HDL Always Construct warning at ProjetoFinal.v(44): variable \"Sensor02\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025836 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor01 ProjetoFinal.v(46) " "Verilog HDL Always Construct warning at ProjetoFinal.v(46): variable \"Sensor01\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025836 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor02 ProjetoFinal.v(46) " "Verilog HDL Always Construct warning at ProjetoFinal.v(46): variable \"Sensor02\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025836 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor01 ProjetoFinal.v(48) " "Verilog HDL Always Construct warning at ProjetoFinal.v(48): variable \"Sensor01\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025836 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor02 ProjetoFinal.v(48) " "Verilog HDL Always Construct warning at ProjetoFinal.v(48): variable \"Sensor02\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025836 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor01 ProjetoFinal.v(50) " "Verilog HDL Always Construct warning at ProjetoFinal.v(50): variable \"Sensor01\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025836 "|ProjetoFinal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sensor02 ProjetoFinal.v(50) " "Verilog HDL Always Construct warning at ProjetoFinal.v(50): variable \"Sensor02\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528407025837 "|ProjetoFinal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "estado_atual ProjetoFinal.v(30) " "Verilog HDL Always Construct warning at ProjetoFinal.v(30): inferring latch(es) for variable \"estado_atual\", which holds its previous value in one or more paths through the always construct" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528407025837 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_atual.B ProjetoFinal.v(30) " "Inferred latch for \"estado_atual.B\" at ProjetoFinal.v(30)" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528407025837 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_atual.A ProjetoFinal.v(30) " "Inferred latch for \"estado_atual.A\" at ProjetoFinal.v(30)" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528407025837 "|ProjetoFinal"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_atual.A_259 " "LATCH primitive \"estado_atual.A_259\" is permanently enabled" {  } { { "ProjetoFinal.v" "" { Text "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/ProjetoFinal.v" 30 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1528407026107 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1528407026534 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1528407026672 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/output_files/ProjetoFinal.map.smsg " "Generated suppressed messages file C:/Users/jonas/Documents/faculdade/2017.2/CL2/projetofinal/projetofinal/projetofinal/output_files/ProjetoFinal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1528407026719 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528407026853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528407026853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528407026902 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528407026902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528407026902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528407026902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528407026930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 07 18:30:26 2018 " "Processing ended: Thu Jun 07 18:30:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528407026930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528407026930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528407026930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528407026930 ""}
