Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May  6 14:43:46 2024
| Host         : LAPTOP-C37AT9AL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   147 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              91 |           23 |
| Yes          | No                    | No                     |             224 |           76 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             248 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                          Enable Signal                         |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+----------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG  | UART_load_data/wait_start[0]_i_1_n_0                           |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG  | Logic/coounter_for_close_LDAC[5]_i_2_n_0                       |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG  | Logic/wait_to_open_LDAC_counter[4]_i_2_n_0                     |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG  | UART_load_data/led_red_i_1_n_0                                 |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG  | UART_load_data/led_green_i_1_n_0                               |                                               |                1 |              1 |         1.00 |
| ~SCLK_OBUF_BUFG | Logic/start_sdi_wire                                           | SPI/SDI_transfer                              |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG  | UART_load_data/uart_tx_flag_i_1_n_0                            | UART_load_data/vl_packet_answer[18]_i_1_n_0   |                1 |              2 |         2.00 |
|  SCLK_OBUF_BUFG |                                                                |                                               |                1 |              2 |         2.00 |
| ~SCLK_OBUF_BUFG |                                                                |                                               |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG  | Logic/wait_to_open_LDAC_counter[4]_i_2_n_0                     | Logic/wait_to_open_LDAC_counter[4]_i_1_n_0    |                2 |              3 |         1.50 |
|  CLK_IBUF_BUFG  | UART_load_data/counter_packetdge[3]_i_1_n_0                    |                                               |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG  | UART_load_data/counter_data[3]_i_1_n_0                         |                                               |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG  | UART_load_data/counter_one_bit[10]_i_1_n_0                     |                                               |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG  | UART_load_data/counter_16bits_answer[4]_i_1_n_0                | UART_load_data/vl_packet_answer[18]_i_1_n_0   |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG  | Logic/coounter_for_close_LDAC[5]_i_2_n_0                       | Logic/coounter_for_close_LDAC[5]_i_1_n_0      |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG  | Logic/second_dac_counter0                                      |                                               |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG  | Logic/stage_of_installing_a_temporary_pulse_CLK_reg[4]_i_1_n_0 |                                               |                4 |              5 |         1.25 |
| ~SCLK_OBUF_BUFG |                                                                | SPI/bits_counter_16[4]_i_1_n_0                |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG  | UART_load_data/counter_one_bit[10]_i_1_n_0                     | UART_load_data/counter_one_bit[5]_i_1_n_0     |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG  | UART_load_data/connection_data[7]_i_2_n_0                      | UART_load_data/connection_data[7]_i_1_n_0     |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG  | UART_load_data/connection_data[15]_i_1_n_0                     |                                               |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG  | UART_load_data/byte_data                                       | UART_load_data/byte_data0                     |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG  | UART_load_data/end_sim_answer[8]_i_1_n_0                       | UART_load_data/vl_packet_answer[18]_i_1_n_0   |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG  | UART_load_data/counter_one_bit_answer[9]_i_1_n_0               | UART_load_data/vl_packet_answer[18]_i_1_n_0   |                3 |             10 |         3.33 |
| ~SCLK_OBUF_BUFG | SPI/data_amplitude[15]_i_1_n_0                                 |                                               |                2 |             16 |         8.00 |
|  SCLK_OBUF_BUFG | Logic/__2/i__n_0                                               |                                               |                3 |             16 |         5.33 |
|  CLK_IBUF_BUFG  | Generate_impulse/counter_frames[15]_i_2_n_0                    | Generate_impulse/counter_frames[15]_i_1_n_0   |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG  | Generate_impulse/counter_num_puck[15]_i_2_n_0                  | Generate_impulse/counter_num_puck[15]_i_1_n_0 |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG  | Logic/data[15]_i_1_n_0                                         |                                               |                9 |             16 |         1.78 |
|  CLK_IBUF_BUFG  | UART_load_data/tm_packet_answer[18]_i_1_n_0                    | UART_load_data/vl_packet_answer[18]_i_1_n_0   |                3 |             18 |         6.00 |
|  CLK_IBUF_BUFG  | UART_load_data/ip_packet_answer[18]_i_1_n_0                    | UART_load_data/vl_packet_answer[18]_i_1_n_0   |                3 |             18 |         6.00 |
|  CLK_IBUF_BUFG  | UART_load_data/vl_packet_answer[18]_i_2_n_0                    | UART_load_data/vl_packet_answer[18]_i_1_n_0   |                3 |             18 |         6.00 |
|  CLK_IBUF_BUFG  |                                                                |                                               |               11 |             22 |         2.00 |
|  CLK_IBUF_BUFG  |                                                                | frequency_divider_SCLK/count[25]_i_1_n_0      |                8 |             26 |         3.25 |
|  CLK_IBUF_BUFG  | UART_load_data/amplitude_data                                  |                                               |                5 |             28 |         5.60 |
|  CLK_IBUF_BUFG  | Generate_impulse/counter_time[40]_i_2_n_0                      | Generate_impulse/counter_time[40]_i_1_n_0     |               12 |             41 |         3.42 |
|  CLK_IBUF_BUFG  | UART_load_data/num_data[63]_i_1_n_0                            |                                               |               14 |             48 |         3.43 |
|  CLK_IBUF_BUFG  |                                                                | UART_load_data/packets_download_flag_reg_0    |               13 |             60 |         4.62 |
|  CLK_IBUF_BUFG  | UART_load_data/time_data                                       |                                               |               22 |             64 |         2.91 |
|  CLK_IBUF_BUFG  | UART_load_data/connection_data[15]_i_1_n_0                     | UART_load_data/connection_data[79]_i_1_n_0    |               15 |             64 |         4.27 |
+-----------------+----------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


