






#


Table of content:
-----------------


 1.zTopBuild automatic clustering report
    1.1.Design pre-analysis
        1.1.1.Design stats
    1.2.Design analysis
    1.3.Design mapping optimization
    1.4.Post-optimization
    1.5.Commands processing
        1.5.1.Command transmission to zCore
    1.6.Design post split analysis
 2.Time and memory usage


======================================================================================================





 1.zTopBuild automatic clustering report
 =======================================


    1.1.Design pre-analysis
    -----------------------


    1.1.1.Design stats


Primitive count from the top module top
          +--------------------------+--------------------+---------+---------+
          |Primitive                 |              Number|Equiv LUT|Equiv REG|
          +--------------------------+--------------------+---------+---------+
          |fd                        |                 350|         |      350|
          |fd_1                      |                  19|         |       19|
          |fdc                       |                  34|         |       34|
          |fdce                      |                  19|         |       19|
          |fde                       |                 133|         |      133|
          |fdp                       |                   7|         |        7|
          +--------------------------+--------------------+---------+---------+
          |Summary Flip-Flops        |                 562|         |      562|
          =--------------------------+--------------------+---------+---------=
          |gnd                       |                  14|         |         |
          |lut2                      |                  69|       69|         |
          |lut3                      |                  60|       60|         |
          |lut4                      |                   8|        8|         |
          |lut5                      |                   9|        9|         |
          |lut6                      |                  29|       29|         |
          |vcc                       |                   7|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary General           |  196 (=   175 LUTs)|      175|         |
          =--------------------------+--------------------+---------+---------=
          |ld_1                      |                   1|         |        1|
          +--------------------------+--------------------+---------+---------+
          |Summary Latches           |                   1|         |        1|
          =--------------------------+--------------------+---------+---------=
          |and2                      |                  35|       35|         |
          |inv                       |                  59|         |         |
          |xor2                      |                   6|        6|         |
          |xorcy                     |                   2|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary Logic Primitives  |  102 (=    41 LUTs)|       41|         |
          =--------------------------+--------------------+---------+---------=
          |ram256x1s                 |   18 (=    72 LUTs)|       72|         |
          +--------------------------+--------------------+---------+---------+
          |Summary Memory Elements   |   18 (=    72 LUTs)|       72|         |
          =--------------------------+--------------------+---------+---------=
          |muxcy_l                   |                   2|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary Multiplexers      |                   2|         |         |
          =--------------------------+--------------------+---------+---------=
          |USER_COSTzebu_bb_wb_reg   |                  45|         |       45|
          |ZSVA_MOD_0                |                   1|         |         |
          |ZSVA_MOD_1                |                   1|         |         |
          |ZSVA_MOD_PLI_1            |                   2|         |         |
          |carry4                    |                  40|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary                   |                  89|         |       45|
          =--------------------------+--------------------+---------+---------=
          |KEEP_ZVIEW                |                  46|         |       46|
          |ZXLSYS                    |                   4|         |         |
          |zfwc_hs_1                 |                  38|         |         |
          |zview                     |                  97|         |         |
          +--------------------------+--------------------+---------+---------+
          |Summary ZEBU Special Cells|                 185|         |       46|
          +--------------------------+--------------------+---------+---------+



Design content summary, Luts, BRams, URAM, Flip-Flops, Latches, Multiplexers, Multipliers, other logic:
          +----------------------------------+---+
          |Logic LUTs                        |175|
          |RAMLUTs                           | 72|
          |Logic LUTs + RAMLUTs              |247|
          |Logic LUTs + RAMLUTs + other logic|288|
          |BRAMs                             |  0|
          |URAMs                             |  0|
          |Flip-Flops                        |562|
          |Latches                           |  1|
          |Flip-Flops + Latches + other logic|655|
          |Multiplexers                      |  2|
          |MULT18/DSP                        |  0|
          |Other logic                       |415|
          |Lut equiv other logic             | 41|
          |Reg equiv Other logic             | 92|
          +----------------------------------+---+



    1.2.Design analysis
    -------------------



                 *** EMPTY SECTION *** 



    1.3.Design mapping optimization
    -------------------------------



                 *** EMPTY SECTION *** 



    1.4.Post-optimization
    ---------------------



                 *** EMPTY SECTION *** 



    1.5.Commands processing
    -----------------------


    1.5.1.Command transmission to zCore



                 *** EMPTY SECTION *** 



    1.6.Design post split analysis
    ------------------------------



                 *** EMPTY SECTION *** 




 2.Time and memory usage
 =======================

Reset time counter
   1    elapsed:0.29 s    user:0.4 s    system:0.1 s      %cpu:17.54       load:0.54       fm:170946 m     vm:1586 m     vm:+768 m      um:298 m       um:+5 m ZTOPPARTITIONING
   2     elapsed:0.2 s      user:0 s      system:0 s       %cpu:0.00       load:0.54       fm:170946 m     vm:1586 m       vm:+0 m      um:299 m       um:+1 m AC_netlist_stat
   3     elapsed:0.3 s      user:0 s      system:0 s       %cpu:0.00       load:0.54       fm:170946 m     vm:1586 m       vm:+0 m      um:299 m       um:+0 m AC_global_cost_estimate
