Running: H:\TDC\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o H:/Examen TDC/CompRegReg/Control_unit_tb_isim_beh.exe -prj H:/Examen TDC/CompRegReg/Control_unit_tb_beh.prj work.Control_unit_tb 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "H:/Examen TDC/CompRegReg/Control_unit.vhd" into library work
Parsing VHDL file "H:/Examen TDC/CompRegReg/Control_unit_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Control_unit [control_unit_default]
Compiling architecture behavior of entity control_unit_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable H:/Examen TDC/CompRegReg/Control_unit_tb_isim_beh.exe
Fuse Memory Usage: 28620 KB
Fuse CPU Usage: 405 ms
