<p><strong>2-Port Memory</strong></p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-external-resource image-center" width="250" src="file:///C:/Users/SHIVAK~1.MUS/AppData/Local/Temp/msohtmlclip1/01/clip_image002.jpg" data-image-src="file:///C:/Users/SHIVAK~1.MUS/AppData/Local/Temp/msohtmlclip1/01/clip_image002.jpg" loading="lazy"></span><p> </p><p>Description:  2-Port memory has 2 -ports (Port A is for write; Port B is for read), 2-clocks, 2 -Memory enables, 1-write enable, 2- addresses, 1-input data &amp; 1-output data.</p><p>On CLKA, when MEA is high &amp; WEA is high DA gets written into Port A.</p><p>on CLKB, when MEB is high QB gets read from Port B.</p><p>It is faster and smaller in area compared to Dual port memory of the same size.                                   </p><p><strong><u>Pin Interface:</u></strong></p><p>module sacrls0g4l2p256x122m4b1w0c1p0d0l0rm4rw00zh1h0ms0mg1 ( QB, ADRA, DA, WEA, MEA, CLKA, TEST1A, TEST_RNMA, RMEA, RMA, LS, ADRB, MEB, CLKB, TEST1B, RMEB, RMB);</p><p>parameter bits = 122, addrbits = 8;</p><p>// Outputs</p><p>output [bits-1:0] QB;</p><p>// Inputs</p><p>input [addrbits-1:0] ADRA;</p><p>input [bits-1:0] DA;</p><p>input WEA;</p><p>input MEA;</p><p>input CLKA;</p><p>input TEST1A;</p><p>input TEST_RNMA;</p><p>input RMEA;</p><p>input  [3:0] RMA;</p><p>input LS;</p><p>input [addrbits-1:0] ADRB;</p><p>input MEB;</p><p>input CLKB;</p><p>input TEST1B;</p><p>input RMEB;</p><p>input  [3:0] RMB;</p><p> </p><p><strong>Dual Port Memory       </strong></p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-external-resource image-center" width="250" src="file:///C:/Users/SHIVAK~1.MUS/AppData/Local/Temp/msohtmlclip1/01/clip_image002.jpg" data-image-src="file:///C:/Users/SHIVAK~1.MUS/AppData/Local/Temp/msohtmlclip1/01/clip_image002.jpg" loading="lazy"></span><p>Description: Dual Port memory has 2 -ports (Port A &amp; Port B can be write/read), 2-clocks, 2 -Memory enables, 2-write enables, 2- addresses, 2-input data &amp; 2-output data.</p><p>On CLKA, when MEA is high &amp; WEA is high DA gets written into Port A; when WEA is low QA gets read from Port A.</p><p>Similarly, on CLKB, when MEB is high &amp; WEB is high DB gets written into Port B; when WEB is low QB gets read from Port B.</p><p>It is slower and larger in area compared to 2-port memory of the same size.</p><p> </p><p><strong><u>Pin Interface:</u></strong></p><p>module sadsls0g4u2p256x122m4b1w0c1p0d0l0rm4rw01zh1h0ms0mg1 ( QA, QB, ADRA, DA, WEA, MEA, CLKA, TEST1A, TEST_RNMA, RMEA, RMA, WA, WPULSE, LS, BC0, BC1, BC2, ADRB, DB, WEB, MEB, CLKB, TEST1B, TEST_RNMB, RMEB, RMB);</p><p>parameter bits = 122, addrbits = 8;</p><p> </p><p>// Outputs</p><p>output [bits-1:0] QA;</p><p>output [bits-1:0] QB;</p><p> </p><p>// Inputs</p><p>input [addrbits-1:0] ADRA;</p><p>input [bits-1:0] DA;</p><p>input WEA;</p><p>input MEA;</p><p>input CLKA;</p><p>input TEST1A;</p><p>input TEST_RNMA;</p><p>input RMEA;</p><p>input  [3:0] RMA;</p><p>input  [2:0] WA;</p><p>input  [2:0] WPULSE;</p><p>input LS;</p><p>input BC0;</p><p>input BC1;</p><p>input BC2;</p><p>input [addrbits-1:0] ADRB;</p><p>input [bits-1:0] DB;</p><p>input WEB;</p><p>input MEB;</p><p>input CLKB;</p><p>input TEST1B;</p><p>input TEST_RNMB;</p><p>input RMEB;</p><p>input  [3:0] RMB;</p>