;redcode
;assert 1
	SPL 0, 202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SPL -107, @-21
	SLT 11, 24
	CMP @121, 103
	SPL <127, 100
	SUB @127, -109
	SUB @161, 109
	SUB @121, 103
	SUB @127, 106
	SUB #72, @200
	CMP @127, 100
	SUB @121, 103
	SUB @127, 100
	CMP 12, @10
	ADD <0, 0
	SLT -1, <-20
	CMP <0, @2
	SUB @121, 103
	MOV -1, <-120
	SUB @127, 100
	SUB -7, <-420
	SUB <0, 0
	SLT 12, @10
	SLT 12, @10
	CMP 270, 1
	SUB #72, @200
	SUB #72, @200
	SUB -7, <-420
	SUB @127, 100
	JMP -7, @-20
	SUB -7, <-420
	CMP -7, <-420
	SUB @-121, 106
	SPL -7, @-420
	ADD 12, @10
	ADD 270, 0
	ADD 270, 0
	JMN <121, 103
	JMN @12, #201
	JMN @-12, #201
	SPL <0, 90
	SPL 0, 202
	SPL <0, 90
	SPL <0, 90
	SPL <0, 90
	SPL <0, 90
