<stg><name>Radix2wECC_Pipeline_18</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln29_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln29

]]></Node>
<StgValue><ssdm name="sext_ln29_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln29_cast = sext i62 %sext_ln29_read

]]></Node>
<StgValue><ssdm name="sext_ln29_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 6, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i3 0, i3 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
load-store-loop:0 %loop_index_load = load i3 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop:4 %exitcond21 = icmp_eq  i3 %loop_index_load, i3 6

]]></Node>
<StgValue><ssdm name="exitcond21"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop:6 %empty_127 = add i3 %loop_index_load, i3 1

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:7 %br_ln0 = br i1 %exitcond21, void %load-store-loop.split, void %memcpy-split.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="3">
<![CDATA[
load-store-loop.split:0 %loop_index_cast = zext i3 %loop_index_load

]]></Node>
<StgValue><ssdm name="loop_index_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:1 %buff3_addr = getelementptr i32 %buff3, i64 0, i64 %loop_index_cast

]]></Node>
<StgValue><ssdm name="buff3_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:2 %buff3_load = load i3 %buff3_addr

]]></Node>
<StgValue><ssdm name="buff3_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.split:4 %store_ln0 = store i3 %empty_127, i3 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
load-store-loop:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
load-store-loop:2 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln29_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:2 %buff3_load = load i3 %buff3_addr

]]></Node>
<StgValue><ssdm name="buff3_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
memcpy-split.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
load-store-loop.split:3 %write_ln29 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %buff3_load, i4 15

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.split:5 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="41" name="sext_ln29" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln29"/></StgValue>
</port>
<port id="42" name="buff3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="loop_index" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln29_read" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="sext_ln29" to="sext_ln29_read" fromId="41" toId="7">
</dataflow>
<dataflow id="48" from="sext_ln29_read" to="sext_ln29_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="51" from="gmem" to="specinterface_ln0" fromId="40" toId="9">
</dataflow>
<dataflow id="53" from="empty" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="56" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="59" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="63" from="empty_1" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="65" from="empty_2" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_74" to="store_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="76" from="loop_index" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="77" from="loop_index" to="loop_index_load" fromId="6" toId="12">
</dataflow>
<dataflow id="78" from="loop_index_load" to="exitcond21" fromId="12" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_79" to="exitcond21" fromId="79" toId="13">
</dataflow>
<dataflow id="81" from="loop_index_load" to="empty_127" fromId="12" toId="14">
</dataflow>
<dataflow id="83" from="StgValue_82" to="empty_127" fromId="82" toId="14">
</dataflow>
<dataflow id="84" from="exitcond21" to="br_ln0" fromId="13" toId="15">
</dataflow>
<dataflow id="85" from="loop_index_load" to="loop_index_cast" fromId="12" toId="16">
</dataflow>
<dataflow id="86" from="buff3" to="buff3_addr" fromId="42" toId="17">
</dataflow>
<dataflow id="88" from="StgValue_87" to="buff3_addr" fromId="87" toId="17">
</dataflow>
<dataflow id="89" from="loop_index_cast" to="buff3_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="90" from="buff3_addr" to="buff3_load" fromId="17" toId="18">
</dataflow>
<dataflow id="91" from="empty_127" to="store_ln0" fromId="14" toId="19">
</dataflow>
<dataflow id="92" from="loop_index" to="store_ln0" fromId="6" toId="19">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="93" toId="20">
</dataflow>
<dataflow id="95" from="gmem" to="specbitsmap_ln0" fromId="40" toId="20">
</dataflow>
<dataflow id="96" from="gmem" to="gmem_addr" fromId="40" toId="21">
</dataflow>
<dataflow id="97" from="sext_ln29_cast" to="gmem_addr" fromId="8" toId="21">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="98" toId="22">
</dataflow>
<dataflow id="101" from="StgValue_100" to="specpipeline_ln0" fromId="100" toId="22">
</dataflow>
<dataflow id="102" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="22">
</dataflow>
<dataflow id="103" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="22">
</dataflow>
<dataflow id="104" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="22">
</dataflow>
<dataflow id="106" from="p_str" to="specpipeline_ln0" fromId="105" toId="22">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="107" toId="23">
</dataflow>
<dataflow id="110" from="StgValue_109" to="empty" fromId="109" toId="23">
</dataflow>
<dataflow id="111" from="StgValue_109" to="empty" fromId="109" toId="23">
</dataflow>
<dataflow id="112" from="StgValue_109" to="empty" fromId="109" toId="23">
</dataflow>
<dataflow id="113" from="buff3_addr" to="buff3_load" fromId="17" toId="24">
</dataflow>
<dataflow id="115" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln29" fromId="114" toId="25">
</dataflow>
<dataflow id="116" from="gmem_addr" to="write_ln29" fromId="21" toId="25">
</dataflow>
<dataflow id="117" from="buff3_load" to="write_ln29" fromId="24" toId="25">
</dataflow>
<dataflow id="119" from="StgValue_118" to="write_ln29" fromId="118" toId="25">
</dataflow>
<dataflow id="120" from="exitcond21" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="121" from="exitcond21" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
