// Peripheral: FMC_Bank1_Periph  Flexible Memory Controller.
// Instances:
//  FMC_Bank1_R  mmap.FMC_Bank1_R_BASE
// Registers:
//  0x00 32  BTCR{BCR,BTR}[4] NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR).
// Import:
//  stm32/o/l476xx/mmap
package fmc

// DO NOT EDIT THIS FILE. GENERATED BY stm32xgen.

const (
	CCLKEN BCR_Bits = 0x01 << 20 //+ Continous clock enable.
)

const (
	CCLKENn = 20
)
