Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0a588ca8e63e43648539fc11baf18fa1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L gig_ethernet_pcs_pma_v16_2_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fpga_behav xil_defaultlib.fpga xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'ifg_delay' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/fpga_core.v:360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/eth_mac_1g_fifo.v:245]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/eth_mac_1g_fifo.v:246]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/eth_mac_1g_fifo.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/eth_mac_1g_fifo.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/eth_mac_1g_fifo.v:295]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/fpga_core.v:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/udp_complete.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/udp_complete.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/udp_complete.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/udp_complete.v:382]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/udp_complete.v:383]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/udp_complete.v:390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/udp_complete.v:394]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/udp_complete.v:395]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/ip_complete.v:277]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/ip_complete.v:281]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/ip_complete.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/udp_checksum_gen.v:217]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/udp_checksum_gen.v:221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/udp_checksum_gen.v:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/fpga_core.v:562]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/fpga_core.v:566]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/fpga_core.v:567]
WARNING: [VRFC 10-5021] port 'tx_axis_tkeep' is not connected on this instance [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/fpga_core.v:311]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/eth_mac_1g_fifo.v:185]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [C:/Users/user/Desktop/mart2020/alex/alex.srcs/sources_1/ip_complete.v:393]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xpm.vcomponents
Compiling package gig_ethernet_pcs_pma_v16_2_1.management_pack
Compiling package gig_ethernet_pcs_pma_v16_2_1.auto_neg_pack
Compiling package gig_ethernet_pcs_pma_v16_2_1.tx_pack
Compiling package gig_ethernet_pcs_pma_v16_2_1.synchronise_pack
Compiling package gig_ethernet_pcs_pma_v16_2_1.rx_pack
Compiling package gig_ethernet_pcs_pma_v16_2_1.tbi_pack
Compiling package gig_ethernet_pcs_pma_v16_2_1.sync_block_pack
Compiling package gig_ethernet_pcs_pma_v16_2_1.qsgmii_rx_elastic_buffer_pack
Compiling package gig_ethernet_pcs_pma_v16_2_1.ptp_pack
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.MMCME2_BASE(CLKIN1_PERIOD=5.0,CL...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.sync_reset(N=4)
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture fdp_v of entity unisim.FDP [fdp_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_1.reset_sync_block [reset_sync_block_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(0,15)\]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_1.AUTO_NEG [auto_neg_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_1.TX [tx_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_1.SYNCHRONISE [synchronise_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_1.RX [\RX(c_family="kintex7")(1,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture structural of entity gig_ethernet_pcs_pma_v16_2_1.sync_block [sync_block_default]
Compiling architecture rtl of entity gig_ethernet_pcs_pma_v16_2_1.GPCS_PMA_GEN [\GPCS_PMA_GEN(c_family="kintex7"...]
Compiling architecture xilinx of entity gig_ethernet_pcs_pma_v16_2_1.gig_ethernet_pcs_pma_v16_2_1 [\gig_ethernet_pcs_pma_v16_2_1(c_...]
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_sync_bloc...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_reset_wtd...
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDP
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_reset_syn...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_WORD=2...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_GTWIZARD_...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_cpll_rail...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_GTWIZARD_...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_TX_STARTU...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_RX_STARTU...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_GTWIZARD_...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_GTWIZARD
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_transceiv...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_block
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=16.0,...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_clocking
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_resets
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_gt_common...
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0_support
Compiling module xil_defaultlib.gig_ethernet_pcs_pma_0
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_fifo_default
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_PRI...
Compiling module xil_defaultlib.arbiter(PORTS=2,BLOCK="ACKNOWLED...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.axis_fifo(DEPTH=8192,KEEP_ENABLE...
Compiling module xil_defaultlib.fpga_core
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.glbl
Built simulation snapshot fpga_behav
