module wideexpr_00370(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ~|($unsigned((1'sb0)<<((s6)|(s0))));
  assign y1 = (2'sb11)^~(s2);
  assign y2 = 5'sb00010;
  assign y3 = (((ctrl[7]?6'sb001001:4'sb1111))+({1{$signed((ctrl[1]?({$signed({3{s3}}),((6'sb100101)<<(s5))!=((4'sb1001)>>>(3'sb001)),{(ctrl[3]?s3:4'sb1111),$signed(s3)}})<<(((5'sb01101)<<(s5))<<(4'sb1000)):4'sb1100))}}))+($signed(1'b1));
  assign y4 = -((ctrl[7]?((($signed(($signed((5'sb11100)>>>(1'sb1)))<($signed($signed(4'sb0011)))))<<<(-({4{~^((ctrl[1]?u6:2'sb11))}})))>>(2'sb01))<=(s6):({4{(3'sb010)>>({1{$signed((u1)<<<((6'sb000000)>>(s3)))}})}})+((ctrl[4]?($unsigned(s6))+({2{s4}}):(u2)<<<((s4)>>>(s0))))));
  assign y5 = (s1)>>>((ctrl[1]?s5:+(|(((ctrl[0]?s4:3'sb000))<<<({4{((s4)^((2'sb00)^~(3'sb110)))!=((ctrl[6]?(ctrl[3]?3'sb001:s1):+(s0)))}})))));
  assign y6 = {+({~|((s4)-(s0)),6'sb111110,u1}),(-($signed(s6)))^~({4{($signed(s3))<($signed(s6))}}),1'sb1};
  assign y7 = $unsigned(((3'sb001)|(($signed(s7))<<((ctrl[4]?(ctrl[0]?1'sb1:(ctrl[5]?s4:1'sb0)):s6))))>=((ctrl[4]?3'sb011:s2)));
endmodule
