
         Lattice Mapping Report File for Design Module 'dev_uart_asy'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t TQFP144 -s 4 -oc Commercial
     tester_module_tester_module.ngd -o tester_module_tester_module_map.ncd -pr
     tester_module_tester_module.prf -mp tester_module_tester_module.mrp -lpf E:
     /GIT/my_projects/FPGA/Verilog/tester_module/tester_module/tester_module_tes
     ter_module_synplify.lpf -lpf
     E:/GIT/my_projects/FPGA/Verilog/tester_module/tester_module.lpf -c 0 -gui
     -msgset E:/GIT/my_projects/FPGA/Verilog/tester_module/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCTQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.3.144
Mapped on:  11/02/19  12:30:00

Design Summary
--------------

   Number of registers:     94 out of  4665 (2%)
      PFU registers:           74 out of  4320 (2%)
      PIO registers:           20 out of   345 (6%)
   Number of SLICEs:        42 out of  2160 (2%)
      SLICEs as Logic/ROM:     42 out of  2160 (2%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:          4 out of  2160 (0%)
   Number of LUT4s:         70 out of  4320 (2%)
      Number used as logic LUTs:         62
      Number used as distributed RAM:     0
      Number used as ripple logic:        8
      Number used as shift registers:     0
   Number of PIO sites used: 25 + 4(JTAG) out of 115 (25%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net CLK_c: 62 loads, 61 rising, 1 falling (Driver: PIO CLK )

                                    Page 1




Design:  dev_uart_asy                                  Date:  11/02/19  12:30:00

Design Summary (cont)
---------------------
   Number of Clock Enables:  11
     Net counter_fast[6]: 2 loads, 2 LSLICEs
     Net un1_txstate_0_0[3]: 1 loads, 1 LSLICEs
     Net N_23_i: 8 loads, 0 LSLICEs
     Net N_15_i_i: 1 loads, 1 LSLICEs
     Net N_12_i: 6 loads, 5 LSLICEs
     Net counter_slow[3]: 4 loads, 4 LSLICEs
     Net rx/rxstatece[10]: 5 loads, 5 LSLICEs
     Net rx/un1_RxSTB12_1_0: 5 loads, 5 LSLICEs
     Net rx/N_91_i: 4 loads, 4 LSLICEs
     Net N_20: 8 loads, 0 LSLICEs
     Net rxstate[1]: 1 loads, 0 LSLICEs
   Number of local set/reset loads for net RST_c merged into GSR:  94
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net counter_fast[6]: 16 loads
     Net rx/rxstate[0]: 12 loads
     Net rx/rxstate[12]: 12 loads
     Net tx/txstate[1]: 12 loads
     Net counter_slow[3]: 9 loads
     Net N_20: 8 loads
     Net N_23_i: 8 loads
     Net txstate[1]: 7 loads
     Net N_12_i: 6 loads
     Net rx/rxcnt[0]: 6 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'RST_c' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| TxD_PIN             | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| CLK                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| TX_RDY              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| TX_ACK              | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| TX_DAT[7]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  dev_uart_asy                                  Date:  11/02/19  12:30:00

IO (PIO) Attributes (cont)
--------------------------
| TX_DAT[6]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| TX_DAT[5]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| TX_DAT[4]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| TX_DAT[3]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| TX_DAT[2]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| TX_DAT[1]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| TX_DAT[0]           | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| TX_STB              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RX_ACK              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RX_DAT[7]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| RX_DAT[6]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| RX_DAT[5]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| RX_DAT[4]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| RX_DAT[3]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| RX_DAT[2]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| RX_DAT[1]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| RX_DAT[0]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| RX_STB              | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| RxD_PIN             | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| RST                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block rx/VCC undriven or does not drive anything - clipped.
Block rx/GND undriven or does not drive anything - clipped.
Block tx/GND undriven or does not drive anything - clipped.
Block tx/VCC undriven or does not drive anything - clipped.
Signal rxstate_i[1] was merged into signal rxstate[1]
Signal TX_ACK.CN was merged into signal CLK_c
Signal GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal un7_counter_fast_cry_5_0_COUT undriven or does not drive anything -
     clipped.
Signal un7_counter_fast_cry_0_0_S1 undriven or does not drive anything -

                                    Page 3




Design:  dev_uart_asy                                  Date:  11/02/19  12:30:00

Removed logic (cont)
--------------------
     clipped.
Signal un7_counter_fast_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal N_4 undriven or does not drive anything - clipped.
Block RX_STB_0io_RNO_0 was optimized away.
Block TX_ACK.CN was optimized away.
Block GND was optimized away.

Memory Usage
------------


     

GSR Usage
---------

GSR Component:
   The local reset signal 'RST_c' of the design has been inferred as Global Set
        Reset (GSR). The reset signal used for GSR control is 'RST_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 34 MB
        






















                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
