
`include "../clocks.vinc"

reg [1:2] CLK = 2'b11;
reg [7:0] SD  = 'hff;

tf0060dca UUT(
    .CLKOUT     ( CLK7M ),

    .SD         ( SD    ),
    .SCLK       ( SCLK  ),
    .CLK        ( CLK   ) 
);

