{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723670009221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723670009221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 00:13:29 2024 " "Processing started: Thu Aug 15 00:13:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723670009221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670009221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off niosv_soc_sdram -c niosv_soc_sdram_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off niosv_soc_sdram -c niosv_soc_sdram_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670009221 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670009576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723670009597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723670009597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/niosv_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/niosv_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC " "Found entity 1: NIOSV_SOC" {  } { { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_irq_mapper " "Found entity 1: NIOSV_SOC_irq_mapper" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_irq_mapper.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0 " "Found entity 1: NIOSV_SOC_mm_interconnect_0" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_avalon_st_adapter_008.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_avalon_st_adapter_008.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008 " "Found entity 1: NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 " "Found entity 1: NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOSV_SOC_mm_interconnect_0_avalon_st_adapter" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_rsp_mux_002 " "Found entity 1: NIOSV_SOC_mm_interconnect_0_rsp_mux_002" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014766 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_rsp_mux " "Found entity 1: NIOSV_SOC_mm_interconnect_0_rsp_mux" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_rsp_demux_002 " "Found entity 1: NIOSV_SOC_mm_interconnect_0_rsp_demux_002" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_rsp_demux " "Found entity 1: NIOSV_SOC_mm_interconnect_0_rsp_demux" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_cmd_mux_002 " "Found entity 1: NIOSV_SOC_mm_interconnect_0_cmd_mux_002" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_cmd_mux " "Found entity 1: NIOSV_SOC_mm_interconnect_0_cmd_mux" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_cmd_demux_002 " "Found entity 1: NIOSV_SOC_mm_interconnect_0_cmd_demux_002" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_cmd_demux " "Found entity 1: NIOSV_SOC_mm_interconnect_0_cmd_demux" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014832 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014832 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014832 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014832 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723670014845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723670014862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014885 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_SOC_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723670014893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_SOC_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723670014894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_router_012_default_decode " "Found entity 1: NIOSV_SOC_mm_interconnect_0_router_012_default_decode" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014894 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_SOC_mm_interconnect_0_router_012 " "Found entity 2: NIOSV_SOC_mm_interconnect_0_router_012" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_SOC_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723670014901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_SOC_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723670014901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_router_006_default_decode " "Found entity 1: NIOSV_SOC_mm_interconnect_0_router_006_default_decode" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014901 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_SOC_mm_interconnect_0_router_006 " "Found entity 2: NIOSV_SOC_mm_interconnect_0_router_006" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_SOC_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723670014903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_SOC_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723670014903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_router_004_default_decode " "Found entity 1: NIOSV_SOC_mm_interconnect_0_router_004_default_decode" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014903 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_SOC_mm_interconnect_0_router_004 " "Found entity 2: NIOSV_SOC_mm_interconnect_0_router_004" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_SOC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723670014905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_SOC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723670014905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOSV_SOC_mm_interconnect_0_router_002_default_decode" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014905 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_SOC_mm_interconnect_0_router_002 " "Found entity 2: NIOSV_SOC_mm_interconnect_0_router_002" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_SOC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723670014912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_SOC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOSV_SOC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723670014913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_mm_interconnect_0_router_default_decode " "Found entity 1: NIOSV_SOC_mm_interconnect_0_router_default_decode" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014913 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_SOC_mm_interconnect_0_router " "Found entity 2: NIOSV_SOC_mm_interconnect_0_router" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_uart_serial_com.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_uart_serial_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_UART_SERIAL_COM_tx " "Found entity 1: NIOSV_SOC_UART_SERIAL_COM_tx" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014941 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_SOC_UART_SERIAL_COM_rx_stimulus_source " "Found entity 2: NIOSV_SOC_UART_SERIAL_COM_rx_stimulus_source" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014941 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSV_SOC_UART_SERIAL_COM_rx " "Found entity 3: NIOSV_SOC_UART_SERIAL_COM_rx" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014941 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSV_SOC_UART_SERIAL_COM_regs " "Found entity 4: NIOSV_SOC_UART_SERIAL_COM_regs" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014941 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSV_SOC_UART_SERIAL_COM " "Found entity 5: NIOSV_SOC_UART_SERIAL_COM" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_SOC_SYSID " "Found entity 1: NIOSV_SOC_SOC_SYSID" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_SOC_SYSID.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_SOC_SYSID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_niosv_m_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_niosv_m_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_NIOSV_M_CPU " "Found entity 1: NIOSV_SOC_NIOSV_M_CPU" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_NIOSV_M_CPU.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_NIOSV_M_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_niosv_m_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_niosv_m_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_NIOSV_M_CPU_irq_mapper " "Found entity 1: NIOSV_SOC_NIOSV_M_CPU_irq_mapper" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_NIOSV_M_CPU_irq_mapper.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_NIOSV_M_CPU_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670014962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670014962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_dm_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_dm_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_dm_def (SystemVerilog) (NIOSV_SOC) " "Found design unit 1: niosv_dm_def (SystemVerilog) (NIOSV_SOC)" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_def.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_def.sv" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_ram " "Found entity 1: niosv_ram" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_dm_jtag2mm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_dm_jtag2mm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_jtag2mm " "Found entity 1: niosv_dm_jtag2mm" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_dm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_dm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_top " "Found entity 1: niosv_dm_top" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_top.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_debug_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_debug_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_debug_module " "Found entity 1: niosv_debug_module" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_debug_module.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_debug_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_debug_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_debug_rom " "Found entity 1: niosv_debug_rom" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_debug_rom.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_debug_rom.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015350 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer_bundle ../qsys/NIOSV_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v " "Entity \"altera_std_synchronizer_bundle\" obtained from \"../qsys/NIOSV_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v\" instead of from Quartus Prime megafunction library" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1723670015359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_bundle " "Found entity 1: altera_std_synchronizer_bundle" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015359 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer ../qsys/NIOSV_SOC/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"../qsys/NIOSV_SOC/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1723670015367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_timer_msip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_timer_msip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_timer_msip " "Found entity 1: niosv_timer_msip" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_timer_msip.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_timer_msip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_opcode_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_opcode_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_opcode_def (SystemVerilog) (NIOSV_SOC) " "Found design unit 1: niosv_opcode_def (SystemVerilog) (NIOSV_SOC)" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_opcode_def.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_opcode_def.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_mem_op_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_mem_op_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_mem_op_state " "Found entity 1: niosv_mem_op_state" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_mem_op_state.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_mem_op_state.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_reg_file " "Found entity 1: niosv_reg_file" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_reg_file.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_reg_file.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csr " "Found entity 1: niosv_csr" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_csr.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_csr.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_interrupt_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_interrupt_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_interrupt_handler " "Found entity 1: niosv_interrupt_handler" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_interrupt_handler.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_interrupt_handler.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_instr_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_instr_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_instr_buffer " "Found entity 1: niosv_instr_buffer" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_instr_buffer.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_instr_buffer.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_bus_req.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_bus_req.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_bus_req " "Found entity 1: niosv_bus_req" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_bus_req.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_bus_req.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_shift " "Found entity 1: niosv_shift" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_shift.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_shift.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670015934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670015934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_32dec.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_32dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_32dec_altecc_decoder_jqe " "Found entity 1: niosv_altecc_32dec_altecc_decoder_jqe" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32dec.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32dec.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016007 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_32dec " "Found entity 2: niosv_altecc_32dec" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32dec.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32dec.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_32enc.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_32enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_32enc_altecc_encoder_08b " "Found entity 1: niosv_altecc_32enc_altecc_encoder_08b" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32enc.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32enc.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016072 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_32enc " "Found entity 2: niosv_altecc_32enc" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32enc.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32enc.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_dec20.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_dec20.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec20_altecc_decoder_cqe " "Found entity 1: niosv_altecc_dec20_altecc_decoder_cqe" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec20.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec20.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016134 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec20 " "Found entity 2: niosv_altecc_dec20" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec20.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec20.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_enc20.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_enc20.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc20_altecc_encoder_p7b " "Found entity 1: niosv_altecc_enc20_altecc_encoder_p7b" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc20.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc20.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016189 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc20 " "Found entity 2: niosv_altecc_enc20" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc20.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc20.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_dec21.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_dec21.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec21_altecc_decoder_eqe " "Found entity 1: niosv_altecc_dec21_altecc_decoder_eqe" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec21.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec21.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016254 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec21 " "Found entity 2: niosv_altecc_dec21" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec21.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec21.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_enc21.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_enc21.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc21_altecc_encoder_r7b " "Found entity 1: niosv_altecc_enc21_altecc_encoder_r7b" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc21.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc21.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016314 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc21 " "Found entity 2: niosv_altecc_enc21" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc21.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc21.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_dec22.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_dec22.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec22_altecc_decoder_gqe " "Found entity 1: niosv_altecc_dec22_altecc_decoder_gqe" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec22.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec22.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016379 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec22 " "Found entity 2: niosv_altecc_dec22" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec22.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec22.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_enc22.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_enc22.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc22_altecc_encoder_t7b " "Found entity 1: niosv_altecc_enc22_altecc_encoder_t7b" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc22.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc22.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016439 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc22 " "Found entity 2: niosv_altecc_enc22" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc22.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc22.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_dec23.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_dec23.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec23_altecc_decoder_iqe " "Found entity 1: niosv_altecc_dec23_altecc_decoder_iqe" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec23.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec23.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016504 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec23 " "Found entity 2: niosv_altecc_dec23" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec23.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec23.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_enc23.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_enc23.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc23_altecc_encoder_v7b " "Found entity 1: niosv_altecc_enc23_altecc_encoder_v7b" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc23.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc23.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016563 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc23 " "Found entity 2: niosv_altecc_enc23" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc23.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc23.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_dec24.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_dec24.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec24_altecc_decoder_bqe " "Found entity 1: niosv_altecc_dec24_altecc_decoder_bqe" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec24.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec24.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016629 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec24 " "Found entity 2: niosv_altecc_dec24" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec24.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec24.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_enc24.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_enc24.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc24_altecc_encoder_o7b " "Found entity 1: niosv_altecc_enc24_altecc_encoder_o7b" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc24.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc24.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016692 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc24 " "Found entity 2: niosv_altecc_enc24" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc24.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc24.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_dec25.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_dec25.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec25_altecc_decoder_dqe " "Found entity 1: niosv_altecc_dec25_altecc_decoder_dqe" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec25.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec25.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016765 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec25 " "Found entity 2: niosv_altecc_dec25" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec25.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec25.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_enc25.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_enc25.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc25_altecc_encoder_q7b " "Found entity 1: niosv_altecc_enc25_altecc_encoder_q7b" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc25.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc25.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016829 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc25 " "Found entity 2: niosv_altecc_enc25" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc25.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc25.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_dec26.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_dec26.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec26_altecc_decoder_fqe " "Found entity 1: niosv_altecc_dec26_altecc_decoder_fqe" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec26.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec26.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016901 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec26 " "Found entity 2: niosv_altecc_dec26" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec26.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_dec26.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_enc26.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_altecc_enc26.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc26_altecc_encoder_s7b " "Found entity 1: niosv_altecc_enc26_altecc_encoder_s7b" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc26.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc26.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016965 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc26 " "Found entity 2: niosv_altecc_enc26" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc26.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_enc26.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670016965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670016965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_ecc_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_ecc_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_ecc_ram " "Found entity 1: niosv_ecc_ram" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_ecc_ram.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_ecc_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_enc_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_enc_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_enc_dec " "Found entity 1: niosv_enc_dec" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_enc_dec.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_enc_dec.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_c_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_c_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_alu " "Found entity 1: niosv_c_alu" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_c_alu.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_c_alu.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_c_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_c_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_decoder " "Found entity 1: niosv_c_decoder" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_c_decoder.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_c_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_c_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_c_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_lsu " "Found entity 1: niosv_c_lsu" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_c_lsu.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_c_lsu.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_c_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_c_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_core " "Found entity 1: niosv_c_core" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_c_core.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_c_core.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_c_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_c_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_csr " "Found entity 1: niosv_c_csr" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_c_csr.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_c_csr.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_m_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_m_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_top " "Found entity 1: niosv_m_top" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_top.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_top.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_m_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_m_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_alu " "Found entity 1: niosv_m_alu" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_alu.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_alu.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_m_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_m_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_decoder " "Found entity 1: niosv_m_decoder" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_decoder.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_m_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_m_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_lsu " "Found entity 1: niosv_m_lsu" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_lsu.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_lsu.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_m_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_m_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_core " "Found entity 1: niosv_m_core" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_m_instr_prefetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_m_instr_prefetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_instr_prefetch " "Found entity 1: niosv_m_instr_prefetch" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_instr_prefetch.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_instr_prefetch.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_m_shift_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_m_shift_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_shift_module " "Found entity 1: niosv_m_shift_module" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_shift_module.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_shift_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_jtag_uart_dbg.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_jtag_uart_dbg.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_JTAG_UART_DBG_sim_scfifo_w " "Found entity 1: NIOSV_SOC_JTAG_UART_DBG_sim_scfifo_w" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017996 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_SOC_JTAG_UART_DBG_scfifo_w " "Found entity 2: NIOSV_SOC_JTAG_UART_DBG_scfifo_w" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017996 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSV_SOC_JTAG_UART_DBG_sim_scfifo_r " "Found entity 3: NIOSV_SOC_JTAG_UART_DBG_sim_scfifo_r" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017996 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSV_SOC_JTAG_UART_DBG_scfifo_r " "Found entity 4: NIOSV_SOC_JTAG_UART_DBG_scfifo_r" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017996 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSV_SOC_JTAG_UART_DBG " "Found entity 5: NIOSV_SOC_JTAG_UART_DBG" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_gpo2_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_gpo2_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_GPO2_LEDG " "Found entity 1: NIOSV_SOC_GPO2_LEDG" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_GPO2_LEDG.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_GPO2_LEDG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670017998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670017998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_gpi1_dipsw.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_gpi1_dipsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_GPI1_DIPSW " "Found entity 1: NIOSV_SOC_GPI1_DIPSW" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_GPI1_DIPSW.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_GPI1_DIPSW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670018007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_gpi0_butn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_gpi0_butn.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_GPI0_BUTN " "Found entity 1: NIOSV_SOC_GPI0_BUTN" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_GPI0_BUTN.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_GPI0_BUTN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670018009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_ext_sdram_progmem.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_ext_sdram_progmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module " "Found entity 1: NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018019 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_SOC_EXT_SDRAM_PROGMEM " "Found entity 2: NIOSV_SOC_EXT_SDRAM_PROGMEM" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670018019 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component.v(236) " "Verilog HDL warning at NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1723670018026 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component.v(237) " "Verilog HDL warning at NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1723670018026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_ext_sdram_progmem_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_ext_sdram_progmem_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component_ram_module " "Found entity 1: NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component_ram_module" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018027 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component " "Found entity 2: NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670018027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_altpll_clks.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/public/github/2.niosv_soc_sdram/qsys/niosv_soc/synthesis/submodules/niosv_soc_altpll_clks.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c " "Found entity 1: NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018037 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6 " "Found entity 2: NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018037 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSV_SOC_ALTPLL_CLKS_altpll_8ra2 " "Found entity 3: NIOSV_SOC_ALTPLL_CLKS_altpll_8ra2" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018037 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSV_SOC_ALTPLL_CLKS " "Found entity 4: NIOSV_SOC_ALTPLL_CLKS" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670018037 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "niosv_soc_sdram_top.sv(47) " "Verilog HDL information at niosv_soc_sdram_top.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/niosv_soc_sdram_top.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/hdl/niosv_soc_sdram_top.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1723670018038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/2.niosv_soc_sdram/hdl/niosv_soc_sdram_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/2.niosv_soc_sdram/hdl/niosv_soc_sdram_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_soc_sdram_top " "Found entity 1: niosv_soc_sdram_top" {  } { { "../hdl/niosv_soc_sdram_top.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/hdl/niosv_soc_sdram_top.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670018039 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSV_SOC_EXT_SDRAM_PROGMEM.v(318) " "Verilog HDL or VHDL warning at NIOSV_SOC_EXT_SDRAM_PROGMEM.v(318): conditional expression evaluates to a constant" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1723670018043 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSV_SOC_EXT_SDRAM_PROGMEM.v(328) " "Verilog HDL or VHDL warning at NIOSV_SOC_EXT_SDRAM_PROGMEM.v(328): conditional expression evaluates to a constant" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1723670018043 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSV_SOC_EXT_SDRAM_PROGMEM.v(338) " "Verilog HDL or VHDL warning at NIOSV_SOC_EXT_SDRAM_PROGMEM.v(338): conditional expression evaluates to a constant" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1723670018043 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSV_SOC_EXT_SDRAM_PROGMEM.v(682) " "Verilog HDL or VHDL warning at NIOSV_SOC_EXT_SDRAM_PROGMEM.v(682): conditional expression evaluates to a constant" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1723670018044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "niosv_soc_sdram_top " "Elaborating entity \"niosv_soc_sdram_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723670018166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC NIOSV_SOC:NIOSV_SOC_inst " "Elaborating entity \"NIOSV_SOC\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\"" {  } { { "../hdl/niosv_soc_sdram_top.sv" "NIOSV_SOC_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/hdl/niosv_soc_sdram_top.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_ALTPLL_CLKS NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks " "Elaborating entity \"NIOSV_SOC_ALTPLL_CLKS\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\"" {  } { { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "altpll_clks" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2 " "Elaborating entity \"NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "stdsync2" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2\|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3 " "Elaborating entity \"NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2\|NIOSV_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "dffpipe3" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_ALTPLL_CLKS_altpll_8ra2 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_8ra2:sd1 " "Elaborating entity \"NIOSV_SOC_ALTPLL_CLKS_altpll_8ra2\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_SOC_ALTPLL_CLKS_altpll_8ra2:sd1\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "sd1" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_EXT_SDRAM_PROGMEM NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem " "Elaborating entity \"NIOSV_SOC_EXT_SDRAM_PROGMEM\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem\"" {  } { { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "ext_sdram_progmem" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem\|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module " "Elaborating entity \"NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_EXT_SDRAM_PROGMEM:ext_sdram_progmem\|NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module:the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" "the_NIOSV_SOC_EXT_SDRAM_PROGMEM_input_efifo_module" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_GPI0_BUTN NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_GPI0_BUTN:gpi0_butn " "Elaborating entity \"NIOSV_SOC_GPI0_BUTN\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_GPI0_BUTN:gpi0_butn\"" {  } { { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "gpi0_butn" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_GPI1_DIPSW NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw " "Elaborating entity \"NIOSV_SOC_GPI1_DIPSW\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_GPI1_DIPSW:gpi1_dipsw\"" {  } { { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "gpi1_dipsw" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_GPO2_LEDG NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_GPO2_LEDG:gpo2_ledg " "Elaborating entity \"NIOSV_SOC_GPO2_LEDG\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_GPO2_LEDG:gpo2_ledg\"" {  } { { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "gpo2_ledg" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_JTAG_UART_DBG NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg " "Elaborating entity \"NIOSV_SOC_JTAG_UART_DBG\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\"" {  } { { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "jtag_uart_dbg" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_JTAG_UART_DBG_scfifo_w NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w " "Elaborating entity \"NIOSV_SOC_JTAG_UART_DBG_scfifo_w\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" "the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" "wfifo" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670018387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670018387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670018387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670018387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670018387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670018387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670018387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670018387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670018387 ""}  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723670018387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670018420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670018430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670018443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670018469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670018495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670018522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670018522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_w:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_JTAG_UART_DBG_scfifo_r NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r " "Elaborating entity \"NIOSV_SOC_JTAG_UART_DBG_scfifo_r\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|NIOSV_SOC_JTAG_UART_DBG_scfifo_r:the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" "the_NIOSV_SOC_JTAG_UART_DBG_scfifo_r" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" "NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670018712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic " "Instantiated megafunction \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670018712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670018712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670018712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670018712 ""}  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723670018712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_JTAG_UART_DBG:jtag_uart_dbg\|alt_jtag_atlantic:NIOSV_SOC_JTAG_UART_DBG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_NIOSV_M_CPU NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu " "Elaborating entity \"NIOSV_SOC_NIOSV_M_CPU\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\"" {  } { { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "niosv_m_cpu" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_top NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart " "Elaborating entity \"niosv_m_top\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_NIOSV_M_CPU.v" "hart" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_NIOSV_M_CPU.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_core NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst " "Elaborating entity \"niosv_m_core\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_top.sv" "m_core.niosv_m_full_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_top.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_instr_prefetch NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst " "Elaborating entity \"niosv_m_instr_prefetch\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "prefetch_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_instr_buffer NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst " "Elaborating entity \"niosv_instr_buffer\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_instr_prefetch.sv" "buffer_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_instr_prefetch.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_reg_file NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst " "Elaborating entity \"niosv_reg_file\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "reg_file_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 1480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ecc_ram NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a " "Elaborating entity \"niosv_ecc_ram\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_reg_file.sv" "ecc_regfile.reg_file_a" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_reg_file.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|altsyncram:data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|altsyncram:data_ram\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_ecc_ram.sv" "data_ram" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_ecc_ram.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|altsyncram:data_ram " "Elaborated megafunction instantiation \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|altsyncram:data_ram\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_ecc_ram.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_ecc_ram.sv" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|altsyncram:data_ram " "Instantiated megafunction \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|altsyncram:data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 39 " "Parameter \"width_a\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 39 " "Parameter \"width_b\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019531 ""}  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_ecc_ram.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_ecc_ram.sv" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723670019531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pkj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pkj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pkj1 " "Found entity 1: altsyncram_pkj1" {  } { { "db/altsyncram_pkj1.tdf" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/altsyncram_pkj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670019556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670019556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pkj1 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|altsyncram:data_ram\|altsyncram_pkj1:auto_generated " "Elaborating entity \"altsyncram_pkj1\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|altsyncram:data_ram\|altsyncram_pkj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_enc_dec NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst " "Elaborating entity \"niosv_enc_dec\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_ecc_ram.sv" "encdec_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_ecc_ram.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_altecc_32enc NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32enc:encdec_32bit.enc_inst " "Elaborating entity \"niosv_altecc_32enc\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32enc:encdec_32bit.enc_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_enc_dec.v" "encdec_32bit.enc_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_enc_dec.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_altecc_32enc_altecc_encoder_08b NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32enc:encdec_32bit.enc_inst\|niosv_altecc_32enc_altecc_encoder_08b:niosv_altecc_32enc_altecc_encoder_08b_component " "Elaborating entity \"niosv_altecc_32enc_altecc_encoder_08b\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32enc:encdec_32bit.enc_inst\|niosv_altecc_32enc_altecc_encoder_08b:niosv_altecc_32enc_altecc_encoder_08b_component\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32enc.v" "niosv_altecc_32enc_altecc_encoder_08b_component" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32enc.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_altecc_32dec NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32dec:encdec_32bit.dec_inst " "Elaborating entity \"niosv_altecc_32dec\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32dec:encdec_32bit.dec_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_enc_dec.v" "encdec_32bit.dec_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_enc_dec.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_altecc_32dec_altecc_decoder_jqe NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32dec:encdec_32bit.dec_inst\|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component " "Elaborating entity \"niosv_altecc_32dec_altecc_decoder_jqe\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32dec:encdec_32bit.dec_inst\|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32dec.v" "niosv_altecc_32dec_altecc_decoder_jqe_component" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32dec.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32dec:encdec_32bit.dec_inst\|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component\|lpm_decode:error_bit_decoder " "Elaborating entity \"lpm_decode\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32dec:encdec_32bit.dec_inst\|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component\|lpm_decode:error_bit_decoder\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32dec.v" "error_bit_decoder" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32dec.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32dec:encdec_32bit.dec_inst\|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component\|lpm_decode:error_bit_decoder " "Elaborated megafunction instantiation \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32dec:encdec_32bit.dec_inst\|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component\|lpm_decode:error_bit_decoder\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32dec.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32dec.v" 143 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32dec:encdec_32bit.dec_inst\|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component\|lpm_decode:error_bit_decoder " "Instantiated megafunction \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32dec:encdec_32bit.dec_inst\|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component\|lpm_decode:error_bit_decoder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 64 " "Parameter \"lpm_decodes\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670019809 ""}  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32dec.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_altecc_32dec.v" 143 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723670019809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3df.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3df.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3df " "Found entity 1: decode_3df" {  } { { "db/decode_3df.tdf" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/decode_3df.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670019837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670019837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3df NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32dec:encdec_32bit.dec_inst\|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component\|lpm_decode:error_bit_decoder\|decode_3df:auto_generated " "Elaborating entity \"decode_3df\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ecc_ram:ecc_regfile.reg_file_a\|niosv_enc_dec:encdec_inst\|niosv_altecc_32dec:encdec_32bit.dec_inst\|niosv_altecc_32dec_altecc_decoder_jqe:niosv_altecc_32dec_altecc_decoder_jqe_component\|lpm_decode:error_bit_decoder\|decode_3df:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670019839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_decoder NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_decoder:instr_decoder_inst " "Elaborating entity \"niosv_m_decoder\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_decoder:instr_decoder_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "instr_decoder_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_alu NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_alu:alu_inst " "Elaborating entity \"niosv_m_alu\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_alu:alu_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "alu_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_shift_module NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_shift_module:shift_inst " "Elaborating entity \"niosv_m_shift_module\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_shift_module:shift_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "shift_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_lsu NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_lsu:lsu_inst " "Elaborating entity \"niosv_m_lsu\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_lsu:lsu_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "lsu_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_mem_op_state NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_lsu:lsu_inst\|niosv_mem_op_state:read_cmd " "Elaborating entity \"niosv_mem_op_state\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_lsu:lsu_inst\|niosv_mem_op_state:read_cmd\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_lsu.sv" "read_cmd" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_lsu.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_csr NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst " "Elaborating entity \"niosv_csr\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "csr_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_interrupt_handler NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst\|niosv_interrupt_handler:irq_inst " "Elaborating entity \"niosv_interrupt_handler\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst\|niosv_interrupt_handler:irq_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_csr.sv" "irq_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_csr.sv" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_timer_msip NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_timer_msip:timer_module " "Elaborating entity \"niosv_timer_msip\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_timer_msip:timer_module\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_NIOSV_M_CPU.v" "timer_module" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_NIOSV_M_CPU.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_dm_top NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod " "Elaborating entity \"niosv_dm_top\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_NIOSV_M_CPU.v" "dbg_mod" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_NIOSV_M_CPU.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_dm_jtag2mm NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst " "Elaborating entity \"niosv_dm_jtag2mm\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_top.sv" "dtm_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_top.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "vjtag_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborated megafunction instantiation \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Instantiated megafunction \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 5 " "Parameter \"sld_ir_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670020665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670020665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 19 " "Parameter \"sld_type_id\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670020665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670020665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670020665 ""}  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723670020665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborated megafunction instantiation \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "cmd_clk_xer" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "rsp_clk_xer" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_debug_module NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst " "Elaborating entity \"niosv_debug_module\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_top.sv" "dm_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_dm_top.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst " "Elaborating entity \"niosv_ram\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_debug_module.sv" "niosv_dm_csr_mem_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_debug_module.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670020993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10 " "Parameter \"numwords_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 10 " "Parameter \"numwords_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670021000 ""}  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723670021000 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have MLAB blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have MLAB blocks -- using available memory blocks" {  } { { "db/altsyncram_coj1.tdf" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/altsyncram_coj1.tdf" 1010 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670021024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_coj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_coj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_coj1 " "Found entity 1: altsyncram_coj1" {  } { { "db/altsyncram_coj1.tdf" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/altsyncram_coj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670021024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670021024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_coj1 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_coj1:auto_generated " "Elaborating entity \"altsyncram_coj1\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_coj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_debug_rom NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst " "Elaborating entity \"niosv_debug_rom\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_debug_module.sv" "dbg_rom_inst" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_debug_module.sv" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_NIOSV_M_CPU_irq_mapper NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|NIOSV_SOC_NIOSV_M_CPU_irq_mapper:irq_mapper " "Elaborating entity \"NIOSV_SOC_NIOSV_M_CPU_irq_mapper\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|NIOSV_SOC_NIOSV_M_CPU_irq_mapper:irq_mapper\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_NIOSV_M_CPU.v" "irq_mapper" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_NIOSV_M_CPU.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_SOC_SYSID NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_SOC_SYSID:soc_sysid " "Elaborating entity \"NIOSV_SOC_SOC_SYSID\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_SOC_SYSID:soc_sysid\"" {  } { { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "soc_sysid" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_UART_SERIAL_COM NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com " "Elaborating entity \"NIOSV_SOC_UART_SERIAL_COM\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com\"" {  } { { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "uart_serial_com" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_UART_SERIAL_COM_tx NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com\|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx " "Elaborating entity \"NIOSV_SOC_UART_SERIAL_COM_tx\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com\|NIOSV_SOC_UART_SERIAL_COM_tx:the_NIOSV_SOC_UART_SERIAL_COM_tx\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" "the_NIOSV_SOC_UART_SERIAL_COM_tx" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_UART_SERIAL_COM_rx NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com\|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx " "Elaborating entity \"NIOSV_SOC_UART_SERIAL_COM_rx\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com\|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" "the_NIOSV_SOC_UART_SERIAL_COM_rx" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_UART_SERIAL_COM_rx_stimulus_source NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com\|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx\|NIOSV_SOC_UART_SERIAL_COM_rx_stimulus_source:the_NIOSV_SOC_UART_SERIAL_COM_rx_stimulus_source " "Elaborating entity \"NIOSV_SOC_UART_SERIAL_COM_rx_stimulus_source\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com\|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx\|NIOSV_SOC_UART_SERIAL_COM_rx_stimulus_source:the_NIOSV_SOC_UART_SERIAL_COM_rx_stimulus_source\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" "the_NIOSV_SOC_UART_SERIAL_COM_rx_stimulus_source" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com\|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com\|NIOSV_SOC_UART_SERIAL_COM_rx:the_NIOSV_SOC_UART_SERIAL_COM_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" "the_altera_std_synchronizer" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_UART_SERIAL_COM_regs NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com\|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs " "Elaborating entity \"NIOSV_SOC_UART_SERIAL_COM_regs\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_UART_SERIAL_COM:uart_serial_com\|NIOSV_SOC_UART_SERIAL_COM_regs:the_NIOSV_SOC_UART_SERIAL_COM_regs\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" "the_NIOSV_SOC_UART_SERIAL_COM_regs" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "mm_interconnect_0" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_dbg_avalon_jtag_slave_translator\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "jtag_uart_dbg_avalon_jtag_slave_translator" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:soc_sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:soc_sysid_control_slave_translator\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "soc_sysid_control_slave_translator" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosv_m_cpu_dm_agent_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosv_m_cpu_dm_agent_translator\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "niosv_m_cpu_dm_agent_translator" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_clks_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_clks_pll_slave_translator\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "altpll_clks_pll_slave_translator" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_serial_com_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_serial_com_s1_translator\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "uart_serial_com_s1_translator" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpi0_butn_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpi0_butn_s1_translator\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "gpi0_butn_s1_translator" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpo2_ledg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpo2_ledg_s1_translator\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "gpo2_ledg_s1_translator" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 1527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ext_sdram_progmem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ext_sdram_progmem_s1_translator\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "ext_sdram_progmem_s1_translator" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 1591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosv_m_cpu_timer_sw_agent_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosv_m_cpu_timer_sw_agent_translator\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "niosv_m_cpu_timer_sw_agent_translator" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_m_cpu_data_manager_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_m_cpu_data_manager_agent\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "niosv_m_cpu_data_manager_agent" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021524 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(362) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(362): truncated value with size 3 to match size of target (1)" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723670021526 "|niosv_soc_sdram_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_m_cpu_data_manager_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(385) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(385): truncated value with size 3 to match size of target (1)" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723670021527 "|niosv_soc_sdram_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_m_cpu_data_manager_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_m_cpu_instruction_manager_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_m_cpu_instruction_manager_agent\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "niosv_m_cpu_instruction_manager_agent" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 1911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(362) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(362): truncated value with size 3 to match size of target (1)" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723670021539 "|niosv_soc_sdram_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_m_cpu_instruction_manager_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(385) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(385): truncated value with size 3 to match size of target (1)" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723670021539 "|niosv_soc_sdram_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:niosv_m_cpu_instruction_manager_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_dbg_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_dbg_avalon_jtag_slave_agent\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "jtag_uart_dbg_avalon_jtag_slave_agent" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 1995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_dbg_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_dbg_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "jtag_uart_dbg_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 2036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "jtag_uart_dbg_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 2077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rsp_fifo\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "niosv_m_cpu_dm_agent_agent_rsp_fifo" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 2368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:niosv_m_cpu_dm_agent_agent_rdata_fifo\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "niosv_m_cpu_dm_agent_agent_rdata_fifo" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 2409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_sdram_progmem_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_sdram_progmem_s1_agent\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "ext_sdram_progmem_s1_agent" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 3323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_sdram_progmem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ext_sdram_progmem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rsp_fifo\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "ext_sdram_progmem_s1_agent_rsp_fifo" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 3364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "ext_sdram_progmem_s1_agent_rdata_fifo" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_router NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router:router " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_router\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router:router\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "router" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 3587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_router_default_decode NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router:router\|NIOSV_SOC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router:router\|NIOSV_SOC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_router_002 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_router_002\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_002:router_002\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "router_002" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_router_002_default_decode NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_002:router_002\|NIOSV_SOC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_002:router_002\|NIOSV_SOC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_router_004 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_router_004\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_004:router_004\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "router_004" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 3651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_router_004_default_decode NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_004:router_004\|NIOSV_SOC_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_router_004_default_decode\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_004:router_004\|NIOSV_SOC_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_router_006 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_router_006\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_006:router_006\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "router_006" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 3683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_router_006_default_decode NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_006:router_006\|NIOSV_SOC_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_router_006_default_decode\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_006:router_006\|NIOSV_SOC_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_router_012 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_router_012\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_012:router_012\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "router_012" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 3779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_router_012_default_decode NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_012:router_012\|NIOSV_SOC_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_router_012_default_decode\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_router_012:router_012\|NIOSV_SOC_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_router_012.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosv_m_cpu_instruction_manager_wr_limiter\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "niosv_m_cpu_instruction_manager_wr_limiter" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 3845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_sdram_progmem_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_sdram_progmem_s1_burst_adapter\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "ext_sdram_progmem_s1_burst_adapter" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 3945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_sdram_progmem_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ext_sdram_progmem_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_cmd_demux NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 4016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_cmd_demux_002 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_cmd_demux_002\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 4110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_cmd_mux NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 4156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_cmd_mux_002 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_cmd_mux_002\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 4214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_cmd_mux_002.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_rsp_demux NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 4410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670021995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_rsp_demux_002 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_rsp_demux_002\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 4468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_rsp_mux NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 4712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_rsp_mux_002 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_rsp_mux_002\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 4806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "ext_sdram_progmem_s1_rsp_width_adapter" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 4895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022083 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1723670022089 "|niosv_soc_sdram_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1723670022089 "|niosv_soc_sdram_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1723670022089 "|niosv_soc_sdram_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "ext_sdram_progmem_s1_cmd_width_adapter" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 4961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022110 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1723670022118 "|niosv_soc_sdram_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1723670022118 "|niosv_soc_sdram_top|NIOSV_SOC:NIOSV_SOC_inst|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ext_sdram_progmem_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "crosser" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 4995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_avalon_st_adapter NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 5126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008 " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" "avalon_st_adapter_008" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0.v" 5358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0 NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\|NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008:avalon_st_adapter_008\|NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0:error_adapter_0\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008.v" "error_adapter_0" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_mm_interconnect_0_avalon_st_adapter_008.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_SOC_irq_mapper NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_irq_mapper:irq_mapper " "Elaborating entity \"NIOSV_SOC_irq_mapper\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_irq_mapper:irq_mapper\"" {  } { { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "irq_mapper" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOSV_SOC:NIOSV_SOC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|altera_reset_controller:rst_controller\"" {  } { { "../qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" "rst_controller" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/NIOSV_SOC.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOSV_SOC:NIOSV_SOC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOSV_SOC:NIOSV_SOC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOSV_SOC:NIOSV_SOC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670022240 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1723670023395 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.08.15.00:13:45 Progress: Loading sld533d579c/alt_sld_fab_wrapper_hw.tcl " "2024.08.15.00:13:45 Progress: Loading sld533d579c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670025480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670027392 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670027448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670030654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670030742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670030829 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670030925 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670030928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670030928 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1723670031606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld533d579c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld533d579c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld533d579c/alt_sld_fab.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/ip/sld533d579c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670031776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670031776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670031853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670031853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670031863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670031863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670031914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670031914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670031989 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670031989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670031989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/ip/sld533d579c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670032045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670032045 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst\|queue_mem " "RAM logic \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_m_top:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst\|queue_mem\" is uninferred due to inappropriate RAM size" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_instr_buffer.sv" "queue_mem" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_instr_buffer.sv" 56 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723670034997 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo\|mem " "RAM logic \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ext_sdram_progmem_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1723670034997 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1723670034997 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|Mux27_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|Mux27_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723670037579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 29 " "Parameter WIDTH_A set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723670037579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723670037579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723670037579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723670037579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723670037579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE niosv_soc_sdram.niosv_soc_sdram_top0.rtl.mif " "Parameter INIT_FILE set to niosv_soc_sdram.niosv_soc_sdram_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723670037579 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1723670037579 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1723670037579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|altsyncram:Mux27_rtl_0 " "Elaborated megafunction instantiation \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|altsyncram:Mux27_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670037603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|altsyncram:Mux27_rtl_0 " "Instantiated megafunction \"NIOSV_SOC:NIOSV_SOC_inst\|NIOSV_SOC_NIOSV_M_CPU:niosv_m_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|altsyncram:Mux27_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670037603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 29 " "Parameter \"WIDTH_A\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670037603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670037603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670037603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670037603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670037603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE niosv_soc_sdram.niosv_soc_sdram_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"niosv_soc_sdram.niosv_soc_sdram_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723670037603 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723670037603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8g21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8g21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8g21 " "Found entity 1: altsyncram_8g21" {  } { { "db/altsyncram_8g21.tdf" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/db/altsyncram_8g21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723670037629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670037629 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1723670037990 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" 442 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" 44 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" 356 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "../hdl/niosv_soc_sdram_top.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/hdl/niosv_soc_sdram_top.sv" 43 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" 61 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_instr_prefetch.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_instr_prefetch.sv" 215 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_EXT_SDRAM_PROGMEM.v" 306 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_m_core.sv" 301 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_JTAG_UART_DBG.v" 398 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_debug_module.sv" 300 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_UART_SERIAL_COM.v" 43 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/NIOSV_SOC_ALTPLL_CLKS.v" 267 -1 0 } } { "../qsys/NIOSV_SOC/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/qsys/NIOSV_SOC/synthesis/submodules/niosv_debug_module.sv" 191 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1723670038112 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1723670038112 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "../hdl/niosv_soc_sdram_top.sv" "" { Text "C:/Users/Public/Github/2.niosv_soc_sdram/hdl/niosv_soc_sdram_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723670040412 "|niosv_soc_sdram_top|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723670040412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670040676 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "403 " "403 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1723670044813 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670044952 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1723670045371 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723670045371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723670045371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 EXT_CLK_50MHz " "  20.000 EXT_CLK_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723670045371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " "  10.000 NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723670045371 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[1\] " "  10.000 NIOSV_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1723670045371 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670045371 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670045518 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1723670046177 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670046179 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 172 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 172 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1723670047214 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670047220 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Public/Github/2.niosv_soc_sdram/quartus/output_files/niosv_soc_sdram_top.map.smsg " "Generated suppressed messages file C:/Users/Public/Github/2.niosv_soc_sdram/quartus/output_files/niosv_soc_sdram_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670048216 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723670049827 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723670049827 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8485 " "Implemented 8485 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723670050154 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723670050154 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1723670050154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8268 " "Implemented 8268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723670050154 ""} { "Info" "ICUT_CUT_TM_RAMS" "155 " "Implemented 155 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1723670050154 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1723670050154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723670050154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5102 " "Peak virtual memory: 5102 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723670050196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 00:14:10 2024 " "Processing ended: Thu Aug 15 00:14:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723670050196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723670050196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723670050196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723670050196 ""}
