Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Aug  6 19:04:59 2024
| Host         : e16fpga01 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -file top_block_wrapper_utilization_placed.rpt -pb top_block_wrapper_utilization_placed.pb
| Design       : top_block_wrapper
| Device       : xcau15p-sbvb484-1-i
| Speed File   : -1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   |  8362 |     0 |          0 |     77760 | 10.75 |
|   LUT as Logic             |  7654 |     0 |          0 |     77760 |  9.84 |
|   LUT as Memory            |   708 |     0 |          0 |     40320 |  1.76 |
|     LUT as Distributed RAM |    54 |     0 |            |           |       |
|     LUT as Shift Register  |   654 |     0 |            |           |       |
| CLB Registers              | 12128 |     0 |          0 |    155520 |  7.80 |
|   Register as Flip Flop    | 12123 |     0 |          0 |    155520 |  7.80 |
|   Register as Latch        |     5 |     0 |          0 |    155520 | <0.01 |
| CARRY8                     |   206 |     0 |          0 |      9720 |  2.12 |
| F7 Muxes                   |   153 |     0 |          0 |     38880 |  0.39 |
| F8 Muxes                   |    37 |     0 |          0 |     19440 |  0.19 |
| F9 Muxes                   |     0 |     0 |          0 |      9720 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 15    |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 130   |          Yes |           - |          Set |
| 351   |          Yes |           - |        Reset |
| 271   |          Yes |         Set |            - |
| 11361 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2011 |     0 |          0 |      9720 | 20.69 |
|   CLBL                                     |   965 |     0 |            |           |       |
|   CLBM                                     |  1046 |     0 |            |           |       |
| LUT as Logic                               |  7654 |     0 |          0 |     77760 |  9.84 |
|   using O5 output only                     |   232 |       |            |           |       |
|   using O6 output only                     |  5548 |       |            |           |       |
|   using O5 and O6                          |  1874 |       |            |           |       |
| LUT as Memory                              |   708 |     0 |          0 |     40320 |  1.76 |
|   LUT as Distributed RAM                   |    54 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |    54 |       |            |           |       |
|   LUT as Shift Register                    |   654 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   142 |       |            |           |       |
|     using O5 and O6                        |   512 |       |            |           |       |
| CLB Registers                              | 12128 |     0 |          0 |    155520 |  7.80 |
|   Register driven from within the CLB      |  5760 |       |            |           |       |
|   Register driven from outside the CLB     |  6368 |       |            |           |       |
|     LUT in front of the register is unused |  4620 |       |            |           |       |
|     LUT in front of the register is used   |  1748 |       |            |           |       |
| Unique Control Sets                        |   576 |       |          0 |     19440 |  2.96 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 39.5 |     0 |          0 |       144 | 27.43 |
|   RAMB36/FIFO*    |   23 |     0 |          0 |       144 | 15.97 |
|     RAMB36E2 only |   23 |       |            |           |       |
|   RAMB18          |   33 |     0 |          0 |       288 | 11.46 |
|     RAMB18E2 only |   33 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       576 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   43 |    43 |          0 |       204 | 21.08 |
| HPIOB_M          |   15 |    15 |          0 |        72 | 20.83 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |   14 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   14 |    14 |          0 |        72 | 19.44 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |   14 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    6 |     6 |          0 |        24 | 25.00 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    6 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    8 |     8 |          0 |        24 | 33.33 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    7 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        36 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+--------+
|       Site Type      | Used | Fixed | Prohibited | Available |  Util% |
+----------------------+------+-------+------------+-----------+--------+
| GLOBAL CLOCK BUFFERs |   11 |     0 |          0 |       192 |   5.73 |
|   BUFGCE             |    8 |     0 |          0 |        84 |   9.52 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |   0.00 |
|   BUFG_GT            |    3 |     0 |          0 |        72 |   4.17 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |   0.00 |
| PLL                  |    0 |     0 |          0 |         6 |   0.00 |
| MMCM                 |    3 |     0 |          0 |         3 | 100.00 |
+----------------------+------+-------+------------+-----------+--------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    1 |     1 |          0 |        12 |  8.33 |
| GTHE4_COMMON    |    0 |     0 |          0 |         3 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+--------+
|  Site Type  | Used | Fixed | Prohibited | Available |  Util% |
+-------------+------+-------+------------+-----------+--------+
| BSCANE2     |    1 |     0 |          0 |         4 |  25.00 |
| DNA_PORTE2  |    1 |     0 |          0 |         1 | 100.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |   0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |   0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |   0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |   0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |   0.00 |
+-------------+------+-------+------------+-----------+--------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 11361 |            Register |
| LUT6          |  3740 |                 CLB |
| LUT4          |  1573 |                 CLB |
| LUT2          |  1523 |                 CLB |
| LUT5          |  1312 |                 CLB |
| LUT3          |  1152 |                 CLB |
| SRL16E        |   753 |                 CLB |
| SRLC32E       |   409 |                 CLB |
| FDCE          |   356 |            Register |
| FDSE          |   271 |            Register |
| LUT1          |   228 |                 CLB |
| CARRY8        |   206 |                 CLB |
| MUXF7         |   153 |                 CLB |
| FDPE          |   135 |            Register |
| RAMD32        |    96 |                 CLB |
| OBUF          |    41 |                 I/O |
| MUXF8         |    37 |                 CLB |
| RAMB18E2      |    33 |            BLOCKRAM |
| RAMB36E2      |    23 |            BLOCKRAM |
| INV           |    14 |                 CLB |
| RAMS32        |    12 |                 CLB |
| BUFGCE        |     8 |               Clock |
| LDCE          |     5 |            Register |
| SRLC16E       |     4 |                 CLB |
| MMCME4_ADV    |     3 |               Clock |
| BUFG_GT       |     3 |               Clock |
| INBUF         |     2 |                 I/O |
| IBUFCTRL      |     2 |              Others |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTHE4_CHANNEL |     1 |            Advanced |
| DNA_PORTE2    |     1 |       Configuration |
| BUFG_GT_SYNC  |     1 |               Clock |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| u_ila_1                            |    1 |
| u_ila_0                            |    1 |
| top_block_xpm_cdc_gen_0_0          |    1 |
| top_block_xbar_1                   |    1 |
| top_block_vio_0_0                  |    1 |
| top_block_util_vector_logic_3_0    |    1 |
| top_block_util_vector_logic_2_1    |    1 |
| top_block_util_vector_logic_2_0    |    1 |
| top_block_util_vector_logic_1_1    |    1 |
| top_block_util_vector_logic_0_3    |    1 |
| top_block_util_vector_logic_0_1    |    1 |
| top_block_util_vector_logic_0_0    |    1 |
| top_block_util_ds_buf_4_0          |    1 |
| top_block_util_ds_buf_3_0          |    1 |
| top_block_util_ds_buf_2_0          |    1 |
| top_block_util_ds_buf_1_1          |    1 |
| top_block_util_ds_buf_1_0          |    1 |
| top_block_util_ds_buf_0_1          |    1 |
| top_block_util_ds_buf_0_0          |    1 |
| top_block_u_led_inst_0_0           |    1 |
| top_block_rst_clk_wiz_0_125M_0     |    1 |
| top_block_reg_switch_0_0           |    1 |
| top_block_native_to_axi_lite_v_0_0 |    1 |
| top_block_mii_initializer_0_0      |    1 |
| top_block_gig_ethernet_pcs_pma_0_0 |    1 |
| top_block_fakernet_top_0_0         |    1 |
| top_block_clk_wiz_2_0              |    1 |
| top_block_clk_wiz_1_0              |    1 |
| top_block_clk_wiz_0_0              |    1 |
| top_block_blk_mem_gen_0_0          |    1 |
| top_block_axi_iic_0_0              |    1 |
| top_block_axi_bram_ctrl_1_0        |    1 |
| top_block_axi_bram_ctrl_0_0        |    1 |
| top_block_SAMPA_PON_v1_0_0_0       |    1 |
| top_block_RESET_INST_0_0           |    1 |
| top_block_LED_REG_READ_SEPARAT_1_0 |    1 |
| top_block_LED_REG_READ_SEPARAT_0_0 |    1 |
| top_block_I2C_Controller_v1_0_0_1  |    1 |
| gig_ethernet_pcs_pma_0             |    1 |
| dbg_hub                            |    1 |
+------------------------------------+------+


