// Seed: 90431425
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output uwire id_3,
    output tri1 id_4,
    output wire id_5,
    input tri id_6,
    output tri1 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri0 id_10
);
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd31
) (
    output wor   id_0,
    output tri   id_1,
    input  uwire id_2,
    input  uwire id_3,
    output wand  id_4,
    input  tri0  id_5,
    input  wor   id_6
);
  logic _id_8;
  ;
  wire id_9;
  wire [-1 : id_8] id_10;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_0,
      id_4,
      id_4,
      id_5,
      id_1,
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
  parameter id_11 = 1;
  wire id_12;
  wire id_13;
endmodule
