
PowerDistributionFW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000215c  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002214  08002214  00012214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800225c  0800225c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800225c  0800225c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800225c  0800225c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800225c  0800225c  0001225c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002260  08002260  00012260  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002264  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  2000000c  08002270  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d8  08002270  000200d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000acb6  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a18  00000000  00000000  0002acea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b8  00000000  00000000  0002c708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000820  00000000  00000000  0002cfc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014ec5  00000000  00000000  0002d7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a6b8  00000000  00000000  000426a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083fae  00000000  00000000  0004cd5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d0d0b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e28  00000000  00000000  000d0d5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080021fc 	.word	0x080021fc

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	080021fc 	.word	0x080021fc

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	; 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	; 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			; (mov r8, r8)

080003ec <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80003f0:	4b04      	ldr	r3, [pc, #16]	; (8000404 <LL_RCC_HSI_Enable+0x18>)
 80003f2:	681a      	ldr	r2, [r3, #0]
 80003f4:	4b03      	ldr	r3, [pc, #12]	; (8000404 <LL_RCC_HSI_Enable+0x18>)
 80003f6:	2180      	movs	r1, #128	; 0x80
 80003f8:	0049      	lsls	r1, r1, #1
 80003fa:	430a      	orrs	r2, r1
 80003fc:	601a      	str	r2, [r3, #0]
}
 80003fe:	46c0      	nop			; (mov r8, r8)
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}
 8000404:	40021000 	.word	0x40021000

08000408 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800040c:	4b07      	ldr	r3, [pc, #28]	; (800042c <LL_RCC_HSI_IsReady+0x24>)
 800040e:	681a      	ldr	r2, [r3, #0]
 8000410:	2380      	movs	r3, #128	; 0x80
 8000412:	00db      	lsls	r3, r3, #3
 8000414:	401a      	ands	r2, r3
 8000416:	2380      	movs	r3, #128	; 0x80
 8000418:	00db      	lsls	r3, r3, #3
 800041a:	429a      	cmp	r2, r3
 800041c:	d101      	bne.n	8000422 <LL_RCC_HSI_IsReady+0x1a>
 800041e:	2301      	movs	r3, #1
 8000420:	e000      	b.n	8000424 <LL_RCC_HSI_IsReady+0x1c>
 8000422:	2300      	movs	r3, #0
}
 8000424:	0018      	movs	r0, r3
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
 800042a:	46c0      	nop			; (mov r8, r8)
 800042c:	40021000 	.word	0x40021000

08000430 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000438:	4b06      	ldr	r3, [pc, #24]	; (8000454 <LL_RCC_SetSysClkSource+0x24>)
 800043a:	689b      	ldr	r3, [r3, #8]
 800043c:	2207      	movs	r2, #7
 800043e:	4393      	bics	r3, r2
 8000440:	0019      	movs	r1, r3
 8000442:	4b04      	ldr	r3, [pc, #16]	; (8000454 <LL_RCC_SetSysClkSource+0x24>)
 8000444:	687a      	ldr	r2, [r7, #4]
 8000446:	430a      	orrs	r2, r1
 8000448:	609a      	str	r2, [r3, #8]
}
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	46bd      	mov	sp, r7
 800044e:	b002      	add	sp, #8
 8000450:	bd80      	pop	{r7, pc}
 8000452:	46c0      	nop			; (mov r8, r8)
 8000454:	40021000 	.word	0x40021000

08000458 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800045c:	4b03      	ldr	r3, [pc, #12]	; (800046c <LL_RCC_GetSysClkSource+0x14>)
 800045e:	689b      	ldr	r3, [r3, #8]
 8000460:	2238      	movs	r2, #56	; 0x38
 8000462:	4013      	ands	r3, r2
}
 8000464:	0018      	movs	r0, r3
 8000466:	46bd      	mov	sp, r7
 8000468:	bd80      	pop	{r7, pc}
 800046a:	46c0      	nop			; (mov r8, r8)
 800046c:	40021000 	.word	0x40021000

08000470 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000478:	4b06      	ldr	r3, [pc, #24]	; (8000494 <LL_RCC_SetAHBPrescaler+0x24>)
 800047a:	689b      	ldr	r3, [r3, #8]
 800047c:	4a06      	ldr	r2, [pc, #24]	; (8000498 <LL_RCC_SetAHBPrescaler+0x28>)
 800047e:	4013      	ands	r3, r2
 8000480:	0019      	movs	r1, r3
 8000482:	4b04      	ldr	r3, [pc, #16]	; (8000494 <LL_RCC_SetAHBPrescaler+0x24>)
 8000484:	687a      	ldr	r2, [r7, #4]
 8000486:	430a      	orrs	r2, r1
 8000488:	609a      	str	r2, [r3, #8]
}
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	46bd      	mov	sp, r7
 800048e:	b002      	add	sp, #8
 8000490:	bd80      	pop	{r7, pc}
 8000492:	46c0      	nop			; (mov r8, r8)
 8000494:	40021000 	.word	0x40021000
 8000498:	fffff0ff 	.word	0xfffff0ff

0800049c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 80004a4:	4b06      	ldr	r3, [pc, #24]	; (80004c0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80004a6:	689b      	ldr	r3, [r3, #8]
 80004a8:	4a06      	ldr	r2, [pc, #24]	; (80004c4 <LL_RCC_SetAPB1Prescaler+0x28>)
 80004aa:	4013      	ands	r3, r2
 80004ac:	0019      	movs	r1, r3
 80004ae:	4b04      	ldr	r3, [pc, #16]	; (80004c0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80004b0:	687a      	ldr	r2, [r7, #4]
 80004b2:	430a      	orrs	r2, r1
 80004b4:	609a      	str	r2, [r3, #8]
}
 80004b6:	46c0      	nop			; (mov r8, r8)
 80004b8:	46bd      	mov	sp, r7
 80004ba:	b002      	add	sp, #8
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	40021000 	.word	0x40021000
 80004c4:	ffff8fff 	.word	0xffff8fff

080004c8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80004cc:	4b04      	ldr	r3, [pc, #16]	; (80004e0 <LL_RCC_PLL_Enable+0x18>)
 80004ce:	681a      	ldr	r2, [r3, #0]
 80004d0:	4b03      	ldr	r3, [pc, #12]	; (80004e0 <LL_RCC_PLL_Enable+0x18>)
 80004d2:	2180      	movs	r1, #128	; 0x80
 80004d4:	0449      	lsls	r1, r1, #17
 80004d6:	430a      	orrs	r2, r1
 80004d8:	601a      	str	r2, [r3, #0]
}
 80004da:	46c0      	nop			; (mov r8, r8)
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	40021000 	.word	0x40021000

080004e4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80004e8:	4b07      	ldr	r3, [pc, #28]	; (8000508 <LL_RCC_PLL_IsReady+0x24>)
 80004ea:	681a      	ldr	r2, [r3, #0]
 80004ec:	2380      	movs	r3, #128	; 0x80
 80004ee:	049b      	lsls	r3, r3, #18
 80004f0:	401a      	ands	r2, r3
 80004f2:	2380      	movs	r3, #128	; 0x80
 80004f4:	049b      	lsls	r3, r3, #18
 80004f6:	429a      	cmp	r2, r3
 80004f8:	d101      	bne.n	80004fe <LL_RCC_PLL_IsReady+0x1a>
 80004fa:	2301      	movs	r3, #1
 80004fc:	e000      	b.n	8000500 <LL_RCC_PLL_IsReady+0x1c>
 80004fe:	2300      	movs	r3, #0
}
 8000500:	0018      	movs	r0, r3
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	46c0      	nop			; (mov r8, r8)
 8000508:	40021000 	.word	0x40021000

0800050c <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b084      	sub	sp, #16
 8000510:	af00      	add	r7, sp, #0
 8000512:	60f8      	str	r0, [r7, #12]
 8000514:	60b9      	str	r1, [r7, #8]
 8000516:	607a      	str	r2, [r7, #4]
 8000518:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 800051a:	4b0a      	ldr	r3, [pc, #40]	; (8000544 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800051c:	68db      	ldr	r3, [r3, #12]
 800051e:	4a0a      	ldr	r2, [pc, #40]	; (8000548 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000520:	4013      	ands	r3, r2
 8000522:	0019      	movs	r1, r3
 8000524:	68fa      	ldr	r2, [r7, #12]
 8000526:	68bb      	ldr	r3, [r7, #8]
 8000528:	431a      	orrs	r2, r3
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	021b      	lsls	r3, r3, #8
 800052e:	431a      	orrs	r2, r3
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	431a      	orrs	r2, r3
 8000534:	4b03      	ldr	r3, [pc, #12]	; (8000544 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000536:	430a      	orrs	r2, r1
 8000538:	60da      	str	r2, [r3, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	46bd      	mov	sp, r7
 800053e:	b004      	add	sp, #16
 8000540:	bd80      	pop	{r7, pc}
 8000542:	46c0      	nop			; (mov r8, r8)
 8000544:	40021000 	.word	0x40021000
 8000548:	1fff808c 	.word	0x1fff808c

0800054c <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8000550:	4b04      	ldr	r3, [pc, #16]	; (8000564 <LL_RCC_PLL_EnableDomain_SYS+0x18>)
 8000552:	68da      	ldr	r2, [r3, #12]
 8000554:	4b03      	ldr	r3, [pc, #12]	; (8000564 <LL_RCC_PLL_EnableDomain_SYS+0x18>)
 8000556:	2180      	movs	r1, #128	; 0x80
 8000558:	0549      	lsls	r1, r1, #21
 800055a:	430a      	orrs	r2, r1
 800055c:	60da      	str	r2, [r3, #12]
}
 800055e:	46c0      	nop			; (mov r8, r8)
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	40021000 	.word	0x40021000

08000568 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b084      	sub	sp, #16
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000570:	4b07      	ldr	r3, [pc, #28]	; (8000590 <LL_IOP_GRP1_EnableClock+0x28>)
 8000572:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <LL_IOP_GRP1_EnableClock+0x28>)
 8000576:	687a      	ldr	r2, [r7, #4]
 8000578:	430a      	orrs	r2, r1
 800057a:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 800057c:	4b04      	ldr	r3, [pc, #16]	; (8000590 <LL_IOP_GRP1_EnableClock+0x28>)
 800057e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000580:	687a      	ldr	r2, [r7, #4]
 8000582:	4013      	ands	r3, r2
 8000584:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000586:	68fb      	ldr	r3, [r7, #12]
}
 8000588:	46c0      	nop			; (mov r8, r8)
 800058a:	46bd      	mov	sp, r7
 800058c:	b004      	add	sp, #16
 800058e:	bd80      	pop	{r7, pc}
 8000590:	40021000 	.word	0x40021000

08000594 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800059c:	4b06      	ldr	r3, [pc, #24]	; (80005b8 <LL_FLASH_SetLatency+0x24>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	2207      	movs	r2, #7
 80005a2:	4393      	bics	r3, r2
 80005a4:	0019      	movs	r1, r3
 80005a6:	4b04      	ldr	r3, [pc, #16]	; (80005b8 <LL_FLASH_SetLatency+0x24>)
 80005a8:	687a      	ldr	r2, [r7, #4]
 80005aa:	430a      	orrs	r2, r1
 80005ac:	601a      	str	r2, [r3, #0]
}
 80005ae:	46c0      	nop			; (mov r8, r8)
 80005b0:	46bd      	mov	sp, r7
 80005b2:	b002      	add	sp, #8
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	40022000 	.word	0x40022000

080005bc <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80005c0:	4b03      	ldr	r3, [pc, #12]	; (80005d0 <LL_FLASH_GetLatency+0x14>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	2207      	movs	r2, #7
 80005c6:	4013      	ands	r3, r2
}
 80005c8:	0018      	movs	r0, r3
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	46c0      	nop			; (mov r8, r8)
 80005d0:	40022000 	.word	0x40022000

080005d4 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
 80005dc:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	691b      	ldr	r3, [r3, #16]
 80005e2:	683a      	ldr	r2, [r7, #0]
 80005e4:	4013      	ands	r3, r2
 80005e6:	683a      	ldr	r2, [r7, #0]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d101      	bne.n	80005f0 <LL_GPIO_IsInputPinSet+0x1c>
 80005ec:	2301      	movs	r3, #1
 80005ee:	e000      	b.n	80005f2 <LL_GPIO_IsInputPinSet+0x1e>
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	0018      	movs	r0, r3
 80005f4:	46bd      	mov	sp, r7
 80005f6:	b002      	add	sp, #8
 80005f8:	bd80      	pop	{r7, pc}

080005fa <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80005fa:	b580      	push	{r7, lr}
 80005fc:	b082      	sub	sp, #8
 80005fe:	af00      	add	r7, sp, #0
 8000600:	6078      	str	r0, [r7, #4]
 8000602:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	683a      	ldr	r2, [r7, #0]
 8000608:	619a      	str	r2, [r3, #24]
}
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	46bd      	mov	sp, r7
 800060e:	b002      	add	sp, #8
 8000610:	bd80      	pop	{r7, pc}

08000612 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000612:	b580      	push	{r7, lr}
 8000614:	b082      	sub	sp, #8
 8000616:	af00      	add	r7, sp, #0
 8000618:	6078      	str	r0, [r7, #4]
 800061a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	683a      	ldr	r2, [r7, #0]
 8000620:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000622:	46c0      	nop			; (mov r8, r8)
 8000624:	46bd      	mov	sp, r7
 8000626:	b002      	add	sp, #8
 8000628:	bd80      	pop	{r7, pc}

0800062a <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800062a:	b580      	push	{r7, lr}
 800062c:	b084      	sub	sp, #16
 800062e:	af00      	add	r7, sp, #0
 8000630:	6078      	str	r0, [r7, #4]
 8000632:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	695b      	ldr	r3, [r3, #20]
 8000638:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	683a      	ldr	r2, [r7, #0]
 800063e:	4013      	ands	r3, r2
 8000640:	041a      	lsls	r2, r3, #16
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	43db      	mvns	r3, r3
 8000646:	6839      	ldr	r1, [r7, #0]
 8000648:	400b      	ands	r3, r1
 800064a:	431a      	orrs	r2, r3
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	619a      	str	r2, [r3, #24]
}
 8000650:	46c0      	nop			; (mov r8, r8)
 8000652:	46bd      	mov	sp, r7
 8000654:	b004      	add	sp, #16
 8000656:	bd80      	pop	{r7, pc}

08000658 <SwitchTimingHandlar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void SwitchTimingHandlar(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
	timeoutPwrOff ++;
 800065c:	4b08      	ldr	r3, [pc, #32]	; (8000680 <SwitchTimingHandlar+0x28>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	1c5a      	adds	r2, r3, #1
 8000662:	4b07      	ldr	r3, [pc, #28]	; (8000680 <SwitchTimingHandlar+0x28>)
 8000664:	601a      	str	r2, [r3, #0]
	if(leaveSwitch)
 8000666:	4b07      	ldr	r3, [pc, #28]	; (8000684 <SwitchTimingHandlar+0x2c>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d105      	bne.n	800067a <SwitchTimingHandlar+0x22>
	{
		return;
	}
	counterSwitch ++;
 800066e:	4b06      	ldr	r3, [pc, #24]	; (8000688 <SwitchTimingHandlar+0x30>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	1c5a      	adds	r2, r3, #1
 8000674:	4b04      	ldr	r3, [pc, #16]	; (8000688 <SwitchTimingHandlar+0x30>)
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	e000      	b.n	800067c <SwitchTimingHandlar+0x24>
		return;
 800067a:	46c0      	nop			; (mov r8, r8)
}
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	200000c4 	.word	0x200000c4
 8000684:	200000c1 	.word	0x200000c1
 8000688:	200000bc 	.word	0x200000bc

0800068c <LED_GreenHandler>:

uint8_t greenLEDState = 0;
uint32_t greenLedTimer = 0;
void LED_GreenHandler (void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0


	if(greenLEDState == 0)
 8000690:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <LED_GreenHandler+0x5c>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d024      	beq.n	80006e2 <LED_GreenHandler+0x56>
	{
	  return; //	LL_GPIO_ResetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
	}

	if(greenLEDState == 1)
 8000698:	4b13      	ldr	r3, [pc, #76]	; (80006e8 <LED_GreenHandler+0x5c>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	2b01      	cmp	r3, #1
 800069e:	d114      	bne.n	80006ca <LED_GreenHandler+0x3e>
	{
		greenLedTimer++;
 80006a0:	4b12      	ldr	r3, [pc, #72]	; (80006ec <LED_GreenHandler+0x60>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	1c5a      	adds	r2, r3, #1
 80006a6:	4b11      	ldr	r3, [pc, #68]	; (80006ec <LED_GreenHandler+0x60>)
 80006a8:	601a      	str	r2, [r3, #0]

		if(greenLedTimer > TIME_LED_GREEN_BLINK)
 80006aa:	4b10      	ldr	r3, [pc, #64]	; (80006ec <LED_GreenHandler+0x60>)
 80006ac:	681a      	ldr	r2, [r3, #0]
 80006ae:	23fa      	movs	r3, #250	; 0xfa
 80006b0:	005b      	lsls	r3, r3, #1
 80006b2:	429a      	cmp	r2, r3
 80006b4:	d909      	bls.n	80006ca <LED_GreenHandler+0x3e>
		{
			greenLedTimer = 0;
 80006b6:	4b0d      	ldr	r3, [pc, #52]	; (80006ec <LED_GreenHandler+0x60>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
			LL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 80006bc:	2380      	movs	r3, #128	; 0x80
 80006be:	005b      	lsls	r3, r3, #1
 80006c0:	4a0b      	ldr	r2, [pc, #44]	; (80006f0 <LED_GreenHandler+0x64>)
 80006c2:	0019      	movs	r1, r3
 80006c4:	0010      	movs	r0, r2
 80006c6:	f7ff ffb0 	bl	800062a <LL_GPIO_TogglePin>
		}
	}

	if(greenLEDState == 2)
 80006ca:	4b07      	ldr	r3, [pc, #28]	; (80006e8 <LED_GreenHandler+0x5c>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	2b02      	cmp	r3, #2
 80006d0:	d108      	bne.n	80006e4 <LED_GreenHandler+0x58>
	{
		LL_GPIO_SetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 80006d2:	2380      	movs	r3, #128	; 0x80
 80006d4:	005b      	lsls	r3, r3, #1
 80006d6:	4a06      	ldr	r2, [pc, #24]	; (80006f0 <LED_GreenHandler+0x64>)
 80006d8:	0019      	movs	r1, r3
 80006da:	0010      	movs	r0, r2
 80006dc:	f7ff ff8d 	bl	80005fa <LL_GPIO_SetOutputPin>
 80006e0:	e000      	b.n	80006e4 <LED_GreenHandler+0x58>
	  return; //	LL_GPIO_ResetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 80006e2:	46c0      	nop			; (mov r8, r8)
	}
}
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	200000c8 	.word	0x200000c8
 80006ec:	200000cc 	.word	0x200000cc
 80006f0:	50000400 	.word	0x50000400

080006f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006fa:	f000 fbe3 	bl	8000ec4 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(1000);
 80006fe:	23fa      	movs	r3, #250	; 0xfa
 8000700:	009b      	lsls	r3, r3, #2
 8000702:	0018      	movs	r0, r3
 8000704:	f000 fc64 	bl	8000fd0 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000708:	f000 f94e 	bl	80009a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800070c:	f000 f9de 	bl	8000acc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000710:	f000 f98e 	bl	8000a30 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t cnt400V[2] = {0};
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	2200      	movs	r2, #0
 8000718:	801a      	strh	r2, [r3, #0]
  while(1)
  {
	  if(LL_GPIO_IsInputPinSet(CMP_400V_GPIO_Port,CMP_400V_Pin))
 800071a:	2380      	movs	r3, #128	; 0x80
 800071c:	015b      	lsls	r3, r3, #5
 800071e:	4a99      	ldr	r2, [pc, #612]	; (8000984 <main+0x290>)
 8000720:	0019      	movs	r1, r3
 8000722:	0010      	movs	r0, r2
 8000724:	f7ff ff56 	bl	80005d4 <LL_GPIO_IsInputPinSet>
 8000728:	1e03      	subs	r3, r0, #0
 800072a:	d009      	beq.n	8000740 <main+0x4c>
	  {
		  cnt400V[0]++;
 800072c:	1d3b      	adds	r3, r7, #4
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	3301      	adds	r3, #1
 8000732:	b2da      	uxtb	r2, r3
 8000734:	1d3b      	adds	r3, r7, #4
 8000736:	701a      	strb	r2, [r3, #0]
		  cnt400V[1]=0;
 8000738:	1d3b      	adds	r3, r7, #4
 800073a:	2200      	movs	r2, #0
 800073c:	705a      	strb	r2, [r3, #1]
 800073e:	e008      	b.n	8000752 <main+0x5e>
	  }
	  else
	  {
		  cnt400V[1]++;
 8000740:	1d3b      	adds	r3, r7, #4
 8000742:	785b      	ldrb	r3, [r3, #1]
 8000744:	3301      	adds	r3, #1
 8000746:	b2da      	uxtb	r2, r3
 8000748:	1d3b      	adds	r3, r7, #4
 800074a:	705a      	strb	r2, [r3, #1]
		  cnt400V[0]=0;
 800074c:	1d3b      	adds	r3, r7, #4
 800074e:	2200      	movs	r2, #0
 8000750:	701a      	strb	r2, [r3, #0]
	  }
	  HAL_Delay(33);
 8000752:	2021      	movs	r0, #33	; 0x21
 8000754:	f000 fc3c 	bl	8000fd0 <HAL_Delay>

	  if(cnt400V[1] >= COUNT_400V_PULL)
 8000758:	1d3b      	adds	r3, r7, #4
 800075a:	785b      	ldrb	r3, [r3, #1]
 800075c:	2b02      	cmp	r3, #2
 800075e:	d90c      	bls.n	800077a <main+0x86>
	  {
	       LL_GPIO_SetOutputPin(SET_SERIAL_GPIO_Port, SET_SERIAL_Pin);
 8000760:	2380      	movs	r3, #128	; 0x80
 8000762:	019b      	lsls	r3, r3, #6
 8000764:	4a87      	ldr	r2, [pc, #540]	; (8000984 <main+0x290>)
 8000766:	0019      	movs	r1, r3
 8000768:	0010      	movs	r0, r2
 800076a:	f7ff ff46 	bl	80005fa <LL_GPIO_SetOutputPin>
           LL_GPIO_SetOutputPin(LED_R_GPIO_Port, LED_R_Pin);
 800076e:	4b85      	ldr	r3, [pc, #532]	; (8000984 <main+0x290>)
 8000770:	2180      	movs	r1, #128	; 0x80
 8000772:	0018      	movs	r0, r3
 8000774:	f7ff ff41 	bl	80005fa <LL_GPIO_SetOutputPin>
		  break;
 8000778:	e011      	b.n	800079e <main+0xaa>
	  }
	  else if(cnt400V[0] >= COUNT_400V_PULL)
 800077a:	1d3b      	adds	r3, r7, #4
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	2b02      	cmp	r3, #2
 8000780:	d9cb      	bls.n	800071a <main+0x26>
	  {
		  LL_GPIO_ResetOutputPin(SET_SERIAL_GPIO_Port, SET_SERIAL_Pin);
 8000782:	2380      	movs	r3, #128	; 0x80
 8000784:	019b      	lsls	r3, r3, #6
 8000786:	4a7f      	ldr	r2, [pc, #508]	; (8000984 <main+0x290>)
 8000788:	0019      	movs	r1, r3
 800078a:	0010      	movs	r0, r2
 800078c:	f7ff ff41 	bl	8000612 <LL_GPIO_ResetOutputPin>
		  LL_GPIO_SetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8000790:	2380      	movs	r3, #128	; 0x80
 8000792:	009b      	lsls	r3, r3, #2
 8000794:	4a7b      	ldr	r2, [pc, #492]	; (8000984 <main+0x290>)
 8000796:	0019      	movs	r1, r3
 8000798:	0010      	movs	r0, r2
 800079a:	f7ff ff2e 	bl	80005fa <LL_GPIO_SetOutputPin>
		  break;
	  }

  }
  //LL_GPIO_SetOutputPin(MAINS_REL_GPIO_Port, MAINS_REL_Pin);
  HAL_Delay(TIME_PRECHARGE_OFF);
 800079e:	23fa      	movs	r3, #250	; 0xfa
 80007a0:	00db      	lsls	r3, r3, #3
 80007a2:	0018      	movs	r0, r3
 80007a4:	f000 fc14 	bl	8000fd0 <HAL_Delay>
  //LL_GPIO_SetOutputPin(PRECHRG_GPIO_Port, PRECHRG_Pin);
  greenLEDState = 1;
 80007a8:	4b77      	ldr	r3, [pc, #476]	; (8000988 <main+0x294>)
 80007aa:	2201      	movs	r2, #1
 80007ac:	701a      	strb	r2, [r3, #0]
  LL_GPIO_ResetOutputPin(LED_R_GPIO_Port, LED_R_Pin);
 80007ae:	4b75      	ldr	r3, [pc, #468]	; (8000984 <main+0x290>)
 80007b0:	2180      	movs	r1, #128	; 0x80
 80007b2:	0018      	movs	r0, r3
 80007b4:	f7ff ff2d 	bl	8000612 <LL_GPIO_ResetOutputPin>
  LL_GPIO_ResetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 80007b8:	2380      	movs	r3, #128	; 0x80
 80007ba:	005b      	lsls	r3, r3, #1
 80007bc:	4a71      	ldr	r2, [pc, #452]	; (8000984 <main+0x290>)
 80007be:	0019      	movs	r1, r3
 80007c0:	0010      	movs	r0, r2
 80007c2:	f7ff ff26 	bl	8000612 <LL_GPIO_ResetOutputPin>
  LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 80007c6:	2380      	movs	r3, #128	; 0x80
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	4a6e      	ldr	r2, [pc, #440]	; (8000984 <main+0x290>)
 80007cc:	0019      	movs	r1, r3
 80007ce:	0010      	movs	r0, r2
 80007d0:	f7ff ff1f 	bl	8000612 <LL_GPIO_ResetOutputPin>
  counterSwitch = 0;
 80007d4:	4b6d      	ldr	r3, [pc, #436]	; (800098c <main+0x298>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(LL_GPIO_IsInputPinSet(SWITCH_GPIO_Port,SWITCH_Pin) == 0)
 80007da:	2380      	movs	r3, #128	; 0x80
 80007dc:	019b      	lsls	r3, r3, #6
 80007de:	4a6c      	ldr	r2, [pc, #432]	; (8000990 <main+0x29c>)
 80007e0:	0019      	movs	r1, r3
 80007e2:	0010      	movs	r0, r2
 80007e4:	f7ff fef6 	bl	80005d4 <LL_GPIO_IsInputPinSet>
 80007e8:	1e03      	subs	r3, r0, #0
 80007ea:	d000      	beq.n	80007ee <main+0xfa>
 80007ec:	e09c      	b.n	8000928 <main+0x234>
	  {
		  greenLEDState =0;
 80007ee:	4b66      	ldr	r3, [pc, #408]	; (8000988 <main+0x294>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	701a      	strb	r2, [r3, #0]
		  HAL_Delay(10);
 80007f4:	200a      	movs	r0, #10
 80007f6:	f000 fbeb 	bl	8000fd0 <HAL_Delay>
		  LL_GPIO_ResetOutputPin(LED_R_GPIO_Port, LED_R_Pin);
 80007fa:	4b62      	ldr	r3, [pc, #392]	; (8000984 <main+0x290>)
 80007fc:	2180      	movs	r1, #128	; 0x80
 80007fe:	0018      	movs	r0, r3
 8000800:	f7ff ff07 	bl	8000612 <LL_GPIO_ResetOutputPin>
		  LL_GPIO_ResetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 8000804:	2380      	movs	r3, #128	; 0x80
 8000806:	005b      	lsls	r3, r3, #1
 8000808:	4a5e      	ldr	r2, [pc, #376]	; (8000984 <main+0x290>)
 800080a:	0019      	movs	r1, r3
 800080c:	0010      	movs	r0, r2
 800080e:	f7ff ff00 	bl	8000612 <LL_GPIO_ResetOutputPin>
		  LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8000812:	2380      	movs	r3, #128	; 0x80
 8000814:	009b      	lsls	r3, r3, #2
 8000816:	4a5b      	ldr	r2, [pc, #364]	; (8000984 <main+0x290>)
 8000818:	0019      	movs	r1, r3
 800081a:	0010      	movs	r0, r2
 800081c:	f7ff fef9 	bl	8000612 <LL_GPIO_ResetOutputPin>

		  LL_GPIO_SetOutputPin(LED_R_GPIO_Port, LED_R_Pin);
 8000820:	4b58      	ldr	r3, [pc, #352]	; (8000984 <main+0x290>)
 8000822:	2180      	movs	r1, #128	; 0x80
 8000824:	0018      	movs	r0, r3
 8000826:	f7ff fee8 	bl	80005fa <LL_GPIO_SetOutputPin>
		  LL_GPIO_SetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 800082a:	2380      	movs	r3, #128	; 0x80
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	4a55      	ldr	r2, [pc, #340]	; (8000984 <main+0x290>)
 8000830:	0019      	movs	r1, r3
 8000832:	0010      	movs	r0, r2
 8000834:	f7ff fee1 	bl	80005fa <LL_GPIO_SetOutputPin>
		  HAL_Delay(600);
 8000838:	2396      	movs	r3, #150	; 0x96
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	0018      	movs	r0, r3
 800083e:	f000 fbc7 	bl	8000fd0 <HAL_Delay>
		  LL_GPIO_ResetOutputPin(LED_R_GPIO_Port, LED_R_Pin);
 8000842:	4b50      	ldr	r3, [pc, #320]	; (8000984 <main+0x290>)
 8000844:	2180      	movs	r1, #128	; 0x80
 8000846:	0018      	movs	r0, r3
 8000848:	f7ff fee3 	bl	8000612 <LL_GPIO_ResetOutputPin>
		  LL_GPIO_ResetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 800084c:	2380      	movs	r3, #128	; 0x80
 800084e:	005b      	lsls	r3, r3, #1
 8000850:	4a4c      	ldr	r2, [pc, #304]	; (8000984 <main+0x290>)
 8000852:	0019      	movs	r1, r3
 8000854:	0010      	movs	r0, r2
 8000856:	f7ff fedc 	bl	8000612 <LL_GPIO_ResetOutputPin>
		  LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 800085a:	2380      	movs	r3, #128	; 0x80
 800085c:	009b      	lsls	r3, r3, #2
 800085e:	4a49      	ldr	r2, [pc, #292]	; (8000984 <main+0x290>)
 8000860:	0019      	movs	r1, r3
 8000862:	0010      	movs	r0, r2
 8000864:	f7ff fed5 	bl	8000612 <LL_GPIO_ResetOutputPin>
					  HAL_Delay(2000);
					  LL_GPIO_ResetOutputPin(PRECHRG_GPIO_Port, PRECHRG_Pin);
				  }
			  }*/

			  if(LL_GPIO_IsInputPinSet(SWITCH_GPIO_Port,SWITCH_Pin) == 0)
 8000868:	2380      	movs	r3, #128	; 0x80
 800086a:	019b      	lsls	r3, r3, #6
 800086c:	4a48      	ldr	r2, [pc, #288]	; (8000990 <main+0x29c>)
 800086e:	0019      	movs	r1, r3
 8000870:	0010      	movs	r0, r2
 8000872:	f7ff feaf 	bl	80005d4 <LL_GPIO_IsInputPinSet>
 8000876:	1e03      	subs	r3, r0, #0
 8000878:	d14f      	bne.n	800091a <main+0x226>
			  {
				  if( (counterSwitch > TIME_SWITCH_PRESSHED)&&(leaveSwitch == 0) )
 800087a:	4b44      	ldr	r3, [pc, #272]	; (800098c <main+0x298>)
 800087c:	681a      	ldr	r2, [r3, #0]
 800087e:	23fa      	movs	r3, #250	; 0xfa
 8000880:	009b      	lsls	r3, r3, #2
 8000882:	429a      	cmp	r2, r3
 8000884:	d956      	bls.n	8000934 <main+0x240>
 8000886:	4b43      	ldr	r3, [pc, #268]	; (8000994 <main+0x2a0>)
 8000888:	781b      	ldrb	r3, [r3, #0]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d152      	bne.n	8000934 <main+0x240>
				  {
					  stateSwitch ^= 1;
 800088e:	4b42      	ldr	r3, [pc, #264]	; (8000998 <main+0x2a4>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2201      	movs	r2, #1
 8000894:	4053      	eors	r3, r2
 8000896:	b2da      	uxtb	r2, r3
 8000898:	4b3f      	ldr	r3, [pc, #252]	; (8000998 <main+0x2a4>)
 800089a:	701a      	strb	r2, [r3, #0]

					  if(stateSwitch)
 800089c:	4b3e      	ldr	r3, [pc, #248]	; (8000998 <main+0x2a4>)
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d01b      	beq.n	80008dc <main+0x1e8>
					  {
						  greenLEDState = 2;
 80008a4:	4b38      	ldr	r3, [pc, #224]	; (8000988 <main+0x294>)
 80008a6:	2202      	movs	r2, #2
 80008a8:	701a      	strb	r2, [r3, #0]
						  LL_GPIO_SetOutputPin(EN_12V_GPIO_Port, EN_12V_Pin);
 80008aa:	4b36      	ldr	r3, [pc, #216]	; (8000984 <main+0x290>)
 80008ac:	2104      	movs	r1, #4
 80008ae:	0018      	movs	r0, r3
 80008b0:	f7ff fea3 	bl	80005fa <LL_GPIO_SetOutputPin>
						  LL_GPIO_SetOutputPin(MAINS_REL_GPIO_Port, MAINS_REL_Pin);
 80008b4:	2380      	movs	r3, #128	; 0x80
 80008b6:	011b      	lsls	r3, r3, #4
 80008b8:	4a32      	ldr	r2, [pc, #200]	; (8000984 <main+0x290>)
 80008ba:	0019      	movs	r1, r3
 80008bc:	0010      	movs	r0, r2
 80008be:	f7ff fe9c 	bl	80005fa <LL_GPIO_SetOutputPin>
						  HAL_Delay(2000);
 80008c2:	23fa      	movs	r3, #250	; 0xfa
 80008c4:	00db      	lsls	r3, r3, #3
 80008c6:	0018      	movs	r0, r3
 80008c8:	f000 fb82 	bl	8000fd0 <HAL_Delay>
						  LL_GPIO_SetOutputPin(PRECHRG_GPIO_Port, PRECHRG_Pin);
 80008cc:	2380      	movs	r3, #128	; 0x80
 80008ce:	00db      	lsls	r3, r3, #3
 80008d0:	4a2c      	ldr	r2, [pc, #176]	; (8000984 <main+0x290>)
 80008d2:	0019      	movs	r1, r3
 80008d4:	0010      	movs	r0, r2
 80008d6:	f7ff fe90 	bl	80005fa <LL_GPIO_SetOutputPin>
 80008da:	e01a      	b.n	8000912 <main+0x21e>


					  }
					  else
					  {
						  LL_GPIO_ResetOutputPin(EN_12V_GPIO_Port, EN_12V_Pin);
 80008dc:	4b29      	ldr	r3, [pc, #164]	; (8000984 <main+0x290>)
 80008de:	2104      	movs	r1, #4
 80008e0:	0018      	movs	r0, r3
 80008e2:	f7ff fe96 	bl	8000612 <LL_GPIO_ResetOutputPin>
						  LL_GPIO_ResetOutputPin(MAINS_REL_GPIO_Port, MAINS_REL_Pin);
 80008e6:	2380      	movs	r3, #128	; 0x80
 80008e8:	011b      	lsls	r3, r3, #4
 80008ea:	4a26      	ldr	r2, [pc, #152]	; (8000984 <main+0x290>)
 80008ec:	0019      	movs	r1, r3
 80008ee:	0010      	movs	r0, r2
 80008f0:	f7ff fe8f 	bl	8000612 <LL_GPIO_ResetOutputPin>
						  HAL_Delay(2000);
 80008f4:	23fa      	movs	r3, #250	; 0xfa
 80008f6:	00db      	lsls	r3, r3, #3
 80008f8:	0018      	movs	r0, r3
 80008fa:	f000 fb69 	bl	8000fd0 <HAL_Delay>
						  LL_GPIO_ResetOutputPin(PRECHRG_GPIO_Port, PRECHRG_Pin);
 80008fe:	2380      	movs	r3, #128	; 0x80
 8000900:	00db      	lsls	r3, r3, #3
 8000902:	4a20      	ldr	r2, [pc, #128]	; (8000984 <main+0x290>)
 8000904:	0019      	movs	r1, r3
 8000906:	0010      	movs	r0, r2
 8000908:	f7ff fe83 	bl	8000612 <LL_GPIO_ResetOutputPin>
						  greenLEDState = 1;
 800090c:	4b1e      	ldr	r3, [pc, #120]	; (8000988 <main+0x294>)
 800090e:	2201      	movs	r2, #1
 8000910:	701a      	strb	r2, [r3, #0]
					  }
					  leaveSwitch = 1;
 8000912:	4b20      	ldr	r3, [pc, #128]	; (8000994 <main+0x2a0>)
 8000914:	2201      	movs	r2, #1
 8000916:	701a      	strb	r2, [r3, #0]
 8000918:	e00c      	b.n	8000934 <main+0x240>
				  }
			  }
			  else
			  {
				  counterSwitch = 0;
 800091a:	4b1c      	ldr	r3, [pc, #112]	; (800098c <main+0x298>)
 800091c:	2200      	movs	r2, #0
 800091e:	601a      	str	r2, [r3, #0]
				  leaveSwitch   = 0;
 8000920:	4b1c      	ldr	r3, [pc, #112]	; (8000994 <main+0x2a0>)
 8000922:	2200      	movs	r2, #0
 8000924:	701a      	strb	r2, [r3, #0]
 8000926:	e005      	b.n	8000934 <main+0x240>
			  //leaveSwitch = 1;
		  }
	  }
	  else
	  {
		  counterSwitch = 0;
 8000928:	4b18      	ldr	r3, [pc, #96]	; (800098c <main+0x298>)
 800092a:	2200      	movs	r2, #0
 800092c:	601a      	str	r2, [r3, #0]
		  leaveSwitch   = 0;
 800092e:	4b19      	ldr	r3, [pc, #100]	; (8000994 <main+0x2a0>)
 8000930:	2200      	movs	r2, #0
 8000932:	701a      	strb	r2, [r3, #0]
	  }
	  if((cntPwrOff > 0) && (timeoutPwrOff > 5000))
 8000934:	4b19      	ldr	r3, [pc, #100]	; (800099c <main+0x2a8>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d100      	bne.n	800093e <main+0x24a>
 800093c:	e74d      	b.n	80007da <main+0xe6>
 800093e:	4b18      	ldr	r3, [pc, #96]	; (80009a0 <main+0x2ac>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	4a18      	ldr	r2, [pc, #96]	; (80009a4 <main+0x2b0>)
 8000944:	4293      	cmp	r3, r2
 8000946:	d800      	bhi.n	800094a <main+0x256>
 8000948:	e747      	b.n	80007da <main+0xe6>
	  {
		  LL_GPIO_ResetOutputPin(LED_R_GPIO_Port, LED_R_Pin);
 800094a:	4b0e      	ldr	r3, [pc, #56]	; (8000984 <main+0x290>)
 800094c:	2180      	movs	r1, #128	; 0x80
 800094e:	0018      	movs	r0, r3
 8000950:	f7ff fe5f 	bl	8000612 <LL_GPIO_ResetOutputPin>
		  LL_GPIO_ResetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 8000954:	2380      	movs	r3, #128	; 0x80
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	4a0a      	ldr	r2, [pc, #40]	; (8000984 <main+0x290>)
 800095a:	0019      	movs	r1, r3
 800095c:	0010      	movs	r0, r2
 800095e:	f7ff fe58 	bl	8000612 <LL_GPIO_ResetOutputPin>
		  LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8000962:	2380      	movs	r3, #128	; 0x80
 8000964:	009b      	lsls	r3, r3, #2
 8000966:	4a07      	ldr	r2, [pc, #28]	; (8000984 <main+0x290>)
 8000968:	0019      	movs	r1, r3
 800096a:	0010      	movs	r0, r2
 800096c:	f7ff fe51 	bl	8000612 <LL_GPIO_ResetOutputPin>
		  HAL_Delay(50);
 8000970:	2032      	movs	r0, #50	; 0x32
 8000972:	f000 fb2d 	bl	8000fd0 <HAL_Delay>
		  cntPwrOff = 0;
 8000976:	4b09      	ldr	r3, [pc, #36]	; (800099c <main+0x2a8>)
 8000978:	2200      	movs	r2, #0
 800097a:	701a      	strb	r2, [r3, #0]
		  greenLEDState = 2;
 800097c:	4b02      	ldr	r3, [pc, #8]	; (8000988 <main+0x294>)
 800097e:	2202      	movs	r2, #2
 8000980:	701a      	strb	r2, [r3, #0]
	  if(LL_GPIO_IsInputPinSet(SWITCH_GPIO_Port,SWITCH_Pin) == 0)
 8000982:	e72a      	b.n	80007da <main+0xe6>
 8000984:	50000400 	.word	0x50000400
 8000988:	200000c8 	.word	0x200000c8
 800098c:	200000bc 	.word	0x200000bc
 8000990:	50000800 	.word	0x50000800
 8000994:	200000c1 	.word	0x200000c1
 8000998:	200000c0 	.word	0x200000c0
 800099c:	200000d0 	.word	0x200000d0
 80009a0:	200000c4 	.word	0x200000c4
 80009a4:	00001388 	.word	0x00001388

080009a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 80009ac:	2002      	movs	r0, #2
 80009ae:	f7ff fdf1 	bl	8000594 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_2)
 80009b2:	46c0      	nop			; (mov r8, r8)
 80009b4:	f7ff fe02 	bl	80005bc <LL_FLASH_GetLatency>
 80009b8:	0003      	movs	r3, r0
 80009ba:	2b02      	cmp	r3, #2
 80009bc:	d1fa      	bne.n	80009b4 <SystemClock_Config+0xc>
  {
  }

  /* HSI configuration and activation */
  LL_RCC_HSI_Enable();
 80009be:	f7ff fd15 	bl	80003ec <LL_RCC_HSI_Enable>
  while(LL_RCC_HSI_IsReady() != 1)
 80009c2:	46c0      	nop			; (mov r8, r8)
 80009c4:	f7ff fd20 	bl	8000408 <LL_RCC_HSI_IsReady>
 80009c8:	0003      	movs	r3, r0
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d1fa      	bne.n	80009c4 <SystemClock_Config+0x1c>
  {
  }

  /* Main PLL configuration and activation */
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_1, 8, LL_RCC_PLLR_DIV_2);
 80009ce:	2380      	movs	r3, #128	; 0x80
 80009d0:	059b      	lsls	r3, r3, #22
 80009d2:	2208      	movs	r2, #8
 80009d4:	2100      	movs	r1, #0
 80009d6:	2002      	movs	r0, #2
 80009d8:	f7ff fd98 	bl	800050c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80009dc:	f7ff fd74 	bl	80004c8 <LL_RCC_PLL_Enable>
  LL_RCC_PLL_EnableDomain_SYS();
 80009e0:	f7ff fdb4 	bl	800054c <LL_RCC_PLL_EnableDomain_SYS>
  while(LL_RCC_PLL_IsReady() != 1)
 80009e4:	46c0      	nop			; (mov r8, r8)
 80009e6:	f7ff fd7d 	bl	80004e4 <LL_RCC_PLL_IsReady>
 80009ea:	0003      	movs	r3, r0
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d1fa      	bne.n	80009e6 <SystemClock_Config+0x3e>
  {
  }

  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80009f0:	2000      	movs	r0, #0
 80009f2:	f7ff fd3d 	bl	8000470 <LL_RCC_SetAHBPrescaler>

  /* Sysclk activation on the main PLL */
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80009f6:	2002      	movs	r0, #2
 80009f8:	f7ff fd1a 	bl	8000430 <LL_RCC_SetSysClkSource>
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80009fc:	46c0      	nop			; (mov r8, r8)
 80009fe:	f7ff fd2b 	bl	8000458 <LL_RCC_GetSysClkSource>
 8000a02:	0003      	movs	r3, r0
 8000a04:	2b10      	cmp	r3, #16
 8000a06:	d1fa      	bne.n	80009fe <SystemClock_Config+0x56>
  {
  }

  /* Set APB1 prescaler*/
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000a08:	2000      	movs	r0, #0
 8000a0a:	f7ff fd47 	bl	800049c <LL_RCC_SetAPB1Prescaler>
  /* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
  LL_SetSystemCoreClock(64000000);
 8000a0e:	4b07      	ldr	r3, [pc, #28]	; (8000a2c <SystemClock_Config+0x84>)
 8000a10:	0018      	movs	r0, r3
 8000a12:	f001 fbb9 	bl	8002188 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8000a16:	2003      	movs	r0, #3
 8000a18:	f000 fa74 	bl	8000f04 <HAL_InitTick>
 8000a1c:	1e03      	subs	r3, r0, #0
 8000a1e:	d001      	beq.n	8000a24 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000a20:	f000 f974 	bl	8000d0c <Error_Handler>
  }
}
 8000a24:	46c0      	nop			; (mov r8, r8)
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	46c0      	nop			; (mov r8, r8)
 8000a2c:	03d09000 	.word	0x03d09000

08000a30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a34:	4b23      	ldr	r3, [pc, #140]	; (8000ac4 <MX_USART2_UART_Init+0x94>)
 8000a36:	4a24      	ldr	r2, [pc, #144]	; (8000ac8 <MX_USART2_UART_Init+0x98>)
 8000a38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a3a:	4b22      	ldr	r3, [pc, #136]	; (8000ac4 <MX_USART2_UART_Init+0x94>)
 8000a3c:	22e1      	movs	r2, #225	; 0xe1
 8000a3e:	0252      	lsls	r2, r2, #9
 8000a40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a42:	4b20      	ldr	r3, [pc, #128]	; (8000ac4 <MX_USART2_UART_Init+0x94>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a48:	4b1e      	ldr	r3, [pc, #120]	; (8000ac4 <MX_USART2_UART_Init+0x94>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a4e:	4b1d      	ldr	r3, [pc, #116]	; (8000ac4 <MX_USART2_UART_Init+0x94>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a54:	4b1b      	ldr	r3, [pc, #108]	; (8000ac4 <MX_USART2_UART_Init+0x94>)
 8000a56:	220c      	movs	r2, #12
 8000a58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a5a:	4b1a      	ldr	r3, [pc, #104]	; (8000ac4 <MX_USART2_UART_Init+0x94>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a60:	4b18      	ldr	r3, [pc, #96]	; (8000ac4 <MX_USART2_UART_Init+0x94>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a66:	4b17      	ldr	r3, [pc, #92]	; (8000ac4 <MX_USART2_UART_Init+0x94>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a6c:	4b15      	ldr	r3, [pc, #84]	; (8000ac4 <MX_USART2_UART_Init+0x94>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a72:	4b14      	ldr	r3, [pc, #80]	; (8000ac4 <MX_USART2_UART_Init+0x94>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a78:	4b12      	ldr	r3, [pc, #72]	; (8000ac4 <MX_USART2_UART_Init+0x94>)
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f000 fd92 	bl	80015a4 <HAL_UART_Init>
 8000a80:	1e03      	subs	r3, r0, #0
 8000a82:	d001      	beq.n	8000a88 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000a84:	f000 f942 	bl	8000d0c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a88:	4b0e      	ldr	r3, [pc, #56]	; (8000ac4 <MX_USART2_UART_Init+0x94>)
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	f001 f987 	bl	8001da0 <HAL_UARTEx_SetTxFifoThreshold>
 8000a92:	1e03      	subs	r3, r0, #0
 8000a94:	d001      	beq.n	8000a9a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000a96:	f000 f939 	bl	8000d0c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a9a:	4b0a      	ldr	r3, [pc, #40]	; (8000ac4 <MX_USART2_UART_Init+0x94>)
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f001 f9be 	bl	8001e20 <HAL_UARTEx_SetRxFifoThreshold>
 8000aa4:	1e03      	subs	r3, r0, #0
 8000aa6:	d001      	beq.n	8000aac <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000aa8:	f000 f930 	bl	8000d0c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000aac:	4b05      	ldr	r3, [pc, #20]	; (8000ac4 <MX_USART2_UART_Init+0x94>)
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f001 f93c 	bl	8001d2c <HAL_UARTEx_DisableFifoMode>
 8000ab4:	1e03      	subs	r3, r0, #0
 8000ab6:	d001      	beq.n	8000abc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000ab8:	f000 f928 	bl	8000d0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000abc:	46c0      	nop			; (mov r8, r8)
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	46c0      	nop			; (mov r8, r8)
 8000ac4:	20000028 	.word	0x20000028
 8000ac8:	40004400 	.word	0x40004400

08000acc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b086      	sub	sp, #24
 8000ad0:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad2:	003b      	movs	r3, r7
 8000ad4:	0018      	movs	r0, r3
 8000ad6:	2318      	movs	r3, #24
 8000ad8:	001a      	movs	r2, r3
 8000ada:	2100      	movs	r1, #0
 8000adc:	f001 fb86 	bl	80021ec <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8000ae0:	2004      	movs	r0, #4
 8000ae2:	f7ff fd41 	bl	8000568 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOF);
 8000ae6:	2020      	movs	r0, #32
 8000ae8:	f7ff fd3e 	bl	8000568 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000aec:	2001      	movs	r0, #1
 8000aee:	f7ff fd3b 	bl	8000568 <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8000af2:	2002      	movs	r0, #2
 8000af4:	f7ff fd38 	bl	8000568 <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(DE2_GPIO_Port, DE2_Pin);
 8000af8:	23a0      	movs	r3, #160	; 0xa0
 8000afa:	05db      	lsls	r3, r3, #23
 8000afc:	2102      	movs	r1, #2
 8000afe:	0018      	movs	r0, r3
 8000b00:	f7ff fd87 	bl	8000612 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(EN_12V_GPIO_Port, EN_12V_Pin);
 8000b04:	4b7f      	ldr	r3, [pc, #508]	; (8000d04 <MX_GPIO_Init+0x238>)
 8000b06:	2104      	movs	r1, #4
 8000b08:	0018      	movs	r0, r3
 8000b0a:	f7ff fd82 	bl	8000612 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(PRECHRG_GPIO_Port, PRECHRG_Pin);
 8000b0e:	2380      	movs	r3, #128	; 0x80
 8000b10:	00db      	lsls	r3, r3, #3
 8000b12:	4a7c      	ldr	r2, [pc, #496]	; (8000d04 <MX_GPIO_Init+0x238>)
 8000b14:	0019      	movs	r1, r3
 8000b16:	0010      	movs	r0, r2
 8000b18:	f7ff fd7b 	bl	8000612 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MAINS_REL_GPIO_Port, MAINS_REL_Pin);
 8000b1c:	2380      	movs	r3, #128	; 0x80
 8000b1e:	011b      	lsls	r3, r3, #4
 8000b20:	4a78      	ldr	r2, [pc, #480]	; (8000d04 <MX_GPIO_Init+0x238>)
 8000b22:	0019      	movs	r1, r3
 8000b24:	0010      	movs	r0, r2
 8000b26:	f7ff fd74 	bl	8000612 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SET_SERIAL_GPIO_Port, SET_SERIAL_Pin);
 8000b2a:	2380      	movs	r3, #128	; 0x80
 8000b2c:	019b      	lsls	r3, r3, #6
 8000b2e:	4a75      	ldr	r2, [pc, #468]	; (8000d04 <MX_GPIO_Init+0x238>)
 8000b30:	0019      	movs	r1, r3
 8000b32:	0010      	movs	r0, r2
 8000b34:	f7ff fd6d 	bl	8000612 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_R_GPIO_Port, LED_R_Pin);
 8000b38:	4b72      	ldr	r3, [pc, #456]	; (8000d04 <MX_GPIO_Init+0x238>)
 8000b3a:	2180      	movs	r1, #128	; 0x80
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f7ff fd68 	bl	8000612 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 8000b42:	2380      	movs	r3, #128	; 0x80
 8000b44:	005b      	lsls	r3, r3, #1
 8000b46:	4a6f      	ldr	r2, [pc, #444]	; (8000d04 <MX_GPIO_Init+0x238>)
 8000b48:	0019      	movs	r1, r3
 8000b4a:	0010      	movs	r0, r2
 8000b4c:	f7ff fd61 	bl	8000612 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8000b50:	2380      	movs	r3, #128	; 0x80
 8000b52:	009b      	lsls	r3, r3, #2
 8000b54:	4a6b      	ldr	r2, [pc, #428]	; (8000d04 <MX_GPIO_Init+0x238>)
 8000b56:	0019      	movs	r1, r3
 8000b58:	0010      	movs	r0, r2
 8000b5a:	f7ff fd5a 	bl	8000612 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = SWITCH_Pin;
 8000b5e:	003b      	movs	r3, r7
 8000b60:	2280      	movs	r2, #128	; 0x80
 8000b62:	0192      	lsls	r2, r2, #6
 8000b64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000b66:	003b      	movs	r3, r7
 8000b68:	2200      	movs	r2, #0
 8000b6a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8000b6c:	003b      	movs	r3, r7
 8000b6e:	2202      	movs	r2, #2
 8000b70:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(SWITCH_GPIO_Port, &GPIO_InitStruct);
 8000b72:	003b      	movs	r3, r7
 8000b74:	4a64      	ldr	r2, [pc, #400]	; (8000d08 <MX_GPIO_Init+0x23c>)
 8000b76:	0019      	movs	r1, r3
 8000b78:	0010      	movs	r0, r2
 8000b7a:	f001 faaa 	bl	80020d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DE2_Pin;
 8000b7e:	003b      	movs	r3, r7
 8000b80:	2202      	movs	r2, #2
 8000b82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000b84:	003b      	movs	r3, r7
 8000b86:	2201      	movs	r2, #1
 8000b88:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000b8a:	003b      	movs	r3, r7
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b90:	003b      	movs	r3, r7
 8000b92:	2200      	movs	r2, #0
 8000b94:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b96:	003b      	movs	r3, r7
 8000b98:	2200      	movs	r2, #0
 8000b9a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DE2_GPIO_Port, &GPIO_InitStruct);
 8000b9c:	003a      	movs	r2, r7
 8000b9e:	23a0      	movs	r3, #160	; 0xa0
 8000ba0:	05db      	lsls	r3, r3, #23
 8000ba2:	0011      	movs	r1, r2
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	f001 fa94 	bl	80020d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = EN_12V_Pin;
 8000baa:	003b      	movs	r3, r7
 8000bac:	2204      	movs	r2, #4
 8000bae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000bb0:	003b      	movs	r3, r7
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000bb6:	003b      	movs	r3, r7
 8000bb8:	2200      	movs	r2, #0
 8000bba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000bbc:	003b      	movs	r3, r7
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000bc2:	003b      	movs	r3, r7
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(EN_12V_GPIO_Port, &GPIO_InitStruct);
 8000bc8:	003b      	movs	r3, r7
 8000bca:	4a4e      	ldr	r2, [pc, #312]	; (8000d04 <MX_GPIO_Init+0x238>)
 8000bcc:	0019      	movs	r1, r3
 8000bce:	0010      	movs	r0, r2
 8000bd0:	f001 fa7f 	bl	80020d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = PRECHRG_Pin;
 8000bd4:	003b      	movs	r3, r7
 8000bd6:	2280      	movs	r2, #128	; 0x80
 8000bd8:	00d2      	lsls	r2, r2, #3
 8000bda:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000bdc:	003b      	movs	r3, r7
 8000bde:	2201      	movs	r2, #1
 8000be0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000be2:	003b      	movs	r3, r7
 8000be4:	2200      	movs	r2, #0
 8000be6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000be8:	003b      	movs	r3, r7
 8000bea:	2200      	movs	r2, #0
 8000bec:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000bee:	003b      	movs	r3, r7
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(PRECHRG_GPIO_Port, &GPIO_InitStruct);
 8000bf4:	003b      	movs	r3, r7
 8000bf6:	4a43      	ldr	r2, [pc, #268]	; (8000d04 <MX_GPIO_Init+0x238>)
 8000bf8:	0019      	movs	r1, r3
 8000bfa:	0010      	movs	r0, r2
 8000bfc:	f001 fa69 	bl	80020d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MAINS_REL_Pin;
 8000c00:	003b      	movs	r3, r7
 8000c02:	2280      	movs	r2, #128	; 0x80
 8000c04:	0112      	lsls	r2, r2, #4
 8000c06:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c08:	003b      	movs	r3, r7
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c0e:	003b      	movs	r3, r7
 8000c10:	2200      	movs	r2, #0
 8000c12:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c14:	003b      	movs	r3, r7
 8000c16:	2200      	movs	r2, #0
 8000c18:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c1a:	003b      	movs	r3, r7
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MAINS_REL_GPIO_Port, &GPIO_InitStruct);
 8000c20:	003b      	movs	r3, r7
 8000c22:	4a38      	ldr	r2, [pc, #224]	; (8000d04 <MX_GPIO_Init+0x238>)
 8000c24:	0019      	movs	r1, r3
 8000c26:	0010      	movs	r0, r2
 8000c28:	f001 fa53 	bl	80020d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CMP_400V_Pin;
 8000c2c:	003b      	movs	r3, r7
 8000c2e:	2280      	movs	r2, #128	; 0x80
 8000c30:	0152      	lsls	r2, r2, #5
 8000c32:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000c34:	003b      	movs	r3, r7
 8000c36:	2200      	movs	r2, #0
 8000c38:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8000c3a:	003b      	movs	r3, r7
 8000c3c:	2202      	movs	r2, #2
 8000c3e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(CMP_400V_GPIO_Port, &GPIO_InitStruct);
 8000c40:	003b      	movs	r3, r7
 8000c42:	4a30      	ldr	r2, [pc, #192]	; (8000d04 <MX_GPIO_Init+0x238>)
 8000c44:	0019      	movs	r1, r3
 8000c46:	0010      	movs	r0, r2
 8000c48:	f001 fa43 	bl	80020d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SET_SERIAL_Pin;
 8000c4c:	003b      	movs	r3, r7
 8000c4e:	2280      	movs	r2, #128	; 0x80
 8000c50:	0192      	lsls	r2, r2, #6
 8000c52:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c54:	003b      	movs	r3, r7
 8000c56:	2201      	movs	r2, #1
 8000c58:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c5a:	003b      	movs	r3, r7
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c60:	003b      	movs	r3, r7
 8000c62:	2200      	movs	r2, #0
 8000c64:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c66:	003b      	movs	r3, r7
 8000c68:	2200      	movs	r2, #0
 8000c6a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(SET_SERIAL_GPIO_Port, &GPIO_InitStruct);
 8000c6c:	003b      	movs	r3, r7
 8000c6e:	4a25      	ldr	r2, [pc, #148]	; (8000d04 <MX_GPIO_Init+0x238>)
 8000c70:	0019      	movs	r1, r3
 8000c72:	0010      	movs	r0, r2
 8000c74:	f001 fa2d 	bl	80020d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_R_Pin;
 8000c78:	003b      	movs	r3, r7
 8000c7a:	2280      	movs	r2, #128	; 0x80
 8000c7c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c7e:	003b      	movs	r3, r7
 8000c80:	2201      	movs	r2, #1
 8000c82:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c84:	003b      	movs	r3, r7
 8000c86:	2200      	movs	r2, #0
 8000c88:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c8a:	003b      	movs	r3, r7
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c90:	003b      	movs	r3, r7
 8000c92:	2200      	movs	r2, #0
 8000c94:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8000c96:	003b      	movs	r3, r7
 8000c98:	4a1a      	ldr	r2, [pc, #104]	; (8000d04 <MX_GPIO_Init+0x238>)
 8000c9a:	0019      	movs	r1, r3
 8000c9c:	0010      	movs	r0, r2
 8000c9e:	f001 fa18 	bl	80020d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_G_Pin;
 8000ca2:	003b      	movs	r3, r7
 8000ca4:	2280      	movs	r2, #128	; 0x80
 8000ca6:	0052      	lsls	r2, r2, #1
 8000ca8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000caa:	003b      	movs	r3, r7
 8000cac:	2201      	movs	r2, #1
 8000cae:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000cb0:	003b      	movs	r3, r7
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000cb6:	003b      	movs	r3, r7
 8000cb8:	2200      	movs	r2, #0
 8000cba:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cbc:	003b      	movs	r3, r7
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 8000cc2:	003b      	movs	r3, r7
 8000cc4:	4a0f      	ldr	r2, [pc, #60]	; (8000d04 <MX_GPIO_Init+0x238>)
 8000cc6:	0019      	movs	r1, r3
 8000cc8:	0010      	movs	r0, r2
 8000cca:	f001 fa02 	bl	80020d2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_B_Pin;
 8000cce:	003b      	movs	r3, r7
 8000cd0:	2280      	movs	r2, #128	; 0x80
 8000cd2:	0092      	lsls	r2, r2, #2
 8000cd4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000cd6:	003b      	movs	r3, r7
 8000cd8:	2201      	movs	r2, #1
 8000cda:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000cdc:	003b      	movs	r3, r7
 8000cde:	2200      	movs	r2, #0
 8000ce0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ce2:	003b      	movs	r3, r7
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ce8:	003b      	movs	r3, r7
 8000cea:	2200      	movs	r2, #0
 8000cec:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(LED_B_GPIO_Port, &GPIO_InitStruct);
 8000cee:	003b      	movs	r3, r7
 8000cf0:	4a04      	ldr	r2, [pc, #16]	; (8000d04 <MX_GPIO_Init+0x238>)
 8000cf2:	0019      	movs	r1, r3
 8000cf4:	0010      	movs	r0, r2
 8000cf6:	f001 f9ec 	bl	80020d2 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cfa:	46c0      	nop			; (mov r8, r8)
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	b006      	add	sp, #24
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	46c0      	nop			; (mov r8, r8)
 8000d04:	50000400 	.word	0x50000400
 8000d08:	50000800 	.word	0x50000800

08000d0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d10:	b672      	cpsid	i
}
 8000d12:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d14:	e7fe      	b.n	8000d14 <Error_Handler+0x8>
	...

08000d18 <LL_RCC_SetUSARTClockSource>:
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8000d20:	4b08      	ldr	r3, [pc, #32]	; (8000d44 <LL_RCC_SetUSARTClockSource+0x2c>)
 8000d22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000d24:	687a      	ldr	r2, [r7, #4]
 8000d26:	0c12      	lsrs	r2, r2, #16
 8000d28:	43d2      	mvns	r2, r2
 8000d2a:	401a      	ands	r2, r3
 8000d2c:	0011      	movs	r1, r2
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	041b      	lsls	r3, r3, #16
 8000d32:	0c1a      	lsrs	r2, r3, #16
 8000d34:	4b03      	ldr	r3, [pc, #12]	; (8000d44 <LL_RCC_SetUSARTClockSource+0x2c>)
 8000d36:	430a      	orrs	r2, r1
 8000d38:	655a      	str	r2, [r3, #84]	; 0x54
}
 8000d3a:	46c0      	nop			; (mov r8, r8)
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	b002      	add	sp, #8
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	40021000 	.word	0x40021000

08000d48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d4e:	4b0f      	ldr	r3, [pc, #60]	; (8000d8c <HAL_MspInit+0x44>)
 8000d50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d52:	4b0e      	ldr	r3, [pc, #56]	; (8000d8c <HAL_MspInit+0x44>)
 8000d54:	2101      	movs	r1, #1
 8000d56:	430a      	orrs	r2, r1
 8000d58:	641a      	str	r2, [r3, #64]	; 0x40
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <HAL_MspInit+0x44>)
 8000d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5e:	2201      	movs	r2, #1
 8000d60:	4013      	ands	r3, r2
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d66:	4b09      	ldr	r3, [pc, #36]	; (8000d8c <HAL_MspInit+0x44>)
 8000d68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d6a:	4b08      	ldr	r3, [pc, #32]	; (8000d8c <HAL_MspInit+0x44>)
 8000d6c:	2180      	movs	r1, #128	; 0x80
 8000d6e:	0549      	lsls	r1, r1, #21
 8000d70:	430a      	orrs	r2, r1
 8000d72:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d74:	4b05      	ldr	r3, [pc, #20]	; (8000d8c <HAL_MspInit+0x44>)
 8000d76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d78:	2380      	movs	r3, #128	; 0x80
 8000d7a:	055b      	lsls	r3, r3, #21
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	603b      	str	r3, [r7, #0]
 8000d80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	46bd      	mov	sp, r7
 8000d86:	b002      	add	sp, #8
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	46c0      	nop			; (mov r8, r8)
 8000d8c:	40021000 	.word	0x40021000

08000d90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d90:	b590      	push	{r4, r7, lr}
 8000d92:	b08b      	sub	sp, #44	; 0x2c
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d98:	2414      	movs	r4, #20
 8000d9a:	193b      	adds	r3, r7, r4
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	2314      	movs	r3, #20
 8000da0:	001a      	movs	r2, r3
 8000da2:	2100      	movs	r1, #0
 8000da4:	f001 fa22 	bl	80021ec <memset>
  if(huart->Instance==USART2)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a1e      	ldr	r2, [pc, #120]	; (8000e28 <HAL_UART_MspInit+0x98>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d135      	bne.n	8000e1e <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
 8000db2:	23c0      	movs	r3, #192	; 0xc0
 8000db4:	031b      	lsls	r3, r3, #12
 8000db6:	0018      	movs	r0, r3
 8000db8:	f7ff ffae 	bl	8000d18 <LL_RCC_SetUSARTClockSource>

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dbc:	4b1b      	ldr	r3, [pc, #108]	; (8000e2c <HAL_UART_MspInit+0x9c>)
 8000dbe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000dc0:	4b1a      	ldr	r3, [pc, #104]	; (8000e2c <HAL_UART_MspInit+0x9c>)
 8000dc2:	2180      	movs	r1, #128	; 0x80
 8000dc4:	0289      	lsls	r1, r1, #10
 8000dc6:	430a      	orrs	r2, r1
 8000dc8:	63da      	str	r2, [r3, #60]	; 0x3c
 8000dca:	4b18      	ldr	r3, [pc, #96]	; (8000e2c <HAL_UART_MspInit+0x9c>)
 8000dcc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000dce:	2380      	movs	r3, #128	; 0x80
 8000dd0:	029b      	lsls	r3, r3, #10
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	613b      	str	r3, [r7, #16]
 8000dd6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd8:	4b14      	ldr	r3, [pc, #80]	; (8000e2c <HAL_UART_MspInit+0x9c>)
 8000dda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ddc:	4b13      	ldr	r3, [pc, #76]	; (8000e2c <HAL_UART_MspInit+0x9c>)
 8000dde:	2101      	movs	r1, #1
 8000de0:	430a      	orrs	r2, r1
 8000de2:	635a      	str	r2, [r3, #52]	; 0x34
 8000de4:	4b11      	ldr	r3, [pc, #68]	; (8000e2c <HAL_UART_MspInit+0x9c>)
 8000de6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000de8:	2201      	movs	r2, #1
 8000dea:	4013      	ands	r3, r2
 8000dec:	60fb      	str	r3, [r7, #12]
 8000dee:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000df0:	0021      	movs	r1, r4
 8000df2:	187b      	adds	r3, r7, r1
 8000df4:	220c      	movs	r2, #12
 8000df6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df8:	187b      	adds	r3, r7, r1
 8000dfa:	2202      	movs	r2, #2
 8000dfc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfe:	187b      	adds	r3, r7, r1
 8000e00:	2200      	movs	r2, #0
 8000e02:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e04:	187b      	adds	r3, r7, r1
 8000e06:	2200      	movs	r2, #0
 8000e08:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000e0a:	187b      	adds	r3, r7, r1
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e10:	187a      	adds	r2, r7, r1
 8000e12:	23a0      	movs	r3, #160	; 0xa0
 8000e14:	05db      	lsls	r3, r3, #23
 8000e16:	0011      	movs	r1, r2
 8000e18:	0018      	movs	r0, r3
 8000e1a:	f000 f9b1 	bl	8001180 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	46bd      	mov	sp, r7
 8000e22:	b00b      	add	sp, #44	; 0x2c
 8000e24:	bd90      	pop	{r4, r7, pc}
 8000e26:	46c0      	nop			; (mov r8, r8)
 8000e28:	40004400 	.word	0x40004400
 8000e2c:	40021000 	.word	0x40021000

08000e30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e34:	e7fe      	b.n	8000e34 <NMI_Handler+0x4>

08000e36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e3a:	e7fe      	b.n	8000e3a <HardFault_Handler+0x4>

08000e3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e40:	46c0      	nop			; (mov r8, r8)
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e4a:	46c0      	nop			; (mov r8, r8)
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  LED_GreenHandler ();
 8000e54:	f7ff fc1a 	bl	800068c <LED_GreenHandler>
  SwitchTimingHandlar();
 8000e58:	f7ff fbfe 	bl	8000658 <SwitchTimingHandlar>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e5c:	f000 f89c 	bl	8000f98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e60:	46c0      	nop			; (mov r8, r8)
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e66:	b580      	push	{r7, lr}
 8000e68:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e6a:	46c0      	nop			; (mov r8, r8)
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e70:	480d      	ldr	r0, [pc, #52]	; (8000ea8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e72:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e74:	f7ff fff7 	bl	8000e66 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e78:	480c      	ldr	r0, [pc, #48]	; (8000eac <LoopForever+0x6>)
  ldr r1, =_edata
 8000e7a:	490d      	ldr	r1, [pc, #52]	; (8000eb0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e7c:	4a0d      	ldr	r2, [pc, #52]	; (8000eb4 <LoopForever+0xe>)
  movs r3, #0
 8000e7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e80:	e002      	b.n	8000e88 <LoopCopyDataInit>

08000e82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e86:	3304      	adds	r3, #4

08000e88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e8c:	d3f9      	bcc.n	8000e82 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	; (8000eb8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e90:	4c0a      	ldr	r4, [pc, #40]	; (8000ebc <LoopForever+0x16>)
  movs r3, #0
 8000e92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e94:	e001      	b.n	8000e9a <LoopFillZerobss>

08000e96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e98:	3204      	adds	r2, #4

08000e9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e9c:	d3fb      	bcc.n	8000e96 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e9e:	f001 f981 	bl	80021a4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000ea2:	f7ff fc27 	bl	80006f4 <main>

08000ea6 <LoopForever>:

LoopForever:
  b LoopForever
 8000ea6:	e7fe      	b.n	8000ea6 <LoopForever>
  ldr   r0, =_estack
 8000ea8:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000eac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eb0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000eb4:	08002264 	.word	0x08002264
  ldr r2, =_sbss
 8000eb8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000ebc:	200000d8 	.word	0x200000d8

08000ec0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ec0:	e7fe      	b.n	8000ec0 <ADC1_IRQHandler>
	...

08000ec4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000eca:	1dfb      	adds	r3, r7, #7
 8000ecc:	2200      	movs	r2, #0
 8000ece:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ed0:	4b0b      	ldr	r3, [pc, #44]	; (8000f00 <HAL_Init+0x3c>)
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	4b0a      	ldr	r3, [pc, #40]	; (8000f00 <HAL_Init+0x3c>)
 8000ed6:	2180      	movs	r1, #128	; 0x80
 8000ed8:	0049      	lsls	r1, r1, #1
 8000eda:	430a      	orrs	r2, r1
 8000edc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ede:	2003      	movs	r0, #3
 8000ee0:	f000 f810 	bl	8000f04 <HAL_InitTick>
 8000ee4:	1e03      	subs	r3, r0, #0
 8000ee6:	d003      	beq.n	8000ef0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000ee8:	1dfb      	adds	r3, r7, #7
 8000eea:	2201      	movs	r2, #1
 8000eec:	701a      	strb	r2, [r3, #0]
 8000eee:	e001      	b.n	8000ef4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000ef0:	f7ff ff2a 	bl	8000d48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ef4:	1dfb      	adds	r3, r7, #7
 8000ef6:	781b      	ldrb	r3, [r3, #0]
}
 8000ef8:	0018      	movs	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	b002      	add	sp, #8
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40022000 	.word	0x40022000

08000f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f04:	b590      	push	{r4, r7, lr}
 8000f06:	b085      	sub	sp, #20
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f0c:	230f      	movs	r3, #15
 8000f0e:	18fb      	adds	r3, r7, r3
 8000f10:	2200      	movs	r2, #0
 8000f12:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000f14:	4b1d      	ldr	r3, [pc, #116]	; (8000f8c <HAL_InitTick+0x88>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d02b      	beq.n	8000f74 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000f1c:	4b1c      	ldr	r3, [pc, #112]	; (8000f90 <HAL_InitTick+0x8c>)
 8000f1e:	681c      	ldr	r4, [r3, #0]
 8000f20:	4b1a      	ldr	r3, [pc, #104]	; (8000f8c <HAL_InitTick+0x88>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	0019      	movs	r1, r3
 8000f26:	23fa      	movs	r3, #250	; 0xfa
 8000f28:	0098      	lsls	r0, r3, #2
 8000f2a:	f7ff f8e9 	bl	8000100 <__udivsi3>
 8000f2e:	0003      	movs	r3, r0
 8000f30:	0019      	movs	r1, r3
 8000f32:	0020      	movs	r0, r4
 8000f34:	f7ff f8e4 	bl	8000100 <__udivsi3>
 8000f38:	0003      	movs	r3, r0
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f000 f913 	bl	8001166 <HAL_SYSTICK_Config>
 8000f40:	1e03      	subs	r3, r0, #0
 8000f42:	d112      	bne.n	8000f6a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2b03      	cmp	r3, #3
 8000f48:	d80a      	bhi.n	8000f60 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f4a:	6879      	ldr	r1, [r7, #4]
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	425b      	negs	r3, r3
 8000f50:	2200      	movs	r2, #0
 8000f52:	0018      	movs	r0, r3
 8000f54:	f000 f8f2 	bl	800113c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f58:	4b0e      	ldr	r3, [pc, #56]	; (8000f94 <HAL_InitTick+0x90>)
 8000f5a:	687a      	ldr	r2, [r7, #4]
 8000f5c:	601a      	str	r2, [r3, #0]
 8000f5e:	e00d      	b.n	8000f7c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000f60:	230f      	movs	r3, #15
 8000f62:	18fb      	adds	r3, r7, r3
 8000f64:	2201      	movs	r2, #1
 8000f66:	701a      	strb	r2, [r3, #0]
 8000f68:	e008      	b.n	8000f7c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f6a:	230f      	movs	r3, #15
 8000f6c:	18fb      	adds	r3, r7, r3
 8000f6e:	2201      	movs	r2, #1
 8000f70:	701a      	strb	r2, [r3, #0]
 8000f72:	e003      	b.n	8000f7c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f74:	230f      	movs	r3, #15
 8000f76:	18fb      	adds	r3, r7, r3
 8000f78:	2201      	movs	r2, #1
 8000f7a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000f7c:	230f      	movs	r3, #15
 8000f7e:	18fb      	adds	r3, r7, r3
 8000f80:	781b      	ldrb	r3, [r3, #0]
}
 8000f82:	0018      	movs	r0, r3
 8000f84:	46bd      	mov	sp, r7
 8000f86:	b005      	add	sp, #20
 8000f88:	bd90      	pop	{r4, r7, pc}
 8000f8a:	46c0      	nop			; (mov r8, r8)
 8000f8c:	20000008 	.word	0x20000008
 8000f90:	20000000 	.word	0x20000000
 8000f94:	20000004 	.word	0x20000004

08000f98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f9c:	4b05      	ldr	r3, [pc, #20]	; (8000fb4 <HAL_IncTick+0x1c>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	001a      	movs	r2, r3
 8000fa2:	4b05      	ldr	r3, [pc, #20]	; (8000fb8 <HAL_IncTick+0x20>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	18d2      	adds	r2, r2, r3
 8000fa8:	4b03      	ldr	r3, [pc, #12]	; (8000fb8 <HAL_IncTick+0x20>)
 8000faa:	601a      	str	r2, [r3, #0]
}
 8000fac:	46c0      	nop			; (mov r8, r8)
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	46c0      	nop			; (mov r8, r8)
 8000fb4:	20000008 	.word	0x20000008
 8000fb8:	200000d4 	.word	0x200000d4

08000fbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000fc0:	4b02      	ldr	r3, [pc, #8]	; (8000fcc <HAL_GetTick+0x10>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
}
 8000fc4:	0018      	movs	r0, r3
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	46c0      	nop			; (mov r8, r8)
 8000fcc:	200000d4 	.word	0x200000d4

08000fd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fd8:	f7ff fff0 	bl	8000fbc <HAL_GetTick>
 8000fdc:	0003      	movs	r3, r0
 8000fde:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	d005      	beq.n	8000ff6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fea:	4b0a      	ldr	r3, [pc, #40]	; (8001014 <HAL_Delay+0x44>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	001a      	movs	r2, r3
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	189b      	adds	r3, r3, r2
 8000ff4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ff6:	46c0      	nop			; (mov r8, r8)
 8000ff8:	f7ff ffe0 	bl	8000fbc <HAL_GetTick>
 8000ffc:	0002      	movs	r2, r0
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	68fa      	ldr	r2, [r7, #12]
 8001004:	429a      	cmp	r2, r3
 8001006:	d8f7      	bhi.n	8000ff8 <HAL_Delay+0x28>
  {
  }
}
 8001008:	46c0      	nop			; (mov r8, r8)
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	46bd      	mov	sp, r7
 800100e:	b004      	add	sp, #16
 8001010:	bd80      	pop	{r7, pc}
 8001012:	46c0      	nop			; (mov r8, r8)
 8001014:	20000008 	.word	0x20000008

08001018 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001018:	b590      	push	{r4, r7, lr}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	0002      	movs	r2, r0
 8001020:	6039      	str	r1, [r7, #0]
 8001022:	1dfb      	adds	r3, r7, #7
 8001024:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001026:	1dfb      	adds	r3, r7, #7
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b7f      	cmp	r3, #127	; 0x7f
 800102c:	d828      	bhi.n	8001080 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800102e:	4a2f      	ldr	r2, [pc, #188]	; (80010ec <__NVIC_SetPriority+0xd4>)
 8001030:	1dfb      	adds	r3, r7, #7
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	b25b      	sxtb	r3, r3
 8001036:	089b      	lsrs	r3, r3, #2
 8001038:	33c0      	adds	r3, #192	; 0xc0
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	589b      	ldr	r3, [r3, r2]
 800103e:	1dfa      	adds	r2, r7, #7
 8001040:	7812      	ldrb	r2, [r2, #0]
 8001042:	0011      	movs	r1, r2
 8001044:	2203      	movs	r2, #3
 8001046:	400a      	ands	r2, r1
 8001048:	00d2      	lsls	r2, r2, #3
 800104a:	21ff      	movs	r1, #255	; 0xff
 800104c:	4091      	lsls	r1, r2
 800104e:	000a      	movs	r2, r1
 8001050:	43d2      	mvns	r2, r2
 8001052:	401a      	ands	r2, r3
 8001054:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	019b      	lsls	r3, r3, #6
 800105a:	22ff      	movs	r2, #255	; 0xff
 800105c:	401a      	ands	r2, r3
 800105e:	1dfb      	adds	r3, r7, #7
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	0018      	movs	r0, r3
 8001064:	2303      	movs	r3, #3
 8001066:	4003      	ands	r3, r0
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800106c:	481f      	ldr	r0, [pc, #124]	; (80010ec <__NVIC_SetPriority+0xd4>)
 800106e:	1dfb      	adds	r3, r7, #7
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	b25b      	sxtb	r3, r3
 8001074:	089b      	lsrs	r3, r3, #2
 8001076:	430a      	orrs	r2, r1
 8001078:	33c0      	adds	r3, #192	; 0xc0
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800107e:	e031      	b.n	80010e4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001080:	4a1b      	ldr	r2, [pc, #108]	; (80010f0 <__NVIC_SetPriority+0xd8>)
 8001082:	1dfb      	adds	r3, r7, #7
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	0019      	movs	r1, r3
 8001088:	230f      	movs	r3, #15
 800108a:	400b      	ands	r3, r1
 800108c:	3b08      	subs	r3, #8
 800108e:	089b      	lsrs	r3, r3, #2
 8001090:	3306      	adds	r3, #6
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	18d3      	adds	r3, r2, r3
 8001096:	3304      	adds	r3, #4
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	1dfa      	adds	r2, r7, #7
 800109c:	7812      	ldrb	r2, [r2, #0]
 800109e:	0011      	movs	r1, r2
 80010a0:	2203      	movs	r2, #3
 80010a2:	400a      	ands	r2, r1
 80010a4:	00d2      	lsls	r2, r2, #3
 80010a6:	21ff      	movs	r1, #255	; 0xff
 80010a8:	4091      	lsls	r1, r2
 80010aa:	000a      	movs	r2, r1
 80010ac:	43d2      	mvns	r2, r2
 80010ae:	401a      	ands	r2, r3
 80010b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	019b      	lsls	r3, r3, #6
 80010b6:	22ff      	movs	r2, #255	; 0xff
 80010b8:	401a      	ands	r2, r3
 80010ba:	1dfb      	adds	r3, r7, #7
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	0018      	movs	r0, r3
 80010c0:	2303      	movs	r3, #3
 80010c2:	4003      	ands	r3, r0
 80010c4:	00db      	lsls	r3, r3, #3
 80010c6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010c8:	4809      	ldr	r0, [pc, #36]	; (80010f0 <__NVIC_SetPriority+0xd8>)
 80010ca:	1dfb      	adds	r3, r7, #7
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	001c      	movs	r4, r3
 80010d0:	230f      	movs	r3, #15
 80010d2:	4023      	ands	r3, r4
 80010d4:	3b08      	subs	r3, #8
 80010d6:	089b      	lsrs	r3, r3, #2
 80010d8:	430a      	orrs	r2, r1
 80010da:	3306      	adds	r3, #6
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	18c3      	adds	r3, r0, r3
 80010e0:	3304      	adds	r3, #4
 80010e2:	601a      	str	r2, [r3, #0]
}
 80010e4:	46c0      	nop			; (mov r8, r8)
 80010e6:	46bd      	mov	sp, r7
 80010e8:	b003      	add	sp, #12
 80010ea:	bd90      	pop	{r4, r7, pc}
 80010ec:	e000e100 	.word	0xe000e100
 80010f0:	e000ed00 	.word	0xe000ed00

080010f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	1e5a      	subs	r2, r3, #1
 8001100:	2380      	movs	r3, #128	; 0x80
 8001102:	045b      	lsls	r3, r3, #17
 8001104:	429a      	cmp	r2, r3
 8001106:	d301      	bcc.n	800110c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001108:	2301      	movs	r3, #1
 800110a:	e010      	b.n	800112e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800110c:	4b0a      	ldr	r3, [pc, #40]	; (8001138 <SysTick_Config+0x44>)
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	3a01      	subs	r2, #1
 8001112:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001114:	2301      	movs	r3, #1
 8001116:	425b      	negs	r3, r3
 8001118:	2103      	movs	r1, #3
 800111a:	0018      	movs	r0, r3
 800111c:	f7ff ff7c 	bl	8001018 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001120:	4b05      	ldr	r3, [pc, #20]	; (8001138 <SysTick_Config+0x44>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001126:	4b04      	ldr	r3, [pc, #16]	; (8001138 <SysTick_Config+0x44>)
 8001128:	2207      	movs	r2, #7
 800112a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800112c:	2300      	movs	r3, #0
}
 800112e:	0018      	movs	r0, r3
 8001130:	46bd      	mov	sp, r7
 8001132:	b002      	add	sp, #8
 8001134:	bd80      	pop	{r7, pc}
 8001136:	46c0      	nop			; (mov r8, r8)
 8001138:	e000e010 	.word	0xe000e010

0800113c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	60b9      	str	r1, [r7, #8]
 8001144:	607a      	str	r2, [r7, #4]
 8001146:	210f      	movs	r1, #15
 8001148:	187b      	adds	r3, r7, r1
 800114a:	1c02      	adds	r2, r0, #0
 800114c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800114e:	68ba      	ldr	r2, [r7, #8]
 8001150:	187b      	adds	r3, r7, r1
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b25b      	sxtb	r3, r3
 8001156:	0011      	movs	r1, r2
 8001158:	0018      	movs	r0, r3
 800115a:	f7ff ff5d 	bl	8001018 <__NVIC_SetPriority>
}
 800115e:	46c0      	nop			; (mov r8, r8)
 8001160:	46bd      	mov	sp, r7
 8001162:	b004      	add	sp, #16
 8001164:	bd80      	pop	{r7, pc}

08001166 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b082      	sub	sp, #8
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	0018      	movs	r0, r3
 8001172:	f7ff ffbf 	bl	80010f4 <SysTick_Config>
 8001176:	0003      	movs	r3, r0
}
 8001178:	0018      	movs	r0, r3
 800117a:	46bd      	mov	sp, r7
 800117c:	b002      	add	sp, #8
 800117e:	bd80      	pop	{r7, pc}

08001180 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b086      	sub	sp, #24
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800118a:	2300      	movs	r3, #0
 800118c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800118e:	e147      	b.n	8001420 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2101      	movs	r1, #1
 8001196:	697a      	ldr	r2, [r7, #20]
 8001198:	4091      	lsls	r1, r2
 800119a:	000a      	movs	r2, r1
 800119c:	4013      	ands	r3, r2
 800119e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d100      	bne.n	80011a8 <HAL_GPIO_Init+0x28>
 80011a6:	e138      	b.n	800141a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	2203      	movs	r2, #3
 80011ae:	4013      	ands	r3, r2
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d005      	beq.n	80011c0 <HAL_GPIO_Init+0x40>
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	2203      	movs	r2, #3
 80011ba:	4013      	ands	r3, r2
 80011bc:	2b02      	cmp	r3, #2
 80011be:	d130      	bne.n	8001222 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	2203      	movs	r2, #3
 80011cc:	409a      	lsls	r2, r3
 80011ce:	0013      	movs	r3, r2
 80011d0:	43da      	mvns	r2, r3
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	4013      	ands	r3, r2
 80011d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	68da      	ldr	r2, [r3, #12]
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	409a      	lsls	r2, r3
 80011e2:	0013      	movs	r3, r2
 80011e4:	693a      	ldr	r2, [r7, #16]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	693a      	ldr	r2, [r7, #16]
 80011ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011f6:	2201      	movs	r2, #1
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	409a      	lsls	r2, r3
 80011fc:	0013      	movs	r3, r2
 80011fe:	43da      	mvns	r2, r3
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	4013      	ands	r3, r2
 8001204:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	091b      	lsrs	r3, r3, #4
 800120c:	2201      	movs	r2, #1
 800120e:	401a      	ands	r2, r3
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	409a      	lsls	r2, r3
 8001214:	0013      	movs	r3, r2
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	4313      	orrs	r3, r2
 800121a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	2203      	movs	r2, #3
 8001228:	4013      	ands	r3, r2
 800122a:	2b03      	cmp	r3, #3
 800122c:	d017      	beq.n	800125e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	68db      	ldr	r3, [r3, #12]
 8001232:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	2203      	movs	r2, #3
 800123a:	409a      	lsls	r2, r3
 800123c:	0013      	movs	r3, r2
 800123e:	43da      	mvns	r2, r3
 8001240:	693b      	ldr	r3, [r7, #16]
 8001242:	4013      	ands	r3, r2
 8001244:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	689a      	ldr	r2, [r3, #8]
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	409a      	lsls	r2, r3
 8001250:	0013      	movs	r3, r2
 8001252:	693a      	ldr	r2, [r7, #16]
 8001254:	4313      	orrs	r3, r2
 8001256:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	693a      	ldr	r2, [r7, #16]
 800125c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	2203      	movs	r2, #3
 8001264:	4013      	ands	r3, r2
 8001266:	2b02      	cmp	r3, #2
 8001268:	d123      	bne.n	80012b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	08da      	lsrs	r2, r3, #3
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	3208      	adds	r2, #8
 8001272:	0092      	lsls	r2, r2, #2
 8001274:	58d3      	ldr	r3, [r2, r3]
 8001276:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	2207      	movs	r2, #7
 800127c:	4013      	ands	r3, r2
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	220f      	movs	r2, #15
 8001282:	409a      	lsls	r2, r3
 8001284:	0013      	movs	r3, r2
 8001286:	43da      	mvns	r2, r3
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	4013      	ands	r3, r2
 800128c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	691a      	ldr	r2, [r3, #16]
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	2107      	movs	r1, #7
 8001296:	400b      	ands	r3, r1
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	409a      	lsls	r2, r3
 800129c:	0013      	movs	r3, r2
 800129e:	693a      	ldr	r2, [r7, #16]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	08da      	lsrs	r2, r3, #3
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	3208      	adds	r2, #8
 80012ac:	0092      	lsls	r2, r2, #2
 80012ae:	6939      	ldr	r1, [r7, #16]
 80012b0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	2203      	movs	r2, #3
 80012be:	409a      	lsls	r2, r3
 80012c0:	0013      	movs	r3, r2
 80012c2:	43da      	mvns	r2, r3
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	4013      	ands	r3, r2
 80012c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	2203      	movs	r2, #3
 80012d0:	401a      	ands	r2, r3
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	005b      	lsls	r3, r3, #1
 80012d6:	409a      	lsls	r2, r3
 80012d8:	0013      	movs	r3, r2
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	4313      	orrs	r3, r2
 80012de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	685a      	ldr	r2, [r3, #4]
 80012ea:	23c0      	movs	r3, #192	; 0xc0
 80012ec:	029b      	lsls	r3, r3, #10
 80012ee:	4013      	ands	r3, r2
 80012f0:	d100      	bne.n	80012f4 <HAL_GPIO_Init+0x174>
 80012f2:	e092      	b.n	800141a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80012f4:	4a50      	ldr	r2, [pc, #320]	; (8001438 <HAL_GPIO_Init+0x2b8>)
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	089b      	lsrs	r3, r3, #2
 80012fa:	3318      	adds	r3, #24
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	589b      	ldr	r3, [r3, r2]
 8001300:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	2203      	movs	r2, #3
 8001306:	4013      	ands	r3, r2
 8001308:	00db      	lsls	r3, r3, #3
 800130a:	220f      	movs	r2, #15
 800130c:	409a      	lsls	r2, r3
 800130e:	0013      	movs	r3, r2
 8001310:	43da      	mvns	r2, r3
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	4013      	ands	r3, r2
 8001316:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	23a0      	movs	r3, #160	; 0xa0
 800131c:	05db      	lsls	r3, r3, #23
 800131e:	429a      	cmp	r2, r3
 8001320:	d013      	beq.n	800134a <HAL_GPIO_Init+0x1ca>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a45      	ldr	r2, [pc, #276]	; (800143c <HAL_GPIO_Init+0x2bc>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d00d      	beq.n	8001346 <HAL_GPIO_Init+0x1c6>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a44      	ldr	r2, [pc, #272]	; (8001440 <HAL_GPIO_Init+0x2c0>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d007      	beq.n	8001342 <HAL_GPIO_Init+0x1c2>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a43      	ldr	r2, [pc, #268]	; (8001444 <HAL_GPIO_Init+0x2c4>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d101      	bne.n	800133e <HAL_GPIO_Init+0x1be>
 800133a:	2303      	movs	r3, #3
 800133c:	e006      	b.n	800134c <HAL_GPIO_Init+0x1cc>
 800133e:	2305      	movs	r3, #5
 8001340:	e004      	b.n	800134c <HAL_GPIO_Init+0x1cc>
 8001342:	2302      	movs	r3, #2
 8001344:	e002      	b.n	800134c <HAL_GPIO_Init+0x1cc>
 8001346:	2301      	movs	r3, #1
 8001348:	e000      	b.n	800134c <HAL_GPIO_Init+0x1cc>
 800134a:	2300      	movs	r3, #0
 800134c:	697a      	ldr	r2, [r7, #20]
 800134e:	2103      	movs	r1, #3
 8001350:	400a      	ands	r2, r1
 8001352:	00d2      	lsls	r2, r2, #3
 8001354:	4093      	lsls	r3, r2
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	4313      	orrs	r3, r2
 800135a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800135c:	4936      	ldr	r1, [pc, #216]	; (8001438 <HAL_GPIO_Init+0x2b8>)
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	089b      	lsrs	r3, r3, #2
 8001362:	3318      	adds	r3, #24
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800136a:	4b33      	ldr	r3, [pc, #204]	; (8001438 <HAL_GPIO_Init+0x2b8>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	43da      	mvns	r2, r3
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	4013      	ands	r3, r2
 8001378:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	685a      	ldr	r2, [r3, #4]
 800137e:	2380      	movs	r3, #128	; 0x80
 8001380:	035b      	lsls	r3, r3, #13
 8001382:	4013      	ands	r3, r2
 8001384:	d003      	beq.n	800138e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	4313      	orrs	r3, r2
 800138c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800138e:	4b2a      	ldr	r3, [pc, #168]	; (8001438 <HAL_GPIO_Init+0x2b8>)
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001394:	4b28      	ldr	r3, [pc, #160]	; (8001438 <HAL_GPIO_Init+0x2b8>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	43da      	mvns	r2, r3
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	4013      	ands	r3, r2
 80013a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	685a      	ldr	r2, [r3, #4]
 80013a8:	2380      	movs	r3, #128	; 0x80
 80013aa:	039b      	lsls	r3, r3, #14
 80013ac:	4013      	ands	r3, r2
 80013ae:	d003      	beq.n	80013b8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80013b0:	693a      	ldr	r2, [r7, #16]
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	4313      	orrs	r3, r2
 80013b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013b8:	4b1f      	ldr	r3, [pc, #124]	; (8001438 <HAL_GPIO_Init+0x2b8>)
 80013ba:	693a      	ldr	r2, [r7, #16]
 80013bc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80013be:	4a1e      	ldr	r2, [pc, #120]	; (8001438 <HAL_GPIO_Init+0x2b8>)
 80013c0:	2384      	movs	r3, #132	; 0x84
 80013c2:	58d3      	ldr	r3, [r2, r3]
 80013c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	43da      	mvns	r2, r3
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	4013      	ands	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685a      	ldr	r2, [r3, #4]
 80013d4:	2380      	movs	r3, #128	; 0x80
 80013d6:	029b      	lsls	r3, r3, #10
 80013d8:	4013      	ands	r3, r2
 80013da:	d003      	beq.n	80013e4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80013dc:	693a      	ldr	r2, [r7, #16]
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013e4:	4914      	ldr	r1, [pc, #80]	; (8001438 <HAL_GPIO_Init+0x2b8>)
 80013e6:	2284      	movs	r2, #132	; 0x84
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80013ec:	4a12      	ldr	r2, [pc, #72]	; (8001438 <HAL_GPIO_Init+0x2b8>)
 80013ee:	2380      	movs	r3, #128	; 0x80
 80013f0:	58d3      	ldr	r3, [r2, r3]
 80013f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	43da      	mvns	r2, r3
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	4013      	ands	r3, r2
 80013fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	685a      	ldr	r2, [r3, #4]
 8001402:	2380      	movs	r3, #128	; 0x80
 8001404:	025b      	lsls	r3, r3, #9
 8001406:	4013      	ands	r3, r2
 8001408:	d003      	beq.n	8001412 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800140a:	693a      	ldr	r2, [r7, #16]
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	4313      	orrs	r3, r2
 8001410:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001412:	4909      	ldr	r1, [pc, #36]	; (8001438 <HAL_GPIO_Init+0x2b8>)
 8001414:	2280      	movs	r2, #128	; 0x80
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	3301      	adds	r3, #1
 800141e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	40da      	lsrs	r2, r3
 8001428:	1e13      	subs	r3, r2, #0
 800142a:	d000      	beq.n	800142e <HAL_GPIO_Init+0x2ae>
 800142c:	e6b0      	b.n	8001190 <HAL_GPIO_Init+0x10>
  }
}
 800142e:	46c0      	nop			; (mov r8, r8)
 8001430:	46c0      	nop			; (mov r8, r8)
 8001432:	46bd      	mov	sp, r7
 8001434:	b006      	add	sp, #24
 8001436:	bd80      	pop	{r7, pc}
 8001438:	40021800 	.word	0x40021800
 800143c:	50000400 	.word	0x50000400
 8001440:	50000800 	.word	0x50000800
 8001444:	50000c00 	.word	0x50000c00

08001448 <LL_RCC_GetAPB1Prescaler>:
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800144c:	4b03      	ldr	r3, [pc, #12]	; (800145c <LL_RCC_GetAPB1Prescaler+0x14>)
 800144e:	689a      	ldr	r2, [r3, #8]
 8001450:	23e0      	movs	r3, #224	; 0xe0
 8001452:	01db      	lsls	r3, r3, #7
 8001454:	4013      	ands	r3, r2
}
 8001456:	0018      	movs	r0, r3
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40021000 	.word	0x40021000

08001460 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001466:	4b3c      	ldr	r3, [pc, #240]	; (8001558 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	2238      	movs	r2, #56	; 0x38
 800146c:	4013      	ands	r3, r2
 800146e:	d10f      	bne.n	8001490 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001470:	4b39      	ldr	r3, [pc, #228]	; (8001558 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	0adb      	lsrs	r3, r3, #11
 8001476:	2207      	movs	r2, #7
 8001478:	4013      	ands	r3, r2
 800147a:	2201      	movs	r2, #1
 800147c:	409a      	lsls	r2, r3
 800147e:	0013      	movs	r3, r2
 8001480:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001482:	6839      	ldr	r1, [r7, #0]
 8001484:	4835      	ldr	r0, [pc, #212]	; (800155c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001486:	f7fe fe3b 	bl	8000100 <__udivsi3>
 800148a:	0003      	movs	r3, r0
 800148c:	613b      	str	r3, [r7, #16]
 800148e:	e05d      	b.n	800154c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001490:	4b31      	ldr	r3, [pc, #196]	; (8001558 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	2238      	movs	r2, #56	; 0x38
 8001496:	4013      	ands	r3, r2
 8001498:	2b08      	cmp	r3, #8
 800149a:	d102      	bne.n	80014a2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800149c:	4b30      	ldr	r3, [pc, #192]	; (8001560 <HAL_RCC_GetSysClockFreq+0x100>)
 800149e:	613b      	str	r3, [r7, #16]
 80014a0:	e054      	b.n	800154c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014a2:	4b2d      	ldr	r3, [pc, #180]	; (8001558 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	2238      	movs	r2, #56	; 0x38
 80014a8:	4013      	ands	r3, r2
 80014aa:	2b10      	cmp	r3, #16
 80014ac:	d138      	bne.n	8001520 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80014ae:	4b2a      	ldr	r3, [pc, #168]	; (8001558 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014b0:	68db      	ldr	r3, [r3, #12]
 80014b2:	2203      	movs	r2, #3
 80014b4:	4013      	ands	r3, r2
 80014b6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80014b8:	4b27      	ldr	r3, [pc, #156]	; (8001558 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	091b      	lsrs	r3, r3, #4
 80014be:	2207      	movs	r2, #7
 80014c0:	4013      	ands	r3, r2
 80014c2:	3301      	adds	r3, #1
 80014c4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	2b03      	cmp	r3, #3
 80014ca:	d10d      	bne.n	80014e8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80014cc:	68b9      	ldr	r1, [r7, #8]
 80014ce:	4824      	ldr	r0, [pc, #144]	; (8001560 <HAL_RCC_GetSysClockFreq+0x100>)
 80014d0:	f7fe fe16 	bl	8000100 <__udivsi3>
 80014d4:	0003      	movs	r3, r0
 80014d6:	0019      	movs	r1, r3
 80014d8:	4b1f      	ldr	r3, [pc, #124]	; (8001558 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	0a1b      	lsrs	r3, r3, #8
 80014de:	227f      	movs	r2, #127	; 0x7f
 80014e0:	4013      	ands	r3, r2
 80014e2:	434b      	muls	r3, r1
 80014e4:	617b      	str	r3, [r7, #20]
        break;
 80014e6:	e00d      	b.n	8001504 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80014e8:	68b9      	ldr	r1, [r7, #8]
 80014ea:	481c      	ldr	r0, [pc, #112]	; (800155c <HAL_RCC_GetSysClockFreq+0xfc>)
 80014ec:	f7fe fe08 	bl	8000100 <__udivsi3>
 80014f0:	0003      	movs	r3, r0
 80014f2:	0019      	movs	r1, r3
 80014f4:	4b18      	ldr	r3, [pc, #96]	; (8001558 <HAL_RCC_GetSysClockFreq+0xf8>)
 80014f6:	68db      	ldr	r3, [r3, #12]
 80014f8:	0a1b      	lsrs	r3, r3, #8
 80014fa:	227f      	movs	r2, #127	; 0x7f
 80014fc:	4013      	ands	r3, r2
 80014fe:	434b      	muls	r3, r1
 8001500:	617b      	str	r3, [r7, #20]
        break;
 8001502:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001504:	4b14      	ldr	r3, [pc, #80]	; (8001558 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	0f5b      	lsrs	r3, r3, #29
 800150a:	2207      	movs	r2, #7
 800150c:	4013      	ands	r3, r2
 800150e:	3301      	adds	r3, #1
 8001510:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001512:	6879      	ldr	r1, [r7, #4]
 8001514:	6978      	ldr	r0, [r7, #20]
 8001516:	f7fe fdf3 	bl	8000100 <__udivsi3>
 800151a:	0003      	movs	r3, r0
 800151c:	613b      	str	r3, [r7, #16]
 800151e:	e015      	b.n	800154c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001520:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001522:	689b      	ldr	r3, [r3, #8]
 8001524:	2238      	movs	r2, #56	; 0x38
 8001526:	4013      	ands	r3, r2
 8001528:	2b20      	cmp	r3, #32
 800152a:	d103      	bne.n	8001534 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800152c:	2380      	movs	r3, #128	; 0x80
 800152e:	021b      	lsls	r3, r3, #8
 8001530:	613b      	str	r3, [r7, #16]
 8001532:	e00b      	b.n	800154c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001534:	4b08      	ldr	r3, [pc, #32]	; (8001558 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	2238      	movs	r2, #56	; 0x38
 800153a:	4013      	ands	r3, r2
 800153c:	2b18      	cmp	r3, #24
 800153e:	d103      	bne.n	8001548 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001540:	23fa      	movs	r3, #250	; 0xfa
 8001542:	01db      	lsls	r3, r3, #7
 8001544:	613b      	str	r3, [r7, #16]
 8001546:	e001      	b.n	800154c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001548:	2300      	movs	r3, #0
 800154a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800154c:	693b      	ldr	r3, [r7, #16]
}
 800154e:	0018      	movs	r0, r3
 8001550:	46bd      	mov	sp, r7
 8001552:	b006      	add	sp, #24
 8001554:	bd80      	pop	{r7, pc}
 8001556:	46c0      	nop			; (mov r8, r8)
 8001558:	40021000 	.word	0x40021000
 800155c:	00f42400 	.word	0x00f42400
 8001560:	007a1200 	.word	0x007a1200

08001564 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001568:	4b02      	ldr	r3, [pc, #8]	; (8001574 <HAL_RCC_GetHCLKFreq+0x10>)
 800156a:	681b      	ldr	r3, [r3, #0]
}
 800156c:	0018      	movs	r0, r3
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	46c0      	nop			; (mov r8, r8)
 8001574:	20000000 	.word	0x20000000

08001578 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001578:	b5b0      	push	{r4, r5, r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800157c:	f7ff fff2 	bl	8001564 <HAL_RCC_GetHCLKFreq>
 8001580:	0004      	movs	r4, r0
 8001582:	f7ff ff61 	bl	8001448 <LL_RCC_GetAPB1Prescaler>
 8001586:	0003      	movs	r3, r0
 8001588:	0b1a      	lsrs	r2, r3, #12
 800158a:	4b05      	ldr	r3, [pc, #20]	; (80015a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800158c:	0092      	lsls	r2, r2, #2
 800158e:	58d3      	ldr	r3, [r2, r3]
 8001590:	221f      	movs	r2, #31
 8001592:	4013      	ands	r3, r2
 8001594:	40dc      	lsrs	r4, r3
 8001596:	0023      	movs	r3, r4
}
 8001598:	0018      	movs	r0, r3
 800159a:	46bd      	mov	sp, r7
 800159c:	bdb0      	pop	{r4, r5, r7, pc}
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	08002214 	.word	0x08002214

080015a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d101      	bne.n	80015b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e046      	b.n	8001644 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2288      	movs	r2, #136	; 0x88
 80015ba:	589b      	ldr	r3, [r3, r2]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d107      	bne.n	80015d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2284      	movs	r2, #132	; 0x84
 80015c4:	2100      	movs	r1, #0
 80015c6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	0018      	movs	r0, r3
 80015cc:	f7ff fbe0 	bl	8000d90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2288      	movs	r2, #136	; 0x88
 80015d4:	2124      	movs	r1, #36	; 0x24
 80015d6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2101      	movs	r1, #1
 80015e4:	438a      	bics	r2, r1
 80015e6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	0018      	movs	r0, r3
 80015ec:	f000 f830 	bl	8001650 <UART_SetConfig>
 80015f0:	0003      	movs	r3, r0
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d101      	bne.n	80015fa <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80015f6:	2301      	movs	r3, #1
 80015f8:	e024      	b.n	8001644 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d003      	beq.n	800160a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	0018      	movs	r0, r3
 8001606:	f000 f9c7 	bl	8001998 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	685a      	ldr	r2, [r3, #4]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	490d      	ldr	r1, [pc, #52]	; (800164c <HAL_UART_Init+0xa8>)
 8001616:	400a      	ands	r2, r1
 8001618:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	212a      	movs	r1, #42	; 0x2a
 8001626:	438a      	bics	r2, r1
 8001628:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2101      	movs	r1, #1
 8001636:	430a      	orrs	r2, r1
 8001638:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	0018      	movs	r0, r3
 800163e:	f000 fa5f 	bl	8001b00 <UART_CheckIdleState>
 8001642:	0003      	movs	r3, r0
}
 8001644:	0018      	movs	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	b002      	add	sp, #8
 800164a:	bd80      	pop	{r7, pc}
 800164c:	ffffb7ff 	.word	0xffffb7ff

08001650 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b088      	sub	sp, #32
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001658:	231a      	movs	r3, #26
 800165a:	18fb      	adds	r3, r7, r3
 800165c:	2200      	movs	r2, #0
 800165e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	689a      	ldr	r2, [r3, #8]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	691b      	ldr	r3, [r3, #16]
 8001668:	431a      	orrs	r2, r3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	695b      	ldr	r3, [r3, #20]
 800166e:	431a      	orrs	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	69db      	ldr	r3, [r3, #28]
 8001674:	4313      	orrs	r3, r2
 8001676:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4abc      	ldr	r2, [pc, #752]	; (8001970 <UART_SetConfig+0x320>)
 8001680:	4013      	ands	r3, r2
 8001682:	0019      	movs	r1, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	69fa      	ldr	r2, [r7, #28]
 800168a:	430a      	orrs	r2, r1
 800168c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	4ab7      	ldr	r2, [pc, #732]	; (8001974 <UART_SetConfig+0x324>)
 8001696:	4013      	ands	r3, r2
 8001698:	0019      	movs	r1, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	68da      	ldr	r2, [r3, #12]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	430a      	orrs	r2, r1
 80016a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6a1b      	ldr	r3, [r3, #32]
 80016b0:	69fa      	ldr	r2, [r7, #28]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	4aae      	ldr	r2, [pc, #696]	; (8001978 <UART_SetConfig+0x328>)
 80016be:	4013      	ands	r3, r2
 80016c0:	0019      	movs	r1, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	69fa      	ldr	r2, [r7, #28]
 80016c8:	430a      	orrs	r2, r1
 80016ca:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016d2:	220f      	movs	r2, #15
 80016d4:	4393      	bics	r3, r2
 80016d6:	0019      	movs	r1, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	430a      	orrs	r2, r1
 80016e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4aa4      	ldr	r2, [pc, #656]	; (800197c <UART_SetConfig+0x32c>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d127      	bne.n	800173e <UART_SetConfig+0xee>
 80016ee:	4ba4      	ldr	r3, [pc, #656]	; (8001980 <UART_SetConfig+0x330>)
 80016f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016f2:	2203      	movs	r2, #3
 80016f4:	4013      	ands	r3, r2
 80016f6:	2b03      	cmp	r3, #3
 80016f8:	d017      	beq.n	800172a <UART_SetConfig+0xda>
 80016fa:	d81b      	bhi.n	8001734 <UART_SetConfig+0xe4>
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	d00a      	beq.n	8001716 <UART_SetConfig+0xc6>
 8001700:	d818      	bhi.n	8001734 <UART_SetConfig+0xe4>
 8001702:	2b00      	cmp	r3, #0
 8001704:	d002      	beq.n	800170c <UART_SetConfig+0xbc>
 8001706:	2b01      	cmp	r3, #1
 8001708:	d00a      	beq.n	8001720 <UART_SetConfig+0xd0>
 800170a:	e013      	b.n	8001734 <UART_SetConfig+0xe4>
 800170c:	231b      	movs	r3, #27
 800170e:	18fb      	adds	r3, r7, r3
 8001710:	2200      	movs	r2, #0
 8001712:	701a      	strb	r2, [r3, #0]
 8001714:	e058      	b.n	80017c8 <UART_SetConfig+0x178>
 8001716:	231b      	movs	r3, #27
 8001718:	18fb      	adds	r3, r7, r3
 800171a:	2202      	movs	r2, #2
 800171c:	701a      	strb	r2, [r3, #0]
 800171e:	e053      	b.n	80017c8 <UART_SetConfig+0x178>
 8001720:	231b      	movs	r3, #27
 8001722:	18fb      	adds	r3, r7, r3
 8001724:	2204      	movs	r2, #4
 8001726:	701a      	strb	r2, [r3, #0]
 8001728:	e04e      	b.n	80017c8 <UART_SetConfig+0x178>
 800172a:	231b      	movs	r3, #27
 800172c:	18fb      	adds	r3, r7, r3
 800172e:	2208      	movs	r2, #8
 8001730:	701a      	strb	r2, [r3, #0]
 8001732:	e049      	b.n	80017c8 <UART_SetConfig+0x178>
 8001734:	231b      	movs	r3, #27
 8001736:	18fb      	adds	r3, r7, r3
 8001738:	2210      	movs	r2, #16
 800173a:	701a      	strb	r2, [r3, #0]
 800173c:	e044      	b.n	80017c8 <UART_SetConfig+0x178>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a90      	ldr	r2, [pc, #576]	; (8001984 <UART_SetConfig+0x334>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d127      	bne.n	8001798 <UART_SetConfig+0x148>
 8001748:	4b8d      	ldr	r3, [pc, #564]	; (8001980 <UART_SetConfig+0x330>)
 800174a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800174c:	220c      	movs	r2, #12
 800174e:	4013      	ands	r3, r2
 8001750:	2b0c      	cmp	r3, #12
 8001752:	d017      	beq.n	8001784 <UART_SetConfig+0x134>
 8001754:	d81b      	bhi.n	800178e <UART_SetConfig+0x13e>
 8001756:	2b08      	cmp	r3, #8
 8001758:	d00a      	beq.n	8001770 <UART_SetConfig+0x120>
 800175a:	d818      	bhi.n	800178e <UART_SetConfig+0x13e>
 800175c:	2b00      	cmp	r3, #0
 800175e:	d002      	beq.n	8001766 <UART_SetConfig+0x116>
 8001760:	2b04      	cmp	r3, #4
 8001762:	d00a      	beq.n	800177a <UART_SetConfig+0x12a>
 8001764:	e013      	b.n	800178e <UART_SetConfig+0x13e>
 8001766:	231b      	movs	r3, #27
 8001768:	18fb      	adds	r3, r7, r3
 800176a:	2200      	movs	r2, #0
 800176c:	701a      	strb	r2, [r3, #0]
 800176e:	e02b      	b.n	80017c8 <UART_SetConfig+0x178>
 8001770:	231b      	movs	r3, #27
 8001772:	18fb      	adds	r3, r7, r3
 8001774:	2202      	movs	r2, #2
 8001776:	701a      	strb	r2, [r3, #0]
 8001778:	e026      	b.n	80017c8 <UART_SetConfig+0x178>
 800177a:	231b      	movs	r3, #27
 800177c:	18fb      	adds	r3, r7, r3
 800177e:	2204      	movs	r2, #4
 8001780:	701a      	strb	r2, [r3, #0]
 8001782:	e021      	b.n	80017c8 <UART_SetConfig+0x178>
 8001784:	231b      	movs	r3, #27
 8001786:	18fb      	adds	r3, r7, r3
 8001788:	2208      	movs	r2, #8
 800178a:	701a      	strb	r2, [r3, #0]
 800178c:	e01c      	b.n	80017c8 <UART_SetConfig+0x178>
 800178e:	231b      	movs	r3, #27
 8001790:	18fb      	adds	r3, r7, r3
 8001792:	2210      	movs	r2, #16
 8001794:	701a      	strb	r2, [r3, #0]
 8001796:	e017      	b.n	80017c8 <UART_SetConfig+0x178>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a7a      	ldr	r2, [pc, #488]	; (8001988 <UART_SetConfig+0x338>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d104      	bne.n	80017ac <UART_SetConfig+0x15c>
 80017a2:	231b      	movs	r3, #27
 80017a4:	18fb      	adds	r3, r7, r3
 80017a6:	2200      	movs	r2, #0
 80017a8:	701a      	strb	r2, [r3, #0]
 80017aa:	e00d      	b.n	80017c8 <UART_SetConfig+0x178>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a76      	ldr	r2, [pc, #472]	; (800198c <UART_SetConfig+0x33c>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d104      	bne.n	80017c0 <UART_SetConfig+0x170>
 80017b6:	231b      	movs	r3, #27
 80017b8:	18fb      	adds	r3, r7, r3
 80017ba:	2200      	movs	r2, #0
 80017bc:	701a      	strb	r2, [r3, #0]
 80017be:	e003      	b.n	80017c8 <UART_SetConfig+0x178>
 80017c0:	231b      	movs	r3, #27
 80017c2:	18fb      	adds	r3, r7, r3
 80017c4:	2210      	movs	r2, #16
 80017c6:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	69da      	ldr	r2, [r3, #28]
 80017cc:	2380      	movs	r3, #128	; 0x80
 80017ce:	021b      	lsls	r3, r3, #8
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d000      	beq.n	80017d6 <UART_SetConfig+0x186>
 80017d4:	e065      	b.n	80018a2 <UART_SetConfig+0x252>
  {
    switch (clocksource)
 80017d6:	231b      	movs	r3, #27
 80017d8:	18fb      	adds	r3, r7, r3
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	2b08      	cmp	r3, #8
 80017de:	d015      	beq.n	800180c <UART_SetConfig+0x1bc>
 80017e0:	dc18      	bgt.n	8001814 <UART_SetConfig+0x1c4>
 80017e2:	2b04      	cmp	r3, #4
 80017e4:	d00d      	beq.n	8001802 <UART_SetConfig+0x1b2>
 80017e6:	dc15      	bgt.n	8001814 <UART_SetConfig+0x1c4>
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d002      	beq.n	80017f2 <UART_SetConfig+0x1a2>
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	d005      	beq.n	80017fc <UART_SetConfig+0x1ac>
 80017f0:	e010      	b.n	8001814 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80017f2:	f7ff fec1 	bl	8001578 <HAL_RCC_GetPCLK1Freq>
 80017f6:	0003      	movs	r3, r0
 80017f8:	617b      	str	r3, [r7, #20]
        break;
 80017fa:	e012      	b.n	8001822 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80017fc:	4b64      	ldr	r3, [pc, #400]	; (8001990 <UART_SetConfig+0x340>)
 80017fe:	617b      	str	r3, [r7, #20]
        break;
 8001800:	e00f      	b.n	8001822 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001802:	f7ff fe2d 	bl	8001460 <HAL_RCC_GetSysClockFreq>
 8001806:	0003      	movs	r3, r0
 8001808:	617b      	str	r3, [r7, #20]
        break;
 800180a:	e00a      	b.n	8001822 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800180c:	2380      	movs	r3, #128	; 0x80
 800180e:	021b      	lsls	r3, r3, #8
 8001810:	617b      	str	r3, [r7, #20]
        break;
 8001812:	e006      	b.n	8001822 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8001818:	231a      	movs	r3, #26
 800181a:	18fb      	adds	r3, r7, r3
 800181c:	2201      	movs	r2, #1
 800181e:	701a      	strb	r2, [r3, #0]
        break;
 8001820:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d100      	bne.n	800182a <UART_SetConfig+0x1da>
 8001828:	e08d      	b.n	8001946 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800182e:	4b59      	ldr	r3, [pc, #356]	; (8001994 <UART_SetConfig+0x344>)
 8001830:	0052      	lsls	r2, r2, #1
 8001832:	5ad3      	ldrh	r3, [r2, r3]
 8001834:	0019      	movs	r1, r3
 8001836:	6978      	ldr	r0, [r7, #20]
 8001838:	f7fe fc62 	bl	8000100 <__udivsi3>
 800183c:	0003      	movs	r3, r0
 800183e:	005a      	lsls	r2, r3, #1
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	085b      	lsrs	r3, r3, #1
 8001846:	18d2      	adds	r2, r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	0019      	movs	r1, r3
 800184e:	0010      	movs	r0, r2
 8001850:	f7fe fc56 	bl	8000100 <__udivsi3>
 8001854:	0003      	movs	r3, r0
 8001856:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	2b0f      	cmp	r3, #15
 800185c:	d91c      	bls.n	8001898 <UART_SetConfig+0x248>
 800185e:	693a      	ldr	r2, [r7, #16]
 8001860:	2380      	movs	r3, #128	; 0x80
 8001862:	025b      	lsls	r3, r3, #9
 8001864:	429a      	cmp	r2, r3
 8001866:	d217      	bcs.n	8001898 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	b29a      	uxth	r2, r3
 800186c:	200e      	movs	r0, #14
 800186e:	183b      	adds	r3, r7, r0
 8001870:	210f      	movs	r1, #15
 8001872:	438a      	bics	r2, r1
 8001874:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	085b      	lsrs	r3, r3, #1
 800187a:	b29b      	uxth	r3, r3
 800187c:	2207      	movs	r2, #7
 800187e:	4013      	ands	r3, r2
 8001880:	b299      	uxth	r1, r3
 8001882:	183b      	adds	r3, r7, r0
 8001884:	183a      	adds	r2, r7, r0
 8001886:	8812      	ldrh	r2, [r2, #0]
 8001888:	430a      	orrs	r2, r1
 800188a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	183a      	adds	r2, r7, r0
 8001892:	8812      	ldrh	r2, [r2, #0]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	e056      	b.n	8001946 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8001898:	231a      	movs	r3, #26
 800189a:	18fb      	adds	r3, r7, r3
 800189c:	2201      	movs	r2, #1
 800189e:	701a      	strb	r2, [r3, #0]
 80018a0:	e051      	b.n	8001946 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 80018a2:	231b      	movs	r3, #27
 80018a4:	18fb      	adds	r3, r7, r3
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	2b08      	cmp	r3, #8
 80018aa:	d015      	beq.n	80018d8 <UART_SetConfig+0x288>
 80018ac:	dc18      	bgt.n	80018e0 <UART_SetConfig+0x290>
 80018ae:	2b04      	cmp	r3, #4
 80018b0:	d00d      	beq.n	80018ce <UART_SetConfig+0x27e>
 80018b2:	dc15      	bgt.n	80018e0 <UART_SetConfig+0x290>
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d002      	beq.n	80018be <UART_SetConfig+0x26e>
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	d005      	beq.n	80018c8 <UART_SetConfig+0x278>
 80018bc:	e010      	b.n	80018e0 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80018be:	f7ff fe5b 	bl	8001578 <HAL_RCC_GetPCLK1Freq>
 80018c2:	0003      	movs	r3, r0
 80018c4:	617b      	str	r3, [r7, #20]
        break;
 80018c6:	e012      	b.n	80018ee <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80018c8:	4b31      	ldr	r3, [pc, #196]	; (8001990 <UART_SetConfig+0x340>)
 80018ca:	617b      	str	r3, [r7, #20]
        break;
 80018cc:	e00f      	b.n	80018ee <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80018ce:	f7ff fdc7 	bl	8001460 <HAL_RCC_GetSysClockFreq>
 80018d2:	0003      	movs	r3, r0
 80018d4:	617b      	str	r3, [r7, #20]
        break;
 80018d6:	e00a      	b.n	80018ee <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80018d8:	2380      	movs	r3, #128	; 0x80
 80018da:	021b      	lsls	r3, r3, #8
 80018dc:	617b      	str	r3, [r7, #20]
        break;
 80018de:	e006      	b.n	80018ee <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 80018e0:	2300      	movs	r3, #0
 80018e2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80018e4:	231a      	movs	r3, #26
 80018e6:	18fb      	adds	r3, r7, r3
 80018e8:	2201      	movs	r2, #1
 80018ea:	701a      	strb	r2, [r3, #0]
        break;
 80018ec:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d028      	beq.n	8001946 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018f8:	4b26      	ldr	r3, [pc, #152]	; (8001994 <UART_SetConfig+0x344>)
 80018fa:	0052      	lsls	r2, r2, #1
 80018fc:	5ad3      	ldrh	r3, [r2, r3]
 80018fe:	0019      	movs	r1, r3
 8001900:	6978      	ldr	r0, [r7, #20]
 8001902:	f7fe fbfd 	bl	8000100 <__udivsi3>
 8001906:	0003      	movs	r3, r0
 8001908:	001a      	movs	r2, r3
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	085b      	lsrs	r3, r3, #1
 8001910:	18d2      	adds	r2, r2, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	0019      	movs	r1, r3
 8001918:	0010      	movs	r0, r2
 800191a:	f7fe fbf1 	bl	8000100 <__udivsi3>
 800191e:	0003      	movs	r3, r0
 8001920:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	2b0f      	cmp	r3, #15
 8001926:	d90a      	bls.n	800193e <UART_SetConfig+0x2ee>
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	2380      	movs	r3, #128	; 0x80
 800192c:	025b      	lsls	r3, r3, #9
 800192e:	429a      	cmp	r2, r3
 8001930:	d205      	bcs.n	800193e <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	b29a      	uxth	r2, r3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	60da      	str	r2, [r3, #12]
 800193c:	e003      	b.n	8001946 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800193e:	231a      	movs	r3, #26
 8001940:	18fb      	adds	r3, r7, r3
 8001942:	2201      	movs	r2, #1
 8001944:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	226a      	movs	r2, #106	; 0x6a
 800194a:	2101      	movs	r1, #1
 800194c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2268      	movs	r2, #104	; 0x68
 8001952:	2101      	movs	r1, #1
 8001954:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2200      	movs	r2, #0
 800195a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8001962:	231a      	movs	r3, #26
 8001964:	18fb      	adds	r3, r7, r3
 8001966:	781b      	ldrb	r3, [r3, #0]
}
 8001968:	0018      	movs	r0, r3
 800196a:	46bd      	mov	sp, r7
 800196c:	b008      	add	sp, #32
 800196e:	bd80      	pop	{r7, pc}
 8001970:	cfff69f3 	.word	0xcfff69f3
 8001974:	ffffcfff 	.word	0xffffcfff
 8001978:	11fff4ff 	.word	0x11fff4ff
 800197c:	40013800 	.word	0x40013800
 8001980:	40021000 	.word	0x40021000
 8001984:	40004400 	.word	0x40004400
 8001988:	40004800 	.word	0x40004800
 800198c:	40004c00 	.word	0x40004c00
 8001990:	00f42400 	.word	0x00f42400
 8001994:	08002234 	.word	0x08002234

08001998 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a4:	2201      	movs	r2, #1
 80019a6:	4013      	ands	r3, r2
 80019a8:	d00b      	beq.n	80019c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	4a4a      	ldr	r2, [pc, #296]	; (8001adc <UART_AdvFeatureConfig+0x144>)
 80019b2:	4013      	ands	r3, r2
 80019b4:	0019      	movs	r1, r3
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	430a      	orrs	r2, r1
 80019c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c6:	2202      	movs	r2, #2
 80019c8:	4013      	ands	r3, r2
 80019ca:	d00b      	beq.n	80019e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	4a43      	ldr	r2, [pc, #268]	; (8001ae0 <UART_AdvFeatureConfig+0x148>)
 80019d4:	4013      	ands	r3, r2
 80019d6:	0019      	movs	r1, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	430a      	orrs	r2, r1
 80019e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019e8:	2204      	movs	r2, #4
 80019ea:	4013      	ands	r3, r2
 80019ec:	d00b      	beq.n	8001a06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	4a3b      	ldr	r2, [pc, #236]	; (8001ae4 <UART_AdvFeatureConfig+0x14c>)
 80019f6:	4013      	ands	r3, r2
 80019f8:	0019      	movs	r1, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	430a      	orrs	r2, r1
 8001a04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a0a:	2208      	movs	r2, #8
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	d00b      	beq.n	8001a28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	4a34      	ldr	r2, [pc, #208]	; (8001ae8 <UART_AdvFeatureConfig+0x150>)
 8001a18:	4013      	ands	r3, r2
 8001a1a:	0019      	movs	r1, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	430a      	orrs	r2, r1
 8001a26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a2c:	2210      	movs	r2, #16
 8001a2e:	4013      	ands	r3, r2
 8001a30:	d00b      	beq.n	8001a4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	4a2c      	ldr	r2, [pc, #176]	; (8001aec <UART_AdvFeatureConfig+0x154>)
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	0019      	movs	r1, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	430a      	orrs	r2, r1
 8001a48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a4e:	2220      	movs	r2, #32
 8001a50:	4013      	ands	r3, r2
 8001a52:	d00b      	beq.n	8001a6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	4a25      	ldr	r2, [pc, #148]	; (8001af0 <UART_AdvFeatureConfig+0x158>)
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	0019      	movs	r1, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a70:	2240      	movs	r2, #64	; 0x40
 8001a72:	4013      	ands	r3, r2
 8001a74:	d01d      	beq.n	8001ab2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	4a1d      	ldr	r2, [pc, #116]	; (8001af4 <UART_AdvFeatureConfig+0x15c>)
 8001a7e:	4013      	ands	r3, r2
 8001a80:	0019      	movs	r1, r3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	430a      	orrs	r2, r1
 8001a8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a92:	2380      	movs	r3, #128	; 0x80
 8001a94:	035b      	lsls	r3, r3, #13
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d10b      	bne.n	8001ab2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	4a15      	ldr	r2, [pc, #84]	; (8001af8 <UART_AdvFeatureConfig+0x160>)
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	0019      	movs	r1, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	430a      	orrs	r2, r1
 8001ab0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ab6:	2280      	movs	r2, #128	; 0x80
 8001ab8:	4013      	ands	r3, r2
 8001aba:	d00b      	beq.n	8001ad4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	4a0e      	ldr	r2, [pc, #56]	; (8001afc <UART_AdvFeatureConfig+0x164>)
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	0019      	movs	r1, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	605a      	str	r2, [r3, #4]
  }
}
 8001ad4:	46c0      	nop			; (mov r8, r8)
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	b002      	add	sp, #8
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	fffdffff 	.word	0xfffdffff
 8001ae0:	fffeffff 	.word	0xfffeffff
 8001ae4:	fffbffff 	.word	0xfffbffff
 8001ae8:	ffff7fff 	.word	0xffff7fff
 8001aec:	ffffefff 	.word	0xffffefff
 8001af0:	ffffdfff 	.word	0xffffdfff
 8001af4:	ffefffff 	.word	0xffefffff
 8001af8:	ff9fffff 	.word	0xff9fffff
 8001afc:	fff7ffff 	.word	0xfff7ffff

08001b00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af02      	add	r7, sp, #8
 8001b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2290      	movs	r2, #144	; 0x90
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8001b10:	f7ff fa54 	bl	8000fbc <HAL_GetTick>
 8001b14:	0003      	movs	r3, r0
 8001b16:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2208      	movs	r2, #8
 8001b20:	4013      	ands	r3, r2
 8001b22:	2b08      	cmp	r3, #8
 8001b24:	d10c      	bne.n	8001b40 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2280      	movs	r2, #128	; 0x80
 8001b2a:	0391      	lsls	r1, r2, #14
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	4a1a      	ldr	r2, [pc, #104]	; (8001b98 <UART_CheckIdleState+0x98>)
 8001b30:	9200      	str	r2, [sp, #0]
 8001b32:	2200      	movs	r2, #0
 8001b34:	f000 f832 	bl	8001b9c <UART_WaitOnFlagUntilTimeout>
 8001b38:	1e03      	subs	r3, r0, #0
 8001b3a:	d001      	beq.n	8001b40 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e026      	b.n	8001b8e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2204      	movs	r2, #4
 8001b48:	4013      	ands	r3, r2
 8001b4a:	2b04      	cmp	r3, #4
 8001b4c:	d10c      	bne.n	8001b68 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	2280      	movs	r2, #128	; 0x80
 8001b52:	03d1      	lsls	r1, r2, #15
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	4a10      	ldr	r2, [pc, #64]	; (8001b98 <UART_CheckIdleState+0x98>)
 8001b58:	9200      	str	r2, [sp, #0]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f000 f81e 	bl	8001b9c <UART_WaitOnFlagUntilTimeout>
 8001b60:	1e03      	subs	r3, r0, #0
 8001b62:	d001      	beq.n	8001b68 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8001b64:	2303      	movs	r3, #3
 8001b66:	e012      	b.n	8001b8e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2288      	movs	r2, #136	; 0x88
 8001b6c:	2120      	movs	r1, #32
 8001b6e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	228c      	movs	r2, #140	; 0x8c
 8001b74:	2120      	movs	r1, #32
 8001b76:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2284      	movs	r2, #132	; 0x84
 8001b88:	2100      	movs	r1, #0
 8001b8a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	0018      	movs	r0, r3
 8001b90:	46bd      	mov	sp, r7
 8001b92:	b004      	add	sp, #16
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	46c0      	nop			; (mov r8, r8)
 8001b98:	01ffffff 	.word	0x01ffffff

08001b9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b094      	sub	sp, #80	; 0x50
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	60f8      	str	r0, [r7, #12]
 8001ba4:	60b9      	str	r1, [r7, #8]
 8001ba6:	603b      	str	r3, [r7, #0]
 8001ba8:	1dfb      	adds	r3, r7, #7
 8001baa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001bac:	e0a7      	b.n	8001cfe <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001bae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	d100      	bne.n	8001bb6 <UART_WaitOnFlagUntilTimeout+0x1a>
 8001bb4:	e0a3      	b.n	8001cfe <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bb6:	f7ff fa01 	bl	8000fbc <HAL_GetTick>
 8001bba:	0002      	movs	r2, r0
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d302      	bcc.n	8001bcc <UART_WaitOnFlagUntilTimeout+0x30>
 8001bc6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d13f      	bne.n	8001c4c <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001bcc:	f3ef 8310 	mrs	r3, PRIMASK
 8001bd0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8001bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8001bd4:	647b      	str	r3, [r7, #68]	; 0x44
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bdc:	f383 8810 	msr	PRIMASK, r3
}
 8001be0:	46c0      	nop			; (mov r8, r8)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	494e      	ldr	r1, [pc, #312]	; (8001d28 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8001bee:	400a      	ands	r2, r1
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001bf4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bf8:	f383 8810 	msr	PRIMASK, r3
}
 8001bfc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001bfe:	f3ef 8310 	mrs	r3, PRIMASK
 8001c02:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8001c04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c06:	643b      	str	r3, [r7, #64]	; 0x40
 8001c08:	2301      	movs	r3, #1
 8001c0a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c0e:	f383 8810 	msr	PRIMASK, r3
}
 8001c12:	46c0      	nop			; (mov r8, r8)
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	689a      	ldr	r2, [r3, #8]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	2101      	movs	r1, #1
 8001c20:	438a      	bics	r2, r1
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c26:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c2a:	f383 8810 	msr	PRIMASK, r3
}
 8001c2e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2288      	movs	r2, #136	; 0x88
 8001c34:	2120      	movs	r1, #32
 8001c36:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	228c      	movs	r2, #140	; 0x8c
 8001c3c:	2120      	movs	r1, #32
 8001c3e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	2284      	movs	r2, #132	; 0x84
 8001c44:	2100      	movs	r1, #0
 8001c46:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e069      	b.n	8001d20 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2204      	movs	r2, #4
 8001c54:	4013      	ands	r3, r2
 8001c56:	d052      	beq.n	8001cfe <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	69da      	ldr	r2, [r3, #28]
 8001c5e:	2380      	movs	r3, #128	; 0x80
 8001c60:	011b      	lsls	r3, r3, #4
 8001c62:	401a      	ands	r2, r3
 8001c64:	2380      	movs	r3, #128	; 0x80
 8001c66:	011b      	lsls	r3, r3, #4
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d148      	bne.n	8001cfe <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2280      	movs	r2, #128	; 0x80
 8001c72:	0112      	lsls	r2, r2, #4
 8001c74:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c76:	f3ef 8310 	mrs	r3, PRIMASK
 8001c7a:	613b      	str	r3, [r7, #16]
  return(result);
 8001c7c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8001c7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001c80:	2301      	movs	r3, #1
 8001c82:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	f383 8810 	msr	PRIMASK, r3
}
 8001c8a:	46c0      	nop			; (mov r8, r8)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4924      	ldr	r1, [pc, #144]	; (8001d28 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8001c98:	400a      	ands	r2, r1
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c9e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ca0:	69bb      	ldr	r3, [r7, #24]
 8001ca2:	f383 8810 	msr	PRIMASK, r3
}
 8001ca6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ca8:	f3ef 8310 	mrs	r3, PRIMASK
 8001cac:	61fb      	str	r3, [r7, #28]
  return(result);
 8001cae:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cb0:	64bb      	str	r3, [r7, #72]	; 0x48
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cb6:	6a3b      	ldr	r3, [r7, #32]
 8001cb8:	f383 8810 	msr	PRIMASK, r3
}
 8001cbc:	46c0      	nop			; (mov r8, r8)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	689a      	ldr	r2, [r3, #8]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2101      	movs	r1, #1
 8001cca:	438a      	bics	r2, r1
 8001ccc:	609a      	str	r2, [r3, #8]
 8001cce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001cd0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd4:	f383 8810 	msr	PRIMASK, r3
}
 8001cd8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2288      	movs	r2, #136	; 0x88
 8001cde:	2120      	movs	r1, #32
 8001ce0:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	228c      	movs	r2, #140	; 0x8c
 8001ce6:	2120      	movs	r1, #32
 8001ce8:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	2290      	movs	r2, #144	; 0x90
 8001cee:	2120      	movs	r1, #32
 8001cf0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	2284      	movs	r2, #132	; 0x84
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e010      	b.n	8001d20 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	69db      	ldr	r3, [r3, #28]
 8001d04:	68ba      	ldr	r2, [r7, #8]
 8001d06:	4013      	ands	r3, r2
 8001d08:	68ba      	ldr	r2, [r7, #8]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	425a      	negs	r2, r3
 8001d0e:	4153      	adcs	r3, r2
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	001a      	movs	r2, r3
 8001d14:	1dfb      	adds	r3, r7, #7
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d100      	bne.n	8001d1e <UART_WaitOnFlagUntilTimeout+0x182>
 8001d1c:	e747      	b.n	8001bae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001d1e:	2300      	movs	r3, #0
}
 8001d20:	0018      	movs	r0, r3
 8001d22:	46bd      	mov	sp, r7
 8001d24:	b014      	add	sp, #80	; 0x50
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	fffffe5f 	.word	0xfffffe5f

08001d2c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2284      	movs	r2, #132	; 0x84
 8001d38:	5c9b      	ldrb	r3, [r3, r2]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d101      	bne.n	8001d42 <HAL_UARTEx_DisableFifoMode+0x16>
 8001d3e:	2302      	movs	r3, #2
 8001d40:	e027      	b.n	8001d92 <HAL_UARTEx_DisableFifoMode+0x66>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2284      	movs	r2, #132	; 0x84
 8001d46:	2101      	movs	r1, #1
 8001d48:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2288      	movs	r2, #136	; 0x88
 8001d4e:	2124      	movs	r1, #36	; 0x24
 8001d50:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2101      	movs	r1, #1
 8001d66:	438a      	bics	r2, r1
 8001d68:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	4a0b      	ldr	r2, [pc, #44]	; (8001d9c <HAL_UARTEx_DisableFifoMode+0x70>)
 8001d6e:	4013      	ands	r3, r2
 8001d70:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	68fa      	ldr	r2, [r7, #12]
 8001d7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2288      	movs	r2, #136	; 0x88
 8001d84:	2120      	movs	r1, #32
 8001d86:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2284      	movs	r2, #132	; 0x84
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	0018      	movs	r0, r3
 8001d94:	46bd      	mov	sp, r7
 8001d96:	b004      	add	sp, #16
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	46c0      	nop			; (mov r8, r8)
 8001d9c:	dfffffff 	.word	0xdfffffff

08001da0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2284      	movs	r2, #132	; 0x84
 8001dae:	5c9b      	ldrb	r3, [r3, r2]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d101      	bne.n	8001db8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8001db4:	2302      	movs	r3, #2
 8001db6:	e02e      	b.n	8001e16 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2284      	movs	r2, #132	; 0x84
 8001dbc:	2101      	movs	r1, #1
 8001dbe:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2288      	movs	r2, #136	; 0x88
 8001dc4:	2124      	movs	r1, #36	; 0x24
 8001dc6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	2101      	movs	r1, #1
 8001ddc:	438a      	bics	r2, r1
 8001dde:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	00db      	lsls	r3, r3, #3
 8001de8:	08d9      	lsrs	r1, r3, #3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	683a      	ldr	r2, [r7, #0]
 8001df0:	430a      	orrs	r2, r1
 8001df2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	0018      	movs	r0, r3
 8001df8:	f000 f854 	bl	8001ea4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	68fa      	ldr	r2, [r7, #12]
 8001e02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2288      	movs	r2, #136	; 0x88
 8001e08:	2120      	movs	r1, #32
 8001e0a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2284      	movs	r2, #132	; 0x84
 8001e10:	2100      	movs	r1, #0
 8001e12:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	0018      	movs	r0, r3
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	b004      	add	sp, #16
 8001e1c:	bd80      	pop	{r7, pc}
	...

08001e20 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2284      	movs	r2, #132	; 0x84
 8001e2e:	5c9b      	ldrb	r3, [r3, r2]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d101      	bne.n	8001e38 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8001e34:	2302      	movs	r3, #2
 8001e36:	e02f      	b.n	8001e98 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2284      	movs	r2, #132	; 0x84
 8001e3c:	2101      	movs	r1, #1
 8001e3e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2288      	movs	r2, #136	; 0x88
 8001e44:	2124      	movs	r1, #36	; 0x24
 8001e46:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	438a      	bics	r2, r1
 8001e5e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	4a0e      	ldr	r2, [pc, #56]	; (8001ea0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8001e68:	4013      	ands	r3, r2
 8001e6a:	0019      	movs	r1, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	683a      	ldr	r2, [r7, #0]
 8001e72:	430a      	orrs	r2, r1
 8001e74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	0018      	movs	r0, r3
 8001e7a:	f000 f813 	bl	8001ea4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	68fa      	ldr	r2, [r7, #12]
 8001e84:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2288      	movs	r2, #136	; 0x88
 8001e8a:	2120      	movs	r1, #32
 8001e8c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2284      	movs	r2, #132	; 0x84
 8001e92:	2100      	movs	r1, #0
 8001e94:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	0018      	movs	r0, r3
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	b004      	add	sp, #16
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	f1ffffff 	.word	0xf1ffffff

08001ea4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8001ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d108      	bne.n	8001ec6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	226a      	movs	r2, #106	; 0x6a
 8001eb8:	2101      	movs	r1, #1
 8001eba:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2268      	movs	r2, #104	; 0x68
 8001ec0:	2101      	movs	r1, #1
 8001ec2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8001ec4:	e043      	b.n	8001f4e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8001ec6:	260f      	movs	r6, #15
 8001ec8:	19bb      	adds	r3, r7, r6
 8001eca:	2208      	movs	r2, #8
 8001ecc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8001ece:	200e      	movs	r0, #14
 8001ed0:	183b      	adds	r3, r7, r0
 8001ed2:	2208      	movs	r2, #8
 8001ed4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	0e5b      	lsrs	r3, r3, #25
 8001ede:	b2da      	uxtb	r2, r3
 8001ee0:	240d      	movs	r4, #13
 8001ee2:	193b      	adds	r3, r7, r4
 8001ee4:	2107      	movs	r1, #7
 8001ee6:	400a      	ands	r2, r1
 8001ee8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	0f5b      	lsrs	r3, r3, #29
 8001ef2:	b2da      	uxtb	r2, r3
 8001ef4:	250c      	movs	r5, #12
 8001ef6:	197b      	adds	r3, r7, r5
 8001ef8:	2107      	movs	r1, #7
 8001efa:	400a      	ands	r2, r1
 8001efc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8001efe:	183b      	adds	r3, r7, r0
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	197a      	adds	r2, r7, r5
 8001f04:	7812      	ldrb	r2, [r2, #0]
 8001f06:	4914      	ldr	r1, [pc, #80]	; (8001f58 <UARTEx_SetNbDataToProcess+0xb4>)
 8001f08:	5c8a      	ldrb	r2, [r1, r2]
 8001f0a:	435a      	muls	r2, r3
 8001f0c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8001f0e:	197b      	adds	r3, r7, r5
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	4a12      	ldr	r2, [pc, #72]	; (8001f5c <UARTEx_SetNbDataToProcess+0xb8>)
 8001f14:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8001f16:	0019      	movs	r1, r3
 8001f18:	f7fe f97c 	bl	8000214 <__divsi3>
 8001f1c:	0003      	movs	r3, r0
 8001f1e:	b299      	uxth	r1, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	226a      	movs	r2, #106	; 0x6a
 8001f24:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8001f26:	19bb      	adds	r3, r7, r6
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	193a      	adds	r2, r7, r4
 8001f2c:	7812      	ldrb	r2, [r2, #0]
 8001f2e:	490a      	ldr	r1, [pc, #40]	; (8001f58 <UARTEx_SetNbDataToProcess+0xb4>)
 8001f30:	5c8a      	ldrb	r2, [r1, r2]
 8001f32:	435a      	muls	r2, r3
 8001f34:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8001f36:	193b      	adds	r3, r7, r4
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	4a08      	ldr	r2, [pc, #32]	; (8001f5c <UARTEx_SetNbDataToProcess+0xb8>)
 8001f3c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8001f3e:	0019      	movs	r1, r3
 8001f40:	f7fe f968 	bl	8000214 <__divsi3>
 8001f44:	0003      	movs	r3, r0
 8001f46:	b299      	uxth	r1, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2268      	movs	r2, #104	; 0x68
 8001f4c:	5299      	strh	r1, [r3, r2]
}
 8001f4e:	46c0      	nop			; (mov r8, r8)
 8001f50:	46bd      	mov	sp, r7
 8001f52:	b005      	add	sp, #20
 8001f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	0800224c 	.word	0x0800224c
 8001f5c:	08002254 	.word	0x08002254

08001f60 <LL_GPIO_SetPinMode>:
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	6819      	ldr	r1, [r3, #0]
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	435b      	muls	r3, r3
 8001f74:	001a      	movs	r2, r3
 8001f76:	0013      	movs	r3, r2
 8001f78:	005b      	lsls	r3, r3, #1
 8001f7a:	189b      	adds	r3, r3, r2
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	400b      	ands	r3, r1
 8001f80:	001a      	movs	r2, r3
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	435b      	muls	r3, r3
 8001f86:	6879      	ldr	r1, [r7, #4]
 8001f88:	434b      	muls	r3, r1
 8001f8a:	431a      	orrs	r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	601a      	str	r2, [r3, #0]
}
 8001f90:	46c0      	nop			; (mov r8, r8)
 8001f92:	46bd      	mov	sp, r7
 8001f94:	b004      	add	sp, #16
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <LL_GPIO_SetPinOutputType>:
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	60f8      	str	r0, [r7, #12]
 8001fa0:	60b9      	str	r1, [r7, #8]
 8001fa2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	68ba      	ldr	r2, [r7, #8]
 8001faa:	43d2      	mvns	r2, r2
 8001fac:	401a      	ands	r2, r3
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	6879      	ldr	r1, [r7, #4]
 8001fb2:	434b      	muls	r3, r1
 8001fb4:	431a      	orrs	r2, r3
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	605a      	str	r2, [r3, #4]
}
 8001fba:	46c0      	nop			; (mov r8, r8)
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	b004      	add	sp, #16
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <LL_GPIO_SetPinSpeed>:
{
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b084      	sub	sp, #16
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	60f8      	str	r0, [r7, #12]
 8001fca:	60b9      	str	r1, [r7, #8]
 8001fcc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	6899      	ldr	r1, [r3, #8]
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	435b      	muls	r3, r3
 8001fd6:	001a      	movs	r2, r3
 8001fd8:	0013      	movs	r3, r2
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	189b      	adds	r3, r3, r2
 8001fde:	43db      	mvns	r3, r3
 8001fe0:	400b      	ands	r3, r1
 8001fe2:	001a      	movs	r2, r3
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	435b      	muls	r3, r3
 8001fe8:	6879      	ldr	r1, [r7, #4]
 8001fea:	434b      	muls	r3, r1
 8001fec:	431a      	orrs	r2, r3
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	609a      	str	r2, [r3, #8]
}
 8001ff2:	46c0      	nop			; (mov r8, r8)
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	b004      	add	sp, #16
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <LL_GPIO_SetPinPull>:
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b084      	sub	sp, #16
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	60f8      	str	r0, [r7, #12]
 8002002:	60b9      	str	r1, [r7, #8]
 8002004:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	68d9      	ldr	r1, [r3, #12]
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	435b      	muls	r3, r3
 800200e:	001a      	movs	r2, r3
 8002010:	0013      	movs	r3, r2
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	189b      	adds	r3, r3, r2
 8002016:	43db      	mvns	r3, r3
 8002018:	400b      	ands	r3, r1
 800201a:	001a      	movs	r2, r3
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	435b      	muls	r3, r3
 8002020:	6879      	ldr	r1, [r7, #4]
 8002022:	434b      	muls	r3, r1
 8002024:	431a      	orrs	r2, r3
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	60da      	str	r2, [r3, #12]
}
 800202a:	46c0      	nop			; (mov r8, r8)
 800202c:	46bd      	mov	sp, r7
 800202e:	b004      	add	sp, #16
 8002030:	bd80      	pop	{r7, pc}

08002032 <LL_GPIO_SetAFPin_0_7>:
{
 8002032:	b580      	push	{r7, lr}
 8002034:	b084      	sub	sp, #16
 8002036:	af00      	add	r7, sp, #0
 8002038:	60f8      	str	r0, [r7, #12]
 800203a:	60b9      	str	r1, [r7, #8]
 800203c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	6a19      	ldr	r1, [r3, #32]
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	435b      	muls	r3, r3
 8002046:	68ba      	ldr	r2, [r7, #8]
 8002048:	4353      	muls	r3, r2
 800204a:	68ba      	ldr	r2, [r7, #8]
 800204c:	435a      	muls	r2, r3
 800204e:	0013      	movs	r3, r2
 8002050:	011b      	lsls	r3, r3, #4
 8002052:	1a9b      	subs	r3, r3, r2
 8002054:	43db      	mvns	r3, r3
 8002056:	400b      	ands	r3, r1
 8002058:	001a      	movs	r2, r3
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	435b      	muls	r3, r3
 800205e:	68b9      	ldr	r1, [r7, #8]
 8002060:	434b      	muls	r3, r1
 8002062:	68b9      	ldr	r1, [r7, #8]
 8002064:	434b      	muls	r3, r1
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	434b      	muls	r3, r1
 800206a:	431a      	orrs	r2, r3
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	621a      	str	r2, [r3, #32]
}
 8002070:	46c0      	nop			; (mov r8, r8)
 8002072:	46bd      	mov	sp, r7
 8002074:	b004      	add	sp, #16
 8002076:	bd80      	pop	{r7, pc}

08002078 <LL_GPIO_SetAFPin_8_15>:
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	0a1b      	lsrs	r3, r3, #8
 800208c:	68ba      	ldr	r2, [r7, #8]
 800208e:	0a12      	lsrs	r2, r2, #8
 8002090:	4353      	muls	r3, r2
 8002092:	68ba      	ldr	r2, [r7, #8]
 8002094:	0a12      	lsrs	r2, r2, #8
 8002096:	4353      	muls	r3, r2
 8002098:	68ba      	ldr	r2, [r7, #8]
 800209a:	0a12      	lsrs	r2, r2, #8
 800209c:	435a      	muls	r2, r3
 800209e:	0013      	movs	r3, r2
 80020a0:	011b      	lsls	r3, r3, #4
 80020a2:	1a9b      	subs	r3, r3, r2
 80020a4:	43db      	mvns	r3, r3
 80020a6:	400b      	ands	r3, r1
 80020a8:	001a      	movs	r2, r3
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	0a1b      	lsrs	r3, r3, #8
 80020ae:	68b9      	ldr	r1, [r7, #8]
 80020b0:	0a09      	lsrs	r1, r1, #8
 80020b2:	434b      	muls	r3, r1
 80020b4:	68b9      	ldr	r1, [r7, #8]
 80020b6:	0a09      	lsrs	r1, r1, #8
 80020b8:	434b      	muls	r3, r1
 80020ba:	68b9      	ldr	r1, [r7, #8]
 80020bc:	0a09      	lsrs	r1, r1, #8
 80020be:	434b      	muls	r3, r1
 80020c0:	6879      	ldr	r1, [r7, #4]
 80020c2:	434b      	muls	r3, r1
 80020c4:	431a      	orrs	r2, r3
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80020ca:	46c0      	nop			; (mov r8, r8)
 80020cc:	46bd      	mov	sp, r7
 80020ce:	b004      	add	sp, #16
 80020d0:	bd80      	pop	{r7, pc}

080020d2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b084      	sub	sp, #16
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
 80020da:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 80020dc:	2300      	movs	r3, #0
 80020de:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80020e0:	e047      	b.n	8002172 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2101      	movs	r1, #1
 80020e8:	68fa      	ldr	r2, [r7, #12]
 80020ea:	4091      	lsls	r1, r2
 80020ec:	000a      	movs	r2, r1
 80020ee:	4013      	ands	r3, r2
 80020f0:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d039      	beq.n	800216c <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d003      	beq.n	8002108 <LL_GPIO_Init+0x36>
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	2b02      	cmp	r3, #2
 8002106:	d10d      	bne.n	8002124 <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	68b9      	ldr	r1, [r7, #8]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	0018      	movs	r0, r3
 8002112:	f7ff ff56 	bl	8001fc2 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	68da      	ldr	r2, [r3, #12]
 800211a:	68b9      	ldr	r1, [r7, #8]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	0018      	movs	r0, r3
 8002120:	f7ff ff3a 	bl	8001f98 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	691a      	ldr	r2, [r3, #16]
 8002128:	68b9      	ldr	r1, [r7, #8]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	0018      	movs	r0, r3
 800212e:	f7ff ff64 	bl	8001ffa <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	2b02      	cmp	r3, #2
 8002138:	d111      	bne.n	800215e <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	2bff      	cmp	r3, #255	; 0xff
 800213e:	d807      	bhi.n	8002150 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	695a      	ldr	r2, [r3, #20]
 8002144:	68b9      	ldr	r1, [r7, #8]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	0018      	movs	r0, r3
 800214a:	f7ff ff72 	bl	8002032 <LL_GPIO_SetAFPin_0_7>
 800214e:	e006      	b.n	800215e <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	695a      	ldr	r2, [r3, #20]
 8002154:	68b9      	ldr	r1, [r7, #8]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	0018      	movs	r0, r3
 800215a:	f7ff ff8d 	bl	8002078 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	685a      	ldr	r2, [r3, #4]
 8002162:	68b9      	ldr	r1, [r7, #8]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	0018      	movs	r0, r3
 8002168:	f7ff fefa 	bl	8001f60 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	3301      	adds	r3, #1
 8002170:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	40da      	lsrs	r2, r3
 800217a:	1e13      	subs	r3, r2, #0
 800217c:	d1b1      	bne.n	80020e2 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800217e:	2300      	movs	r3, #0
}
 8002180:	0018      	movs	r0, r3
 8002182:	46bd      	mov	sp, r7
 8002184:	b004      	add	sp, #16
 8002186:	bd80      	pop	{r7, pc}

08002188 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002190:	4b03      	ldr	r3, [pc, #12]	; (80021a0 <LL_SetSystemCoreClock+0x18>)
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	601a      	str	r2, [r3, #0]
}
 8002196:	46c0      	nop			; (mov r8, r8)
 8002198:	46bd      	mov	sp, r7
 800219a:	b002      	add	sp, #8
 800219c:	bd80      	pop	{r7, pc}
 800219e:	46c0      	nop			; (mov r8, r8)
 80021a0:	20000000 	.word	0x20000000

080021a4 <__libc_init_array>:
 80021a4:	b570      	push	{r4, r5, r6, lr}
 80021a6:	2600      	movs	r6, #0
 80021a8:	4d0c      	ldr	r5, [pc, #48]	; (80021dc <__libc_init_array+0x38>)
 80021aa:	4c0d      	ldr	r4, [pc, #52]	; (80021e0 <__libc_init_array+0x3c>)
 80021ac:	1b64      	subs	r4, r4, r5
 80021ae:	10a4      	asrs	r4, r4, #2
 80021b0:	42a6      	cmp	r6, r4
 80021b2:	d109      	bne.n	80021c8 <__libc_init_array+0x24>
 80021b4:	2600      	movs	r6, #0
 80021b6:	f000 f821 	bl	80021fc <_init>
 80021ba:	4d0a      	ldr	r5, [pc, #40]	; (80021e4 <__libc_init_array+0x40>)
 80021bc:	4c0a      	ldr	r4, [pc, #40]	; (80021e8 <__libc_init_array+0x44>)
 80021be:	1b64      	subs	r4, r4, r5
 80021c0:	10a4      	asrs	r4, r4, #2
 80021c2:	42a6      	cmp	r6, r4
 80021c4:	d105      	bne.n	80021d2 <__libc_init_array+0x2e>
 80021c6:	bd70      	pop	{r4, r5, r6, pc}
 80021c8:	00b3      	lsls	r3, r6, #2
 80021ca:	58eb      	ldr	r3, [r5, r3]
 80021cc:	4798      	blx	r3
 80021ce:	3601      	adds	r6, #1
 80021d0:	e7ee      	b.n	80021b0 <__libc_init_array+0xc>
 80021d2:	00b3      	lsls	r3, r6, #2
 80021d4:	58eb      	ldr	r3, [r5, r3]
 80021d6:	4798      	blx	r3
 80021d8:	3601      	adds	r6, #1
 80021da:	e7f2      	b.n	80021c2 <__libc_init_array+0x1e>
 80021dc:	0800225c 	.word	0x0800225c
 80021e0:	0800225c 	.word	0x0800225c
 80021e4:	0800225c 	.word	0x0800225c
 80021e8:	08002260 	.word	0x08002260

080021ec <memset>:
 80021ec:	0003      	movs	r3, r0
 80021ee:	1882      	adds	r2, r0, r2
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d100      	bne.n	80021f6 <memset+0xa>
 80021f4:	4770      	bx	lr
 80021f6:	7019      	strb	r1, [r3, #0]
 80021f8:	3301      	adds	r3, #1
 80021fa:	e7f9      	b.n	80021f0 <memset+0x4>

080021fc <_init>:
 80021fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021fe:	46c0      	nop			; (mov r8, r8)
 8002200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002202:	bc08      	pop	{r3}
 8002204:	469e      	mov	lr, r3
 8002206:	4770      	bx	lr

08002208 <_fini>:
 8002208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800220a:	46c0      	nop			; (mov r8, r8)
 800220c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800220e:	bc08      	pop	{r3}
 8002210:	469e      	mov	lr, r3
 8002212:	4770      	bx	lr
