design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/leo/Dokumente/caravel_workspace_mpw7/caravel_wfg/openlane/wfg_top,wfg_top,22_07_14_15_56,flow completed,0h14m46s0ms,0h7m45s0ms,-2.0,0.4125,-1,29.49,2469.48,-1,0,0,0,0,0,0,0,15,0,-1,-1,596169,101744,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,505706446.0,0.0,57.69,37.13,16.75,6.19,-1,10787,15907,752,5759,0,0,0,11148,856,44,442,735,1119,1590,1004,636,963,1330,34,388,5586,0,5974,390348.2304,0.00402,0.00267,6.91e-05,0.00503,0.00341,1.2e-07,0.00571,0.00403,1.59e-07,1.9699999999999998,21.0,47.61904761904762,20,AREA 0,5,50,1,153.6,153.18,0.30,0.3,sky130_fd_sc_hd,4,4
