Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 40 ns : File "F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/4_Full_adder/4_Full_adder.srcs/sim_1/new/full_adder_tb.v" Line 39
