Info: Generated by version: 19.3 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /data/Martin/EthernetX_copy/ip/my_eth/my_eth_eth_tse_0.ip --block-symbol-file --output-directory=/data/Martin/EthernetX_copy/ip/my_eth/my_eth_eth_tse_0 --family="Arria 10" --part=10AX115S2F45I1SG
Info: my_eth_eth_tse_0.eth_tse_0: MII/GMII is automatically selected in 10/100/1000 Mb Ethernet MAC with 1000BASE-X/SGMII PCS core variations
Warning: my_eth_eth_tse_0.eth_tse_0: To prevent potential performance issues, please ensure the reference clock to the LVDS uses the dedicated reference clock input within the same I/O bank directly.  Manual reference clock promotion is not recommended
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /data/Martin/EthernetX_copy/ip/my_eth/my_eth_eth_tse_0.ip --synthesis=VERILOG --output-directory=/data/Martin/EthernetX_copy/ip/my_eth/my_eth_eth_tse_0 --family="Arria 10" --part=10AX115S2F45I1SG
Info: my_eth_eth_tse_0.eth_tse_0: MII/GMII is automatically selected in 10/100/1000 Mb Ethernet MAC with 1000BASE-X/SGMII PCS core variations
Warning: my_eth_eth_tse_0.eth_tse_0: To prevent potential performance issues, please ensure the reference clock to the LVDS uses the dedicated reference clock input within the same I/O bank directly.  Manual reference clock promotion is not recommended
Info: my_eth_eth_tse_0: "Transforming system: my_eth_eth_tse_0"
Info: my_eth_eth_tse_0: "Naming system components in system: my_eth_eth_tse_0"
Info: my_eth_eth_tse_0: "Processing generation queue"
Info: my_eth_eth_tse_0: "Generating: my_eth_eth_tse_0"
Info: my_eth_eth_tse_0: "Generating: my_eth_eth_tse_0_altera_eth_tse_1930_3dm6xba"
Info: my_eth_eth_tse_0: "Generating: altera_eth_tse_mac"
Info: my_eth_eth_tse_0: "Generating: altera_eth_tse_avalon_arbiter"
Info: my_eth_eth_tse_0: "Generating: altera_eth_tse_pcs_pma_nf_lvds"
Info: my_eth_eth_tse_0: "Generating: altera_eth_tse_nf_lvds_terminator"
Info: my_eth_eth_tse_0: "Generating: my_eth_eth_tse_0_altera_lvds_1930_ikiykci"
Info: my_eth_eth_tse_0: "Generating: my_eth_eth_tse_0_altera_lvds_1930_ti62qla"
Info: my_eth_eth_tse_0: "Generating: altera_reset_controller"
Info: my_eth_eth_tse_0: "Generating: my_eth_eth_tse_0_altera_lvds_core20_191_a2sc7yy"
Info: my_eth_eth_tse_0: "Generating: my_eth_eth_tse_0_altera_lvds_core20_191_mt4ib2q"
Info: my_eth_eth_tse_0: Done "my_eth_eth_tse_0" with 11 modules, 222 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
