// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_1_HH_
#define _conv_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_1_fadd_32ns_eOg.h"
#include "conv_1_fmul_32ns_fYi.h"
#include "conv_1_fcmp_32ns_g8j.h"
#include "conv_1_mac_muladdhbi.h"
#include "conv_1_conv_1_weibkb.h"
#include "conv_1_conv_1_weicud.h"
#include "conv_1_conv_1_weidEe.h"
#include "conv_1_conv_1_bias.h"

namespace ap_rtl {

struct conv_1 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > conv_input_address0;
    sc_out< sc_logic > conv_input_ce0;
    sc_in< sc_lv<32> > conv_input_q0;
    sc_out< sc_lv<15> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv_1(sc_module_name name);
    SC_HAS_PROCESS(conv_1);

    ~conv_1();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    conv_1_conv_1_weibkb* conv_1_weights_0_U;
    conv_1_conv_1_weicud* conv_1_weights_1_U;
    conv_1_conv_1_weidEe* conv_1_weights_2_U;
    conv_1_conv_1_bias* conv_1_bias_U;
    conv_1_fadd_32ns_eOg<1,2,32,32,32>* conv_1_fadd_32ns_eOg_U1;
    conv_1_fmul_32ns_fYi<1,2,32,32,32>* conv_1_fmul_32ns_fYi_U2;
    conv_1_fcmp_32ns_g8j<1,1,32,32,1>* conv_1_fcmp_32ns_g8j_U3;
    conv_1_mac_muladdhbi<1,1,5,6,5,10>* conv_1_mac_muladdhbi_U4;
    sc_signal< sc_lv<14> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > conv_1_weights_0_address0;
    sc_signal< sc_logic > conv_1_weights_0_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_0_q0;
    sc_signal< sc_lv<9> > conv_1_weights_1_address0;
    sc_signal< sc_logic > conv_1_weights_1_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_1_q0;
    sc_signal< sc_lv<9> > conv_1_weights_2_address0;
    sc_signal< sc_logic > conv_1_weights_2_ce0;
    sc_signal< sc_lv<32> > conv_1_weights_2_q0;
    sc_signal< sc_lv<5> > conv_1_bias_address0;
    sc_signal< sc_logic > conv_1_bias_ce0;
    sc_signal< sc_lv<32> > conv_1_bias_q0;
    sc_signal< sc_lv<2> > ch_0_0_reg_284;
    sc_signal< sc_lv<32> > w_sum_2_0_reg_296;
    sc_signal< sc_lv<2> > ch_0_1_reg_307;
    sc_signal< sc_lv<32> > w_sum_2_1_reg_319;
    sc_signal< sc_lv<2> > ch_0_2_reg_330;
    sc_signal< sc_lv<32> > w_sum_2_2_reg_342;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1082;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< bool > ap_block_state10_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state12_pp1_stage1_iter1;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln24_1_reg_1111;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< bool > ap_block_state15_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state17_pp2_stage1_iter1;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln24_2_reg_1140;
    sc_signal< sc_lv<32> > grp_fu_363_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_state14_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state16_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<15> > add_ln8_fu_406_p2;
    sc_signal< sc_lv<15> > add_ln8_reg_978;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln11_fu_418_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_983;
    sc_signal< sc_lv<1> > icmp_ln8_fu_400_p2;
    sc_signal< sc_lv<5> > select_ln35_1_fu_432_p3;
    sc_signal< sc_lv<5> > select_ln35_1_reg_988;
    sc_signal< sc_lv<6> > select_ln35_4_fu_490_p3;
    sc_signal< sc_lv<6> > select_ln35_4_reg_994;
    sc_signal< sc_lv<5> > select_ln35_5_fu_498_p3;
    sc_signal< sc_lv<5> > select_ln35_5_reg_999;
    sc_signal< sc_lv<12> > zext_ln35_1_fu_506_p1;
    sc_signal< sc_lv<12> > zext_ln35_1_reg_1004;
    sc_signal< sc_lv<12> > zext_ln35_3_fu_539_p1;
    sc_signal< sc_lv<12> > zext_ln35_3_reg_1009;
    sc_signal< sc_lv<12> > zext_ln35_4_fu_557_p1;
    sc_signal< sc_lv<12> > zext_ln35_4_reg_1014;
    sc_signal< sc_lv<64> > zext_ln26_fu_561_p1;
    sc_signal< sc_lv<64> > zext_ln26_reg_1019;
    sc_signal< sc_lv<10> > zext_ln35_5_fu_565_p1;
    sc_signal< sc_lv<10> > zext_ln35_5_reg_1024;
    sc_signal< sc_lv<15> > conv_out_addr_reg_1031;
    sc_signal< sc_lv<1> > icmp_ln18_fu_584_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<2> > wr_fu_590_p2;
    sc_signal< sc_lv<2> > wr_reg_1040;
    sc_signal< sc_lv<5> > sub_ln26_fu_612_p2;
    sc_signal< sc_lv<5> > sub_ln26_reg_1045;
    sc_signal< sc_lv<13> > sub_ln26_2_fu_678_p2;
    sc_signal< sc_lv<13> > sub_ln26_2_reg_1052;
    sc_signal< sc_lv<13> > sub_ln26_3_fu_705_p2;
    sc_signal< sc_lv<13> > sub_ln26_3_reg_1057;
    sc_signal< sc_lv<13> > sub_ln26_4_fu_732_p2;
    sc_signal< sc_lv<13> > sub_ln26_4_reg_1062;
    sc_signal< sc_lv<6> > f_fu_738_p2;
    sc_signal< sc_lv<6> > f_reg_1072;
    sc_signal< sc_lv<11> > select_ln11_fu_749_p3;
    sc_signal< sc_lv<11> > select_ln11_reg_1077;
    sc_signal< sc_lv<1> > icmp_ln24_fu_756_p2;
    sc_signal< sc_lv<1> > icmp_ln24_reg_1082_pp0_iter1_reg;
    sc_signal< sc_lv<2> > add_ln24_fu_803_p2;
    sc_signal< sc_lv<2> > add_ln24_reg_1096;
    sc_signal< sc_lv<32> > grp_fu_354_p2;
    sc_signal< sc_lv<1> > icmp_ln24_1_fu_809_p2;
    sc_signal< sc_lv<1> > icmp_ln24_1_reg_1111_pp1_iter1_reg;
    sc_signal< sc_lv<2> > add_ln24_1_fu_856_p2;
    sc_signal< sc_lv<2> > add_ln24_1_reg_1125;
    sc_signal< sc_lv<1> > icmp_ln24_2_fu_862_p2;
    sc_signal< sc_lv<1> > icmp_ln24_2_reg_1140_pp2_iter1_reg;
    sc_signal< sc_lv<2> > add_ln24_2_fu_909_p2;
    sc_signal< sc_lv<2> > add_ln24_2_reg_1154;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_lv<15> > indvar_flatten21_reg_205;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<5> > r_0_reg_216;
    sc_signal< sc_lv<11> > indvar_flatten_reg_227;
    sc_signal< sc_lv<5> > c_0_reg_239;
    sc_signal< sc_lv<6> > f_0_reg_250;
    sc_signal< sc_lv<2> > wr_0_reg_261;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<32> > w_sum_0_reg_272;
    sc_signal< sc_lv<2> > ap_phi_mux_ch_0_0_phi_fu_288_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_ch_0_1_phi_fu_311_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_ch_0_2_phi_fu_334_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<64> > zext_ln35_7_fu_579_p1;
    sc_signal< sc_lv<64> > zext_ln26_7_fu_788_p1;
    sc_signal< sc_lv<64> > zext_ln26_8_fu_798_p1;
    sc_signal< sc_lv<64> > zext_ln26_11_fu_841_p1;
    sc_signal< sc_lv<64> > zext_ln26_12_fu_851_p1;
    sc_signal< sc_lv<64> > zext_ln26_15_fu_894_p1;
    sc_signal< sc_lv<64> > zext_ln26_16_fu_904_p1;
    sc_signal< sc_lv<32> > grp_fu_354_p0;
    sc_signal< sc_lv<32> > grp_fu_354_p1;
    sc_signal< sc_lv<32> > grp_fu_363_p0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< sc_lv<5> > r_fu_412_p2;
    sc_signal< sc_lv<5> > c_fu_388_p2;
    sc_signal< sc_lv<5> > add_ln26_2_fu_394_p2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_466_p2;
    sc_signal< sc_lv<1> > xor_ln35_fu_460_p2;
    sc_signal< sc_lv<5> > select_ln35_fu_424_p3;
    sc_signal< sc_lv<1> > and_ln35_fu_472_p2;
    sc_signal< sc_lv<1> > or_ln35_fu_484_p2;
    sc_signal< sc_lv<5> > add_ln26_3_fu_478_p2;
    sc_signal< sc_lv<10> > grp_fu_966_p3;
    sc_signal< sc_lv<15> > tmp_1_fu_514_p3;
    sc_signal< sc_lv<5> > add_ln26_4_fu_525_p2;
    sc_signal< sc_lv<5> > select_ln35_2_fu_444_p3;
    sc_signal< sc_lv<5> > select_ln35_6_fu_531_p3;
    sc_signal< sc_lv<5> > add_ln26_5_fu_543_p2;
    sc_signal< sc_lv<5> > select_ln35_3_fu_452_p3;
    sc_signal< sc_lv<5> > select_ln35_7_fu_549_p3;
    sc_signal< sc_lv<16> > zext_ln26_1_fu_521_p1;
    sc_signal< sc_lv<16> > zext_ln35_6_fu_569_p1;
    sc_signal< sc_lv<16> > add_ln35_1_fu_573_p2;
    sc_signal< sc_lv<4> > tmp_10_fu_600_p3;
    sc_signal< sc_lv<5> > zext_ln26_2_fu_608_p1;
    sc_signal< sc_lv<5> > zext_ln18_fu_596_p1;
    sc_signal< sc_lv<5> > add_ln26_fu_618_p2;
    sc_signal< sc_lv<10> > tmp_11_fu_623_p3;
    sc_signal< sc_lv<7> > tmp_12_fu_635_p3;
    sc_signal< sc_lv<11> > zext_ln26_3_fu_631_p1;
    sc_signal< sc_lv<11> > zext_ln26_4_fu_643_p1;
    sc_signal< sc_lv<11> > sub_ln26_1_fu_647_p2;
    sc_signal< sc_lv<12> > sext_ln26_fu_653_p1;
    sc_signal< sc_lv<12> > add_ln26_6_fu_657_p2;
    sc_signal< sc_lv<11> > trunc_ln26_fu_666_p1;
    sc_signal< sc_lv<13> > p_shl2_cast_fu_670_p3;
    sc_signal< sc_lv<13> > sext_ln26_1_fu_662_p1;
    sc_signal< sc_lv<12> > add_ln26_7_fu_684_p2;
    sc_signal< sc_lv<11> > trunc_ln26_1_fu_693_p1;
    sc_signal< sc_lv<13> > p_shl1_cast_fu_697_p3;
    sc_signal< sc_lv<13> > sext_ln26_2_fu_689_p1;
    sc_signal< sc_lv<12> > add_ln26_8_fu_711_p2;
    sc_signal< sc_lv<11> > trunc_ln26_2_fu_720_p1;
    sc_signal< sc_lv<13> > p_shl_cast_fu_724_p3;
    sc_signal< sc_lv<13> > sext_ln26_3_fu_716_p1;
    sc_signal< sc_lv<11> > add_ln11_fu_743_p2;
    sc_signal< sc_lv<5> > zext_ln26_6_fu_766_p1;
    sc_signal< sc_lv<5> > add_ln26_9_fu_770_p2;
    sc_signal< sc_lv<10> > tmp_18_cast_fu_775_p3;
    sc_signal< sc_lv<10> > add_ln26_10_fu_783_p2;
    sc_signal< sc_lv<13> > zext_ln26_5_fu_762_p1;
    sc_signal< sc_lv<13> > add_ln26_11_fu_793_p2;
    sc_signal< sc_lv<5> > zext_ln26_10_fu_819_p1;
    sc_signal< sc_lv<5> > add_ln26_12_fu_823_p2;
    sc_signal< sc_lv<10> > tmp_20_cast_fu_828_p3;
    sc_signal< sc_lv<10> > add_ln26_13_fu_836_p2;
    sc_signal< sc_lv<13> > zext_ln26_9_fu_815_p1;
    sc_signal< sc_lv<13> > add_ln26_14_fu_846_p2;
    sc_signal< sc_lv<5> > zext_ln26_14_fu_872_p1;
    sc_signal< sc_lv<5> > add_ln26_15_fu_876_p2;
    sc_signal< sc_lv<10> > tmp_22_cast_fu_881_p3;
    sc_signal< sc_lv<10> > add_ln26_16_fu_889_p2;
    sc_signal< sc_lv<13> > zext_ln26_13_fu_868_p1;
    sc_signal< sc_lv<13> > add_ln26_17_fu_899_p2;
    sc_signal< sc_lv<32> > bitcast_ln34_fu_915_p1;
    sc_signal< sc_lv<8> > tmp_fu_919_p4;
    sc_signal< sc_lv<23> > trunc_ln34_fu_929_p1;
    sc_signal< sc_lv<1> > icmp_ln34_1_fu_939_p2;
    sc_signal< sc_lv<1> > icmp_ln34_fu_933_p2;
    sc_signal< sc_lv<1> > or_ln34_fu_945_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_372_p2;
    sc_signal< sc_lv<1> > and_ln34_fu_951_p2;
    sc_signal< sc_lv<5> > grp_fu_966_p0;
    sc_signal< sc_lv<6> > grp_fu_966_p1;
    sc_signal< sc_lv<5> > grp_fu_966_p2;
    sc_signal< sc_lv<14> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_lv<10> > grp_fu_966_p00;
    sc_signal< sc_lv<10> > grp_fu_966_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_ST_fsm_state1;
    static const sc_lv<14> ap_ST_fsm_state2;
    static const sc_lv<14> ap_ST_fsm_state3;
    static const sc_lv<14> ap_ST_fsm_pp0_stage0;
    static const sc_lv<14> ap_ST_fsm_pp0_stage1;
    static const sc_lv<14> ap_ST_fsm_state8;
    static const sc_lv<14> ap_ST_fsm_pp1_stage0;
    static const sc_lv<14> ap_ST_fsm_pp1_stage1;
    static const sc_lv<14> ap_ST_fsm_state13;
    static const sc_lv<14> ap_ST_fsm_pp2_stage0;
    static const sc_lv<14> ap_ST_fsm_pp2_stage1;
    static const sc_lv<14> ap_ST_fsm_state18;
    static const sc_lv<14> ap_ST_fsm_state19;
    static const sc_lv<14> ap_ST_fsm_state20;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<15> ap_const_lv15_5480;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<11> ap_const_lv11_340;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<10> ap_const_lv10_1A;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_fu_743_p2();
    void thread_add_ln24_1_fu_856_p2();
    void thread_add_ln24_2_fu_909_p2();
    void thread_add_ln24_fu_803_p2();
    void thread_add_ln26_10_fu_783_p2();
    void thread_add_ln26_11_fu_793_p2();
    void thread_add_ln26_12_fu_823_p2();
    void thread_add_ln26_13_fu_836_p2();
    void thread_add_ln26_14_fu_846_p2();
    void thread_add_ln26_15_fu_876_p2();
    void thread_add_ln26_16_fu_889_p2();
    void thread_add_ln26_17_fu_899_p2();
    void thread_add_ln26_2_fu_394_p2();
    void thread_add_ln26_3_fu_478_p2();
    void thread_add_ln26_4_fu_525_p2();
    void thread_add_ln26_5_fu_543_p2();
    void thread_add_ln26_6_fu_657_p2();
    void thread_add_ln26_7_fu_684_p2();
    void thread_add_ln26_8_fu_711_p2();
    void thread_add_ln26_9_fu_770_p2();
    void thread_add_ln26_fu_618_p2();
    void thread_add_ln35_1_fu_573_p2();
    void thread_add_ln8_fu_406_p2();
    void thread_and_ln34_fu_951_p2();
    void thread_and_ln35_fu_472_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_state10_pp1_stage1_iter0();
    void thread_ap_block_state11_pp1_stage0_iter1();
    void thread_ap_block_state12_pp1_stage1_iter1();
    void thread_ap_block_state14_pp2_stage0_iter0();
    void thread_ap_block_state15_pp2_stage1_iter0();
    void thread_ap_block_state16_pp2_stage0_iter1();
    void thread_ap_block_state17_pp2_stage1_iter1();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage1_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state9_pp1_stage0_iter0();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_ch_0_0_phi_fu_288_p4();
    void thread_ap_phi_mux_ch_0_1_phi_fu_311_p4();
    void thread_ap_phi_mux_ch_0_2_phi_fu_334_p4();
    void thread_ap_ready();
    void thread_bitcast_ln34_fu_915_p1();
    void thread_c_fu_388_p2();
    void thread_conv_1_bias_address0();
    void thread_conv_1_bias_ce0();
    void thread_conv_1_weights_0_address0();
    void thread_conv_1_weights_0_ce0();
    void thread_conv_1_weights_1_address0();
    void thread_conv_1_weights_1_ce0();
    void thread_conv_1_weights_2_address0();
    void thread_conv_1_weights_2_ce0();
    void thread_conv_input_address0();
    void thread_conv_input_ce0();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_f_fu_738_p2();
    void thread_grp_fu_354_p0();
    void thread_grp_fu_354_p1();
    void thread_grp_fu_363_p0();
    void thread_grp_fu_966_p0();
    void thread_grp_fu_966_p00();
    void thread_grp_fu_966_p1();
    void thread_grp_fu_966_p2();
    void thread_grp_fu_966_p20();
    void thread_icmp_ln11_fu_418_p2();
    void thread_icmp_ln14_fu_466_p2();
    void thread_icmp_ln18_fu_584_p2();
    void thread_icmp_ln24_1_fu_809_p2();
    void thread_icmp_ln24_2_fu_862_p2();
    void thread_icmp_ln24_fu_756_p2();
    void thread_icmp_ln34_1_fu_939_p2();
    void thread_icmp_ln34_fu_933_p2();
    void thread_icmp_ln8_fu_400_p2();
    void thread_or_ln34_fu_945_p2();
    void thread_or_ln35_fu_484_p2();
    void thread_p_shl1_cast_fu_697_p3();
    void thread_p_shl2_cast_fu_670_p3();
    void thread_p_shl_cast_fu_724_p3();
    void thread_r_fu_412_p2();
    void thread_select_ln11_fu_749_p3();
    void thread_select_ln35_1_fu_432_p3();
    void thread_select_ln35_2_fu_444_p3();
    void thread_select_ln35_3_fu_452_p3();
    void thread_select_ln35_4_fu_490_p3();
    void thread_select_ln35_5_fu_498_p3();
    void thread_select_ln35_6_fu_531_p3();
    void thread_select_ln35_7_fu_549_p3();
    void thread_select_ln35_fu_424_p3();
    void thread_sext_ln26_1_fu_662_p1();
    void thread_sext_ln26_2_fu_689_p1();
    void thread_sext_ln26_3_fu_716_p1();
    void thread_sext_ln26_fu_653_p1();
    void thread_sub_ln26_1_fu_647_p2();
    void thread_sub_ln26_2_fu_678_p2();
    void thread_sub_ln26_3_fu_705_p2();
    void thread_sub_ln26_4_fu_732_p2();
    void thread_sub_ln26_fu_612_p2();
    void thread_tmp_10_fu_600_p3();
    void thread_tmp_11_fu_623_p3();
    void thread_tmp_12_fu_635_p3();
    void thread_tmp_18_cast_fu_775_p3();
    void thread_tmp_1_fu_514_p3();
    void thread_tmp_20_cast_fu_828_p3();
    void thread_tmp_22_cast_fu_881_p3();
    void thread_tmp_fu_919_p4();
    void thread_trunc_ln26_1_fu_693_p1();
    void thread_trunc_ln26_2_fu_720_p1();
    void thread_trunc_ln26_fu_666_p1();
    void thread_trunc_ln34_fu_929_p1();
    void thread_wr_fu_590_p2();
    void thread_xor_ln35_fu_460_p2();
    void thread_zext_ln18_fu_596_p1();
    void thread_zext_ln26_10_fu_819_p1();
    void thread_zext_ln26_11_fu_841_p1();
    void thread_zext_ln26_12_fu_851_p1();
    void thread_zext_ln26_13_fu_868_p1();
    void thread_zext_ln26_14_fu_872_p1();
    void thread_zext_ln26_15_fu_894_p1();
    void thread_zext_ln26_16_fu_904_p1();
    void thread_zext_ln26_1_fu_521_p1();
    void thread_zext_ln26_2_fu_608_p1();
    void thread_zext_ln26_3_fu_631_p1();
    void thread_zext_ln26_4_fu_643_p1();
    void thread_zext_ln26_5_fu_762_p1();
    void thread_zext_ln26_6_fu_766_p1();
    void thread_zext_ln26_7_fu_788_p1();
    void thread_zext_ln26_8_fu_798_p1();
    void thread_zext_ln26_9_fu_815_p1();
    void thread_zext_ln26_fu_561_p1();
    void thread_zext_ln35_1_fu_506_p1();
    void thread_zext_ln35_3_fu_539_p1();
    void thread_zext_ln35_4_fu_557_p1();
    void thread_zext_ln35_5_fu_565_p1();
    void thread_zext_ln35_6_fu_569_p1();
    void thread_zext_ln35_7_fu_579_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
