OpenROAD v2.0-24548-g4fa65c3a24 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0227] LEF file: /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef, created 14 layers, 25 vias
[WARNING ODB-0220] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.

[INFO ODB-0227] LEF file: /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef, created 437 library cells
[INFO ODB-0127] Reading DEF file: /home/arumukamganesmoorthe/ME/digital_design/vedic_mul/layout/vedic_cts.def
[INFO ODB-0128] Design: vedic1
[INFO ODB-0130]     Created 64 pins.
[INFO ODB-0131]     Created 3898 components and 24544 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 14386 connections.
[INFO ODB-0133]     Created 3197 nets and 9839 connections.
[INFO ODB-0134] Finished DEF file: /home/arumukamganesmoorthe/ME/digital_design/vedic_mul/layout/vedic_cts.def
[WARNING STA-0366] port 'clk' not found.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 35

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal      16240         12150          25.18%
met2       Vertical        12152         11510          5.28%
met3       Horizontal       8120          7761          4.42%
met4       Vertical         4928          4648          5.68%
met5       Horizontal       1624          1566          3.57%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 13832
[INFO GRT-0198] Via related Steiner nodes: 87
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 16671
[INFO GRT-0112] Final usage 3D: 56151

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1             12150          2604           21.43%             0 /  0 /  0
met2             11510          3310           28.76%             0 /  0 /  0
met3              7761           146            1.88%             0 /  0 /  0
met4              4648            78            1.68%             0 /  0 /  0
met5              1566             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            37635          6138           16.31%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 73547 um
[INFO GRT-0014] Routed nets: 3133
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     437
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   vedic1
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3898
Number of terminals:      64
Number of snets:          2
Number of nets:           3197

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 131.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 68749.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 7928.
[INFO DRT-0033] via shape region query size = 330.
[INFO DRT-0033] met2 shape region query size = 198.
[INFO DRT-0033] via2 shape region query size = 264.
[INFO DRT-0033] met3 shape region query size = 198.
[INFO DRT-0033] via3 shape region query size = 264.
[INFO DRT-0033] met4 shape region query size = 132.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1048 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 131 unique inst patterns.
[INFO DRT-0084]   Complete 1508 groups.
#scanned instances     = 3898
#unique  instances     = 131
#stdCellGenAp          = 3913
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 3199
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 9839
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:45, memory = 191.59 (MB), peak = 191.59 (MB)

[INFO DRT-0157] Number of guides:     16914

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 6736.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4920.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2176.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 68.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 66.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 197.46 (MB), peak = 197.46 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 8978 vertical wires in 1 frboxes and 4988 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 686 vertical wires in 1 frboxes and 1131 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 215.10 (MB), peak = 215.10 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 215.10 (MB), peak = 215.10 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 224.49 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 284.17 (MB).
    Completing 30% with 134 violations.
    elapsed time = 00:00:07, memory = 288.17 (MB).
    Completing 40% with 134 violations.
    elapsed time = 00:00:11, memory = 288.17 (MB).
    Completing 50% with 134 violations.
    elapsed time = 00:00:12, memory = 290.80 (MB).
    Completing 60% with 250 violations.
    elapsed time = 00:00:16, memory = 296.17 (MB).
    Completing 70% with 250 violations.
    elapsed time = 00:00:17, memory = 296.17 (MB).
    Completing 80% with 376 violations.
    elapsed time = 00:00:19, memory = 296.17 (MB).
    Completing 90% with 376 violations.
    elapsed time = 00:00:22, memory = 300.17 (MB).
    Completing 100% with 471 violations.
    elapsed time = 00:00:22, memory = 300.17 (MB).
[INFO DRT-0199]   Number of violations = 534.
Viol/Layer         li1   mcon   met1   met2
Cut Spacing          0      8      0      0
Metal Spacing        0      0    150     14
Min Hole             0      0      2      0
Recheck              1      0     45     17
Short                0      0    262     35
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:23, memory = 578.80 (MB), peak = 578.80 (MB)
Total wire length = 42902 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19662 um.
Total wire length on LAYER met2 = 21320 um.
Total wire length on LAYER met3 = 1155 um.
Total wire length on LAYER met4 = 763 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18605.
Up-via summary (total 18605):

------------------------
 FR_MASTERSLICE        0
            li1     9964
           met1     8467
           met2      106
           met3       68
           met4        0
------------------------
               18605


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 534 violations.
    elapsed time = 00:00:00, memory = 578.80 (MB).
    Completing 20% with 534 violations.
    elapsed time = 00:00:05, memory = 578.80 (MB).
    Completing 30% with 534 violations.
    elapsed time = 00:00:05, memory = 578.80 (MB).
    Completing 40% with 461 violations.
    elapsed time = 00:00:05, memory = 578.80 (MB).
    Completing 50% with 461 violations.
    elapsed time = 00:00:11, memory = 578.80 (MB).
    Completing 60% with 461 violations.
    elapsed time = 00:00:11, memory = 578.80 (MB).
    Completing 70% with 427 violations.
    elapsed time = 00:00:13, memory = 578.80 (MB).
    Completing 80% with 427 violations.
    elapsed time = 00:00:14, memory = 578.80 (MB).
    Completing 90% with 358 violations.
    elapsed time = 00:00:19, memory = 578.80 (MB).
    Completing 100% with 247 violations.
    elapsed time = 00:00:26, memory = 578.80 (MB).
[INFO DRT-0199]   Number of violations = 247.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     78      5
Short                0    160      3
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:27, memory = 579.05 (MB), peak = 579.05 (MB)
Total wire length = 42652 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19524 um.
Total wire length on LAYER met2 = 21218 um.
Total wire length on LAYER met3 = 1153 um.
Total wire length on LAYER met4 = 756 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18466.
Up-via summary (total 18466):

------------------------
 FR_MASTERSLICE        0
            li1     9937
           met1     8370
           met2       91
           met3       68
           met4        0
------------------------
               18466


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 247 violations.
    elapsed time = 00:00:00, memory = 579.05 (MB).
    Completing 20% with 247 violations.
    elapsed time = 00:00:05, memory = 579.05 (MB).
    Completing 30% with 247 violations.
    elapsed time = 00:00:07, memory = 579.05 (MB).
    Completing 40% with 244 violations.
    elapsed time = 00:00:07, memory = 579.05 (MB).
    Completing 50% with 244 violations.
    elapsed time = 00:00:11, memory = 579.05 (MB).
    Completing 60% with 244 violations.
    elapsed time = 00:00:12, memory = 579.05 (MB).
    Completing 70% with 231 violations.
    elapsed time = 00:00:14, memory = 579.05 (MB).
    Completing 80% with 231 violations.
    elapsed time = 00:00:16, memory = 579.05 (MB).
    Completing 90% with 231 violations.
    elapsed time = 00:00:20, memory = 579.05 (MB).
    Completing 100% with 237 violations.
    elapsed time = 00:00:24, memory = 579.05 (MB).
[INFO DRT-0199]   Number of violations = 237.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0     70      2
Min Hole             0      1      0
Short                0    156      6
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:25, memory = 579.30 (MB), peak = 579.30 (MB)
Total wire length = 42592 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19448 um.
Total wire length on LAYER met2 = 21182 um.
Total wire length on LAYER met3 = 1199 um.
Total wire length on LAYER met4 = 761 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18414.
Up-via summary (total 18414):

------------------------
 FR_MASTERSLICE        0
            li1     9920
           met1     8325
           met2      101
           met3       68
           met4        0
------------------------
               18414


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 237 violations.
    elapsed time = 00:00:00, memory = 579.30 (MB).
    Completing 20% with 237 violations.
    elapsed time = 00:00:02, memory = 579.30 (MB).
    Completing 30% with 150 violations.
    elapsed time = 00:00:02, memory = 579.30 (MB).
    Completing 40% with 150 violations.
    elapsed time = 00:00:03, memory = 579.30 (MB).
    Completing 50% with 150 violations.
    elapsed time = 00:00:04, memory = 579.30 (MB).
    Completing 60% with 86 violations.
    elapsed time = 00:00:05, memory = 579.30 (MB).
    Completing 70% with 86 violations.
    elapsed time = 00:00:06, memory = 579.30 (MB).
    Completing 80% with 42 violations.
    elapsed time = 00:00:06, memory = 579.30 (MB).
    Completing 90% with 42 violations.
    elapsed time = 00:00:07, memory = 579.30 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:07, memory = 579.30 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:07, memory = 579.30 (MB), peak = 579.30 (MB)
Total wire length = 42569 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19063 um.
Total wire length on LAYER met2 = 21229 um.
Total wire length on LAYER met3 = 1512 um.
Total wire length on LAYER met4 = 764 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18530.
Up-via summary (total 18530):

------------------------
 FR_MASTERSLICE        0
            li1     9922
           met1     8365
           met2      175
           met3       68
           met4        0
------------------------
               18530


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:01, memory = 579.30 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:03, memory = 579.30 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:04, memory = 579.30 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:06, memory = 579.30 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:07, memory = 605.42 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:09, memory = 667.12 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:11, memory = 718.32 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:12, memory = 781.43 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:17, memory = 872.25 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:26, memory = 935.17 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:26, memory = 935.17 (MB), peak = 935.17 (MB)
Total wire length = 42562 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19055 um.
Total wire length on LAYER met2 = 21229 um.
Total wire length on LAYER met3 = 1512 um.
Total wire length on LAYER met4 = 764 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18532.
Up-via summary (total 18532):

------------------------
 FR_MASTERSLICE        0
            li1     9922
           met1     8367
           met2      175
           met3       68
           met4        0
------------------------
               18532


[WARNING DRT-0290] Warning: no DRC report specified, skipped writing DRC report
[INFO DRT-0198] Complete detail routing.
Total wire length = 42562 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19055 um.
Total wire length on LAYER met2 = 21229 um.
Total wire length on LAYER met3 = 1512 um.
Total wire length on LAYER met4 = 764 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18532.
Up-via summary (total 18532):

------------------------
 FR_MASTERSLICE        0
            li1     9922
           met1     8367
           met2      175
           met3       68
           met4        0
------------------------
               18532


[INFO DRT-0267] cpu time = 00:01:44, elapsed time = 00:01:50, memory = 935.30 (MB), peak = 935.30 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Startpoint: a[0] (input port clocked by clk)
Endpoint: c[30] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.00    1.00 v input external delay
   0.00    1.00 v a[0] (in)
   0.28    1.28 ^ _074_/Y (sky130_fd_sc_hd__o21ai_0)
   0.11    1.39 ^ _075_/X (sky130_fd_sc_hd__a21o_1)
   0.27    1.67 v _076_/Y (sky130_fd_sc_hd__o21ai_0)
   0.30    1.96 v v0/z1/z1/z1/_1_/X (sky130_fd_sc_hd__and2_0)
   0.17    2.14 v v0/z1/z1/z1/z1/_0_/X (sky130_fd_sc_hd__and2_0)
   0.18    2.32 v v0/z1/z1/z1/z2/_1_/X (sky130_fd_sc_hd__xor2_1)
   0.38    2.70 v v0/z1/z1/z5/_09_/X (sky130_fd_sc_hd__maj3_1)
   0.39    3.09 v v0/z1/z1/z5/_12_/X (sky130_fd_sc_hd__maj3_1)
   0.39    3.49 v v0/z1/z1/z5/_15_/X (sky130_fd_sc_hd__maj3_1)
   0.26    3.75 ^ v0/z1/z1/z5/_17_/Y (sky130_fd_sc_hd__xnor2_1)
   0.17    3.92 v v0/z1/z1/z7/_37_/Y (sky130_fd_sc_hd__o221ai_1)
   0.21    4.13 v v0/z1/z1/z7/_39_/X (sky130_fd_sc_hd__and3_1)
   0.16    4.29 ^ v0/z1/z1/z7/_40_/Y (sky130_fd_sc_hd__nor2_1)
   0.16    4.44 v v0/z1/z5/_42_/Y (sky130_fd_sc_hd__o221ai_1)
   0.37    4.82 v v0/z1/z5/_50_/X (sky130_fd_sc_hd__a311o_1)
   0.31    5.13 ^ v0/z1/z5/_54_/Y (sky130_fd_sc_hd__a31oi_1)
   0.15    5.28 ^ v0/z1/z5/_55_/X (sky130_fd_sc_hd__a21bo_1)
   0.08    5.36 v v0/z1/z5/_56_/Y (sky130_fd_sc_hd__o21ai_0)
   0.24    5.60 v v0/z1/z7/_074_/X (sky130_fd_sc_hd__lpflow_inputiso1p_1)
   0.11    5.71 ^ v0/z1/z7/_082_/Y (sky130_fd_sc_hd__o311ai_0)
   0.15    5.86 v v0/z1/z7/_094_/Y (sky130_fd_sc_hd__a311oi_1)
   0.26    6.12 v v0/z1/z7/_095_/X (sky130_fd_sc_hd__lpflow_inputiso1p_1)
   0.24    6.35 ^ v0/z1/z7/_096_/Y (sky130_fd_sc_hd__xnor2_1)
   0.14    6.49 v v0/z5/_089_/Y (sky130_fd_sc_hd__xnor2_1)
   0.30    6.79 ^ v0/z5/_091_/Y (sky130_fd_sc_hd__a311oi_1)
   0.11    6.90 v v0/z5/_096_/Y (sky130_fd_sc_hd__a21oi_1)
   0.20    7.10 ^ v0/z5/_101_/Y (sky130_fd_sc_hd__o21ai_0)
   0.22    7.32 ^ v0/z5/_103_/X (sky130_fd_sc_hd__xor2_1)
   0.07    7.39 v v0/z7/_143_/Y (sky130_fd_sc_hd__nor2_1)
   0.11    7.51 ^ v0/z7/_145_/Y (sky130_fd_sc_hd__nor2b_1)
   0.09    7.60 v v0/z7/_146_/Y (sky130_fd_sc_hd__clkinv_1)
   0.33    7.93 v v0/z7/_149_/X (sky130_fd_sc_hd__a311o_1)
   0.28    8.21 ^ v0/z7/_159_/Y (sky130_fd_sc_hd__a211oi_1)
   0.18    8.39 v v0/z7/_170_/Y (sky130_fd_sc_hd__o211ai_1)
   0.30    8.69 ^ v0/z7/_183_/Y (sky130_fd_sc_hd__a211oi_1)
   0.16    8.85 v v0/z7/_194_/Y (sky130_fd_sc_hd__o211ai_1)
   0.28    9.13 ^ v0/z7/_199_/Y (sky130_fd_sc_hd__a21oi_1)
   0.16    9.29 v v0/z7/_212_/Y (sky130_fd_sc_hd__o21ai_0)
   0.17    9.46 ^ v0/z7/_214_/Y (sky130_fd_sc_hd__xnor2_1)
   0.25    9.71 ^ inv0/_25_/X (sky130_fd_sc_hd__xor2_1)
   0.26    9.97 ^ lastadder/ksa32/_313_/X (sky130_fd_sc_hd__xor2_1)
   0.08   10.05 v lastadder/ksa32/_319_/Y (sky130_fd_sc_hd__nand2_1)
   0.22   10.27 v lastadder/ksa32/_320_/X (sky130_fd_sc_hd__o211a_1)
   0.25   10.52 ^ lastadder/ksa32/_338_/Y (sky130_fd_sc_hd__o21ai_0)
   0.19   10.70 v lastadder/ksa32/_348_/Y (sky130_fd_sc_hd__a41oi_1)
   0.88   11.59 ^ lastadder/ksa32/_352_/Y (sky130_fd_sc_hd__xnor2_1)
   0.00   11.59 ^ c[30] (out)
          11.59   data arrival time

1000.00 1000.00   clock clk (rise edge)
   0.00 1000.00   clock network delay (ideal)
   0.00 1000.00   clock reconvergence pessimism
  -1.00  999.00   output external delay
         999.00   data required time
---------------------------------------------------------
         999.00   data required time
         -11.59   data arrival time
---------------------------------------------------------
         987.41   slack (MET)


Design area 20624 u^2 65% utilization.
