<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:106:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 256 has been inferred" OldID="for.inc46.store.6," ID="outputseq" BundleName="gmem1" VarName="output" LoopLoc="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:106:23" LoopName="VITIS_LOOP_106_4" ParentFunc="sink_from_aie" Length="256" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:110:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 256 has been inferred" OldID="for.inc57.store.7," ID="scevgepseq" BundleName="gmem1" VarName="output" LoopLoc="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:110:23" LoopName="VITIS_LOOP_110_5" ParentFunc="sink_from_aie" Length="256" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 65536 has been inferred" OldID="for.inc74.store.8," ID="scevgep37seq" BundleName="gmem1" VarName="output" LoopLoc="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117:23" LoopName="VITIS_LOOP_117_6" ParentFunc="sink_from_aie" Length="65536" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:78:22" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:78:22" LoopName="VITIS_LOOP_78_3" ParentFunc="sink_from_aie"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118:27" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 65536 x 32bit words has been widened by 16: 4096 x 512bit words" OldID="scevgep37seq," ID="wseq" BundleName="gmem1" VarName="output" LoopLoc="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:118:27" LoopName="VITIS_LOOP_118_7" ParentFunc="sink_from_aie" Length="4096" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:110:23" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 256 x 32bit words has been widened by 16: 16 x 512bit words" OldID="scevgepseq," ID="wseq38" BundleName="gmem1" VarName="output" LoopLoc="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:110:23" LoopName="VITIS_LOOP_110_5" ParentFunc="sink_from_aie" Length="16" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:106:23" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 256 x 32bit words has been widened by 16: 16 x 512bit words" OldID="outputseq," ID="wseq40" BundleName="gmem1" VarName="output" LoopLoc="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:106:23" LoopName="VITIS_LOOP_106_4" ParentFunc="sink_from_aie" Length="16" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:106:23" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 16 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" Length="16" Width="512" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:110:23" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 16 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" Length="16" Width="512" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:117:23" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4096 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" Length="4096" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

