
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//post-grohtml_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004018c8 <.init>:
  4018c8:	stp	x29, x30, [sp, #-16]!
  4018cc:	mov	x29, sp
  4018d0:	bl	402268 <printf@plt+0x4f8>
  4018d4:	ldp	x29, x30, [sp], #16
  4018d8:	ret

Disassembly of section .plt:

00000000004018e0 <_Znam@plt-0x20>:
  4018e0:	stp	x16, x30, [sp, #-16]!
  4018e4:	adrp	x16, 433000 <_ZdlPvm@@Base+0x1b1b4>
  4018e8:	ldr	x17, [x16, #4088]
  4018ec:	add	x16, x16, #0xff8
  4018f0:	br	x17
  4018f4:	nop
  4018f8:	nop
  4018fc:	nop

0000000000401900 <_Znam@plt>:
  401900:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16]
  401908:	add	x16, x16, #0x0
  40190c:	br	x17

0000000000401910 <fputs@plt>:
  401910:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #8]
  401918:	add	x16, x16, #0x8
  40191c:	br	x17

0000000000401920 <memcpy@plt>:
  401920:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #16]
  401928:	add	x16, x16, #0x10
  40192c:	br	x17

0000000000401930 <ungetc@plt>:
  401930:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #24]
  401938:	add	x16, x16, #0x18
  40193c:	br	x17

0000000000401940 <_ZSt9terminatev@plt>:
  401940:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #32]
  401948:	add	x16, x16, #0x20
  40194c:	br	x17

0000000000401950 <isalnum@plt>:
  401950:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #40]
  401958:	add	x16, x16, #0x28
  40195c:	br	x17

0000000000401960 <strlen@plt>:
  401960:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #48]
  401968:	add	x16, x16, #0x30
  40196c:	br	x17

0000000000401970 <fprintf@plt>:
  401970:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #56]
  401978:	add	x16, x16, #0x38
  40197c:	br	x17

0000000000401980 <__cxa_begin_catch@plt>:
  401980:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #64]
  401988:	add	x16, x16, #0x40
  40198c:	br	x17

0000000000401990 <ctime@plt>:
  401990:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #72]
  401998:	add	x16, x16, #0x48
  40199c:	br	x17

00000000004019a0 <putc@plt>:
  4019a0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #80]
  4019a8:	add	x16, x16, #0x50
  4019ac:	br	x17

00000000004019b0 <islower@plt>:
  4019b0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #88]
  4019b8:	add	x16, x16, #0x58
  4019bc:	br	x17

00000000004019c0 <fclose@plt>:
  4019c0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #96]
  4019c8:	add	x16, x16, #0x60
  4019cc:	br	x17

00000000004019d0 <isspace@plt>:
  4019d0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #104]
  4019d8:	add	x16, x16, #0x68
  4019dc:	br	x17

00000000004019e0 <memcmp@plt>:
  4019e0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #112]
  4019e8:	add	x16, x16, #0x70
  4019ec:	br	x17

00000000004019f0 <strtol@plt>:
  4019f0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #120]
  4019f8:	add	x16, x16, #0x78
  4019fc:	br	x17

0000000000401a00 <free@plt>:
  401a00:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #128]
  401a08:	add	x16, x16, #0x80
  401a0c:	br	x17

0000000000401a10 <memset@plt>:
  401a10:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #136]
  401a18:	add	x16, x16, #0x88
  401a1c:	br	x17

0000000000401a20 <strchr@plt>:
  401a20:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #144]
  401a28:	add	x16, x16, #0x90
  401a2c:	br	x17

0000000000401a30 <_exit@plt>:
  401a30:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #152]
  401a38:	add	x16, x16, #0x98
  401a3c:	br	x17

0000000000401a40 <freopen@plt>:
  401a40:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #160]
  401a48:	add	x16, x16, #0xa0
  401a4c:	br	x17

0000000000401a50 <strerror@plt>:
  401a50:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #168]
  401a58:	add	x16, x16, #0xa8
  401a5c:	br	x17

0000000000401a60 <strcpy@plt>:
  401a60:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #176]
  401a68:	add	x16, x16, #0xb0
  401a6c:	br	x17

0000000000401a70 <strtok@plt>:
  401a70:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #184]
  401a78:	add	x16, x16, #0xb8
  401a7c:	br	x17

0000000000401a80 <sprintf@plt>:
  401a80:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #192]
  401a88:	add	x16, x16, #0xc0
  401a8c:	br	x17

0000000000401a90 <isxdigit@plt>:
  401a90:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #200]
  401a98:	add	x16, x16, #0xc8
  401a9c:	br	x17

0000000000401aa0 <unlink@plt>:
  401aa0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #208]
  401aa8:	add	x16, x16, #0xd0
  401aac:	br	x17

0000000000401ab0 <atoi@plt>:
  401ab0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #216]
  401ab8:	add	x16, x16, #0xd8
  401abc:	br	x17

0000000000401ac0 <__libc_start_main@plt>:
  401ac0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #224]
  401ac8:	add	x16, x16, #0xe0
  401acc:	br	x17

0000000000401ad0 <memchr@plt>:
  401ad0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #232]
  401ad8:	add	x16, x16, #0xe8
  401adc:	br	x17

0000000000401ae0 <mkstemp@plt>:
  401ae0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #240]
  401ae8:	add	x16, x16, #0xf0
  401aec:	br	x17

0000000000401af0 <isgraph@plt>:
  401af0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #248]
  401af8:	add	x16, x16, #0xf8
  401afc:	br	x17

0000000000401b00 <getc@plt>:
  401b00:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #256]
  401b08:	add	x16, x16, #0x100
  401b0c:	br	x17

0000000000401b10 <strncmp@plt>:
  401b10:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #264]
  401b18:	add	x16, x16, #0x108
  401b1c:	br	x17

0000000000401b20 <isprint@plt>:
  401b20:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #272]
  401b28:	add	x16, x16, #0x110
  401b2c:	br	x17

0000000000401b30 <strncpy@plt>:
  401b30:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #280]
  401b38:	add	x16, x16, #0x118
  401b3c:	br	x17

0000000000401b40 <isupper@plt>:
  401b40:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #288]
  401b48:	add	x16, x16, #0x120
  401b4c:	br	x17

0000000000401b50 <fputc@plt>:
  401b50:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #296]
  401b58:	add	x16, x16, #0x128
  401b5c:	br	x17

0000000000401b60 <fgets_unlocked@plt>:
  401b60:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #304]
  401b68:	add	x16, x16, #0x130
  401b6c:	br	x17

0000000000401b70 <__isoc99_sscanf@plt>:
  401b70:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #312]
  401b78:	add	x16, x16, #0x138
  401b7c:	br	x17

0000000000401b80 <__cxa_atexit@plt>:
  401b80:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #320]
  401b88:	add	x16, x16, #0x140
  401b8c:	br	x17

0000000000401b90 <fflush@plt>:
  401b90:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #328]
  401b98:	add	x16, x16, #0x148
  401b9c:	br	x17

0000000000401ba0 <pathconf@plt>:
  401ba0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #336]
  401ba8:	add	x16, x16, #0x150
  401bac:	br	x17

0000000000401bb0 <isalpha@plt>:
  401bb0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #344]
  401bb8:	add	x16, x16, #0x158
  401bbc:	br	x17

0000000000401bc0 <time@plt>:
  401bc0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #352]
  401bc8:	add	x16, x16, #0x160
  401bcc:	br	x17

0000000000401bd0 <_ZdaPv@plt>:
  401bd0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #360]
  401bd8:	add	x16, x16, #0x168
  401bdc:	br	x17

0000000000401be0 <__errno_location@plt>:
  401be0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #368]
  401be8:	add	x16, x16, #0x170
  401bec:	br	x17

0000000000401bf0 <wcwidth@plt>:
  401bf0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #376]
  401bf8:	add	x16, x16, #0x178
  401bfc:	br	x17

0000000000401c00 <fopen@plt>:
  401c00:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #384]
  401c08:	add	x16, x16, #0x180
  401c0c:	br	x17

0000000000401c10 <strcmp@plt>:
  401c10:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #392]
  401c18:	add	x16, x16, #0x188
  401c1c:	br	x17

0000000000401c20 <isdigit@plt>:
  401c20:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #400]
  401c28:	add	x16, x16, #0x190
  401c2c:	br	x17

0000000000401c30 <write@plt>:
  401c30:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #408]
  401c38:	add	x16, x16, #0x198
  401c3c:	br	x17

0000000000401c40 <malloc@plt>:
  401c40:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #416]
  401c48:	add	x16, x16, #0x1a0
  401c4c:	br	x17

0000000000401c50 <ispunct@plt>:
  401c50:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #424]
  401c58:	add	x16, x16, #0x1a8
  401c5c:	br	x17

0000000000401c60 <iscntrl@plt>:
  401c60:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #432]
  401c68:	add	x16, x16, #0x1b0
  401c6c:	br	x17

0000000000401c70 <abort@plt>:
  401c70:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #440]
  401c78:	add	x16, x16, #0x1b8
  401c7c:	br	x17

0000000000401c80 <getenv@plt>:
  401c80:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #448]
  401c88:	add	x16, x16, #0x1c0
  401c8c:	br	x17

0000000000401c90 <strcasecmp@plt>:
  401c90:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #456]
  401c98:	add	x16, x16, #0x1c8
  401c9c:	br	x17

0000000000401ca0 <__gxx_personality_v0@plt>:
  401ca0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #464]
  401ca8:	add	x16, x16, #0x1d0
  401cac:	br	x17

0000000000401cb0 <tan@plt>:
  401cb0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #472]
  401cb8:	add	x16, x16, #0x1d8
  401cbc:	br	x17

0000000000401cc0 <exit@plt>:
  401cc0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #480]
  401cc8:	add	x16, x16, #0x1e0
  401ccc:	br	x17

0000000000401cd0 <fwrite@plt>:
  401cd0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401cd4:	ldr	x17, [x16, #488]
  401cd8:	add	x16, x16, #0x1e8
  401cdc:	br	x17

0000000000401ce0 <_Unwind_Resume@plt>:
  401ce0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401ce4:	ldr	x17, [x16, #496]
  401ce8:	add	x16, x16, #0x1f0
  401cec:	br	x17

0000000000401cf0 <ferror@plt>:
  401cf0:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401cf4:	ldr	x17, [x16, #504]
  401cf8:	add	x16, x16, #0x1f8
  401cfc:	br	x17

0000000000401d00 <fdopen@plt>:
  401d00:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401d04:	ldr	x17, [x16, #512]
  401d08:	add	x16, x16, #0x200
  401d0c:	br	x17

0000000000401d10 <__gmon_start__@plt>:
  401d10:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401d14:	ldr	x17, [x16, #520]
  401d18:	add	x16, x16, #0x208
  401d1c:	br	x17

0000000000401d20 <__cxa_pure_virtual@plt>:
  401d20:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401d24:	ldr	x17, [x16, #528]
  401d28:	add	x16, x16, #0x210
  401d2c:	br	x17

0000000000401d30 <setbuf@plt>:
  401d30:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401d34:	ldr	x17, [x16, #536]
  401d38:	add	x16, x16, #0x218
  401d3c:	br	x17

0000000000401d40 <bcmp@plt>:
  401d40:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401d44:	ldr	x17, [x16, #544]
  401d48:	add	x16, x16, #0x220
  401d4c:	br	x17

0000000000401d50 <strcat@plt>:
  401d50:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401d54:	ldr	x17, [x16, #552]
  401d58:	add	x16, x16, #0x228
  401d5c:	br	x17

0000000000401d60 <fseek@plt>:
  401d60:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401d64:	ldr	x17, [x16, #560]
  401d68:	add	x16, x16, #0x230
  401d6c:	br	x17

0000000000401d70 <printf@plt>:
  401d70:	adrp	x16, 434000 <_Znam@GLIBCXX_3.4>
  401d74:	ldr	x17, [x16, #568]
  401d78:	add	x16, x16, #0x238
  401d7c:	br	x17

Disassembly of section .text:

0000000000401d80 <_Znwm@@Base-0x16030>:
  401d80:	stp	x29, x30, [sp, #-16]!
  401d84:	mov	x29, sp
  401d88:	adrp	x0, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401d8c:	add	x0, x0, #0xea8
  401d90:	bl	412654 <printf@plt+0x108e4>
  401d94:	ldp	x29, x30, [sp], #16
  401d98:	ret
  401d9c:	stp	x29, x30, [sp, #-32]!
  401da0:	str	x19, [sp, #16]
  401da4:	mov	x29, sp
  401da8:	adrp	x19, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401dac:	add	x19, x19, #0xeb0
  401db0:	mov	x0, x19
  401db4:	bl	418880 <_ZdlPvm@@Base+0xa34>
  401db8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x1b4>
  401dbc:	adrp	x2, 434000 <_Znam@GLIBCXX_3.4>
  401dc0:	add	x0, x0, #0x9f8
  401dc4:	add	x2, x2, #0x248
  401dc8:	mov	x1, x19
  401dcc:	bl	401b80 <__cxa_atexit@plt>
  401dd0:	ldr	x19, [sp, #16]
  401dd4:	ldp	x29, x30, [sp], #32
  401dd8:	ret
  401ddc:	stp	x29, x30, [sp, #-32]!
  401de0:	str	x19, [sp, #16]
  401de4:	mov	x29, sp
  401de8:	adrp	x19, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401dec:	add	x19, x19, #0xec0
  401df0:	mov	x0, x19
  401df4:	bl	418880 <_ZdlPvm@@Base+0xa34>
  401df8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x1b4>
  401dfc:	adrp	x2, 434000 <_Znam@GLIBCXX_3.4>
  401e00:	add	x0, x0, #0x9f8
  401e04:	add	x2, x2, #0x248
  401e08:	mov	x1, x19
  401e0c:	bl	401b80 <__cxa_atexit@plt>
  401e10:	ldr	x19, [sp, #16]
  401e14:	ldp	x29, x30, [sp], #32
  401e18:	ret
  401e1c:	stp	x29, x30, [sp, #-16]!
  401e20:	mov	x29, sp
  401e24:	bl	401d80 <printf@plt+0x10>
  401e28:	bl	401d9c <printf@plt+0x2c>
  401e2c:	bl	401ddc <printf@plt+0x6c>
  401e30:	ldp	x29, x30, [sp], #16
  401e34:	ret
  401e38:	stp	x29, x30, [sp, #-16]!
  401e3c:	mov	x29, sp
  401e40:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x1168>
  401e44:	add	x0, x0, #0xf13
  401e48:	bl	412654 <printf@plt+0x108e4>
  401e4c:	ldp	x29, x30, [sp], #16
  401e50:	ret
  401e54:	stp	x29, x30, [sp, #-16]!
  401e58:	mov	x29, sp
  401e5c:	bl	401e38 <printf@plt+0xc8>
  401e60:	ldp	x29, x30, [sp], #16
  401e64:	ret
  401e68:	stp	x29, x30, [sp, #-16]!
  401e6c:	mov	x29, sp
  401e70:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x1168>
  401e74:	add	x0, x0, #0xf14
  401e78:	bl	412654 <printf@plt+0x108e4>
  401e7c:	ldp	x29, x30, [sp], #16
  401e80:	ret
  401e84:	stp	x29, x30, [sp, #-16]!
  401e88:	mov	x29, sp
  401e8c:	bl	401e68 <printf@plt+0xf8>
  401e90:	ldp	x29, x30, [sp], #16
  401e94:	ret
  401e98:	stp	x29, x30, [sp, #-16]!
  401e9c:	mov	x29, sp
  401ea0:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x1168>
  401ea4:	add	x0, x0, #0xf15
  401ea8:	bl	412654 <printf@plt+0x108e4>
  401eac:	ldp	x29, x30, [sp], #16
  401eb0:	ret
  401eb4:	stp	x29, x30, [sp, #-16]!
  401eb8:	mov	x29, sp
  401ebc:	bl	401e98 <printf@plt+0x128>
  401ec0:	ldp	x29, x30, [sp], #16
  401ec4:	ret
  401ec8:	stp	x29, x30, [sp, #-16]!
  401ecc:	mov	x29, sp
  401ed0:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x1168>
  401ed4:	add	x0, x0, #0xf58
  401ed8:	bl	412654 <printf@plt+0x108e4>
  401edc:	ldp	x29, x30, [sp], #16
  401ee0:	ret
  401ee4:	stp	x29, x30, [sp, #-16]!
  401ee8:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  401eec:	ldr	x1, [x8, #4072]
  401ef0:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x1168>
  401ef4:	add	x0, x0, #0xf60
  401ef8:	mov	x29, sp
  401efc:	bl	40bfe4 <printf@plt+0xa274>
  401f00:	ldp	x29, x30, [sp], #16
  401f04:	ret
  401f08:	stp	x29, x30, [sp, #-16]!
  401f0c:	mov	x29, sp
  401f10:	bl	401ec8 <printf@plt+0x158>
  401f14:	bl	401ee4 <printf@plt+0x174>
  401f18:	ldp	x29, x30, [sp], #16
  401f1c:	ret
  401f20:	stp	x29, x30, [sp, #-16]!
  401f24:	mov	x29, sp
  401f28:	bl	412654 <printf@plt+0x108e4>
  401f2c:	ldp	x29, x30, [sp], #16
  401f30:	ret
  401f34:	stp	x29, x30, [sp, #-16]!
  401f38:	mov	x29, sp
  401f3c:	bl	401f20 <printf@plt+0x1b0>
  401f40:	ldp	x29, x30, [sp], #16
  401f44:	ret
  401f48:	stp	x29, x30, [sp, #-16]!
  401f4c:	mov	x29, sp
  401f50:	adrp	x0, 438000 <stderr@@GLIBC_2.17+0x2168>
  401f54:	add	x0, x0, #0xaa0
  401f58:	bl	412654 <printf@plt+0x108e4>
  401f5c:	ldp	x29, x30, [sp], #16
  401f60:	ret
  401f64:	stp	x29, x30, [sp, #-16]!
  401f68:	mov	x29, sp
  401f6c:	adrp	x0, 438000 <stderr@@GLIBC_2.17+0x2168>
  401f70:	add	x0, x0, #0xaa1
  401f74:	bl	417e64 <_ZdlPvm@@Base+0x18>
  401f78:	ldp	x29, x30, [sp], #16
  401f7c:	ret
  401f80:	stp	x29, x30, [sp, #-16]!
  401f84:	mov	x29, sp
  401f88:	bl	401f48 <printf@plt+0x1d8>
  401f8c:	bl	401f64 <printf@plt+0x1f4>
  401f90:	ldp	x29, x30, [sp], #16
  401f94:	ret
  401f98:	stp	x29, x30, [sp, #-32]!
  401f9c:	str	x19, [sp, #16]
  401fa0:	mov	x29, sp
  401fa4:	adrp	x19, 438000 <stderr@@GLIBC_2.17+0x2168>
  401fa8:	add	x19, x19, #0xaa8
  401fac:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  401fb0:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x51b4>
  401fb4:	add	x1, x1, #0x556
  401fb8:	add	x2, x2, #0x566
  401fbc:	mov	x0, x19
  401fc0:	mov	w3, wzr
  401fc4:	mov	w4, wzr
  401fc8:	bl	4181cc <_ZdlPvm@@Base+0x380>
  401fcc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x1b4>
  401fd0:	adrp	x2, 434000 <_Znam@GLIBCXX_3.4>
  401fd4:	add	x0, x0, #0x368
  401fd8:	add	x2, x2, #0x248
  401fdc:	mov	x1, x19
  401fe0:	bl	401b80 <__cxa_atexit@plt>
  401fe4:	ldr	x19, [sp, #16]
  401fe8:	ldp	x29, x30, [sp], #32
  401fec:	ret
  401ff0:	stp	x29, x30, [sp, #-16]!
  401ff4:	mov	x29, sp
  401ff8:	bl	401f98 <printf@plt+0x228>
  401ffc:	ldp	x29, x30, [sp], #16
  402000:	ret
  402004:	stp	x29, x30, [sp, #-32]!
  402008:	str	x19, [sp, #16]
  40200c:	mov	x29, sp
  402010:	adrp	x19, 438000 <stderr@@GLIBC_2.17+0x2168>
  402014:	add	x19, x19, #0xb58
  402018:	mov	x0, x19
  40201c:	bl	416c34 <printf@plt+0x14ec4>
  402020:	adrp	x0, 416000 <printf@plt+0x14290>
  402024:	adrp	x2, 434000 <_Znam@GLIBCXX_3.4>
  402028:	add	x0, x0, #0xc8c
  40202c:	add	x2, x2, #0x248
  402030:	mov	x1, x19
  402034:	bl	401b80 <__cxa_atexit@plt>
  402038:	ldr	x19, [sp, #16]
  40203c:	ldp	x29, x30, [sp], #32
  402040:	ret
  402044:	stp	x29, x30, [sp, #-16]!
  402048:	mov	x29, sp
  40204c:	bl	4170b0 <printf@plt+0x15340>
  402050:	ldp	x29, x30, [sp], #16
  402054:	ret
  402058:	stp	x29, x30, [sp, #-16]!
  40205c:	mov	x29, sp
  402060:	bl	402004 <printf@plt+0x294>
  402064:	bl	402044 <printf@plt+0x2d4>
  402068:	ldp	x29, x30, [sp], #16
  40206c:	ret
  402070:	stp	x29, x30, [sp, #-32]!
  402074:	str	x19, [sp, #16]
  402078:	mov	x29, sp
  40207c:	adrp	x19, 438000 <stderr@@GLIBC_2.17+0x2168>
  402080:	add	x19, x19, #0xb98
  402084:	mov	x0, x19
  402088:	bl	417a3c <printf@plt+0x15ccc>
  40208c:	adrp	x0, 417000 <printf@plt+0x15290>
  402090:	adrp	x2, 434000 <_Znam@GLIBCXX_3.4>
  402094:	add	x0, x0, #0xaa4
  402098:	add	x2, x2, #0x248
  40209c:	mov	x1, x19
  4020a0:	bl	401b80 <__cxa_atexit@plt>
  4020a4:	ldr	x19, [sp, #16]
  4020a8:	ldp	x29, x30, [sp], #32
  4020ac:	ret
  4020b0:	stp	x29, x30, [sp, #-16]!
  4020b4:	mov	x29, sp
  4020b8:	bl	402070 <printf@plt+0x300>
  4020bc:	ldp	x29, x30, [sp], #16
  4020c0:	ret
  4020c4:	stp	x29, x30, [sp, #-16]!
  4020c8:	mov	x29, sp
  4020cc:	bl	417e64 <_ZdlPvm@@Base+0x18>
  4020d0:	ldp	x29, x30, [sp], #16
  4020d4:	ret
  4020d8:	stp	x29, x30, [sp, #-16]!
  4020dc:	mov	x29, sp
  4020e0:	bl	4020c4 <printf@plt+0x354>
  4020e4:	ldp	x29, x30, [sp], #16
  4020e8:	ret
  4020ec:	stp	x29, x30, [sp, #-16]!
  4020f0:	adrp	x0, 439000 <stderr@@GLIBC_2.17+0x3168>
  4020f4:	add	x0, x0, #0xfd8
  4020f8:	mov	x29, sp
  4020fc:	bl	41254c <printf@plt+0x107dc>
  402100:	ldp	x29, x30, [sp], #16
  402104:	ret
  402108:	stp	x29, x30, [sp, #-16]!
  40210c:	mov	x29, sp
  402110:	adrp	x0, 439000 <stderr@@GLIBC_2.17+0x3168>
  402114:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  402118:	add	x0, x0, #0xfe0
  40211c:	add	x1, x1, #0x256
  402120:	mov	w2, wzr
  402124:	bl	4193a8 <_ZdlPvm@@Base+0x155c>
  402128:	ldp	x29, x30, [sp], #16
  40212c:	ret
  402130:	stp	x29, x30, [sp, #-16]!
  402134:	mov	x29, sp
  402138:	adrp	x0, 439000 <stderr@@GLIBC_2.17+0x3168>
  40213c:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x61b4>
  402140:	add	x0, x0, #0xfe8
  402144:	add	x1, x1, #0x4f7
  402148:	mov	w2, wzr
  40214c:	bl	4193a8 <_ZdlPvm@@Base+0x155c>
  402150:	ldp	x29, x30, [sp], #16
  402154:	ret
  402158:	stp	x29, x30, [sp, #-16]!
  40215c:	mov	x29, sp
  402160:	bl	4020ec <printf@plt+0x37c>
  402164:	bl	402108 <printf@plt+0x398>
  402168:	bl	402130 <printf@plt+0x3c0>
  40216c:	ldp	x29, x30, [sp], #16
  402170:	ret
  402174:	stp	x29, x30, [sp, #-16]!
  402178:	mov	x29, sp
  40217c:	bl	419790 <_ZdlPvm@@Base+0x1944>
  402180:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b4>
  402184:	adrp	x1, 43a000 <stderr@@GLIBC_2.17+0x4168>
  402188:	adrp	x2, 434000 <_Znam@GLIBCXX_3.4>
  40218c:	add	x0, x0, #0x8b4
  402190:	add	x1, x1, #0x4
  402194:	add	x2, x2, #0x248
  402198:	bl	401b80 <__cxa_atexit@plt>
  40219c:	ldp	x29, x30, [sp], #16
  4021a0:	ret
  4021a4:	stp	x29, x30, [sp, #-16]!
  4021a8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x11b4>
  4021ac:	adrp	x1, 43a000 <stderr@@GLIBC_2.17+0x4168>
  4021b0:	adrp	x2, 434000 <_Znam@GLIBCXX_3.4>
  4021b4:	add	x0, x0, #0x97c
  4021b8:	add	x1, x1, #0x10
  4021bc:	add	x2, x2, #0x248
  4021c0:	mov	x29, sp
  4021c4:	bl	401b80 <__cxa_atexit@plt>
  4021c8:	ldp	x29, x30, [sp], #16
  4021cc:	ret
  4021d0:	stp	x29, x30, [sp, #-16]!
  4021d4:	mov	x29, sp
  4021d8:	bl	402174 <printf@plt+0x404>
  4021dc:	bl	4021a4 <printf@plt+0x434>
  4021e0:	ldp	x29, x30, [sp], #16
  4021e4:	ret
  4021e8:	stp	x29, x30, [sp, #-16]!
  4021ec:	mov	x29, sp
  4021f0:	adrp	x0, 43a000 <stderr@@GLIBC_2.17+0x4168>
  4021f4:	add	x0, x0, #0x11
  4021f8:	bl	412654 <printf@plt+0x108e4>
  4021fc:	ldp	x29, x30, [sp], #16
  402200:	ret
  402204:	stp	x29, x30, [sp, #-16]!
  402208:	mov	x29, sp
  40220c:	bl	4021e8 <printf@plt+0x478>
  402210:	ldp	x29, x30, [sp], #16
  402214:	ret
  402218:	mov	x29, #0x0                   	// #0
  40221c:	mov	x30, #0x0                   	// #0
  402220:	mov	x5, x0
  402224:	ldr	x1, [sp]
  402228:	add	x2, sp, #0x8
  40222c:	mov	x6, sp
  402230:	movz	x0, #0x0, lsl #48
  402234:	movk	x0, #0x0, lsl #32
  402238:	movk	x0, #0x40, lsl #16
  40223c:	movk	x0, #0xbd18
  402240:	movz	x3, #0x0, lsl #48
  402244:	movk	x3, #0x0, lsl #32
  402248:	movk	x3, #0x41, lsl #16
  40224c:	movk	x3, #0x9ce8
  402250:	movz	x4, #0x0, lsl #48
  402254:	movk	x4, #0x0, lsl #32
  402258:	movk	x4, #0x41, lsl #16
  40225c:	movk	x4, #0x9d68
  402260:	bl	401ac0 <__libc_start_main@plt>
  402264:	bl	401c70 <abort@plt>
  402268:	adrp	x0, 433000 <_ZdlPvm@@Base+0x1b1b4>
  40226c:	ldr	x0, [x0, #4064]
  402270:	cbz	x0, 402278 <printf@plt+0x508>
  402274:	b	401d10 <__gmon_start__@plt>
  402278:	ret
  40227c:	nop
  402280:	adrp	x0, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402284:	add	x0, x0, #0xe88
  402288:	adrp	x1, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40228c:	add	x1, x1, #0xe88
  402290:	cmp	x1, x0
  402294:	b.eq	4022ac <printf@plt+0x53c>  // b.none
  402298:	adrp	x1, 419000 <_ZdlPvm@@Base+0x11b4>
  40229c:	ldr	x1, [x1, #3464]
  4022a0:	cbz	x1, 4022ac <printf@plt+0x53c>
  4022a4:	mov	x16, x1
  4022a8:	br	x16
  4022ac:	ret
  4022b0:	adrp	x0, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4022b4:	add	x0, x0, #0xe88
  4022b8:	adrp	x1, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4022bc:	add	x1, x1, #0xe88
  4022c0:	sub	x1, x1, x0
  4022c4:	lsr	x2, x1, #63
  4022c8:	add	x1, x2, x1, asr #3
  4022cc:	cmp	xzr, x1, asr #1
  4022d0:	asr	x1, x1, #1
  4022d4:	b.eq	4022ec <printf@plt+0x57c>  // b.none
  4022d8:	adrp	x2, 419000 <_ZdlPvm@@Base+0x11b4>
  4022dc:	ldr	x2, [x2, #3472]
  4022e0:	cbz	x2, 4022ec <printf@plt+0x57c>
  4022e4:	mov	x16, x2
  4022e8:	br	x16
  4022ec:	ret
  4022f0:	stp	x29, x30, [sp, #-32]!
  4022f4:	mov	x29, sp
  4022f8:	str	x19, [sp, #16]
  4022fc:	adrp	x19, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402300:	ldrb	w0, [x19, #3744]
  402304:	cbnz	w0, 402314 <printf@plt+0x5a4>
  402308:	bl	402280 <printf@plt+0x510>
  40230c:	mov	w0, #0x1                   	// #1
  402310:	strb	w0, [x19, #3744]
  402314:	ldr	x19, [sp, #16]
  402318:	ldp	x29, x30, [sp], #32
  40231c:	ret
  402320:	b	4022b0 <printf@plt+0x540>
  402324:	ret
  402328:	stp	x29, x30, [sp, #-16]!
  40232c:	mov	x29, sp
  402330:	add	x8, x0, #0x18
  402334:	str	x1, [x0]
  402338:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40233c:	stp	xzr, xzr, [x0, #8]
  402340:	add	x1, x1, #0x256
  402344:	mov	x0, x8
  402348:	bl	418924 <_ZdlPvm@@Base+0xad8>
  40234c:	ldp	x29, x30, [sp], #16
  402350:	ret
  402354:	stp	xzr, xzr, [x0]
  402358:	str	xzr, [x0, #16]
  40235c:	ret
  402360:	ldr	x8, [x0, #16]
  402364:	cbz	x8, 402370 <printf@plt+0x600>
  402368:	ldr	x0, [x8]
  40236c:	ret
  402370:	mov	x0, xzr
  402374:	ret
  402378:	ldr	x8, [x0]
  40237c:	str	x8, [x0, #16]
  402380:	ret
  402384:	ldr	x8, [x0, #16]
  402388:	cbz	x8, 402394 <printf@plt+0x624>
  40238c:	ldr	x8, [x8, #8]
  402390:	str	x8, [x0, #16]
  402394:	ret
  402398:	stp	x29, x30, [sp, #-48]!
  40239c:	stp	x22, x21, [sp, #16]
  4023a0:	stp	x20, x19, [sp, #32]
  4023a4:	mov	x29, sp
  4023a8:	ldr	x22, [x0]
  4023ac:	mov	x20, x0
  4023b0:	mov	w0, #0x28                  	// #40
  4023b4:	mov	x21, x1
  4023b8:	bl	417db0 <_Znwm@@Base>
  4023bc:	mov	x19, x0
  4023c0:	cbz	x22, 4023dc <printf@plt+0x66c>
  4023c4:	mov	x0, x19
  4023c8:	mov	x1, x21
  4023cc:	bl	402328 <printf@plt+0x5b8>
  4023d0:	ldr	x8, [x20, #8]
  4023d4:	str	x19, [x8, #8]
  4023d8:	b	4023ec <printf@plt+0x67c>
  4023dc:	mov	x0, x19
  4023e0:	mov	x1, x21
  4023e4:	bl	402328 <printf@plt+0x5b8>
  4023e8:	str	x19, [x20]
  4023ec:	mov	x8, x19
  4023f0:	stp	x19, x8, [x20, #8]
  4023f4:	ldp	x20, x19, [sp, #32]
  4023f8:	ldp	x22, x21, [sp, #16]
  4023fc:	ldp	x29, x30, [sp], #48
  402400:	ret
  402404:	b	402408 <printf@plt+0x698>
  402408:	mov	x20, x0
  40240c:	mov	x0, x19
  402410:	bl	417e34 <_ZdlPv@@Base>
  402414:	mov	x0, x20
  402418:	bl	401ce0 <_Unwind_Resume@plt>
  40241c:	stp	x29, x30, [sp, #-32]!
  402420:	str	x19, [sp, #16]
  402424:	mov	x29, sp
  402428:	ldr	x8, [x0, #16]
  40242c:	cbz	x8, 402448 <printf@plt+0x6d8>
  402430:	mov	x19, x0
  402434:	add	x0, x8, #0x18
  402438:	bl	418a28 <_ZdlPvm@@Base+0xbdc>
  40243c:	ldr	x8, [x19, #16]
  402440:	mov	w9, #0x1                   	// #1
  402444:	str	w9, [x8, #16]
  402448:	ldr	x19, [sp, #16]
  40244c:	ldp	x29, x30, [sp], #32
  402450:	ret
  402454:	ldr	x8, [x0, #16]
  402458:	cbz	x8, 402464 <printf@plt+0x6f4>
  40245c:	mov	w9, #0x1                   	// #1
  402460:	str	w9, [x8, #20]
  402464:	ret
  402468:	ldr	x8, [x0, #16]
  40246c:	cbz	x8, 402478 <printf@plt+0x708>
  402470:	ldr	w0, [x8, #20]
  402474:	ret
  402478:	mov	w0, wzr
  40247c:	ret
  402480:	ldr	x8, [x0, #16]
  402484:	cbz	x8, 402490 <printf@plt+0x720>
  402488:	ldr	w0, [x8, #16]
  40248c:	ret
  402490:	mov	w0, wzr
  402494:	ret
  402498:	stp	x29, x30, [sp, #-16]!
  40249c:	mov	x29, sp
  4024a0:	ldr	x9, [x0, #16]
  4024a4:	mov	x0, x8
  4024a8:	cbz	x9, 4024bc <printf@plt+0x74c>
  4024ac:	add	x1, x9, #0x18
  4024b0:	bl	4189b4 <_ZdlPvm@@Base+0xb68>
  4024b4:	ldp	x29, x30, [sp], #16
  4024b8:	ret
  4024bc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4024c0:	add	x1, x1, #0x256
  4024c4:	bl	418924 <_ZdlPvm@@Base+0xad8>
  4024c8:	ldp	x29, x30, [sp], #16
  4024cc:	ret
  4024d0:	stp	x29, x30, [sp, #-16]!
  4024d4:	mov	x29, sp
  4024d8:	ldr	x9, [x0, #16]
  4024dc:	mov	x0, x8
  4024e0:	cbz	x9, 4024fc <printf@plt+0x78c>
  4024e4:	ldr	x8, [x9, #8]
  4024e8:	cbz	x8, 4024fc <printf@plt+0x78c>
  4024ec:	add	x1, x8, #0x18
  4024f0:	bl	4189b4 <_ZdlPvm@@Base+0xb68>
  4024f4:	ldp	x29, x30, [sp], #16
  4024f8:	ret
  4024fc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  402500:	add	x1, x1, #0x256
  402504:	bl	418924 <_ZdlPvm@@Base+0xad8>
  402508:	ldp	x29, x30, [sp], #16
  40250c:	ret
  402510:	stp	x29, x30, [sp, #-16]!
  402514:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  402518:	str	xzr, [x0], #24
  40251c:	ldr	x1, [x8, #4072]
  402520:	mov	x29, sp
  402524:	bl	40bfe4 <printf@plt+0xa274>
  402528:	ldp	x29, x30, [sp], #16
  40252c:	ret
  402530:	str	x1, [x0]
  402534:	stp	w2, w5, [x0, #8]
  402538:	stp	w3, w4, [x0, #16]
  40253c:	ldr	x8, [x6, #32]
  402540:	ldp	q1, q0, [x6]
  402544:	str	x8, [x0, #56]
  402548:	stur	q0, [x0, #40]
  40254c:	stur	q1, [x0, #24]
  402550:	ret
  402554:	stp	x29, x30, [sp, #-16]!
  402558:	mov	x29, sp
  40255c:	ldr	x8, [x0]
  402560:	ldr	x9, [x1]
  402564:	cmp	x8, x9
  402568:	b.ne	4025b8 <printf@plt+0x848>  // b.any
  40256c:	ldr	w8, [x0, #8]
  402570:	ldr	w9, [x1, #8]
  402574:	cmp	w8, w9
  402578:	b.ne	4025b8 <printf@plt+0x848>  // b.any
  40257c:	ldr	w8, [x0, #16]
  402580:	ldr	w9, [x1, #16]
  402584:	cmp	w8, w9
  402588:	b.ne	4025b8 <printf@plt+0x848>  // b.any
  40258c:	ldr	w8, [x0, #20]
  402590:	ldr	w9, [x1, #20]
  402594:	cmp	w8, w9
  402598:	b.ne	4025b8 <printf@plt+0x848>  // b.any
  40259c:	add	x0, x0, #0x18
  4025a0:	add	x1, x1, #0x18
  4025a4:	bl	411954 <printf@plt+0xfbe4>
  4025a8:	cmp	w0, #0x0
  4025ac:	cset	w0, ne  // ne = any
  4025b0:	ldp	x29, x30, [sp], #16
  4025b4:	ret
  4025b8:	mov	w0, wzr
  4025bc:	ldp	x29, x30, [sp], #16
  4025c0:	ret
  4025c4:	stp	x29, x30, [sp, #-16]!
  4025c8:	mov	x29, sp
  4025cc:	bl	402554 <printf@plt+0x7e4>
  4025d0:	cmp	w0, #0x0
  4025d4:	cset	w0, eq  // eq = none
  4025d8:	ldp	x29, x30, [sp], #16
  4025dc:	ret
  4025e0:	str	xzr, [x0]
  4025e4:	str	wzr, [x0, #8]
  4025e8:	str	xzr, [x0, #16]
  4025ec:	ret
  4025f0:	stp	x29, x30, [sp, #-32]!
  4025f4:	str	x19, [sp, #16]
  4025f8:	mov	x29, sp
  4025fc:	mov	w8, w1
  402600:	mov	x19, x0
  402604:	str	wzr, [x0, #8]
  402608:	str	xzr, [x0, #16]
  40260c:	mov	w1, #0x100                 	// #256
  402610:	mov	w0, w8
  402614:	bl	402630 <printf@plt+0x8c0>
  402618:	sxtw	x0, w0
  40261c:	bl	401900 <_Znam@plt>
  402620:	str	x0, [x19]
  402624:	ldr	x19, [sp, #16]
  402628:	ldp	x29, x30, [sp], #32
  40262c:	ret
  402630:	cmp	w0, w1
  402634:	csel	w0, w0, w1, gt
  402638:	ret
  40263c:	stp	x29, x30, [sp, #-16]!
  402640:	ldr	x0, [x0]
  402644:	mov	x29, sp
  402648:	cbz	x0, 402650 <printf@plt+0x8e0>
  40264c:	bl	401bd0 <_ZdaPv@plt>
  402650:	ldp	x29, x30, [sp], #16
  402654:	ret
  402658:	stp	xzr, xzr, [x0]
  40265c:	ret
  402660:	stp	x29, x30, [sp, #-32]!
  402664:	stp	x20, x19, [sp, #16]
  402668:	ldr	x20, [x0]
  40266c:	mov	x29, sp
  402670:	cbz	x20, 402698 <printf@plt+0x928>
  402674:	mov	x19, x0
  402678:	ldr	x8, [x20, #16]
  40267c:	mov	x0, x20
  402680:	str	x8, [x19]
  402684:	bl	40263c <printf@plt+0x8cc>
  402688:	mov	x0, x20
  40268c:	bl	417e34 <_ZdlPv@@Base>
  402690:	ldr	x20, [x19]
  402694:	cbnz	x20, 402678 <printf@plt+0x908>
  402698:	ldp	x20, x19, [sp, #16]
  40269c:	ldp	x29, x30, [sp], #32
  4026a0:	ret
  4026a4:	stp	x29, x30, [sp, #-48]!
  4026a8:	stp	x22, x21, [sp, #16]
  4026ac:	stp	x20, x19, [sp, #32]
  4026b0:	mov	x29, sp
  4026b4:	mov	x19, x0
  4026b8:	mov	x0, xzr
  4026bc:	cbz	x1, 402778 <printf@plt+0xa08>
  4026c0:	mov	w20, w2
  4026c4:	cbz	w2, 402778 <printf@plt+0xa08>
  4026c8:	ldr	x8, [x19, #8]
  4026cc:	mov	x21, x1
  4026d0:	cbz	x8, 40270c <printf@plt+0x99c>
  4026d4:	ldr	w8, [x8, #8]
  4026d8:	add	w8, w20, w8
  4026dc:	add	w8, w8, #0x1
  4026e0:	cmp	w8, #0x101
  4026e4:	b.cc	402724 <printf@plt+0x9b4>  // b.lo, b.ul, b.last
  4026e8:	mov	w0, #0x18                  	// #24
  4026ec:	bl	417db0 <_Znwm@@Base>
  4026f0:	mov	x22, x0
  4026f4:	add	w1, w20, #0x1
  4026f8:	bl	4025f0 <printf@plt+0x880>
  4026fc:	ldr	x8, [x19, #8]
  402700:	str	x22, [x8, #16]
  402704:	str	x22, [x19, #8]
  402708:	b	402724 <printf@plt+0x9b4>
  40270c:	mov	w0, #0x18                  	// #24
  402710:	bl	417db0 <_Znwm@@Base>
  402714:	mov	x22, x0
  402718:	add	w1, w20, #0x1
  40271c:	bl	4025f0 <printf@plt+0x880>
  402720:	stp	x22, x22, [x19]
  402724:	ldr	x8, [x19, #8]
  402728:	ldr	w8, [x8, #8]
  40272c:	ldrb	w9, [x21], #1
  402730:	ldr	x10, [x19, #8]
  402734:	subs	w20, w20, #0x1
  402738:	ldr	x11, [x10]
  40273c:	ldrsw	x10, [x10, #8]
  402740:	strb	w9, [x11, x10]
  402744:	ldr	x9, [x19, #8]
  402748:	ldrsw	x10, [x9, #8]
  40274c:	add	x10, x10, #0x1
  402750:	str	w10, [x9, #8]
  402754:	b.ne	40272c <printf@plt+0x9bc>  // b.any
  402758:	ldr	x9, [x9]
  40275c:	strb	wzr, [x9, x10]
  402760:	ldr	x9, [x19, #8]
  402764:	ldr	w10, [x9, #8]
  402768:	ldr	x11, [x9]
  40276c:	add	w10, w10, #0x1
  402770:	add	x0, x11, x8
  402774:	str	w10, [x9, #8]
  402778:	ldp	x20, x19, [sp, #32]
  40277c:	ldp	x22, x21, [sp, #16]
  402780:	ldp	x29, x30, [sp], #48
  402784:	ret
  402788:	b	40278c <printf@plt+0xa1c>
  40278c:	mov	x19, x0
  402790:	mov	x0, x22
  402794:	bl	417e34 <_ZdlPv@@Base>
  402798:	mov	x0, x19
  40279c:	bl	401ce0 <_Unwind_Resume@plt>
  4027a0:	stp	x29, x30, [sp, #-48]!
  4027a4:	str	x21, [sp, #16]
  4027a8:	stp	x20, x19, [sp, #32]
  4027ac:	mov	x29, sp
  4027b0:	mov	x20, x0
  4027b4:	mov	x0, x1
  4027b8:	mov	x19, x1
  4027bc:	bl	40bff0 <printf@plt+0xa280>
  4027c0:	mov	x21, x0
  4027c4:	mov	x0, x19
  4027c8:	bl	40bff8 <printf@plt+0xa288>
  4027cc:	mov	w2, w0
  4027d0:	mov	x0, x20
  4027d4:	mov	x1, x21
  4027d8:	bl	4026a4 <printf@plt+0x934>
  4027dc:	ldp	x20, x19, [sp, #32]
  4027e0:	ldr	x21, [sp, #16]
  4027e4:	ldp	x29, x30, [sp], #48
  4027e8:	ret
  4027ec:	ldrb	w9, [sp, #24]
  4027f0:	ldrb	w10, [sp, #16]
  4027f4:	ldrb	w11, [sp, #8]
  4027f8:	ldrb	w12, [sp]
  4027fc:	ldr	w8, [sp, #32]
  402800:	ldp	q0, q1, [x1]
  402804:	ldp	q2, q3, [x1, #32]
  402808:	and	w12, w12, #0x1
  40280c:	and	w11, w11, #0x1
  402810:	and	w10, w10, #0x1
  402814:	and	w9, w9, #0x1
  402818:	str	x2, [x0, #64]
  40281c:	stp	w3, w4, [x0, #72]
  402820:	stp	w5, w6, [x0, #80]
  402824:	stp	q2, q3, [x0, #32]
  402828:	stp	q0, q1, [x0]
  40282c:	stp	w7, w12, [x0, #88]
  402830:	stp	w11, w10, [x0, #96]
  402834:	stp	w9, w8, [x0, #104]
  402838:	str	xzr, [x0, #112]
  40283c:	ret
  402840:	stp	x29, x30, [sp, #-32]!
  402844:	str	x19, [sp, #16]
  402848:	mov	x29, sp
  40284c:	mov	x19, x0
  402850:	bl	402510 <printf@plt+0x7a0>
  402854:	mov	x8, #0xffffffffffffffff    	// #-1
  402858:	str	xzr, [x19, #64]
  40285c:	str	wzr, [x19, #72]
  402860:	str	wzr, [x19, #92]
  402864:	stur	xzr, [x19, #108]
  402868:	stur	xzr, [x19, #100]
  40286c:	stur	x8, [x19, #76]
  402870:	stur	x8, [x19, #84]
  402874:	str	wzr, [x19, #116]
  402878:	ldr	x19, [sp, #16]
  40287c:	ldp	x29, x30, [sp], #32
  402880:	ret
  402884:	stp	x29, x30, [sp, #-32]!
  402888:	stp	x20, x19, [sp, #16]
  40288c:	ldr	x20, [x0, #112]
  402890:	mov	x19, x0
  402894:	mov	x29, sp
  402898:	cbz	x20, 4028ac <printf@plt+0xb3c>
  40289c:	mov	x0, x20
  4028a0:	bl	40c72c <printf@plt+0xa9bc>
  4028a4:	mov	x0, x20
  4028a8:	bl	417e34 <_ZdlPv@@Base>
  4028ac:	mov	x0, x19
  4028b0:	bl	40c000 <printf@plt+0xa290>
  4028b4:	ldp	x20, x19, [sp, #16]
  4028b8:	ldp	x29, x30, [sp], #32
  4028bc:	ret
  4028c0:	sub	sp, sp, #0x90
  4028c4:	stp	x29, x30, [sp, #48]
  4028c8:	str	x27, [sp, #64]
  4028cc:	stp	x26, x25, [sp, #80]
  4028d0:	stp	x24, x23, [sp, #96]
  4028d4:	stp	x22, x21, [sp, #112]
  4028d8:	stp	x20, x19, [sp, #128]
  4028dc:	add	x29, sp, #0x30
  4028e0:	mov	x26, x0
  4028e4:	mov	w0, #0x78                  	// #120
  4028e8:	mov	w19, w7
  4028ec:	mov	w20, w6
  4028f0:	mov	w21, w5
  4028f4:	mov	w22, w4
  4028f8:	mov	w23, w3
  4028fc:	mov	x24, x2
  402900:	mov	x25, x1
  402904:	bl	417db0 <_Znwm@@Base>
  402908:	mov	x1, x25
  40290c:	mov	x2, x24
  402910:	mov	w3, w23
  402914:	mov	w4, w22
  402918:	mov	w5, w21
  40291c:	mov	w6, w20
  402920:	mov	w7, w19
  402924:	mov	x27, x0
  402928:	str	wzr, [sp, #32]
  40292c:	strb	wzr, [sp, #24]
  402930:	strb	wzr, [sp, #16]
  402934:	strb	wzr, [sp, #8]
  402938:	strb	wzr, [sp]
  40293c:	bl	4027ec <printf@plt+0xa7c>
  402940:	ldp	q1, q0, [x27, #32]
  402944:	ldp	q3, q2, [x27]
  402948:	mov	x0, x27
  40294c:	stp	q1, q0, [x26, #32]
  402950:	stp	q3, q2, [x26]
  402954:	ldr	x8, [x27, #112]
  402958:	ldp	q1, q0, [x27, #80]
  40295c:	ldr	q2, [x27, #64]
  402960:	str	x8, [x26, #112]
  402964:	stp	q1, q0, [x26, #80]
  402968:	str	q2, [x26, #64]
  40296c:	bl	402884 <printf@plt+0xb14>
  402970:	mov	x0, x27
  402974:	bl	417e34 <_ZdlPv@@Base>
  402978:	ldp	x20, x19, [sp, #128]
  40297c:	ldp	x22, x21, [sp, #112]
  402980:	ldp	x24, x23, [sp, #96]
  402984:	ldp	x26, x25, [sp, #80]
  402988:	ldr	x27, [sp, #64]
  40298c:	ldp	x29, x30, [sp, #48]
  402990:	add	sp, sp, #0x90
  402994:	ret
  402998:	sub	sp, sp, #0x90
  40299c:	stp	x29, x30, [sp, #48]
  4029a0:	str	x27, [sp, #64]
  4029a4:	stp	x26, x25, [sp, #80]
  4029a8:	stp	x24, x23, [sp, #96]
  4029ac:	stp	x22, x21, [sp, #112]
  4029b0:	stp	x20, x19, [sp, #128]
  4029b4:	add	x29, sp, #0x30
  4029b8:	mov	x26, x0
  4029bc:	mov	w0, #0x78                  	// #120
  4029c0:	mov	w19, w7
  4029c4:	mov	w20, w6
  4029c8:	mov	w21, w5
  4029cc:	mov	w22, w4
  4029d0:	mov	w23, w3
  4029d4:	mov	x24, x2
  4029d8:	mov	x25, x1
  4029dc:	bl	417db0 <_Znwm@@Base>
  4029e0:	mov	w8, #0x1                   	// #1
  4029e4:	mov	x1, x25
  4029e8:	mov	x2, x24
  4029ec:	mov	w3, w23
  4029f0:	mov	w4, w22
  4029f4:	mov	w5, w21
  4029f8:	mov	w6, w20
  4029fc:	mov	w7, w19
  402a00:	mov	x27, x0
  402a04:	str	wzr, [sp, #32]
  402a08:	strb	wzr, [sp, #24]
  402a0c:	strb	wzr, [sp, #8]
  402a10:	strb	w8, [sp, #16]
  402a14:	strb	wzr, [sp]
  402a18:	bl	4027ec <printf@plt+0xa7c>
  402a1c:	ldp	q1, q0, [x27, #32]
  402a20:	ldp	q3, q2, [x27]
  402a24:	mov	x0, x27
  402a28:	stp	q1, q0, [x26, #32]
  402a2c:	stp	q3, q2, [x26]
  402a30:	ldr	x8, [x27, #112]
  402a34:	ldp	q1, q0, [x27, #80]
  402a38:	ldr	q2, [x27, #64]
  402a3c:	str	x8, [x26, #112]
  402a40:	stp	q1, q0, [x26, #80]
  402a44:	str	q2, [x26, #64]
  402a48:	bl	402884 <printf@plt+0xb14>
  402a4c:	mov	x0, x27
  402a50:	bl	417e34 <_ZdlPv@@Base>
  402a54:	ldp	x20, x19, [sp, #128]
  402a58:	ldp	x22, x21, [sp, #112]
  402a5c:	ldp	x24, x23, [sp, #96]
  402a60:	ldp	x26, x25, [sp, #80]
  402a64:	ldr	x27, [sp, #64]
  402a68:	ldp	x29, x30, [sp, #48]
  402a6c:	add	sp, sp, #0x90
  402a70:	ret
  402a74:	sub	sp, sp, #0x80
  402a78:	stp	x29, x30, [sp, #48]
  402a7c:	stp	x26, x25, [sp, #64]
  402a80:	stp	x24, x23, [sp, #80]
  402a84:	stp	x22, x21, [sp, #96]
  402a88:	stp	x20, x19, [sp, #112]
  402a8c:	add	x29, sp, #0x30
  402a90:	mov	x25, x0
  402a94:	mov	w0, #0x78                  	// #120
  402a98:	mov	w19, w6
  402a9c:	mov	w20, w5
  402aa0:	mov	w21, w4
  402aa4:	mov	w22, w3
  402aa8:	mov	w23, w2
  402aac:	mov	x24, x1
  402ab0:	bl	417db0 <_Znwm@@Base>
  402ab4:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x31b4>
  402ab8:	mov	w8, #0x1                   	// #1
  402abc:	add	x2, x2, #0x256
  402ac0:	mov	x1, x24
  402ac4:	mov	w3, wzr
  402ac8:	mov	w4, w23
  402acc:	mov	w5, w22
  402ad0:	mov	w6, w21
  402ad4:	mov	w7, w20
  402ad8:	mov	x26, x0
  402adc:	str	w19, [sp, #32]
  402ae0:	strb	wzr, [sp, #16]
  402ae4:	strb	wzr, [sp, #8]
  402ae8:	strb	w8, [sp, #24]
  402aec:	strb	wzr, [sp]
  402af0:	bl	4027ec <printf@plt+0xa7c>
  402af4:	ldp	q1, q0, [x26, #32]
  402af8:	ldp	q3, q2, [x26]
  402afc:	mov	x0, x26
  402b00:	stp	q1, q0, [x25, #32]
  402b04:	stp	q3, q2, [x25]
  402b08:	ldr	x8, [x26, #112]
  402b0c:	ldp	q1, q0, [x26, #80]
  402b10:	ldr	q2, [x26, #64]
  402b14:	str	x8, [x25, #112]
  402b18:	stp	q1, q0, [x25, #80]
  402b1c:	str	q2, [x25, #64]
  402b20:	bl	402884 <printf@plt+0xb14>
  402b24:	mov	x0, x26
  402b28:	bl	417e34 <_ZdlPv@@Base>
  402b2c:	ldp	x20, x19, [sp, #112]
  402b30:	ldp	x22, x21, [sp, #96]
  402b34:	ldp	x24, x23, [sp, #80]
  402b38:	ldp	x26, x25, [sp, #64]
  402b3c:	ldp	x29, x30, [sp, #48]
  402b40:	add	sp, sp, #0x80
  402b44:	ret
  402b48:	sub	sp, sp, #0x90
  402b4c:	stp	x29, x30, [sp, #48]
  402b50:	str	x27, [sp, #64]
  402b54:	stp	x26, x25, [sp, #80]
  402b58:	stp	x24, x23, [sp, #96]
  402b5c:	stp	x22, x21, [sp, #112]
  402b60:	stp	x20, x19, [sp, #128]
  402b64:	add	x29, sp, #0x30
  402b68:	mov	x26, x0
  402b6c:	mov	w0, #0x78                  	// #120
  402b70:	mov	w19, w7
  402b74:	mov	w20, w6
  402b78:	mov	w21, w5
  402b7c:	mov	w22, w4
  402b80:	mov	w23, w3
  402b84:	mov	x24, x2
  402b88:	mov	x25, x1
  402b8c:	bl	417db0 <_Znwm@@Base>
  402b90:	mov	w8, #0x1                   	// #1
  402b94:	mov	x1, x25
  402b98:	mov	x2, x24
  402b9c:	mov	w3, w23
  402ba0:	mov	w4, w22
  402ba4:	mov	w5, w21
  402ba8:	mov	w6, w20
  402bac:	mov	w7, w19
  402bb0:	mov	x27, x0
  402bb4:	str	wzr, [sp, #32]
  402bb8:	strb	wzr, [sp, #24]
  402bbc:	strb	wzr, [sp, #16]
  402bc0:	strb	w8, [sp, #8]
  402bc4:	strb	w8, [sp]
  402bc8:	bl	4027ec <printf@plt+0xa7c>
  402bcc:	ldp	q1, q0, [x27, #32]
  402bd0:	ldp	q3, q2, [x27]
  402bd4:	mov	x0, x27
  402bd8:	stp	q1, q0, [x26, #32]
  402bdc:	stp	q3, q2, [x26]
  402be0:	ldr	x8, [x27, #112]
  402be4:	ldp	q1, q0, [x27, #80]
  402be8:	ldr	q2, [x27, #64]
  402bec:	str	x8, [x26, #112]
  402bf0:	stp	q1, q0, [x26, #80]
  402bf4:	str	q2, [x26, #64]
  402bf8:	bl	402884 <printf@plt+0xb14>
  402bfc:	mov	x0, x27
  402c00:	bl	417e34 <_ZdlPv@@Base>
  402c04:	ldp	x20, x19, [sp, #128]
  402c08:	ldp	x22, x21, [sp, #112]
  402c0c:	ldp	x24, x23, [sp, #96]
  402c10:	ldp	x26, x25, [sp, #80]
  402c14:	ldr	x27, [sp, #64]
  402c18:	ldp	x29, x30, [sp, #48]
  402c1c:	add	sp, sp, #0x90
  402c20:	ret
  402c24:	sub	sp, sp, #0x90
  402c28:	stp	x29, x30, [sp, #48]
  402c2c:	str	x27, [sp, #64]
  402c30:	stp	x26, x25, [sp, #80]
  402c34:	stp	x24, x23, [sp, #96]
  402c38:	stp	x22, x21, [sp, #112]
  402c3c:	stp	x20, x19, [sp, #128]
  402c40:	add	x29, sp, #0x30
  402c44:	mov	x26, x0
  402c48:	mov	w0, #0x78                  	// #120
  402c4c:	mov	w19, w7
  402c50:	mov	w20, w6
  402c54:	mov	w21, w5
  402c58:	mov	w22, w4
  402c5c:	mov	w23, w3
  402c60:	mov	x24, x2
  402c64:	mov	x25, x1
  402c68:	bl	417db0 <_Znwm@@Base>
  402c6c:	mov	w8, #0x1                   	// #1
  402c70:	mov	x1, x25
  402c74:	mov	x2, x24
  402c78:	mov	w3, w23
  402c7c:	mov	w4, w22
  402c80:	mov	w5, w21
  402c84:	mov	w6, w20
  402c88:	mov	w7, w19
  402c8c:	mov	x27, x0
  402c90:	str	wzr, [sp, #32]
  402c94:	strb	wzr, [sp, #24]
  402c98:	strb	wzr, [sp, #16]
  402c9c:	strb	wzr, [sp, #8]
  402ca0:	strb	w8, [sp]
  402ca4:	bl	4027ec <printf@plt+0xa7c>
  402ca8:	ldp	q1, q0, [x27, #32]
  402cac:	ldp	q3, q2, [x27]
  402cb0:	mov	x0, x27
  402cb4:	stp	q1, q0, [x26, #32]
  402cb8:	stp	q3, q2, [x26]
  402cbc:	ldr	x8, [x27, #112]
  402cc0:	ldp	q1, q0, [x27, #80]
  402cc4:	ldr	q2, [x27, #64]
  402cc8:	str	x8, [x26, #112]
  402ccc:	stp	q1, q0, [x26, #80]
  402cd0:	str	q2, [x26, #64]
  402cd4:	bl	402884 <printf@plt+0xb14>
  402cd8:	mov	x0, x27
  402cdc:	bl	417e34 <_ZdlPv@@Base>
  402ce0:	ldp	x20, x19, [sp, #128]
  402ce4:	ldp	x22, x21, [sp, #112]
  402ce8:	ldp	x24, x23, [sp, #96]
  402cec:	ldp	x26, x25, [sp, #80]
  402cf0:	ldr	x27, [sp, #64]
  402cf4:	ldp	x29, x30, [sp, #48]
  402cf8:	add	sp, sp, #0x90
  402cfc:	ret
  402d00:	ldr	w0, [x0, #104]
  402d04:	ret
  402d08:	ldr	w0, [x0, #92]
  402d0c:	ret
  402d10:	stp	x29, x30, [sp, #-16]!
  402d14:	ldr	w8, [x0, #92]
  402d18:	mov	x29, sp
  402d1c:	cbz	w8, 402d40 <printf@plt+0xfd0>
  402d20:	ldr	x0, [x0, #64]
  402d24:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  402d28:	add	x1, x1, #0xbf0
  402d2c:	bl	401c10 <strcmp@plt>
  402d30:	cmp	w0, #0x0
  402d34:	cset	w0, eq  // eq = none
  402d38:	ldp	x29, x30, [sp], #16
  402d3c:	ret
  402d40:	mov	w0, wzr
  402d44:	ldp	x29, x30, [sp], #16
  402d48:	ret
  402d4c:	stp	x29, x30, [sp, #-16]!
  402d50:	ldr	w8, [x0, #92]
  402d54:	mov	x29, sp
  402d58:	cbz	w8, 402d7c <printf@plt+0x100c>
  402d5c:	ldr	x0, [x0, #64]
  402d60:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  402d64:	add	x1, x1, #0xbfc
  402d68:	bl	401c10 <strcmp@plt>
  402d6c:	cmp	w0, #0x0
  402d70:	cset	w0, eq  // eq = none
  402d74:	ldp	x29, x30, [sp], #16
  402d78:	ret
  402d7c:	mov	w0, wzr
  402d80:	ldp	x29, x30, [sp], #16
  402d84:	ret
  402d88:	stp	x29, x30, [sp, #-16]!
  402d8c:	ldr	w8, [x0, #92]
  402d90:	mov	x29, sp
  402d94:	cbz	w8, 402db8 <printf@plt+0x1048>
  402d98:	ldr	x0, [x0, #64]
  402d9c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  402da0:	add	x1, x1, #0xc0a
  402da4:	bl	401c10 <strcmp@plt>
  402da8:	cmp	w0, #0x0
  402dac:	cset	w0, eq  // eq = none
  402db0:	ldp	x29, x30, [sp], #16
  402db4:	ret
  402db8:	mov	w0, wzr
  402dbc:	ldp	x29, x30, [sp], #16
  402dc0:	ret
  402dc4:	stp	x29, x30, [sp, #-16]!
  402dc8:	ldr	w8, [x0, #92]
  402dcc:	mov	x29, sp
  402dd0:	cbz	w8, 402df4 <printf@plt+0x1084>
  402dd4:	ldr	x0, [x0, #64]
  402dd8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  402ddc:	add	x1, x1, #0xc15
  402de0:	bl	401c10 <strcmp@plt>
  402de4:	cmp	w0, #0x0
  402de8:	cset	w0, eq  // eq = none
  402dec:	ldp	x29, x30, [sp], #16
  402df0:	ret
  402df4:	mov	w0, wzr
  402df8:	ldp	x29, x30, [sp], #16
  402dfc:	ret
  402e00:	stp	x29, x30, [sp, #-32]!
  402e04:	ldr	w8, [x0, #92]
  402e08:	str	x19, [sp, #16]
  402e0c:	mov	x29, sp
  402e10:	cbz	w8, 402e30 <printf@plt+0x10c0>
  402e14:	mov	x19, x0
  402e18:	ldr	x0, [x0, #64]
  402e1c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  402e20:	add	x1, x1, #0xc23
  402e24:	mov	w2, #0xa                   	// #10
  402e28:	bl	401b10 <strncmp@plt>
  402e2c:	cbz	w0, 402e38 <printf@plt+0x10c8>
  402e30:	mov	w0, wzr
  402e34:	b	402e48 <printf@plt+0x10d8>
  402e38:	mov	x0, x19
  402e3c:	bl	402e54 <printf@plt+0x10e4>
  402e40:	cmp	w0, #0x0
  402e44:	cset	w0, eq  // eq = none
  402e48:	ldr	x19, [sp, #16]
  402e4c:	ldp	x29, x30, [sp], #32
  402e50:	ret
  402e54:	stp	x29, x30, [sp, #-32]!
  402e58:	stp	x20, x19, [sp, #16]
  402e5c:	ldr	x19, [x0, #64]
  402e60:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  402e64:	add	x0, x0, #0xcda
  402e68:	mov	w2, #0x7                   	// #7
  402e6c:	mov	x1, x19
  402e70:	mov	x29, sp
  402e74:	bl	401b10 <strncmp@plt>
  402e78:	cbz	w0, 402e8c <printf@plt+0x111c>
  402e7c:	mov	w0, #0xffffffff            	// #-1
  402e80:	ldp	x20, x19, [sp, #16]
  402e84:	ldp	x29, x30, [sp], #32
  402e88:	ret
  402e8c:	ldrb	w8, [x19]
  402e90:	cbz	w8, 402ea8 <printf@plt+0x1138>
  402e94:	and	w0, w8, #0xff
  402e98:	bl	4019d0 <isspace@plt>
  402e9c:	cbnz	w0, 402ea8 <printf@plt+0x1138>
  402ea0:	ldrb	w8, [x19, #1]!
  402ea4:	cbnz	w8, 402e94 <printf@plt+0x1124>
  402ea8:	ldrb	w0, [x19]
  402eac:	cmp	w0, #0x0
  402eb0:	cset	w20, eq  // eq = none
  402eb4:	cbz	w0, 402e7c <printf@plt+0x110c>
  402eb8:	bl	4019d0 <isspace@plt>
  402ebc:	cbz	w0, 402ed4 <printf@plt+0x1164>
  402ec0:	ldrb	w0, [x19, #1]!
  402ec4:	cmp	w0, #0x0
  402ec8:	cset	w20, eq  // eq = none
  402ecc:	cbnz	w0, 402eb8 <printf@plt+0x1148>
  402ed0:	b	402e7c <printf@plt+0x110c>
  402ed4:	tbnz	w20, #0, 402e7c <printf@plt+0x110c>
  402ed8:	mov	x0, x19
  402edc:	bl	401ab0 <atoi@plt>
  402ee0:	b	402e80 <printf@plt+0x1110>
  402ee4:	stp	x29, x30, [sp, #-32]!
  402ee8:	ldr	w8, [x0, #92]
  402eec:	str	x19, [sp, #16]
  402ef0:	mov	x29, sp
  402ef4:	cbz	w8, 402f14 <printf@plt+0x11a4>
  402ef8:	mov	x19, x0
  402efc:	ldr	x0, [x0, #64]
  402f00:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  402f04:	add	x1, x1, #0xc23
  402f08:	mov	w2, #0xa                   	// #10
  402f0c:	bl	401b10 <strncmp@plt>
  402f10:	cbz	w0, 402f1c <printf@plt+0x11ac>
  402f14:	mov	w0, wzr
  402f18:	b	402f2c <printf@plt+0x11bc>
  402f1c:	mov	x0, x19
  402f20:	bl	402e54 <printf@plt+0x10e4>
  402f24:	cmp	w0, #0x1
  402f28:	cset	w0, eq  // eq = none
  402f2c:	ldr	x19, [sp, #16]
  402f30:	ldp	x29, x30, [sp], #32
  402f34:	ret
  402f38:	stp	x29, x30, [sp, #-16]!
  402f3c:	ldr	w8, [x0, #92]
  402f40:	mov	x29, sp
  402f44:	cbz	w8, 402f68 <printf@plt+0x11f8>
  402f48:	ldr	x0, [x0, #64]
  402f4c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  402f50:	add	x1, x1, #0xc2e
  402f54:	bl	401c10 <strcmp@plt>
  402f58:	cmp	w0, #0x0
  402f5c:	cset	w0, eq  // eq = none
  402f60:	ldp	x29, x30, [sp], #16
  402f64:	ret
  402f68:	mov	w0, wzr
  402f6c:	ldp	x29, x30, [sp], #16
  402f70:	ret
  402f74:	stp	x29, x30, [sp, #-16]!
  402f78:	ldr	w8, [x0, #92]
  402f7c:	mov	x29, sp
  402f80:	cbz	w8, 402fa8 <printf@plt+0x1238>
  402f84:	ldr	x0, [x0, #64]
  402f88:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  402f8c:	add	x1, x1, #0xc3b
  402f90:	mov	w2, #0xa                   	// #10
  402f94:	bl	401b10 <strncmp@plt>
  402f98:	cmp	w0, #0x0
  402f9c:	cset	w0, eq  // eq = none
  402fa0:	ldp	x29, x30, [sp], #16
  402fa4:	ret
  402fa8:	mov	w0, wzr
  402fac:	ldp	x29, x30, [sp], #16
  402fb0:	ret
  402fb4:	stp	x29, x30, [sp, #-16]!
  402fb8:	ldr	w8, [x0, #92]
  402fbc:	mov	x29, sp
  402fc0:	cbz	w8, 402fe8 <printf@plt+0x1278>
  402fc4:	ldr	x0, [x0, #64]
  402fc8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  402fcc:	add	x1, x1, #0xc46
  402fd0:	mov	w2, #0xb                   	// #11
  402fd4:	bl	401b10 <strncmp@plt>
  402fd8:	cmp	w0, #0x0
  402fdc:	cset	w0, eq  // eq = none
  402fe0:	ldp	x29, x30, [sp], #16
  402fe4:	ret
  402fe8:	mov	w0, wzr
  402fec:	ldp	x29, x30, [sp], #16
  402ff0:	ret
  402ff4:	stp	x29, x30, [sp, #-16]!
  402ff8:	ldr	w8, [x0, #92]
  402ffc:	mov	x29, sp
  403000:	cbz	w8, 403028 <printf@plt+0x12b8>
  403004:	ldr	x0, [x0, #64]
  403008:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40300c:	add	x1, x1, #0xc52
  403010:	mov	w2, #0xb                   	// #11
  403014:	bl	401b10 <strncmp@plt>
  403018:	cmp	w0, #0x0
  40301c:	cset	w0, eq  // eq = none
  403020:	ldp	x29, x30, [sp], #16
  403024:	ret
  403028:	mov	w0, wzr
  40302c:	ldp	x29, x30, [sp], #16
  403030:	ret
  403034:	stp	x29, x30, [sp, #-16]!
  403038:	ldr	w8, [x0, #92]
  40303c:	mov	x29, sp
  403040:	cbz	w8, 403068 <printf@plt+0x12f8>
  403044:	ldr	x0, [x0, #64]
  403048:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40304c:	add	x1, x1, #0xc5e
  403050:	mov	w2, #0xb                   	// #11
  403054:	bl	401b10 <strncmp@plt>
  403058:	cmp	w0, #0x0
  40305c:	cset	w0, eq  // eq = none
  403060:	ldp	x29, x30, [sp], #16
  403064:	ret
  403068:	mov	w0, wzr
  40306c:	ldp	x29, x30, [sp], #16
  403070:	ret
  403074:	stp	x29, x30, [sp, #-16]!
  403078:	ldr	w8, [x0, #92]
  40307c:	mov	x29, sp
  403080:	cbz	w8, 4030a8 <printf@plt+0x1338>
  403084:	ldr	x0, [x0, #64]
  403088:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40308c:	add	x1, x1, #0xc6a
  403090:	mov	w2, #0xb                   	// #11
  403094:	bl	401b10 <strncmp@plt>
  403098:	cmp	w0, #0x0
  40309c:	cset	w0, eq  // eq = none
  4030a0:	ldp	x29, x30, [sp], #16
  4030a4:	ret
  4030a8:	mov	w0, wzr
  4030ac:	ldp	x29, x30, [sp], #16
  4030b0:	ret
  4030b4:	stp	x29, x30, [sp, #-16]!
  4030b8:	ldr	w8, [x0, #92]
  4030bc:	mov	x29, sp
  4030c0:	cbz	w8, 4030e8 <printf@plt+0x1378>
  4030c4:	ldr	x0, [x0, #64]
  4030c8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4030cc:	add	x1, x1, #0xc76
  4030d0:	mov	w2, #0xb                   	// #11
  4030d4:	bl	401b10 <strncmp@plt>
  4030d8:	cmp	w0, #0x0
  4030dc:	cset	w0, eq  // eq = none
  4030e0:	ldp	x29, x30, [sp], #16
  4030e4:	ret
  4030e8:	mov	w0, wzr
  4030ec:	ldp	x29, x30, [sp], #16
  4030f0:	ret
  4030f4:	stp	x29, x30, [sp, #-16]!
  4030f8:	ldr	w8, [x0, #92]
  4030fc:	mov	x29, sp
  403100:	cbz	w8, 403124 <printf@plt+0x13b4>
  403104:	ldr	x0, [x0, #64]
  403108:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40310c:	add	x1, x1, #0xc82
  403110:	bl	401c10 <strcmp@plt>
  403114:	cmp	w0, #0x0
  403118:	cset	w0, eq  // eq = none
  40311c:	ldp	x29, x30, [sp], #16
  403120:	ret
  403124:	mov	w0, wzr
  403128:	ldp	x29, x30, [sp], #16
  40312c:	ret
  403130:	stp	x29, x30, [sp, #-16]!
  403134:	ldr	w8, [x0, #92]
  403138:	mov	x29, sp
  40313c:	cbz	w8, 403160 <printf@plt+0x13f0>
  403140:	ldr	x0, [x0, #64]
  403144:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  403148:	add	x1, x1, #0xc91
  40314c:	bl	401c10 <strcmp@plt>
  403150:	cmp	w0, #0x0
  403154:	cset	w0, eq  // eq = none
  403158:	ldp	x29, x30, [sp], #16
  40315c:	ret
  403160:	mov	w0, wzr
  403164:	ldp	x29, x30, [sp], #16
  403168:	ret
  40316c:	stp	x29, x30, [sp, #-16]!
  403170:	ldr	w8, [x0, #92]
  403174:	mov	x29, sp
  403178:	cbz	w8, 4031a0 <printf@plt+0x1430>
  40317c:	ldr	x0, [x0, #64]
  403180:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  403184:	add	x1, x1, #0xca0
  403188:	mov	w2, #0xb                   	// #11
  40318c:	bl	401b10 <strncmp@plt>
  403190:	cmp	w0, #0x0
  403194:	cset	w0, eq  // eq = none
  403198:	ldp	x29, x30, [sp], #16
  40319c:	ret
  4031a0:	mov	w0, wzr
  4031a4:	ldp	x29, x30, [sp], #16
  4031a8:	ret
  4031ac:	stp	x29, x30, [sp, #-16]!
  4031b0:	ldr	w8, [x0, #92]
  4031b4:	mov	x29, sp
  4031b8:	cbz	w8, 4031e0 <printf@plt+0x1470>
  4031bc:	ldr	x0, [x0, #64]
  4031c0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4031c4:	add	x1, x1, #0xcac
  4031c8:	mov	w2, #0xb                   	// #11
  4031cc:	bl	401b10 <strncmp@plt>
  4031d0:	cmp	w0, #0x0
  4031d4:	cset	w0, eq  // eq = none
  4031d8:	ldp	x29, x30, [sp], #16
  4031dc:	ret
  4031e0:	mov	w0, wzr
  4031e4:	ldp	x29, x30, [sp], #16
  4031e8:	ret
  4031ec:	stp	x29, x30, [sp, #-16]!
  4031f0:	ldr	w8, [x0, #92]
  4031f4:	mov	x29, sp
  4031f8:	cbz	w8, 403220 <printf@plt+0x14b0>
  4031fc:	ldr	x0, [x0, #64]
  403200:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  403204:	add	x1, x1, #0xcb8
  403208:	mov	w2, #0xb                   	// #11
  40320c:	bl	401b10 <strncmp@plt>
  403210:	cmp	w0, #0x0
  403214:	cset	w0, eq  // eq = none
  403218:	ldp	x29, x30, [sp], #16
  40321c:	ret
  403220:	mov	w0, wzr
  403224:	ldp	x29, x30, [sp], #16
  403228:	ret
  40322c:	ldr	w0, [x0, #96]
  403230:	ret
  403234:	stp	x29, x30, [sp, #-32]!
  403238:	str	x19, [sp, #16]
  40323c:	mov	x29, sp
  403240:	mov	x19, x0
  403244:	bl	402d08 <printf@plt+0xf98>
  403248:	cbz	w0, 403288 <printf@plt+0x1518>
  40324c:	ldr	x19, [x19, #64]
  403250:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  403254:	add	x0, x0, #0xcc4
  403258:	mov	x1, x19
  40325c:	bl	401c10 <strcmp@plt>
  403260:	cbz	w0, 403284 <printf@plt+0x1514>
  403264:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  403268:	add	x0, x0, #0xccf
  40326c:	mov	w2, #0xa                   	// #10
  403270:	mov	x1, x19
  403274:	bl	401b10 <strncmp@plt>
  403278:	cmp	w0, #0x0
  40327c:	cset	w0, eq  // eq = none
  403280:	b	403288 <printf@plt+0x1518>
  403284:	mov	w0, #0x1                   	// #1
  403288:	ldr	x19, [sp, #16]
  40328c:	ldp	x29, x30, [sp], #32
  403290:	ret
  403294:	stp	x29, x30, [sp, #-48]!
  403298:	stp	x20, x19, [sp, #32]
  40329c:	ldr	x19, [x0, #64]
  4032a0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  4032a4:	mov	x20, x1
  4032a8:	add	x0, x0, #0xcda
  4032ac:	mov	w2, #0x7                   	// #7
  4032b0:	mov	x1, x19
  4032b4:	str	x21, [sp, #16]
  4032b8:	mov	x29, sp
  4032bc:	bl	401b10 <strncmp@plt>
  4032c0:	cbz	w0, 4032d8 <printf@plt+0x1568>
  4032c4:	mov	w0, #0xffffffff            	// #-1
  4032c8:	ldp	x20, x19, [sp, #32]
  4032cc:	ldr	x21, [sp, #16]
  4032d0:	ldp	x29, x30, [sp], #48
  4032d4:	ret
  4032d8:	ldrb	w8, [x19]
  4032dc:	cbz	w8, 4032f4 <printf@plt+0x1584>
  4032e0:	and	w0, w8, #0xff
  4032e4:	bl	4019d0 <isspace@plt>
  4032e8:	cbnz	w0, 4032f4 <printf@plt+0x1584>
  4032ec:	ldrb	w8, [x19, #1]!
  4032f0:	cbnz	w8, 4032e0 <printf@plt+0x1570>
  4032f4:	ldrb	w21, [x19]
  4032f8:	cbz	w21, 403310 <printf@plt+0x15a0>
  4032fc:	and	w0, w21, #0xff
  403300:	bl	4019d0 <isspace@plt>
  403304:	cbz	w0, 403310 <printf@plt+0x15a0>
  403308:	ldrb	w21, [x19, #1]!
  40330c:	cbnz	w21, 4032fc <printf@plt+0x158c>
  403310:	strb	w21, [x20]
  403314:	ldrb	w8, [x19]
  403318:	cbz	w8, 403330 <printf@plt+0x15c0>
  40331c:	and	w0, w8, #0xff
  403320:	bl	4019d0 <isspace@plt>
  403324:	cbnz	w0, 403330 <printf@plt+0x15c0>
  403328:	ldrb	w8, [x19, #1]!
  40332c:	cbnz	w8, 40331c <printf@plt+0x15ac>
  403330:	ldrb	w0, [x19]
  403334:	cmp	w0, #0x0
  403338:	cset	w20, eq  // eq = none
  40333c:	cbz	w0, 4032c4 <printf@plt+0x1554>
  403340:	bl	4019d0 <isspace@plt>
  403344:	cbz	w0, 40335c <printf@plt+0x15ec>
  403348:	ldrb	w0, [x19, #1]!
  40334c:	cmp	w0, #0x0
  403350:	cset	w20, eq  // eq = none
  403354:	cbnz	w0, 403340 <printf@plt+0x15d0>
  403358:	b	4032c4 <printf@plt+0x1554>
  40335c:	tbnz	w20, #0, 4032c4 <printf@plt+0x1554>
  403360:	mov	x0, x19
  403364:	bl	401ab0 <atoi@plt>
  403368:	b	4032c8 <printf@plt+0x1558>
  40336c:	stp	x29, x30, [sp, #-48]!
  403370:	stp	x20, x19, [sp, #32]
  403374:	str	x21, [sp, #16]
  403378:	ldr	x21, [x0, #112]
  40337c:	mov	x19, x0
  403380:	mov	x20, x1
  403384:	mov	x29, sp
  403388:	cbz	x21, 40339c <printf@plt+0x162c>
  40338c:	mov	x0, x21
  403390:	bl	40c72c <printf@plt+0xa9bc>
  403394:	mov	x0, x21
  403398:	bl	417e34 <_ZdlPv@@Base>
  40339c:	str	x20, [x19, #112]
  4033a0:	ldp	x20, x19, [sp, #32]
  4033a4:	ldr	x21, [sp, #16]
  4033a8:	ldp	x29, x30, [sp], #48
  4033ac:	ret
  4033b0:	ldr	x0, [x0, #112]
  4033b4:	ret
  4033b8:	mov	x8, #0xffffffffffffffff    	// #-1
  4033bc:	stp	xzr, xzr, [x0]
  4033c0:	str	wzr, [x0, #24]
  4033c4:	str	xzr, [x0, #16]
  4033c8:	stur	x8, [x0, #28]
  4033cc:	stur	x8, [x0, #36]
  4033d0:	ret
  4033d4:	stp	xzr, xzr, [x0]
  4033d8:	str	x1, [x0, #16]
  4033dc:	stp	w2, w3, [x0, #24]
  4033e0:	stp	w4, w5, [x0, #32]
  4033e4:	str	w6, [x0, #40]
  4033e8:	ret
  4033ec:	stp	x29, x30, [sp, #-32]!
  4033f0:	str	x19, [sp, #16]
  4033f4:	ldr	x19, [x0, #16]
  4033f8:	mov	x29, sp
  4033fc:	cbz	x19, 403410 <printf@plt+0x16a0>
  403400:	mov	x0, x19
  403404:	bl	402884 <printf@plt+0xb14>
  403408:	mov	x0, x19
  40340c:	bl	417e34 <_ZdlPv@@Base>
  403410:	ldr	x19, [sp, #16]
  403414:	ldp	x29, x30, [sp], #32
  403418:	ret
  40341c:	stp	xzr, xzr, [x0]
  403420:	str	xzr, [x0, #16]
  403424:	ret
  403428:	stp	x29, x30, [sp, #-32]!
  40342c:	stp	x20, x19, [sp, #16]
  403430:	mov	x19, x0
  403434:	mov	x29, sp
  403438:	ldr	x20, [x19]
  40343c:	cbz	x20, 403458 <printf@plt+0x16e8>
  403440:	ldr	x8, [x20]
  403444:	mov	x0, x20
  403448:	str	x8, [x19]
  40344c:	bl	4033ec <printf@plt+0x167c>
  403450:	mov	x0, x20
  403454:	bl	417e34 <_ZdlPv@@Base>
  403458:	ldr	x8, [x19]
  40345c:	cbz	x8, 40346c <printf@plt+0x16fc>
  403460:	ldr	x9, [x19, #8]
  403464:	cmp	x8, x9
  403468:	b.ne	403438 <printf@plt+0x16c8>  // b.any
  40346c:	ldp	x20, x19, [sp, #16]
  403470:	ldp	x29, x30, [sp], #32
  403474:	ret
  403478:	stp	x29, x30, [sp, #-48]!
  40347c:	stp	x22, x21, [sp, #16]
  403480:	stp	x20, x19, [sp, #32]
  403484:	ldr	w8, [x1, #24]
  403488:	ldr	w9, [x2, #24]
  40348c:	mov	x29, sp
  403490:	cmp	w8, w9
  403494:	b.ge	4034a0 <printf@plt+0x1730>  // b.tcont
  403498:	mov	w0, #0x1                   	// #1
  40349c:	b	4034ec <printf@plt+0x177c>
  4034a0:	b.le	4034ac <printf@plt+0x173c>
  4034a4:	mov	w0, wzr
  4034a8:	b	4034ec <printf@plt+0x177c>
  4034ac:	mov	x19, x2
  4034b0:	ldr	w21, [x1, #36]
  4034b4:	ldr	w22, [x19, #36]
  4034b8:	ldr	w0, [x1, #28]
  4034bc:	ldr	w2, [x2, #28]
  4034c0:	mov	x20, x1
  4034c4:	mov	w1, w21
  4034c8:	mov	w3, w22
  4034cc:	bl	4034fc <printf@plt+0x178c>
  4034d0:	cbz	w0, 4034e4 <printf@plt+0x1774>
  4034d4:	ldr	w8, [x20, #32]
  4034d8:	ldr	w9, [x19, #32]
  4034dc:	cmp	w8, w9
  4034e0:	b	4034e8 <printf@plt+0x1778>
  4034e4:	cmp	w21, w22
  4034e8:	cset	w0, lt  // lt = tstop
  4034ec:	ldp	x20, x19, [sp, #32]
  4034f0:	ldp	x22, x21, [sp, #16]
  4034f4:	ldp	x29, x30, [sp], #48
  4034f8:	ret
  4034fc:	cmp	w0, w3
  403500:	cset	w8, le
  403504:	cmp	w1, w2
  403508:	cset	w9, ge  // ge = tcont
  40350c:	and	w0, w9, w8
  403510:	ret
  403514:	stp	x29, x30, [sp, #-80]!
  403518:	stp	x26, x25, [sp, #16]
  40351c:	stp	x24, x23, [sp, #32]
  403520:	stp	x22, x21, [sp, #48]
  403524:	stp	x20, x19, [sp, #64]
  403528:	mov	x29, sp
  40352c:	mov	x19, x0
  403530:	mov	w0, #0x30                  	// #48
  403534:	mov	w21, w6
  403538:	mov	w22, w5
  40353c:	mov	w23, w4
  403540:	mov	w24, w3
  403544:	mov	w25, w2
  403548:	mov	x26, x1
  40354c:	bl	417db0 <_Znwm@@Base>
  403550:	mov	x1, x26
  403554:	mov	w2, w25
  403558:	mov	w3, w24
  40355c:	mov	w4, w23
  403560:	mov	w5, w22
  403564:	mov	w6, w21
  403568:	mov	x20, x0
  40356c:	bl	4033d4 <printf@plt+0x1664>
  403570:	ldr	x23, [x19]
  403574:	cbz	x23, 4035d4 <printf@plt+0x1864>
  403578:	ldr	x21, [x19, #8]
  40357c:	cmp	x21, x23
  403580:	cset	w22, eq  // eq = none
  403584:	b.eq	4035a0 <printf@plt+0x1830>  // b.none
  403588:	mov	x1, x20
  40358c:	mov	x2, x21
  403590:	bl	403478 <printf@plt+0x1708>
  403594:	cbz	w0, 4035a0 <printf@plt+0x1830>
  403598:	ldr	x21, [x21, #8]
  40359c:	b	40357c <printf@plt+0x180c>
  4035a0:	mov	x1, x20
  4035a4:	mov	x2, x21
  4035a8:	bl	403478 <printf@plt+0x1708>
  4035ac:	cbz	w0, 4035e4 <printf@plt+0x1874>
  4035b0:	str	x21, [x20]
  4035b4:	ldr	x8, [x21, #8]
  4035b8:	str	x20, [x8]
  4035bc:	ldr	x8, [x21, #8]
  4035c0:	str	x8, [x20, #8]
  4035c4:	str	x20, [x21, #8]
  4035c8:	cbz	w22, 403608 <printf@plt+0x1898>
  4035cc:	str	x20, [x19]
  4035d0:	b	403608 <printf@plt+0x1898>
  4035d4:	stp	x20, x20, [x19]
  4035d8:	str	x20, [x19, #16]
  4035dc:	stp	x20, x20, [x20]
  4035e0:	b	403608 <printf@plt+0x1898>
  4035e4:	ldr	x8, [x21]
  4035e8:	stp	x8, x21, [x20]
  4035ec:	ldr	x8, [x21]
  4035f0:	str	x20, [x8, #8]
  4035f4:	str	x20, [x21]
  4035f8:	ldr	x8, [x19, #8]
  4035fc:	cmp	x21, x8
  403600:	b.ne	403608 <printf@plt+0x1898>  // b.any
  403604:	str	x20, [x19, #8]
  403608:	ldp	x20, x19, [sp, #64]
  40360c:	ldp	x22, x21, [sp, #48]
  403610:	ldp	x24, x23, [sp, #32]
  403614:	ldp	x26, x25, [sp, #16]
  403618:	ldp	x29, x30, [sp], #80
  40361c:	ret
  403620:	stp	x29, x30, [sp, #-32]!
  403624:	stp	x20, x19, [sp, #16]
  403628:	ldr	x8, [x0, #16]
  40362c:	mov	x20, x0
  403630:	ldr	x10, [x0]
  403634:	mov	x29, sp
  403638:	ldr	x9, [x8]
  40363c:	ldr	x19, [x20, #8]!
  403640:	cmp	x10, x19
  403644:	b.eq	403670 <printf@plt+0x1900>  // b.none
  403648:	cmp	x10, x8
  40364c:	b.eq	403698 <printf@plt+0x1928>  // b.none
  403650:	cmp	x19, x8
  403654:	b.eq	4036a8 <printf@plt+0x1938>  // b.none
  403658:	ldr	x10, [x8, #8]
  40365c:	str	x9, [x10]
  403660:	ldp	x8, x10, [x8]
  403664:	str	x10, [x8, #8]
  403668:	str	x9, [x0, #16]
  40366c:	b	40368c <printf@plt+0x191c>
  403670:	str	xzr, [x0]
  403674:	cbz	x19, 403688 <printf@plt+0x1918>
  403678:	mov	x0, x19
  40367c:	bl	4033ec <printf@plt+0x167c>
  403680:	mov	x0, x19
  403684:	bl	417e34 <_ZdlPv@@Base>
  403688:	stp	xzr, xzr, [x20]
  40368c:	ldp	x20, x19, [sp, #16]
  403690:	ldp	x29, x30, [sp], #32
  403694:	ret
  403698:	ldr	x10, [x10]
  40369c:	str	x10, [x0]
  4036a0:	cmp	x19, x8
  4036a4:	b.ne	403658 <printf@plt+0x18e8>  // b.any
  4036a8:	ldr	x10, [x19, #8]
  4036ac:	str	x10, [x20]
  4036b0:	b	403658 <printf@plt+0x18e8>
  4036b4:	ldr	x8, [x0]
  4036b8:	str	x8, [x0, #16]
  4036bc:	ret
  4036c0:	ldr	x8, [x0, #8]
  4036c4:	str	x8, [x0, #16]
  4036c8:	ret
  4036cc:	ldr	x8, [x0]
  4036d0:	cmp	x8, #0x0
  4036d4:	cset	w0, eq  // eq = none
  4036d8:	ret
  4036dc:	ldp	x9, x8, [x0, #8]
  4036e0:	cmp	x8, x9
  4036e4:	cset	w0, eq  // eq = none
  4036e8:	ret
  4036ec:	ldr	x8, [x0, #16]
  4036f0:	ldr	x9, [x0]
  4036f4:	cmp	x8, x9
  4036f8:	cset	w0, eq  // eq = none
  4036fc:	ret
  403700:	ldr	x8, [x0, #16]
  403704:	ldr	x8, [x8, #8]
  403708:	str	x8, [x0, #16]
  40370c:	ret
  403710:	ldr	x8, [x0, #16]
  403714:	ldr	x8, [x8]
  403718:	str	x8, [x0, #16]
  40371c:	ret
  403720:	ldr	x8, [x0, #16]
  403724:	ldr	x0, [x8, #16]
  403728:	ret
  40372c:	ldr	x8, [x0, #16]
  403730:	ldr	x9, [x0]
  403734:	ldr	x8, [x8]
  403738:	cmp	x8, x9
  40373c:	str	x8, [x0, #16]
  403740:	b.eq	40374c <printf@plt+0x19dc>  // b.none
  403744:	ldr	x0, [x8, #16]
  403748:	ret
  40374c:	mov	x0, xzr
  403750:	ret
  403754:	ldp	x9, x8, [x0, #8]
  403758:	ldr	x8, [x8, #8]
  40375c:	cmp	x8, x9
  403760:	str	x8, [x0, #16]
  403764:	b.eq	403770 <printf@plt+0x1a00>  // b.none
  403768:	ldr	x0, [x8, #16]
  40376c:	ret
  403770:	mov	x0, xzr
  403774:	ret
  403778:	stp	x29, x30, [sp, #-48]!
  40377c:	str	x21, [sp, #16]
  403780:	stp	x20, x19, [sp, #32]
  403784:	mov	x29, sp
  403788:	mov	x20, x1
  40378c:	mov	x19, x0
  403790:	bl	4036cc <printf@plt+0x195c>
  403794:	cbz	w0, 4037b8 <printf@plt+0x1a48>
  403798:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40379c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  4037a0:	add	x1, x1, #0xa90
  4037a4:	add	x0, x0, #0xce2
  4037a8:	mov	x2, x1
  4037ac:	mov	x3, x1
  4037b0:	bl	412c94 <printf@plt+0x10f24>
  4037b4:	b	40381c <printf@plt+0x1aac>
  4037b8:	ldr	x8, [x19, #16]
  4037bc:	cbnz	x8, 4037c8 <printf@plt+0x1a58>
  4037c0:	ldr	x8, [x19]
  4037c4:	str	x8, [x19, #16]
  4037c8:	mov	w0, #0x30                  	// #48
  4037cc:	bl	417db0 <_Znwm@@Base>
  4037d0:	ldr	x8, [x19, #16]
  4037d4:	mov	x1, x20
  4037d8:	mov	x21, x0
  4037dc:	ldp	w2, w3, [x8, #24]
  4037e0:	ldp	w4, w5, [x8, #32]
  4037e4:	ldr	w6, [x8, #40]
  4037e8:	bl	4033d4 <printf@plt+0x1664>
  4037ec:	ldp	x9, x8, [x19, #8]
  4037f0:	cmp	x8, x9
  4037f4:	b.ne	4037fc <printf@plt+0x1a8c>  // b.any
  4037f8:	str	x21, [x19, #8]
  4037fc:	ldr	x8, [x8]
  403800:	str	x21, [x8, #8]
  403804:	ldr	x8, [x19, #16]
  403808:	ldr	x9, [x8]
  40380c:	str	x9, [x21]
  403810:	str	x21, [x8]
  403814:	ldr	x8, [x19, #16]
  403818:	str	x8, [x21, #8]
  40381c:	ldp	x20, x19, [sp, #32]
  403820:	ldr	x21, [sp, #16]
  403824:	ldp	x29, x30, [sp], #48
  403828:	ret
  40382c:	ldr	x8, [x0]
  403830:	ldr	x9, [x0, #8]
  403834:	str	x8, [x0, #16]
  403838:	cmp	x9, x8
  40383c:	b.eq	403854 <printf@plt+0x1ae4>  // b.none
  403840:	ldr	x9, [x8, #16]
  403844:	cmp	x9, x1
  403848:	b.eq	403854 <printf@plt+0x1ae4>  // b.none
  40384c:	ldr	x8, [x8]
  403850:	b	403830 <printf@plt+0x1ac0>
  403854:	ret
  403858:	stp	x29, x30, [sp, #-32]!
  40385c:	str	x19, [sp, #16]
  403860:	mov	x29, sp
  403864:	mov	x19, x0
  403868:	bl	40341c <printf@plt+0x16ac>
  40386c:	add	x0, x19, #0x18
  403870:	bl	402658 <printf@plt+0x8e8>
  403874:	ldr	x19, [sp, #16]
  403878:	ldp	x29, x30, [sp], #32
  40387c:	ret
  403880:	stp	x29, x30, [sp, #-64]!
  403884:	str	x23, [sp, #16]
  403888:	stp	x22, x21, [sp, #32]
  40388c:	stp	x20, x19, [sp, #48]
  403890:	mov	x29, sp
  403894:	mov	x19, x0
  403898:	mov	x0, x1
  40389c:	mov	x20, x1
  4038a0:	bl	40bff8 <printf@plt+0xa288>
  4038a4:	cmp	w0, #0x1
  4038a8:	b.lt	403908 <printf@plt+0x1b98>  // b.tstop
  4038ac:	mov	w0, #0x78                  	// #120
  4038b0:	bl	417db0 <_Znwm@@Base>
  4038b4:	mov	x21, x0
  4038b8:	bl	402840 <printf@plt+0xad0>
  4038bc:	mov	x0, x19
  4038c0:	bl	403720 <printf@plt+0x19b0>
  4038c4:	mov	x22, x0
  4038c8:	add	x0, x19, #0x18
  4038cc:	mov	x1, x20
  4038d0:	bl	4027a0 <printf@plt+0xa30>
  4038d4:	mov	x23, x0
  4038d8:	mov	x0, x20
  4038dc:	bl	40bff8 <printf@plt+0xa288>
  4038e0:	ldp	w4, w5, [x22, #76]
  4038e4:	ldp	w6, w7, [x22, #84]
  4038e8:	mov	w3, w0
  4038ec:	mov	x0, x21
  4038f0:	mov	x1, x22
  4038f4:	mov	x2, x23
  4038f8:	bl	402c24 <printf@plt+0xeb4>
  4038fc:	mov	x0, x19
  403900:	mov	x1, x21
  403904:	bl	403778 <printf@plt+0x1a08>
  403908:	ldp	x20, x19, [sp, #48]
  40390c:	ldp	x22, x21, [sp, #32]
  403910:	ldr	x23, [sp, #16]
  403914:	ldp	x29, x30, [sp], #64
  403918:	ret
  40391c:	stp	x29, x30, [sp, #-96]!
  403920:	stp	x28, x27, [sp, #16]
  403924:	stp	x26, x25, [sp, #32]
  403928:	stp	x24, x23, [sp, #48]
  40392c:	stp	x22, x21, [sp, #64]
  403930:	stp	x20, x19, [sp, #80]
  403934:	mov	x29, sp
  403938:	mov	x24, x0
  40393c:	mov	x0, x2
  403940:	mov	w19, w7
  403944:	mov	w20, w6
  403948:	mov	w21, w5
  40394c:	mov	w22, w4
  403950:	mov	w23, w3
  403954:	mov	x26, x2
  403958:	mov	x25, x1
  40395c:	bl	40bff8 <printf@plt+0xa288>
  403960:	cmp	w0, #0x1
  403964:	b.lt	4039d4 <printf@plt+0x1c64>  // b.tstop
  403968:	mov	w0, #0x78                  	// #120
  40396c:	bl	417db0 <_Znwm@@Base>
  403970:	mov	x27, x0
  403974:	bl	402840 <printf@plt+0xad0>
  403978:	add	x0, x24, #0x18
  40397c:	mov	x1, x26
  403980:	bl	4027a0 <printf@plt+0xa30>
  403984:	mov	x28, x0
  403988:	mov	x0, x26
  40398c:	bl	40bff8 <printf@plt+0xa288>
  403990:	mov	w3, w0
  403994:	mov	x0, x27
  403998:	mov	x1, x25
  40399c:	mov	x2, x28
  4039a0:	mov	w4, w22
  4039a4:	mov	w5, w21
  4039a8:	mov	w6, w20
  4039ac:	mov	w7, w19
  4039b0:	bl	4028c0 <printf@plt+0xb50>
  4039b4:	mov	x0, x24
  4039b8:	mov	x1, x27
  4039bc:	mov	w2, w23
  4039c0:	mov	w3, w22
  4039c4:	mov	w4, w21
  4039c8:	mov	w5, w20
  4039cc:	mov	w6, w19
  4039d0:	bl	403514 <printf@plt+0x17a4>
  4039d4:	ldp	x20, x19, [sp, #80]
  4039d8:	ldp	x22, x21, [sp, #64]
  4039dc:	ldp	x24, x23, [sp, #48]
  4039e0:	ldp	x26, x25, [sp, #32]
  4039e4:	ldp	x28, x27, [sp, #16]
  4039e8:	ldp	x29, x30, [sp], #96
  4039ec:	ret
  4039f0:	sub	sp, sp, #0x80
  4039f4:	stp	x29, x30, [sp, #32]
  4039f8:	stp	x28, x27, [sp, #48]
  4039fc:	stp	x26, x25, [sp, #64]
  403a00:	stp	x24, x23, [sp, #80]
  403a04:	stp	x22, x21, [sp, #96]
  403a08:	stp	x20, x19, [sp, #112]
  403a0c:	add	x29, sp, #0x20
  403a10:	mov	x24, x0
  403a14:	mov	x0, x2
  403a18:	mov	w19, w7
  403a1c:	mov	w20, w6
  403a20:	mov	w21, w5
  403a24:	mov	w22, w4
  403a28:	mov	w23, w3
  403a2c:	mov	x26, x2
  403a30:	mov	x25, x1
  403a34:	bl	40bff8 <printf@plt+0xa288>
  403a38:	cmp	w0, #0x1
  403a3c:	b.lt	403af0 <printf@plt+0x1d80>  // b.tstop
  403a40:	add	x8, sp, #0x10
  403a44:	mov	x0, x26
  403a48:	mov	w1, wzr
  403a4c:	str	w23, [sp, #12]
  403a50:	bl	40c018 <printf@plt+0xa2a8>
  403a54:	add	x0, sp, #0x10
  403a58:	bl	40bff0 <printf@plt+0xa280>
  403a5c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  403a60:	add	x1, x1, #0xd12
  403a64:	mov	w2, #0x12                  	// #18
  403a68:	bl	401b10 <strncmp@plt>
  403a6c:	mov	w23, w0
  403a70:	add	x0, sp, #0x10
  403a74:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  403a78:	mov	w0, #0x78                  	// #120
  403a7c:	bl	417db0 <_Znwm@@Base>
  403a80:	mov	x27, x0
  403a84:	bl	402840 <printf@plt+0xad0>
  403a88:	add	x0, x24, #0x18
  403a8c:	mov	x1, x26
  403a90:	bl	4027a0 <printf@plt+0xa30>
  403a94:	mov	x28, x0
  403a98:	mov	x0, x26
  403a9c:	bl	40bff8 <printf@plt+0xa288>
  403aa0:	mov	w3, w0
  403aa4:	mov	x0, x27
  403aa8:	mov	x1, x25
  403aac:	mov	x2, x28
  403ab0:	mov	w4, w22
  403ab4:	mov	w5, w21
  403ab8:	mov	w6, w20
  403abc:	mov	w7, w19
  403ac0:	cbz	w23, 403acc <printf@plt+0x1d5c>
  403ac4:	bl	402c24 <printf@plt+0xeb4>
  403ac8:	b	403ad0 <printf@plt+0x1d60>
  403acc:	bl	402b48 <printf@plt+0xdd8>
  403ad0:	ldr	w2, [sp, #12]
  403ad4:	mov	x0, x24
  403ad8:	mov	x1, x27
  403adc:	mov	w3, w22
  403ae0:	mov	w4, w21
  403ae4:	mov	w5, w20
  403ae8:	mov	w6, w19
  403aec:	bl	403514 <printf@plt+0x17a4>
  403af0:	ldp	x20, x19, [sp, #112]
  403af4:	ldp	x22, x21, [sp, #96]
  403af8:	ldp	x24, x23, [sp, #80]
  403afc:	ldp	x26, x25, [sp, #64]
  403b00:	ldp	x28, x27, [sp, #48]
  403b04:	ldp	x29, x30, [sp, #32]
  403b08:	add	sp, sp, #0x80
  403b0c:	ret
  403b10:	cmp	w4, w6
  403b14:	b.ne	403c04 <printf@plt+0x1e94>  // b.any
  403b18:	sub	sp, sp, #0x70
  403b1c:	stp	x29, x30, [sp, #16]
  403b20:	stp	x28, x27, [sp, #32]
  403b24:	stp	x26, x25, [sp, #48]
  403b28:	stp	x24, x23, [sp, #64]
  403b2c:	stp	x22, x21, [sp, #80]
  403b30:	stp	x20, x19, [sp, #96]
  403b34:	add	x29, sp, #0x10
  403b38:	mov	x21, x0
  403b3c:	mov	w0, #0x78                  	// #120
  403b40:	mov	w20, w7
  403b44:	mov	w25, w6
  403b48:	mov	w23, w5
  403b4c:	mov	w26, w4
  403b50:	mov	w24, w3
  403b54:	mov	x22, x1
  403b58:	stur	w2, [x29, #-4]
  403b5c:	bl	417db0 <_Znwm@@Base>
  403b60:	mov	x27, x0
  403b64:	bl	402840 <printf@plt+0xad0>
  403b68:	mov	w0, w26
  403b6c:	mov	w1, w25
  403b70:	bl	403c08 <printf@plt+0x1e98>
  403b74:	mov	w28, w0
  403b78:	mov	w0, w24
  403b7c:	mov	w1, w23
  403b80:	bl	403c08 <printf@plt+0x1e98>
  403b84:	mov	w19, w0
  403b88:	mov	w0, w26
  403b8c:	mov	w1, w25
  403b90:	bl	402630 <printf@plt+0x8c0>
  403b94:	mov	w25, w0
  403b98:	mov	w0, w24
  403b9c:	mov	w1, w23
  403ba0:	bl	402630 <printf@plt+0x8c0>
  403ba4:	mov	w23, w0
  403ba8:	mov	x0, x27
  403bac:	mov	x1, x22
  403bb0:	mov	w2, w28
  403bb4:	mov	w3, w19
  403bb8:	mov	w4, w25
  403bbc:	mov	w5, w23
  403bc0:	mov	w6, w20
  403bc4:	bl	402a74 <printf@plt+0xd04>
  403bc8:	ldur	w2, [x29, #-4]
  403bcc:	mov	x0, x21
  403bd0:	mov	x1, x27
  403bd4:	mov	w3, w28
  403bd8:	mov	w4, w19
  403bdc:	mov	w5, w25
  403be0:	mov	w6, w23
  403be4:	bl	403514 <printf@plt+0x17a4>
  403be8:	ldp	x20, x19, [sp, #96]
  403bec:	ldp	x22, x21, [sp, #80]
  403bf0:	ldp	x24, x23, [sp, #64]
  403bf4:	ldp	x26, x25, [sp, #48]
  403bf8:	ldp	x28, x27, [sp, #32]
  403bfc:	ldp	x29, x30, [sp, #16]
  403c00:	add	sp, sp, #0x70
  403c04:	ret
  403c08:	cmp	w0, w1
  403c0c:	csel	w0, w0, w1, lt  // lt = tstop
  403c10:	ret
  403c14:	sub	sp, sp, #0xc0
  403c18:	stp	x29, x30, [sp, #96]
  403c1c:	stp	x28, x27, [sp, #112]
  403c20:	stp	x26, x25, [sp, #128]
  403c24:	stp	x24, x23, [sp, #144]
  403c28:	stp	x22, x21, [sp, #160]
  403c2c:	stp	x20, x19, [sp, #176]
  403c30:	add	x29, sp, #0x60
  403c34:	mov	x24, x0
  403c38:	sub	x0, x29, #0x10
  403c3c:	mov	w19, w7
  403c40:	mov	w20, w6
  403c44:	mov	w21, w5
  403c48:	mov	w22, w4
  403c4c:	mov	w23, w3
  403c50:	mov	x26, x2
  403c54:	mov	x25, x1
  403c58:	bl	418880 <_ZdlPvm@@Base+0xa34>
  403c5c:	mov	x0, x26
  403c60:	bl	40bff8 <printf@plt+0xa288>
  403c64:	ldr	x8, [x25]
  403c68:	cbz	x8, 403eb0 <printf@plt+0x2140>
  403c6c:	mov	w27, w0
  403c70:	cmp	w0, #0x1
  403c74:	stp	w23, w19, [sp, #8]
  403c78:	b.lt	403dec <printf@plt+0x207c>  // b.tstop
  403c7c:	adrp	x23, 41a000 <_ZdlPvm@@Base+0x21b4>
  403c80:	mov	w28, wzr
  403c84:	add	x23, x23, #0xd25
  403c88:	b	403ca8 <printf@plt+0x1f38>
  403c8c:	sub	x0, x29, #0x10
  403c90:	bl	418cbc <_ZdlPvm@@Base+0xe70>
  403c94:	add	x0, sp, #0x20
  403c98:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  403c9c:	add	w28, w28, #0x1
  403ca0:	cmp	w28, w27
  403ca4:	b.ge	403dec <printf@plt+0x207c>  // b.tcont
  403ca8:	add	w8, w28, #0x1
  403cac:	cmp	w8, w27
  403cb0:	b.ge	403cf4 <printf@plt+0x1f84>  // b.tcont
  403cb4:	sub	x8, x29, #0x20
  403cb8:	mov	w2, #0x2                   	// #2
  403cbc:	mov	x0, x26
  403cc0:	mov	w1, w28
  403cc4:	bl	40c09c <printf@plt+0xa32c>
  403cc8:	add	x0, sp, #0x30
  403ccc:	mov	x1, x23
  403cd0:	bl	418924 <_ZdlPvm@@Base+0xad8>
  403cd4:	sub	x0, x29, #0x20
  403cd8:	add	x1, sp, #0x30
  403cdc:	bl	40c04c <printf@plt+0xa2dc>
  403ce0:	cmp	w0, #0x0
  403ce4:	cset	w19, ne  // ne = any
  403ce8:	mov	w8, #0x1                   	// #1
  403cec:	cbnz	w8, 403d00 <printf@plt+0x1f90>
  403cf0:	b	403d10 <printf@plt+0x1fa0>
  403cf4:	mov	w8, wzr
  403cf8:	mov	w19, wzr
  403cfc:	cbz	w8, 403d10 <printf@plt+0x1fa0>
  403d00:	add	x0, sp, #0x30
  403d04:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  403d08:	sub	x0, x29, #0x20
  403d0c:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  403d10:	cbz	w19, 403dd0 <printf@plt+0x2060>
  403d14:	add	w19, w28, #0x2
  403d18:	cmp	w19, w27
  403d1c:	mov	w28, w19
  403d20:	b.ge	403d50 <printf@plt+0x1fe0>  // b.tcont
  403d24:	mov	w28, w19
  403d28:	mov	x0, x26
  403d2c:	mov	w1, w28
  403d30:	bl	40c10c <printf@plt+0xa39c>
  403d34:	and	w8, w0, #0xff
  403d38:	cmp	w8, #0x5d
  403d3c:	b.eq	403d50 <printf@plt+0x1fe0>  // b.none
  403d40:	add	w28, w28, #0x1
  403d44:	cmp	w27, w28
  403d48:	b.ne	403d28 <printf@plt+0x1fb8>  // b.any
  403d4c:	mov	w28, w27
  403d50:	cmp	w28, #0x1
  403d54:	b.lt	403c9c <printf@plt+0x1f2c>  // b.tstop
  403d58:	sub	w2, w28, w19
  403d5c:	add	x8, sp, #0x20
  403d60:	mov	x0, x26
  403d64:	mov	w1, w19
  403d68:	bl	40c09c <printf@plt+0xa32c>
  403d6c:	ldr	x0, [x25]
  403d70:	add	x1, sp, #0x20
  403d74:	bl	403f34 <printf@plt+0x21c4>
  403d78:	mov	x1, x0
  403d7c:	cbnz	x1, 403c8c <printf@plt+0x1f1c>
  403d80:	add	x8, sp, #0x10
  403d84:	add	x0, sp, #0x20
  403d88:	bl	40c018 <printf@plt+0xa2a8>
  403d8c:	add	x0, sp, #0x10
  403d90:	bl	40bff0 <printf@plt+0xa280>
  403d94:	bl	417b7c <printf@plt+0x15e0c>
  403d98:	mov	x19, x0
  403d9c:	add	x0, sp, #0x10
  403da0:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  403da4:	ldr	x0, [x25]
  403da8:	mov	x1, x19
  403dac:	bl	4135c4 <printf@plt+0x11854>
  403db0:	cbz	w0, 403c94 <printf@plt+0x1f24>
  403db4:	ldr	x0, [x25]
  403db8:	mov	x1, x19
  403dbc:	bl	41395c <printf@plt+0x11bec>
  403dc0:	mov	w1, w0
  403dc4:	sub	x0, x29, #0x10
  403dc8:	bl	40c15c <printf@plt+0xa3ec>
  403dcc:	b	403c94 <printf@plt+0x1f24>
  403dd0:	mov	x0, x26
  403dd4:	mov	w1, w28
  403dd8:	bl	40c10c <printf@plt+0xa39c>
  403ddc:	mov	w1, w0
  403de0:	sub	x0, x29, #0x10
  403de4:	bl	40c15c <printf@plt+0xa3ec>
  403de8:	b	403c9c <printf@plt+0x1f2c>
  403dec:	sub	x0, x29, #0x10
  403df0:	bl	40bff8 <printf@plt+0xa288>
  403df4:	ldp	w27, w26, [sp, #8]
  403df8:	cmp	w0, #0x1
  403dfc:	b.lt	403eb0 <printf@plt+0x2140>  // b.tstop
  403e00:	mov	w0, #0x78                  	// #120
  403e04:	bl	417db0 <_Znwm@@Base>
  403e08:	ldr	w19, [x29, #96]
  403e0c:	mov	x23, x0
  403e10:	bl	402840 <printf@plt+0xad0>
  403e14:	add	x0, x24, #0x18
  403e18:	cbz	w19, 403e58 <printf@plt+0x20e8>
  403e1c:	sub	x1, x29, #0x10
  403e20:	bl	4027a0 <printf@plt+0xa30>
  403e24:	mov	x19, x0
  403e28:	sub	x0, x29, #0x10
  403e2c:	bl	40bff8 <printf@plt+0xa288>
  403e30:	mov	w3, w0
  403e34:	mov	x0, x23
  403e38:	mov	x1, x25
  403e3c:	mov	x2, x19
  403e40:	mov	w4, w22
  403e44:	mov	w5, w21
  403e48:	mov	w6, w20
  403e4c:	mov	w7, w26
  403e50:	bl	402c24 <printf@plt+0xeb4>
  403e54:	b	403e90 <printf@plt+0x2120>
  403e58:	sub	x1, x29, #0x10
  403e5c:	bl	4027a0 <printf@plt+0xa30>
  403e60:	mov	x19, x0
  403e64:	sub	x0, x29, #0x10
  403e68:	bl	40bff8 <printf@plt+0xa288>
  403e6c:	mov	w3, w0
  403e70:	mov	x0, x23
  403e74:	mov	x1, x25
  403e78:	mov	x2, x19
  403e7c:	mov	w4, w22
  403e80:	mov	w5, w21
  403e84:	mov	w6, w20
  403e88:	mov	w7, w26
  403e8c:	bl	402998 <printf@plt+0xc28>
  403e90:	mov	x0, x24
  403e94:	mov	x1, x23
  403e98:	mov	w2, w27
  403e9c:	mov	w3, w22
  403ea0:	mov	w4, w21
  403ea4:	mov	w5, w20
  403ea8:	mov	w6, w26
  403eac:	bl	403514 <printf@plt+0x17a4>
  403eb0:	sub	x0, x29, #0x10
  403eb4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  403eb8:	ldp	x20, x19, [sp, #176]
  403ebc:	ldp	x22, x21, [sp, #160]
  403ec0:	ldp	x24, x23, [sp, #144]
  403ec4:	ldp	x26, x25, [sp, #128]
  403ec8:	ldp	x28, x27, [sp, #112]
  403ecc:	ldp	x29, x30, [sp, #96]
  403ed0:	add	sp, sp, #0xc0
  403ed4:	ret
  403ed8:	b	403f20 <printf@plt+0x21b0>
  403edc:	mov	x19, x0
  403ee0:	add	x0, sp, #0x10
  403ee4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  403ee8:	b	403efc <printf@plt+0x218c>
  403eec:	b	403ef8 <printf@plt+0x2188>
  403ef0:	b	403ef8 <printf@plt+0x2188>
  403ef4:	b	403f20 <printf@plt+0x21b0>
  403ef8:	mov	x19, x0
  403efc:	add	x0, sp, #0x20
  403f00:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  403f04:	b	403f24 <printf@plt+0x21b4>
  403f08:	mov	x19, x0
  403f0c:	sub	x0, x29, #0x20
  403f10:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  403f14:	b	403f24 <printf@plt+0x21b4>
  403f18:	b	403f20 <printf@plt+0x21b0>
  403f1c:	b	403f20 <printf@plt+0x21b0>
  403f20:	mov	x19, x0
  403f24:	sub	x0, x29, #0x10
  403f28:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  403f2c:	mov	x0, x19
  403f30:	bl	401ce0 <_Unwind_Resume@plt>
  403f34:	sub	sp, sp, #0x30
  403f38:	stp	x29, x30, [sp, #16]
  403f3c:	stp	x20, x19, [sp, #32]
  403f40:	add	x29, sp, #0x10
  403f44:	cbz	x0, 403fac <printf@plt+0x223c>
  403f48:	mov	x19, x0
  403f4c:	mov	x0, x1
  403f50:	mov	x20, x1
  403f54:	bl	40c1a8 <printf@plt+0xa438>
  403f58:	cbz	w0, 403f64 <printf@plt+0x21f4>
  403f5c:	mov	x0, xzr
  403f60:	b	403fac <printf@plt+0x223c>
  403f64:	mov	x8, sp
  403f68:	mov	x0, x20
  403f6c:	mov	w1, wzr
  403f70:	bl	40c018 <printf@plt+0xa2a8>
  403f74:	mov	x0, sp
  403f78:	bl	40bff0 <printf@plt+0xa280>
  403f7c:	bl	417b7c <printf@plt+0x15e0c>
  403f80:	mov	x20, x0
  403f84:	mov	x0, sp
  403f88:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  403f8c:	mov	x0, x19
  403f90:	mov	x1, x20
  403f94:	bl	4135c4 <printf@plt+0x11854>
  403f98:	cbz	w0, 403f5c <printf@plt+0x21ec>
  403f9c:	mov	x0, x19
  403fa0:	mov	x1, x20
  403fa4:	bl	41395c <printf@plt+0x11bec>
  403fa8:	bl	409114 <printf@plt+0x73a4>
  403fac:	ldp	x20, x19, [sp, #32]
  403fb0:	ldp	x29, x30, [sp, #16]
  403fb4:	add	sp, sp, #0x30
  403fb8:	ret
  403fbc:	mov	x19, x0
  403fc0:	mov	x0, sp
  403fc4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  403fc8:	mov	x0, x19
  403fcc:	bl	401ce0 <_Unwind_Resume@plt>
  403fd0:	ret
  403fd4:	stp	x29, x30, [sp, #-32]!
  403fd8:	stp	x20, x19, [sp, #16]
  403fdc:	mov	x29, sp
  403fe0:	mov	x20, x0
  403fe4:	mov	w0, #0x80                  	// #128
  403fe8:	bl	417db0 <_Znwm@@Base>
  403fec:	mov	x19, x0
  403ff0:	mov	x1, x20
  403ff4:	bl	404044 <printf@plt+0x22d4>
  403ff8:	mov	x0, x19
  403ffc:	mov	x1, xzr
  404000:	mov	w2, wzr
  404004:	bl	4143a8 <printf@plt+0x12638>
  404008:	cbnz	w0, 404020 <printf@plt+0x22b0>
  40400c:	ldr	x8, [x19]
  404010:	mov	x0, x19
  404014:	ldr	x8, [x8, #8]
  404018:	blr	x8
  40401c:	mov	x19, xzr
  404020:	mov	x0, x19
  404024:	ldp	x20, x19, [sp, #16]
  404028:	ldp	x29, x30, [sp], #32
  40402c:	ret
  404030:	mov	x20, x0
  404034:	mov	x0, x19
  404038:	bl	417e34 <_ZdlPv@@Base>
  40403c:	mov	x0, x20
  404040:	bl	401ce0 <_Unwind_Resume@plt>
  404044:	stp	x29, x30, [sp, #-32]!
  404048:	str	x19, [sp, #16]
  40404c:	mov	x29, sp
  404050:	mov	x19, x0
  404054:	bl	413270 <printf@plt+0x11500>
  404058:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x21b4>
  40405c:	add	x8, x8, #0xab0
  404060:	str	x8, [x19]
  404064:	ldr	x19, [sp, #16]
  404068:	ldp	x29, x30, [sp], #32
  40406c:	ret
  404070:	stp	x29, x30, [sp, #-16]!
  404074:	mov	x29, sp
  404078:	bl	4132d8 <printf@plt+0x11568>
  40407c:	ldp	x29, x30, [sp], #16
  404080:	ret
  404084:	stp	x29, x30, [sp, #-32]!
  404088:	str	x19, [sp, #16]
  40408c:	mov	x29, sp
  404090:	mov	x19, x0
  404094:	bl	404070 <printf@plt+0x2300>
  404098:	mov	x0, x19
  40409c:	bl	417e34 <_ZdlPv@@Base>
  4040a0:	ldr	x19, [sp, #16]
  4040a4:	ldp	x29, x30, [sp], #32
  4040a8:	ret
  4040ac:	stp	x29, x30, [sp, #-16]!
  4040b0:	mov	x29, sp
  4040b4:	str	xzr, [x0]
  4040b8:	str	wzr, [x0, #8]
  4040bc:	add	x0, x0, #0x10
  4040c0:	bl	418880 <_ZdlPvm@@Base+0xa34>
  4040c4:	ldp	x29, x30, [sp], #16
  4040c8:	ret
  4040cc:	stp	x29, x30, [sp, #-16]!
  4040d0:	add	x0, x0, #0x10
  4040d4:	mov	x29, sp
  4040d8:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  4040dc:	ldp	x29, x30, [sp], #16
  4040e0:	ret
  4040e4:	stp	x29, x30, [sp, #-48]!
  4040e8:	stp	x22, x21, [sp, #16]
  4040ec:	stp	x20, x19, [sp, #32]
  4040f0:	mov	x29, sp
  4040f4:	add	x19, x0, #0x8
  4040f8:	mov	x22, x0
  4040fc:	str	xzr, [x0]
  404100:	mov	x0, x19
  404104:	bl	402658 <printf@plt+0x8e8>
  404108:	add	x20, x22, #0x18
  40410c:	mov	x0, x20
  404110:	bl	40341c <printf@plt+0x16ac>
  404114:	add	x21, x22, #0x30
  404118:	mov	x0, x21
  40411c:	bl	40341c <printf@plt+0x16ac>
  404120:	mov	w8, #0x2                   	// #2
  404124:	add	x0, x22, #0x50
  404128:	str	x8, [x22, #72]
  40412c:	bl	418880 <_ZdlPvm@@Base+0xa34>
  404130:	ldp	x20, x19, [sp, #32]
  404134:	ldp	x22, x21, [sp, #16]
  404138:	ldp	x29, x30, [sp], #48
  40413c:	ret
  404140:	mov	x22, x0
  404144:	mov	x0, x21
  404148:	bl	403428 <printf@plt+0x16b8>
  40414c:	mov	x0, x20
  404150:	bl	403428 <printf@plt+0x16b8>
  404154:	mov	x0, x19
  404158:	bl	402660 <printf@plt+0x8f0>
  40415c:	mov	x0, x22
  404160:	bl	401ce0 <_Unwind_Resume@plt>
  404164:	stp	x29, x30, [sp, #-32]!
  404168:	str	x19, [sp, #16]
  40416c:	mov	x19, x0
  404170:	add	x0, x0, #0x50
  404174:	mov	x29, sp
  404178:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40417c:	add	x0, x19, #0x30
  404180:	bl	403428 <printf@plt+0x16b8>
  404184:	add	x0, x19, #0x18
  404188:	bl	403428 <printf@plt+0x16b8>
  40418c:	add	x0, x19, #0x8
  404190:	bl	402660 <printf@plt+0x8f0>
  404194:	ldr	x19, [sp, #16]
  404198:	ldp	x29, x30, [sp], #32
  40419c:	ret
  4041a0:	sub	sp, sp, #0x80
  4041a4:	stp	x29, x30, [sp, #32]
  4041a8:	stp	x28, x27, [sp, #48]
  4041ac:	stp	x26, x25, [sp, #64]
  4041b0:	stp	x24, x23, [sp, #80]
  4041b4:	stp	x22, x21, [sp, #96]
  4041b8:	stp	x20, x19, [sp, #112]
  4041bc:	add	x29, sp, #0x20
  4041c0:	mov	x19, x1
  4041c4:	mov	x21, x0
  4041c8:	cbnz	w2, 4041d8 <printf@plt+0x2468>
  4041cc:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4041d0:	ldrb	w8, [x8, #3792]
  4041d4:	cbnz	w8, 4043e8 <printf@plt+0x2678>
  4041d8:	add	x20, x21, #0x18
  4041dc:	mov	x0, x20
  4041e0:	bl	4036cc <printf@plt+0x195c>
  4041e4:	cbnz	w0, 4043e8 <printf@plt+0x2678>
  4041e8:	mov	x0, x20
  4041ec:	bl	4036b4 <printf@plt+0x1944>
  4041f0:	add	x21, x21, #0x30
  4041f4:	mov	x0, x21
  4041f8:	bl	4036b4 <printf@plt+0x1944>
  4041fc:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  404200:	ldr	w8, [x8, #592]
  404204:	cbnz	w8, 404220 <printf@plt+0x24b0>
  404208:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  40420c:	add	x0, x0, #0xd28
  404210:	mov	w1, #0x3                   	// #3
  404214:	mov	w2, #0x1                   	// #1
  404218:	mov	x3, x19
  40421c:	bl	401cd0 <fwrite@plt>
  404220:	adrp	x23, 41a000 <_ZdlPvm@@Base+0x21b4>
  404224:	adrp	x25, 41a000 <_ZdlPvm@@Base+0x21b4>
  404228:	adrp	x26, 41a000 <_ZdlPvm@@Base+0x21b4>
  40422c:	mov	w22, #0x1                   	// #1
  404230:	add	x23, x23, #0xd2c
  404234:	adrp	x28, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404238:	adrp	x24, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40423c:	add	x25, x25, #0xf8a
  404240:	add	x26, x26, #0xf6e
  404244:	b	404254 <printf@plt+0x24e4>
  404248:	mov	x0, x20
  40424c:	bl	4036ec <printf@plt+0x197c>
  404250:	cbnz	w0, 4043b8 <printf@plt+0x2648>
  404254:	mov	x0, x20
  404258:	bl	403720 <printf@plt+0x19b0>
  40425c:	mov	x27, x0
  404260:	mov	w1, #0x9                   	// #9
  404264:	mov	w2, #0x1                   	// #1
  404268:	mov	x0, x23
  40426c:	mov	x3, x19
  404270:	bl	401cd0 <fwrite@plt>
  404274:	ldrb	w8, [x28, #3796]
  404278:	cmp	w8, #0x1
  40427c:	b.ne	4042a0 <printf@plt+0x2530>  // b.any
  404280:	mov	x0, x21
  404284:	bl	4036cc <printf@plt+0x195c>
  404288:	cbnz	w0, 4042a0 <printf@plt+0x2530>
  40428c:	mov	x0, x21
  404290:	bl	403720 <printf@plt+0x19b0>
  404294:	ldr	x0, [x0, #64]
  404298:	mov	x1, x19
  40429c:	bl	401910 <fputs@plt>
  4042a0:	mov	w0, #0x23                  	// #35
  4042a4:	mov	x1, x19
  4042a8:	bl	401b50 <fputc@plt>
  4042ac:	ldrb	w8, [x24, #3800]
  4042b0:	cmp	w8, #0x1
  4042b4:	b.ne	404310 <printf@plt+0x25a0>  // b.any
  4042b8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4042bc:	add	x0, sp, #0x10
  4042c0:	add	x1, x1, #0xd36
  4042c4:	bl	418924 <_ZdlPvm@@Base+0xad8>
  4042c8:	mov	x8, sp
  4042cc:	mov	w0, w22
  4042d0:	bl	419330 <_ZdlPvm@@Base+0x14e4>
  4042d4:	add	x0, sp, #0x10
  4042d8:	mov	x1, sp
  4042dc:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  4042e0:	mov	x0, sp
  4042e4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  4042e8:	add	x0, sp, #0x10
  4042ec:	mov	w1, wzr
  4042f0:	bl	40c15c <printf@plt+0xa3ec>
  4042f4:	add	x0, sp, #0x10
  4042f8:	bl	40bff0 <printf@plt+0xa280>
  4042fc:	mov	x1, x19
  404300:	bl	401910 <fputs@plt>
  404304:	add	x0, sp, #0x10
  404308:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40430c:	b	40431c <printf@plt+0x25ac>
  404310:	ldr	x0, [x27, #64]
  404314:	mov	x1, x19
  404318:	bl	401910 <fputs@plt>
  40431c:	mov	w1, #0x2                   	// #2
  404320:	mov	w2, #0x1                   	// #1
  404324:	mov	x0, x25
  404328:	mov	x3, x19
  40432c:	bl	401cd0 <fwrite@plt>
  404330:	ldr	x0, [x27, #64]
  404334:	mov	x1, x19
  404338:	bl	401910 <fputs@plt>
  40433c:	mov	w1, #0x4                   	// #4
  404340:	mov	w2, #0x1                   	// #1
  404344:	mov	x0, x26
  404348:	mov	x3, x19
  40434c:	bl	401cd0 <fwrite@plt>
  404350:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  404354:	ldr	w8, [x8, #592]
  404358:	cbz	w8, 404370 <printf@plt+0x2600>
  40435c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  404360:	mov	w1, #0x5                   	// #5
  404364:	mov	w2, #0x1                   	// #1
  404368:	add	x0, x0, #0xd45
  40436c:	b	404380 <printf@plt+0x2610>
  404370:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  404374:	mov	w1, #0x6                   	// #6
  404378:	mov	w2, #0x1                   	// #1
  40437c:	add	x0, x0, #0xd3e
  404380:	mov	x3, x19
  404384:	bl	401cd0 <fwrite@plt>
  404388:	mov	x0, x20
  40438c:	add	w22, w22, #0x1
  404390:	bl	403710 <printf@plt+0x19a0>
  404394:	ldrb	w8, [x28, #3796]
  404398:	cmp	w8, #0x1
  40439c:	b.ne	404248 <printf@plt+0x24d8>  // b.any
  4043a0:	mov	x0, x21
  4043a4:	bl	4036cc <printf@plt+0x195c>
  4043a8:	cbnz	w0, 404248 <printf@plt+0x24d8>
  4043ac:	mov	x0, x21
  4043b0:	bl	403710 <printf@plt+0x19a0>
  4043b4:	b	404248 <printf@plt+0x24d8>
  4043b8:	mov	w0, #0xa                   	// #10
  4043bc:	mov	x1, x19
  4043c0:	bl	401b50 <fputc@plt>
  4043c4:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  4043c8:	ldr	w8, [x8, #592]
  4043cc:	cbnz	w8, 4043e8 <printf@plt+0x2678>
  4043d0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  4043d4:	add	x0, x0, #0xd4b
  4043d8:	mov	w1, #0x5                   	// #5
  4043dc:	mov	w2, #0x1                   	// #1
  4043e0:	mov	x3, x19
  4043e4:	bl	401cd0 <fwrite@plt>
  4043e8:	ldp	x20, x19, [sp, #112]
  4043ec:	ldp	x22, x21, [sp, #96]
  4043f0:	ldp	x24, x23, [sp, #80]
  4043f4:	ldp	x26, x25, [sp, #64]
  4043f8:	ldp	x28, x27, [sp, #48]
  4043fc:	ldp	x29, x30, [sp, #32]
  404400:	add	sp, sp, #0x80
  404404:	ret
  404408:	b	40441c <printf@plt+0x26ac>
  40440c:	mov	x19, x0
  404410:	mov	x0, sp
  404414:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  404418:	b	404420 <printf@plt+0x26b0>
  40441c:	mov	x19, x0
  404420:	add	x0, sp, #0x10
  404424:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  404428:	mov	x0, x19
  40442c:	bl	401ce0 <_Unwind_Resume@plt>
  404430:	stp	x29, x30, [sp, #-32]!
  404434:	str	x19, [sp, #16]
  404438:	mov	x29, sp
  40443c:	mov	x19, x0
  404440:	bl	404464 <printf@plt+0x26f4>
  404444:	movi	v0.2d, #0x0
  404448:	stp	q0, q0, [x19, #96]
  40444c:	stp	q0, q0, [x19, #64]
  404450:	stp	q0, q0, [x19, #32]
  404454:	str	q0, [x19, #16]
  404458:	ldr	x19, [sp, #16]
  40445c:	ldp	x29, x30, [sp], #32
  404460:	ret
  404464:	stp	xzr, xzr, [x0]
  404468:	ret
  40446c:	stp	x29, x30, [sp, #-32]!
  404470:	stp	x20, x19, [sp, #16]
  404474:	ldr	x20, [x0, #112]
  404478:	mov	x19, x0
  40447c:	mov	x29, sp
  404480:	cbnz	x20, 404498 <printf@plt+0x2728>
  404484:	b	4044c4 <printf@plt+0x2754>
  404488:	mov	x0, x20
  40448c:	bl	417e34 <_ZdlPv@@Base>
  404490:	ldr	x20, [x19, #112]
  404494:	cbz	x20, 4044c4 <printf@plt+0x2754>
  404498:	ldr	x8, [x20]
  40449c:	str	x8, [x19, #112]
  4044a0:	ldr	x0, [x20, #8]
  4044a4:	cbz	x0, 4044ac <printf@plt+0x273c>
  4044a8:	bl	401bd0 <_ZdaPv@plt>
  4044ac:	ldr	x0, [x20, #16]
  4044b0:	cbz	x0, 404488 <printf@plt+0x2718>
  4044b4:	bl	401bd0 <_ZdaPv@plt>
  4044b8:	b	404488 <printf@plt+0x2718>
  4044bc:	mov	x0, x20
  4044c0:	bl	417e34 <_ZdlPv@@Base>
  4044c4:	ldr	x20, [x19, #120]
  4044c8:	cbz	x20, 4044f0 <printf@plt+0x2780>
  4044cc:	ldr	x8, [x20]
  4044d0:	str	x8, [x19, #120]
  4044d4:	ldr	x0, [x20, #8]
  4044d8:	cbz	x0, 4044e0 <printf@plt+0x2770>
  4044dc:	bl	401bd0 <_ZdaPv@plt>
  4044e0:	ldr	x0, [x20, #16]
  4044e4:	cbz	x0, 4044bc <printf@plt+0x274c>
  4044e8:	bl	401bd0 <_ZdaPv@plt>
  4044ec:	b	4044bc <printf@plt+0x274c>
  4044f0:	ldp	x20, x19, [sp, #16]
  4044f4:	ldp	x29, x30, [sp], #32
  4044f8:	ret
  4044fc:	stp	x29, x30, [sp, #-80]!
  404500:	stp	x26, x25, [sp, #16]
  404504:	stp	x24, x23, [sp, #32]
  404508:	stp	x22, x21, [sp, #48]
  40450c:	stp	x20, x19, [sp, #64]
  404510:	mov	x29, sp
  404514:	ldr	x24, [x1]
  404518:	mov	x19, x6
  40451c:	mov	x20, x5
  404520:	mov	x21, x4
  404524:	mov	x23, x3
  404528:	mov	x22, x2
  40452c:	mov	x25, x1
  404530:	cmp	x24, #0x0
  404534:	cset	w26, ne  // ne = any
  404538:	cbz	x24, 404554 <printf@plt+0x27e4>
  40453c:	ldr	x0, [x24, #16]
  404540:	mov	x1, x23
  404544:	bl	401c10 <strcmp@plt>
  404548:	cbz	w0, 404554 <printf@plt+0x27e4>
  40454c:	ldr	x24, [x24]
  404550:	b	404530 <printf@plt+0x27c0>
  404554:	cbz	x21, 404568 <printf@plt+0x27f8>
  404558:	cbz	w26, 404568 <printf@plt+0x27f8>
  40455c:	ldrb	w8, [x21]
  404560:	cmp	w8, #0x3d
  404564:	b.ne	4045c0 <printf@plt+0x2850>  // b.any
  404568:	cbnz	x24, 404584 <printf@plt+0x2814>
  40456c:	mov	w0, #0x18                  	// #24
  404570:	bl	417db0 <_Znwm@@Base>
  404574:	ldr	x8, [x25]
  404578:	mov	x24, x0
  40457c:	str	x8, [x0]
  404580:	str	x0, [x25]
  404584:	cbz	x21, 4045ec <printf@plt+0x287c>
  404588:	ldrb	w8, [x21]
  40458c:	cmp	w8, #0x3d
  404590:	b.ne	4045ec <printf@plt+0x287c>  // b.any
  404594:	stp	x21, x23, [x24, #8]
  404598:	cbz	x22, 4045a4 <printf@plt+0x2834>
  40459c:	mov	x0, x22
  4045a0:	bl	401bd0 <_ZdaPv@plt>
  4045a4:	cbz	x20, 4045b0 <printf@plt+0x2840>
  4045a8:	mov	x0, x20
  4045ac:	bl	401bd0 <_ZdaPv@plt>
  4045b0:	cbz	x19, 4045d4 <printf@plt+0x2864>
  4045b4:	mov	x0, x19
  4045b8:	bl	401bd0 <_ZdaPv@plt>
  4045bc:	b	4045d4 <printf@plt+0x2864>
  4045c0:	mov	x1, x24
  4045c4:	mov	x2, x21
  4045c8:	mov	x3, x20
  4045cc:	mov	x4, x19
  4045d0:	bl	40464c <printf@plt+0x28dc>
  4045d4:	ldp	x20, x19, [sp, #64]
  4045d8:	ldp	x22, x21, [sp, #48]
  4045dc:	ldp	x24, x23, [sp, #32]
  4045e0:	ldp	x26, x25, [sp, #16]
  4045e4:	ldp	x29, x30, [sp], #80
  4045e8:	ret
  4045ec:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x21b4>
  4045f0:	add	x8, x8, #0xd51
  4045f4:	cmp	x20, #0x0
  4045f8:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x21b4>
  4045fc:	adrp	x10, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404600:	add	x9, x9, #0xd57
  404604:	csel	x20, x8, x20, eq  // eq = none
  404608:	cmp	x19, #0x0
  40460c:	ldr	x0, [x10, #3736]
  404610:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x21b4>
  404614:	csel	x19, x9, x19, eq  // eq = none
  404618:	add	x8, x8, #0xd5e
  40461c:	cmp	x21, #0x0
  404620:	csel	x21, x8, x21, eq  // eq = none
  404624:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  404628:	add	x1, x1, #0xd6e
  40462c:	mov	x2, x20
  404630:	mov	x3, x19
  404634:	mov	x4, x23
  404638:	mov	x5, x21
  40463c:	bl	401970 <fprintf@plt>
  404640:	stp	x21, x23, [x24, #8]
  404644:	cbnz	x22, 40459c <printf@plt+0x282c>
  404648:	b	4045a4 <printf@plt+0x2834>
  40464c:	stp	x29, x30, [sp, #-64]!
  404650:	stp	x22, x21, [sp, #32]
  404654:	stp	x20, x19, [sp, #48]
  404658:	ldr	x8, [x1, #8]
  40465c:	mov	x20, x4
  404660:	mov	x21, x3
  404664:	mov	x22, x1
  404668:	sub	x19, x2, #0x1
  40466c:	str	x23, [sp, #16]
  404670:	mov	x29, sp
  404674:	ldrb	w9, [x19, #1]!
  404678:	cmp	w9, #0x3d
  40467c:	b.eq	404674 <printf@plt+0x2904>  // b.none
  404680:	sub	x23, x8, #0x1
  404684:	ldrb	w8, [x23, #1]!
  404688:	cmp	w8, #0x3d
  40468c:	b.eq	404684 <printf@plt+0x2914>  // b.none
  404690:	mov	x0, x19
  404694:	mov	x1, x23
  404698:	bl	401c10 <strcmp@plt>
  40469c:	cbnz	w0, 4046b4 <printf@plt+0x2944>
  4046a0:	ldp	x20, x19, [sp, #48]
  4046a4:	ldp	x22, x21, [sp, #32]
  4046a8:	ldr	x23, [sp, #16]
  4046ac:	ldp	x29, x30, [sp], #64
  4046b0:	ret
  4046b4:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x21b4>
  4046b8:	adrp	x9, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4046bc:	add	x8, x8, #0xd51
  4046c0:	cmp	x21, #0x0
  4046c4:	ldr	x0, [x9, #3736]
  4046c8:	ldr	x4, [x22, #16]
  4046cc:	csel	x2, x8, x21, eq  // eq = none
  4046d0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x21b4>
  4046d4:	add	x8, x8, #0xd57
  4046d8:	cmp	x20, #0x0
  4046dc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4046e0:	csel	x3, x8, x20, eq  // eq = none
  4046e4:	add	x1, x1, #0xdc7
  4046e8:	mov	x5, x23
  4046ec:	mov	x6, x19
  4046f0:	bl	401970 <fprintf@plt>
  4046f4:	b	4046a0 <printf@plt+0x2930>
  4046f8:	stp	x29, x30, [sp, #-16]!
  4046fc:	mov	x29, sp
  404700:	mov	x6, x5
  404704:	mov	x5, x4
  404708:	mov	x4, x3
  40470c:	mov	x3, x2
  404710:	mov	x2, x1
  404714:	add	x1, x0, #0x70
  404718:	bl	4044fc <printf@plt+0x278c>
  40471c:	ldp	x29, x30, [sp], #16
  404720:	ret
  404724:	stp	x29, x30, [sp, #-16]!
  404728:	mov	x29, sp
  40472c:	mov	x6, x5
  404730:	mov	x5, x4
  404734:	mov	x4, x3
  404738:	mov	x3, x2
  40473c:	mov	x2, x1
  404740:	add	x1, x0, #0x78
  404744:	bl	4044fc <printf@plt+0x278c>
  404748:	ldp	x29, x30, [sp], #16
  40474c:	ret
  404750:	stp	x29, x30, [sp, #-32]!
  404754:	stp	x20, x19, [sp, #16]
  404758:	mov	x20, x1
  40475c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  404760:	mov	x19, x0
  404764:	add	x1, x1, #0xcd7
  404768:	mov	x0, x20
  40476c:	mov	x29, sp
  404770:	bl	401c10 <strcmp@plt>
  404774:	cbz	w0, 4047d0 <printf@plt+0x2a60>
  404778:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40477c:	add	x1, x1, #0xccc
  404780:	mov	x0, x20
  404784:	bl	401c10 <strcmp@plt>
  404788:	cbz	w0, 4047e0 <printf@plt+0x2a70>
  40478c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  404790:	add	x1, x1, #0xc2b
  404794:	mov	x0, x20
  404798:	bl	401c10 <strcmp@plt>
  40479c:	cbz	w0, 4047d8 <printf@plt+0x2a68>
  4047a0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4047a4:	add	x1, x1, #0xe0e
  4047a8:	mov	x0, x20
  4047ac:	bl	401c10 <strcmp@plt>
  4047b0:	cbz	w0, 4047d8 <printf@plt+0x2a68>
  4047b4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4047b8:	add	x1, x1, #0xc43
  4047bc:	mov	x0, x20
  4047c0:	bl	401c10 <strcmp@plt>
  4047c4:	cbnz	w0, 4047f0 <printf@plt+0x2a80>
  4047c8:	str	wzr, [x19, #4]
  4047cc:	b	4047e4 <printf@plt+0x2a74>
  4047d0:	str	wzr, [x19, #12]
  4047d4:	b	4047e4 <printf@plt+0x2a74>
  4047d8:	str	wzr, [x19, #8]
  4047dc:	b	4047e4 <printf@plt+0x2a74>
  4047e0:	str	wzr, [x19]
  4047e4:	ldp	x20, x19, [sp, #16]
  4047e8:	ldp	x29, x30, [sp], #32
  4047ec:	ret
  4047f0:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4047f4:	ldr	x0, [x8, #3736]
  4047f8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4047fc:	add	x1, x1, #0xe11
  404800:	mov	x2, x20
  404804:	bl	401970 <fprintf@plt>
  404808:	b	4047e4 <printf@plt+0x2a74>
  40480c:	stp	x29, x30, [sp, #-32]!
  404810:	str	x19, [sp, #16]
  404814:	mov	x19, x1
  404818:	mov	x29, sp
  40481c:	cbz	x0, 404824 <printf@plt+0x2ab4>
  404820:	bl	401bd0 <_ZdaPv@plt>
  404824:	ldrb	w8, [x19]
  404828:	cbz	w8, 404854 <printf@plt+0x2ae4>
  40482c:	mov	x0, x19
  404830:	bl	401ab0 <atoi@plt>
  404834:	mov	w2, w0
  404838:	cmp	w0, #0x2
  40483c:	b.cs	404864 <printf@plt+0x2af4>  // b.hs, b.nlast
  404840:	cmp	w2, #0x0
  404844:	mov	w8, #0x30                  	// #48
  404848:	cinc	w8, w8, eq  // eq = none
  40484c:	strb	w8, [x19]
  404850:	strb	wzr, [x19, #1]
  404854:	mov	x0, x19
  404858:	ldr	x19, [sp, #16]
  40485c:	ldp	x29, x30, [sp], #32
  404860:	ret
  404864:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404868:	ldr	x0, [x8, #3736]
  40486c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  404870:	add	x1, x1, #0xe43
  404874:	bl	401970 <fprintf@plt>
  404878:	mov	w2, wzr
  40487c:	b	404840 <printf@plt+0x2ad0>
  404880:	stp	x29, x30, [sp, #-32]!
  404884:	str	x19, [sp, #16]
  404888:	mov	x19, x1
  40488c:	mov	x29, sp
  404890:	cbz	x0, 404898 <printf@plt+0x2b28>
  404894:	bl	401bd0 <_ZdaPv@plt>
  404898:	mov	x0, x19
  40489c:	ldr	x19, [sp, #16]
  4048a0:	ldp	x29, x30, [sp], #32
  4048a4:	ret
  4048a8:	stp	x29, x30, [sp, #-64]!
  4048ac:	str	x23, [sp, #16]
  4048b0:	stp	x22, x21, [sp, #32]
  4048b4:	stp	x20, x19, [sp, #48]
  4048b8:	mov	x29, sp
  4048bc:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x21b4>
  4048c0:	mov	x23, x1
  4048c4:	add	x8, x8, #0xd57
  4048c8:	cmp	x4, #0x0
  4048cc:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x21b4>
  4048d0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4048d4:	mov	x20, x0
  4048d8:	add	x9, x9, #0xd51
  4048dc:	csel	x19, x8, x4, eq  // eq = none
  4048e0:	cmp	x3, #0x0
  4048e4:	add	x1, x1, #0xcd7
  4048e8:	mov	x0, x23
  4048ec:	mov	x22, x2
  4048f0:	csel	x21, x9, x3, eq  // eq = none
  4048f4:	bl	401c10 <strcmp@plt>
  4048f8:	cbz	w0, 404994 <printf@plt+0x2c24>
  4048fc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  404900:	add	x1, x1, #0xccc
  404904:	mov	x0, x23
  404908:	bl	401c10 <strcmp@plt>
  40490c:	cbz	w0, 4049dc <printf@plt+0x2c6c>
  404910:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  404914:	add	x1, x1, #0xc2b
  404918:	mov	x0, x23
  40491c:	bl	401c10 <strcmp@plt>
  404920:	cbz	w0, 404a24 <printf@plt+0x2cb4>
  404924:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  404928:	add	x1, x1, #0xe0e
  40492c:	mov	x0, x23
  404930:	bl	401c10 <strcmp@plt>
  404934:	cbz	w0, 404a48 <printf@plt+0x2cd8>
  404938:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40493c:	add	x1, x1, #0xc43
  404940:	mov	x0, x23
  404944:	bl	401c10 <strcmp@plt>
  404948:	cbnz	w0, 404aa8 <printf@plt+0x2d38>
  40494c:	ldr	x23, [x20, #24]
  404950:	mov	w8, #0x1                   	// #1
  404954:	mov	x0, x22
  404958:	str	w8, [x20, #4]
  40495c:	bl	419374 <_ZdlPvm@@Base+0x1528>
  404960:	mov	x1, x0
  404964:	mov	x0, x23
  404968:	bl	404880 <printf@plt+0x2b10>
  40496c:	ldr	x22, [x20, #56]
  404970:	str	x0, [x20, #24]
  404974:	mov	x0, x21
  404978:	bl	419374 <_ZdlPvm@@Base+0x1528>
  40497c:	mov	x1, x0
  404980:	mov	x0, x22
  404984:	bl	404880 <printf@plt+0x2b10>
  404988:	add	x21, x20, #0x58
  40498c:	str	x0, [x20, #56]
  404990:	b	404a8c <printf@plt+0x2d1c>
  404994:	ldr	x23, [x20, #40]
  404998:	mov	w8, #0x1                   	// #1
  40499c:	mov	x0, x22
  4049a0:	str	w8, [x20, #12]
  4049a4:	bl	419374 <_ZdlPvm@@Base+0x1528>
  4049a8:	mov	x1, x0
  4049ac:	mov	x0, x23
  4049b0:	bl	404880 <printf@plt+0x2b10>
  4049b4:	ldr	x22, [x20, #72]
  4049b8:	str	x0, [x20, #40]
  4049bc:	mov	x0, x21
  4049c0:	bl	419374 <_ZdlPvm@@Base+0x1528>
  4049c4:	mov	x1, x0
  4049c8:	mov	x0, x22
  4049cc:	bl	404880 <printf@plt+0x2b10>
  4049d0:	str	x0, [x20, #72]
  4049d4:	add	x21, x20, #0x68
  4049d8:	b	404a8c <printf@plt+0x2d1c>
  4049dc:	ldr	x23, [x20, #16]
  4049e0:	mov	w8, #0x1                   	// #1
  4049e4:	mov	x0, x22
  4049e8:	str	w8, [x20]
  4049ec:	bl	419374 <_ZdlPvm@@Base+0x1528>
  4049f0:	mov	x1, x0
  4049f4:	mov	x0, x23
  4049f8:	bl	404880 <printf@plt+0x2b10>
  4049fc:	ldr	x22, [x20, #48]
  404a00:	str	x0, [x20, #16]
  404a04:	mov	x0, x21
  404a08:	bl	419374 <_ZdlPvm@@Base+0x1528>
  404a0c:	mov	x1, x0
  404a10:	mov	x0, x22
  404a14:	bl	404880 <printf@plt+0x2b10>
  404a18:	str	x0, [x20, #48]
  404a1c:	add	x21, x20, #0x50
  404a20:	b	404a8c <printf@plt+0x2d1c>
  404a24:	ldr	x23, [x20, #32]
  404a28:	mov	w8, #0x1                   	// #1
  404a2c:	mov	x0, x22
  404a30:	str	w8, [x20, #8]
  404a34:	bl	419374 <_ZdlPvm@@Base+0x1528>
  404a38:	mov	x1, x0
  404a3c:	mov	x0, x23
  404a40:	bl	404880 <printf@plt+0x2b10>
  404a44:	b	404a68 <printf@plt+0x2cf8>
  404a48:	ldr	x23, [x20, #32]
  404a4c:	mov	w8, #0x1                   	// #1
  404a50:	mov	x0, x22
  404a54:	str	w8, [x20, #8]
  404a58:	bl	419374 <_ZdlPvm@@Base+0x1528>
  404a5c:	mov	x1, x0
  404a60:	mov	x0, x23
  404a64:	bl	40480c <printf@plt+0x2a9c>
  404a68:	ldr	x22, [x20, #64]
  404a6c:	str	x0, [x20, #32]
  404a70:	mov	x0, x21
  404a74:	bl	419374 <_ZdlPvm@@Base+0x1528>
  404a78:	mov	x1, x0
  404a7c:	mov	x0, x22
  404a80:	bl	404880 <printf@plt+0x2b10>
  404a84:	str	x0, [x20, #64]
  404a88:	add	x21, x20, #0x60
  404a8c:	ldr	x20, [x21]
  404a90:	mov	x0, x19
  404a94:	bl	419374 <_ZdlPvm@@Base+0x1528>
  404a98:	mov	x1, x0
  404a9c:	mov	x0, x20
  404aa0:	bl	404880 <printf@plt+0x2b10>
  404aa4:	str	x0, [x21]
  404aa8:	ldp	x20, x19, [sp, #48]
  404aac:	ldp	x22, x21, [sp, #32]
  404ab0:	ldr	x23, [sp, #16]
  404ab4:	ldp	x29, x30, [sp], #64
  404ab8:	ret
  404abc:	stp	x29, x30, [sp, #-32]!
  404ac0:	stp	x20, x19, [sp, #16]
  404ac4:	mov	x29, sp
  404ac8:	ldrb	w8, [x1]
  404acc:	mov	x19, x1
  404ad0:	mov	x20, x0
  404ad4:	cmp	w8, #0x7b
  404ad8:	b.ne	404ae8 <printf@plt+0x2d78>  // b.any
  404adc:	add	x1, x19, #0x1
  404ae0:	mov	x0, x20
  404ae4:	bl	4048a8 <printf@plt+0x2b38>
  404ae8:	ldrb	w8, [x19]
  404aec:	cmp	w8, #0x7d
  404af0:	b.ne	404b00 <printf@plt+0x2d90>  // b.any
  404af4:	add	x1, x19, #0x1
  404af8:	mov	x0, x20
  404afc:	bl	404750 <printf@plt+0x29e0>
  404b00:	ldp	x20, x19, [sp, #16]
  404b04:	ldp	x29, x30, [sp], #32
  404b08:	ret
  404b0c:	mov	w0, w7
  404b10:	cbz	w1, 404b18 <printf@plt+0x2da8>
  404b14:	ret
  404b18:	stp	x29, x30, [sp, #-16]!
  404b1c:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x21b4>
  404b20:	adrp	x11, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404b24:	add	x10, x10, #0xd51
  404b28:	cmp	x5, #0x0
  404b2c:	ldr	x0, [x11, #3736]
  404b30:	mov	w8, w2
  404b34:	csel	x2, x10, x5, eq  // eq = none
  404b38:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x21b4>
  404b3c:	mov	x9, x3
  404b40:	add	x10, x10, #0xd57
  404b44:	cmp	x6, #0x0
  404b48:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  404b4c:	csel	x3, x10, x6, eq  // eq = none
  404b50:	add	x1, x1, #0xe6e
  404b54:	mov	x5, x9
  404b58:	mov	w6, w8
  404b5c:	mov	x29, sp
  404b60:	bl	401970 <fprintf@plt>
  404b64:	mov	w0, wzr
  404b68:	ldp	x29, x30, [sp], #16
  404b6c:	ret
  404b70:	stp	x29, x30, [sp, #-64]!
  404b74:	stp	x24, x23, [sp, #16]
  404b78:	mov	x23, x1
  404b7c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  404b80:	mov	w24, w2
  404b84:	add	x1, x1, #0xecd
  404b88:	mov	w2, #0x2                   	// #2
  404b8c:	mov	x0, x23
  404b90:	stp	x22, x21, [sp, #32]
  404b94:	stp	x20, x19, [sp, #48]
  404b98:	mov	x29, sp
  404b9c:	mov	x19, x6
  404ba0:	mov	x20, x5
  404ba4:	mov	x21, x4
  404ba8:	mov	x22, x3
  404bac:	bl	401b10 <strncmp@plt>
  404bb0:	cbz	w0, 404c30 <printf@plt+0x2ec0>
  404bb4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  404bb8:	add	x1, x1, #0xed0
  404bbc:	mov	w2, #0x2                   	// #2
  404bc0:	mov	x0, x23
  404bc4:	bl	401b10 <strncmp@plt>
  404bc8:	cbz	w0, 404c48 <printf@plt+0x2ed8>
  404bcc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  404bd0:	add	x1, x1, #0xed3
  404bd4:	mov	w2, #0x2                   	// #2
  404bd8:	mov	x0, x23
  404bdc:	bl	401b10 <strncmp@plt>
  404be0:	cbz	w0, 404c60 <printf@plt+0x2ef0>
  404be4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  404be8:	add	x1, x1, #0xed6
  404bec:	mov	w2, #0x2                   	// #2
  404bf0:	mov	x0, x23
  404bf4:	bl	401b10 <strncmp@plt>
  404bf8:	cbz	w0, 404c68 <printf@plt+0x2ef8>
  404bfc:	ldrb	w8, [x23]
  404c00:	cmp	w8, #0x3e
  404c04:	b.eq	404c80 <printf@plt+0x2f10>  // b.none
  404c08:	cmp	w8, #0x3d
  404c0c:	b.eq	404c98 <printf@plt+0x2f28>  // b.none
  404c10:	cmp	w8, #0x3c
  404c14:	b.ne	404ca0 <printf@plt+0x2f30>  // b.any
  404c18:	add	x0, x23, #0x2
  404c1c:	bl	401ab0 <atoi@plt>
  404c20:	ldr	w7, [x19]
  404c24:	cmp	w0, w24
  404c28:	cset	w1, gt
  404c2c:	b	404cb4 <printf@plt+0x2f44>
  404c30:	add	x0, x23, #0x2
  404c34:	bl	401ab0 <atoi@plt>
  404c38:	ldr	w7, [x19]
  404c3c:	cmp	w0, w24
  404c40:	cset	w1, ge  // ge = tcont
  404c44:	b	404cb4 <printf@plt+0x2f44>
  404c48:	add	x0, x23, #0x2
  404c4c:	bl	401ab0 <atoi@plt>
  404c50:	ldr	w7, [x19]
  404c54:	cmp	w0, w24
  404c58:	cset	w1, le
  404c5c:	b	404cb4 <printf@plt+0x2f44>
  404c60:	add	x0, x23, #0x2
  404c64:	b	404ca4 <printf@plt+0x2f34>
  404c68:	add	x0, x23, #0x2
  404c6c:	bl	401ab0 <atoi@plt>
  404c70:	ldr	w7, [x19]
  404c74:	cmp	w0, w24
  404c78:	cset	w1, ne  // ne = any
  404c7c:	b	404cb4 <printf@plt+0x2f44>
  404c80:	add	x0, x23, #0x2
  404c84:	bl	401ab0 <atoi@plt>
  404c88:	ldr	w7, [x19]
  404c8c:	cmp	w0, w24
  404c90:	cset	w1, lt  // lt = tstop
  404c94:	b	404cb4 <printf@plt+0x2f44>
  404c98:	add	x0, x23, #0x1
  404c9c:	b	404ca4 <printf@plt+0x2f34>
  404ca0:	mov	x0, x23
  404ca4:	bl	401ab0 <atoi@plt>
  404ca8:	ldr	w7, [x19]
  404cac:	cmp	w0, w24
  404cb0:	cset	w1, eq  // eq = none
  404cb4:	mov	w2, w24
  404cb8:	mov	x3, x23
  404cbc:	mov	x4, x22
  404cc0:	mov	x5, x21
  404cc4:	mov	x6, x20
  404cc8:	bl	404b0c <printf@plt+0x2d9c>
  404ccc:	str	w0, [x19]
  404cd0:	ldp	x20, x19, [sp, #48]
  404cd4:	ldp	x22, x21, [sp, #32]
  404cd8:	ldp	x24, x23, [sp, #16]
  404cdc:	ldp	x29, x30, [sp], #64
  404ce0:	ret
  404ce4:	stp	x29, x30, [sp, #-16]!
  404ce8:	mov	x6, x0
  404cec:	ldr	w8, [x6, #12]!
  404cf0:	mov	x29, sp
  404cf4:	cbz	w8, 404d14 <printf@plt+0x2fa4>
  404cf8:	mov	w2, w1
  404cfc:	ldr	x1, [x0, #40]
  404d00:	ldr	x4, [x0, #72]
  404d04:	ldr	x5, [x0, #104]
  404d08:	adrp	x3, 41a000 <_ZdlPvm@@Base+0x21b4>
  404d0c:	add	x3, x3, #0xcd7
  404d10:	bl	404b70 <printf@plt+0x2e00>
  404d14:	ldp	x29, x30, [sp], #16
  404d18:	ret
  404d1c:	stp	x29, x30, [sp, #-16]!
  404d20:	mov	x6, x0
  404d24:	ldr	w8, [x6, #8]!
  404d28:	mov	x29, sp
  404d2c:	cbz	w8, 404d4c <printf@plt+0x2fdc>
  404d30:	mov	w2, w1
  404d34:	ldr	x1, [x0, #32]
  404d38:	ldr	x4, [x0, #64]
  404d3c:	ldr	x5, [x0, #96]
  404d40:	adrp	x3, 41a000 <_ZdlPvm@@Base+0x21b4>
  404d44:	add	x3, x3, #0xc2b
  404d48:	bl	404b70 <printf@plt+0x2e00>
  404d4c:	ldp	x29, x30, [sp], #16
  404d50:	ret
  404d54:	stp	x29, x30, [sp, #-16]!
  404d58:	ldr	w8, [x0]
  404d5c:	mov	x29, sp
  404d60:	cbz	w8, 404d84 <printf@plt+0x3014>
  404d64:	mov	w2, w1
  404d68:	ldr	x1, [x0, #16]
  404d6c:	ldr	x4, [x0, #48]
  404d70:	ldr	x5, [x0, #80]
  404d74:	adrp	x3, 41a000 <_ZdlPvm@@Base+0x21b4>
  404d78:	add	x3, x3, #0xccc
  404d7c:	mov	x6, x0
  404d80:	bl	404b70 <printf@plt+0x2e00>
  404d84:	ldp	x29, x30, [sp], #16
  404d88:	ret
  404d8c:	stp	x29, x30, [sp, #-16]!
  404d90:	mov	x6, x0
  404d94:	ldr	w8, [x6, #4]!
  404d98:	mov	x29, sp
  404d9c:	cbz	w8, 404dbc <printf@plt+0x304c>
  404da0:	mov	w2, w1
  404da4:	ldr	x1, [x0, #24]
  404da8:	ldr	x4, [x0, #56]
  404dac:	ldr	x5, [x0, #88]
  404db0:	adrp	x3, 41a000 <_ZdlPvm@@Base+0x21b4>
  404db4:	add	x3, x3, #0xc43
  404db8:	bl	404b70 <printf@plt+0x2e00>
  404dbc:	ldp	x29, x30, [sp], #16
  404dc0:	ret
  404dc4:	stp	x29, x30, [sp, #-32]!
  404dc8:	stp	x20, x19, [sp, #16]
  404dcc:	mov	x29, sp
  404dd0:	mov	w0, #0x320                 	// #800
  404dd4:	bl	417db0 <_Znwm@@Base>
  404dd8:	mov	x19, x0
  404ddc:	bl	408d38 <printf@plt+0x6fc8>
  404de0:	mov	x0, x19
  404de4:	ldp	x20, x19, [sp, #16]
  404de8:	ldp	x29, x30, [sp], #32
  404dec:	ret
  404df0:	mov	x20, x0
  404df4:	mov	x0, x19
  404df8:	bl	417e34 <_ZdlPv@@Base>
  404dfc:	mov	x0, x20
  404e00:	bl	401ce0 <_Unwind_Resume@plt>
  404e04:	stp	x29, x30, [sp, #-16]!
  404e08:	mov	x29, sp
  404e0c:	ldr	x0, [x1]
  404e10:	bl	413ea8 <printf@plt+0x12138>
  404e14:	cbz	x0, 404e20 <printf@plt+0x30b0>
  404e18:	ldp	x29, x30, [sp], #16
  404e1c:	ret
  404e20:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  404e24:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  404e28:	add	x1, x1, #0xa90
  404e2c:	add	x0, x0, #0xed9
  404e30:	mov	x2, x1
  404e34:	mov	x3, x1
  404e38:	bl	412c94 <printf@plt+0x10f24>
  404e3c:	ldp	x29, x30, [sp], #16
  404e40:	ret
  404e44:	stp	x29, x30, [sp, #-32]!
  404e48:	str	x19, [sp, #16]
  404e4c:	mov	x29, sp
  404e50:	mov	x0, x1
  404e54:	bl	413ea8 <printf@plt+0x12138>
  404e58:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  404e5c:	add	x1, x1, #0xd35
  404e60:	mov	x19, x0
  404e64:	bl	401c10 <strcmp@plt>
  404e68:	cbz	w0, 404e88 <printf@plt+0x3118>
  404e6c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  404e70:	add	x1, x1, #0x87
  404e74:	mov	x0, x19
  404e78:	bl	401c10 <strcmp@plt>
  404e7c:	cmp	w0, #0x0
  404e80:	cset	w0, eq  // eq = none
  404e84:	b	404e8c <printf@plt+0x311c>
  404e88:	mov	w0, #0x1                   	// #1
  404e8c:	ldr	x19, [sp, #16]
  404e90:	ldp	x29, x30, [sp], #32
  404e94:	ret
  404e98:	stp	x29, x30, [sp, #-32]!
  404e9c:	stp	x20, x19, [sp, #16]
  404ea0:	mov	x29, sp
  404ea4:	mov	x0, x1
  404ea8:	mov	x19, x1
  404eac:	bl	413ea8 <printf@plt+0x12138>
  404eb0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  404eb4:	add	x1, x1, #0xd35
  404eb8:	mov	x20, x0
  404ebc:	bl	401c10 <strcmp@plt>
  404ec0:	cbz	w0, 404f0c <printf@plt+0x319c>
  404ec4:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  404ec8:	add	x1, x1, #0xaec
  404ecc:	mov	x0, x20
  404ed0:	bl	401c10 <strcmp@plt>
  404ed4:	cbz	w0, 404ef4 <printf@plt+0x3184>
  404ed8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  404edc:	add	x1, x1, #0x87
  404ee0:	mov	x0, x20
  404ee4:	bl	401c10 <strcmp@plt>
  404ee8:	cmp	w0, #0x0
  404eec:	csel	x19, x19, xzr, eq  // eq = none
  404ef0:	b	404f0c <printf@plt+0x319c>
  404ef4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  404ef8:	add	x0, x0, #0x87
  404efc:	mov	x1, xzr
  404f00:	mov	w2, wzr
  404f04:	bl	414328 <printf@plt+0x125b8>
  404f08:	mov	x19, x0
  404f0c:	mov	x0, x19
  404f10:	ldp	x20, x19, [sp, #16]
  404f14:	ldp	x29, x30, [sp], #32
  404f18:	ret
  404f1c:	stp	x29, x30, [sp, #-32]!
  404f20:	str	x19, [sp, #16]
  404f24:	mov	x29, sp
  404f28:	mov	x19, x0
  404f2c:	bl	404f48 <printf@plt+0x31d8>
  404f30:	ldr	w8, [x19, #608]
  404f34:	add	w8, w8, #0x1
  404f38:	str	w8, [x19, #608]
  404f3c:	ldr	x19, [sp, #16]
  404f40:	ldp	x29, x30, [sp], #32
  404f44:	ret
  404f48:	stp	x29, x30, [sp, #-48]!
  404f4c:	stp	x22, x21, [sp, #16]
  404f50:	stp	x20, x19, [sp, #32]
  404f54:	mov	x29, sp
  404f58:	add	x19, x0, #0xa0
  404f5c:	mov	x20, x0
  404f60:	mov	x0, x19
  404f64:	bl	40bff8 <printf@plt+0xa288>
  404f68:	cmp	w0, #0x1
  404f6c:	b.lt	405004 <printf@plt+0x3294>  // b.tstop
  404f70:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  404f74:	ldr	w22, [x8, #2744]
  404f78:	add	x21, x20, #0xc8
  404f7c:	mov	x1, x21
  404f80:	bl	404e04 <printf@plt+0x3094>
  404f84:	ldr	w8, [x20, #268]
  404f88:	cbz	w8, 404fa8 <printf@plt+0x3238>
  404f8c:	ldr	x1, [x21]
  404f90:	bl	404e44 <printf@plt+0x30d4>
  404f94:	cbnz	w0, 404fa8 <printf@plt+0x3238>
  404f98:	ldr	x1, [x21]
  404f9c:	bl	404e98 <printf@plt+0x3128>
  404fa0:	cbz	x0, 404fa8 <printf@plt+0x3238>
  404fa4:	str	x0, [x21]
  404fa8:	ldr	w8, [x20, #208]
  404fac:	mov	w9, #0x8e39                	// #36409
  404fb0:	movk	w9, #0x38e3, lsl #16
  404fb4:	ldp	w5, w6, [x20, #176]
  404fb8:	mul	w8, w8, w22
  404fbc:	ldr	x0, [x20, #528]
  404fc0:	ldr	w3, [x20, #608]
  404fc4:	ldr	w7, [x20, #184]
  404fc8:	smull	x8, w8, w9
  404fcc:	lsr	x9, x8, #63
  404fd0:	asr	x8, x8, #36
  404fd4:	add	w8, w8, w9
  404fd8:	sub	w4, w6, w8
  404fdc:	mov	x1, x21
  404fe0:	mov	x2, x19
  404fe4:	bl	40391c <printf@plt+0x1bac>
  404fe8:	ldp	w9, w8, [x20, #180]
  404fec:	mov	x0, x19
  404ff0:	str	xzr, [x20, #264]
  404ff4:	str	w8, [x20, #336]
  404ff8:	str	w9, [x20, #340]
  404ffc:	str	w8, [x20, #188]
  405000:	bl	41910c <_ZdlPvm@@Base+0x12c0>
  405004:	ldp	x20, x19, [sp, #32]
  405008:	ldp	x22, x21, [sp, #16]
  40500c:	ldp	x29, x30, [sp], #48
  405010:	ret
  405014:	stp	x29, x30, [sp, #-16]!
  405018:	mov	x29, sp
  40501c:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  405020:	ldr	w8, [x8, #592]
  405024:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x21b4>
  405028:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x21b4>
  40502c:	add	x9, x9, #0xf02
  405030:	add	x10, x10, #0xefc
  405034:	cmp	w8, #0x0
  405038:	add	x0, x0, #0x50
  40503c:	csel	x1, x10, x9, eq  // eq = none
  405040:	bl	40ecc8 <printf@plt+0xcf58>
  405044:	ldp	x29, x30, [sp], #16
  405048:	ret
  40504c:	stp	x29, x30, [sp, #-32]!
  405050:	str	x19, [sp, #16]
  405054:	mov	x29, sp
  405058:	ldr	w8, [x0, #628]
  40505c:	cmp	w8, #0x1
  405060:	str	w8, [x0, #588]
  405064:	b.lt	405088 <printf@plt+0x3318>  // b.tstop
  405068:	mov	x19, x0
  40506c:	str	wzr, [x0, #592]
  405070:	bl	40514c <printf@plt+0x33dc>
  405074:	ldr	w2, [x19, #584]
  405078:	ldr	w3, [x19, #580]
  40507c:	mov	w1, w0
  405080:	mov	x0, x19
  405084:	bl	405094 <printf@plt+0x3324>
  405088:	ldr	x19, [sp, #16]
  40508c:	ldp	x29, x30, [sp], #32
  405090:	ret
  405094:	stp	x29, x30, [sp, #-64]!
  405098:	str	x23, [sp, #16]
  40509c:	stp	x22, x21, [sp, #32]
  4050a0:	stp	x20, x19, [sp, #48]
  4050a4:	mov	x29, sp
  4050a8:	ldr	w8, [x0, #592]
  4050ac:	cmn	w8, #0x1
  4050b0:	b.eq	405138 <printf@plt+0x33c8>  // b.none
  4050b4:	ldr	w9, [x0, #584]
  4050b8:	mov	w19, w2
  4050bc:	mov	x21, x0
  4050c0:	mov	w20, w1
  4050c4:	add	w8, w9, w8
  4050c8:	add	w9, w2, w1
  4050cc:	cmp	w8, w9
  4050d0:	b.eq	405138 <printf@plt+0x33c8>  // b.none
  4050d4:	ldr	x0, [x21, #536]
  4050d8:	mov	w22, w3
  4050dc:	bl	40dd4c <printf@plt+0xbfdc>
  4050e0:	cbz	w0, 4050ec <printf@plt+0x337c>
  4050e4:	mov	w23, #0x1                   	// #1
  4050e8:	b	4050f8 <printf@plt+0x3388>
  4050ec:	ldr	w8, [x21, #656]
  4050f0:	cmp	w8, #0x0
  4050f4:	cset	w23, ne  // ne = any
  4050f8:	ldr	x0, [x21, #536]
  4050fc:	bl	40dd70 <printf@plt+0xc000>
  405100:	ldr	w5, [x21, #576]
  405104:	str	w20, [x21, #592]
  405108:	str	w19, [x21, #584]
  40510c:	cmp	w5, w22
  405110:	b.lt	405118 <printf@plt+0x33a8>  // b.tstop
  405114:	str	w22, [x21, #580]
  405118:	ldr	x0, [x21, #536]
  40511c:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x31b4>
  405120:	add	x1, x21, #0x50
  405124:	add	x2, x2, #0x256
  405128:	mov	w3, w20
  40512c:	mov	w4, w19
  405130:	mov	w6, w23
  405134:	bl	40e394 <printf@plt+0xc624>
  405138:	ldp	x20, x19, [sp, #48]
  40513c:	ldp	x22, x21, [sp, #32]
  405140:	ldr	x23, [sp, #16]
  405144:	ldp	x29, x30, [sp], #64
  405148:	ret
  40514c:	ldr	w8, [x0, #564]
  405150:	mov	w9, #0x24c                 	// #588
  405154:	cmp	w8, #0x0
  405158:	mov	w8, #0x254                 	// #596
  40515c:	csel	x8, x8, x9, gt
  405160:	ldr	w0, [x0, x8]
  405164:	ret
  405168:	stp	x29, x30, [sp, #-64]!
  40516c:	stp	x24, x23, [sp, #16]
  405170:	stp	x22, x21, [sp, #32]
  405174:	stp	x20, x19, [sp, #48]
  405178:	mov	x29, sp
  40517c:	mov	x20, x1
  405180:	mov	x19, x0
  405184:	bl	40532c <printf@plt+0x35bc>
  405188:	ldr	w8, [x19, #568]
  40518c:	cmp	w8, #0x3
  405190:	b.ne	4051b4 <printf@plt+0x3444>  // b.any
  405194:	mov	x0, x19
  405198:	mov	x1, x20
  40519c:	bl	405430 <printf@plt+0x36c0>
  4051a0:	ldr	x0, [x19, #536]
  4051a4:	ldr	x1, [x20, #64]
  4051a8:	ldr	w2, [x20, #72]
  4051ac:	bl	40e078 <printf@plt+0xc308>
  4051b0:	b	405318 <printf@plt+0x35a8>
  4051b4:	ldr	x0, [x19, #536]
  4051b8:	bl	40dd4c <printf@plt+0xbfdc>
  4051bc:	cbz	w0, 4051c8 <printf@plt+0x3458>
  4051c0:	mov	w21, #0x1                   	// #1
  4051c4:	b	4051d4 <printf@plt+0x3464>
  4051c8:	ldr	w8, [x19, #656]
  4051cc:	cmp	w8, #0x0
  4051d0:	cset	w21, ne  // ne = any
  4051d4:	ldr	x0, [x19, #536]
  4051d8:	bl	40dd70 <printf@plt+0xc000>
  4051dc:	mov	x0, x19
  4051e0:	bl	4054ac <printf@plt+0x373c>
  4051e4:	ldr	w8, [x19, #568]
  4051e8:	cmp	w8, #0x2
  4051ec:	b.eq	40521c <printf@plt+0x34ac>  // b.none
  4051f0:	cmp	w8, #0x1
  4051f4:	b.eq	405254 <printf@plt+0x34e4>  // b.none
  4051f8:	cbnz	w8, 40528c <printf@plt+0x351c>
  4051fc:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  405200:	ldr	w8, [x8, #592]
  405204:	ldr	x0, [x19, #536]
  405208:	cmp	w8, #0x1
  40520c:	b.ne	4052d4 <printf@plt+0x3564>  // b.any
  405210:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  405214:	add	x1, x1, #0xf07
  405218:	b	4052dc <printf@plt+0x356c>
  40521c:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  405220:	ldr	w24, [x8, #592]
  405224:	ldr	x22, [x19, #536]
  405228:	mov	x0, x19
  40522c:	add	x23, x19, #0x50
  405230:	bl	40514c <printf@plt+0x33dc>
  405234:	ldr	w4, [x19, #584]
  405238:	ldr	w5, [x19, #580]
  40523c:	cmp	w24, #0x1
  405240:	mov	w3, w0
  405244:	b.ne	4052ac <printf@plt+0x353c>  // b.any
  405248:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x21b4>
  40524c:	add	x2, x2, #0xf32
  405250:	b	4052c0 <printf@plt+0x3550>
  405254:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  405258:	ldr	w24, [x8, #592]
  40525c:	ldr	x22, [x19, #536]
  405260:	mov	x0, x19
  405264:	add	x23, x19, #0x50
  405268:	bl	40514c <printf@plt+0x33dc>
  40526c:	ldr	w4, [x19, #584]
  405270:	ldr	w5, [x19, #580]
  405274:	cmp	w24, #0x1
  405278:	mov	w3, w0
  40527c:	b.ne	4052b8 <printf@plt+0x3548>  // b.any
  405280:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  405284:	add	x2, x2, #0x3b3
  405288:	b	4052c0 <printf@plt+0x3550>
  40528c:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  405290:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  405294:	add	x1, x1, #0xa90
  405298:	add	x0, x0, #0xf4e
  40529c:	mov	x2, x1
  4052a0:	mov	x3, x1
  4052a4:	bl	412c94 <printf@plt+0x10f24>
  4052a8:	b	4052e4 <printf@plt+0x3574>
  4052ac:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x21b4>
  4052b0:	add	x2, x2, #0xf40
  4052b4:	b	4052c0 <printf@plt+0x3550>
  4052b8:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x21b4>
  4052bc:	add	x2, x2, #0xf25
  4052c0:	mov	x0, x22
  4052c4:	mov	x1, x23
  4052c8:	mov	w6, w21
  4052cc:	bl	40e394 <printf@plt+0xc624>
  4052d0:	b	4052e4 <printf@plt+0x3574>
  4052d4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4052d8:	add	x1, x1, #0xf16
  4052dc:	mov	w2, w21
  4052e0:	bl	40e168 <printf@plt+0xc3f8>
  4052e4:	ldr	x0, [x19, #536]
  4052e8:	ldr	x1, [x20, #64]
  4052ec:	ldr	w2, [x20, #72]
  4052f0:	bl	40e078 <printf@plt+0xc308>
  4052f4:	ldr	x0, [x19, #536]
  4052f8:	bl	40dd70 <printf@plt+0xc000>
  4052fc:	mov	w8, #0x3                   	// #3
  405300:	mov	w9, #0x1                   	// #1
  405304:	mov	x0, x19
  405308:	str	w8, [x19, #568]
  40530c:	str	w9, [x19, #516]
  405310:	str	wzr, [x19, #656]
  405314:	bl	40504c <printf@plt+0x32dc>
  405318:	ldp	x20, x19, [sp, #48]
  40531c:	ldp	x22, x21, [sp, #32]
  405320:	ldp	x24, x23, [sp, #16]
  405324:	ldp	x29, x30, [sp], #64
  405328:	ret
  40532c:	stp	x29, x30, [sp, #-48]!
  405330:	str	x21, [sp, #16]
  405334:	stp	x20, x19, [sp, #32]
  405338:	mov	x29, sp
  40533c:	ldr	w8, [x0, #280]
  405340:	mov	x19, x0
  405344:	mov	x20, x1
  405348:	cmn	w8, #0x1
  40534c:	b.ne	405358 <printf@plt+0x35e8>  // b.any
  405350:	ldr	w8, [x19, #600]
  405354:	str	w8, [x19, #280]
  405358:	ldr	x8, [x20]
  40535c:	ldr	x0, [x19, #272]
  405360:	cmp	x8, x0
  405364:	b.eq	405398 <printf@plt+0x3628>  // b.none
  405368:	cbz	x0, 40537c <printf@plt+0x360c>
  40536c:	bl	413ea8 <printf@plt+0x12138>
  405370:	mov	x1, x0
  405374:	mov	x0, x19
  405378:	bl	408690 <printf@plt+0x6920>
  40537c:	ldr	x0, [x20]
  405380:	str	x0, [x19, #272]
  405384:	cbz	x0, 405398 <printf@plt+0x3628>
  405388:	bl	413ea8 <printf@plt+0x12138>
  40538c:	mov	x1, x0
  405390:	mov	x0, x19
  405394:	bl	408780 <printf@plt+0x6a10>
  405398:	ldr	w8, [x19, #280]
  40539c:	ldr	w9, [x20, #8]
  4053a0:	cmp	w8, w9
  4053a4:	b.eq	4053e4 <printf@plt+0x3674>  // b.none
  4053a8:	mov	x0, x19
  4053ac:	mov	x1, x20
  4053b0:	bl	4089ec <printf@plt+0x6c7c>
  4053b4:	ldr	w1, [x19, #280]
  4053b8:	cmp	w1, #0x1
  4053bc:	b.lt	4053d4 <printf@plt+0x3664>  // b.tstop
  4053c0:	ldr	w2, [x20, #8]
  4053c4:	cmp	w2, #0x1
  4053c8:	b.lt	4053d4 <printf@plt+0x3664>  // b.tstop
  4053cc:	mov	x0, x19
  4053d0:	bl	408988 <printf@plt+0x6c18>
  4053d4:	ldr	w8, [x20, #8]
  4053d8:	cmp	w8, #0x1
  4053dc:	b.lt	4053e4 <printf@plt+0x3674>  // b.tstop
  4053e0:	str	w8, [x19, #280]
  4053e4:	add	x21, x19, #0x128
  4053e8:	add	x20, x20, #0x18
  4053ec:	mov	x0, x21
  4053f0:	mov	x1, x20
  4053f4:	bl	411a5c <printf@plt+0xfcec>
  4053f8:	cbz	w0, 405420 <printf@plt+0x36b0>
  4053fc:	ldr	x0, [x19, #536]
  405400:	bl	40df70 <printf@plt+0xc200>
  405404:	ldr	x8, [x20, #32]
  405408:	ldp	q1, q0, [x20]
  40540c:	mov	x1, x21
  405410:	str	x8, [x21, #32]
  405414:	stp	q1, q0, [x21]
  405418:	ldr	x0, [x19, #536]
  40541c:	bl	40dda0 <printf@plt+0xc030>
  405420:	ldp	x20, x19, [sp, #32]
  405424:	ldr	x21, [sp, #16]
  405428:	ldp	x29, x30, [sp], #48
  40542c:	ret
  405430:	stp	x29, x30, [sp, #-32]!
  405434:	stp	x20, x19, [sp, #16]
  405438:	mov	x29, sp
  40543c:	mov	x19, x0
  405440:	ldr	x0, [x0, #536]
  405444:	mov	x20, x1
  405448:	bl	40d64c <printf@plt+0xb8dc>
  40544c:	cbz	w0, 405478 <printf@plt+0x3708>
  405450:	ldr	w8, [x19, #336]
  405454:	ldr	w9, [x20, #80]
  405458:	cmp	w8, w9
  40545c:	b.ge	4054a0 <printf@plt+0x3730>  // b.tcont
  405460:	ldr	w9, [x19, #144]
  405464:	ldr	x0, [x19, #536]
  405468:	add	w8, w9, w8
  40546c:	str	w8, [x19, #336]
  405470:	bl	40e57c <printf@plt+0xc80c>
  405474:	b	405450 <printf@plt+0x36e0>
  405478:	ldr	w8, [x19, #340]
  40547c:	ldr	w9, [x20, #76]
  405480:	cmp	w8, w9
  405484:	b.ne	405498 <printf@plt+0x3728>  // b.any
  405488:	ldr	w8, [x19, #336]
  40548c:	ldr	w9, [x20, #80]
  405490:	cmp	w8, w9
  405494:	b.ge	4054a0 <printf@plt+0x3730>  // b.tcont
  405498:	ldr	x0, [x19, #536]
  40549c:	bl	40e57c <printf@plt+0xc80c>
  4054a0:	ldp	x20, x19, [sp, #16]
  4054a4:	ldp	x29, x30, [sp], #32
  4054a8:	ret
  4054ac:	stp	x29, x30, [sp, #-32]!
  4054b0:	str	x19, [sp, #16]
  4054b4:	mov	x29, sp
  4054b8:	ldr	x8, [x0, #552]
  4054bc:	cbz	x8, 4054d8 <printf@plt+0x3768>
  4054c0:	mov	x19, x0
  4054c4:	ldr	x0, [x0, #536]
  4054c8:	bl	40dd70 <printf@plt+0xc000>
  4054cc:	ldr	x0, [x19, #552]
  4054d0:	bl	40cee8 <printf@plt+0xb178>
  4054d4:	str	xzr, [x19, #552]
  4054d8:	ldr	x19, [sp, #16]
  4054dc:	ldp	x29, x30, [sp], #32
  4054e0:	ret
  4054e4:	stp	x29, x30, [sp, #-32]!
  4054e8:	stp	x20, x19, [sp, #16]
  4054ec:	mov	x29, sp
  4054f0:	mov	x20, x0
  4054f4:	mov	x0, x1
  4054f8:	mov	x19, x1
  4054fc:	bl	402fb4 <printf@plt+0x1244>
  405500:	cbnz	w0, 40554c <printf@plt+0x37dc>
  405504:	mov	x0, x19
  405508:	bl	403034 <printf@plt+0x12c4>
  40550c:	cbnz	w0, 40554c <printf@plt+0x37dc>
  405510:	mov	x0, x19
  405514:	bl	402ff4 <printf@plt+0x1284>
  405518:	cbnz	w0, 40554c <printf@plt+0x37dc>
  40551c:	mov	x0, x19
  405520:	bl	402f74 <printf@plt+0x1204>
  405524:	cbnz	w0, 40554c <printf@plt+0x37dc>
  405528:	mov	x0, x19
  40552c:	bl	403074 <printf@plt+0x1304>
  405530:	cbnz	w0, 40554c <printf@plt+0x37dc>
  405534:	mov	x0, x19
  405538:	bl	402ee4 <printf@plt+0x1174>
  40553c:	cbnz	w0, 40554c <printf@plt+0x37dc>
  405540:	mov	x0, x19
  405544:	bl	402e00 <printf@plt+0x1090>
  405548:	cbz	w0, 405558 <printf@plt+0x37e8>
  40554c:	mov	x0, x20
  405550:	mov	x1, x19
  405554:	bl	405564 <printf@plt+0x37f4>
  405558:	ldp	x20, x19, [sp, #16]
  40555c:	ldp	x29, x30, [sp], #32
  405560:	ret
  405564:	stp	x29, x30, [sp, #-48]!
  405568:	stp	x22, x21, [sp, #16]
  40556c:	stp	x20, x19, [sp, #32]
  405570:	mov	x29, sp
  405574:	ldr	x20, [x1, #64]
  405578:	mov	x21, x1
  40557c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  405580:	mov	x19, x0
  405584:	add	x1, x1, #0xfb2
  405588:	mov	w2, #0x9                   	// #9
  40558c:	mov	x0, x20
  405590:	bl	401b10 <strncmp@plt>
  405594:	cbz	w0, 405600 <printf@plt+0x3890>
  405598:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40559c:	add	x1, x1, #0xfbc
  4055a0:	mov	w2, #0x9                   	// #9
  4055a4:	mov	x0, x20
  4055a8:	bl	401b10 <strncmp@plt>
  4055ac:	cbz	w0, 4055e0 <printf@plt+0x3870>
  4055b0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4055b4:	add	x1, x1, #0xfc6
  4055b8:	mov	w2, #0x9                   	// #9
  4055bc:	mov	x0, x20
  4055c0:	bl	401b10 <strncmp@plt>
  4055c4:	cbz	w0, 405610 <printf@plt+0x38a0>
  4055c8:	mov	x0, x21
  4055cc:	bl	402d10 <printf@plt+0xfa0>
  4055d0:	cbz	w0, 405620 <printf@plt+0x38b0>
  4055d4:	mov	x0, x19
  4055d8:	bl	405d40 <printf@plt+0x3fd0>
  4055dc:	b	405634 <printf@plt+0x38c4>
  4055e0:	ldr	x0, [x19, #536]
  4055e4:	bl	40e510 <printf@plt+0xc7a0>
  4055e8:	cbz	w0, 405600 <printf@plt+0x3890>
  4055ec:	ldr	x8, [x21, #64]
  4055f0:	add	x0, x19, #0x50
  4055f4:	add	x1, x8, #0x9
  4055f8:	bl	40ecc8 <printf@plt+0xcf58>
  4055fc:	b	405634 <printf@plt+0x38c4>
  405600:	mov	x0, x19
  405604:	mov	x1, x21
  405608:	bl	4073e4 <printf@plt+0x5674>
  40560c:	b	405634 <printf@plt+0x38c4>
  405610:	mov	x0, x19
  405614:	mov	x1, x21
  405618:	bl	407444 <printf@plt+0x56d4>
  40561c:	b	405634 <printf@plt+0x38c4>
  405620:	mov	x0, x21
  405624:	bl	402d4c <printf@plt+0xfdc>
  405628:	cbz	w0, 405644 <printf@plt+0x38d4>
  40562c:	mov	x0, x19
  405630:	bl	406ec8 <printf@plt+0x5158>
  405634:	ldp	x20, x19, [sp, #32]
  405638:	ldp	x22, x21, [sp, #16]
  40563c:	ldp	x29, x30, [sp], #48
  405640:	ret
  405644:	add	x22, x20, #0x7
  405648:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40564c:	add	x1, x1, #0xcd6
  405650:	mov	w2, #0x3                   	// #3
  405654:	mov	x0, x22
  405658:	bl	401b10 <strncmp@plt>
  40565c:	cbz	w0, 405708 <printf@plt+0x3998>
  405660:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  405664:	add	x1, x1, #0xccb
  405668:	mov	w2, #0x3                   	// #3
  40566c:	mov	x0, x22
  405670:	bl	401b10 <strncmp@plt>
  405674:	cbz	w0, 405718 <printf@plt+0x39a8>
  405678:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40567c:	add	x1, x1, #0xfd0
  405680:	mov	x0, x22
  405684:	bl	401c10 <strcmp@plt>
  405688:	cbz	w0, 405738 <printf@plt+0x39c8>
  40568c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  405690:	add	x1, x1, #0xfe0
  405694:	mov	x0, x22
  405698:	bl	401c10 <strcmp@plt>
  40569c:	cbz	w0, 405744 <printf@plt+0x39d4>
  4056a0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4056a4:	add	x1, x1, #0xfed
  4056a8:	mov	x0, x22
  4056ac:	bl	401c10 <strcmp@plt>
  4056b0:	cbz	w0, 405750 <printf@plt+0x39e0>
  4056b4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4056b8:	add	x1, x1, #0xd19
  4056bc:	mov	w2, #0xb                   	// #11
  4056c0:	mov	x0, x22
  4056c4:	bl	401b10 <strncmp@plt>
  4056c8:	cbz	w0, 40575c <printf@plt+0x39ec>
  4056cc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4056d0:	add	x1, x1, #0xc42
  4056d4:	mov	w2, #0x3                   	// #3
  4056d8:	mov	x0, x22
  4056dc:	bl	401b10 <strncmp@plt>
  4056e0:	cbz	w0, 405770 <printf@plt+0x3a00>
  4056e4:	mov	x0, x21
  4056e8:	bl	402d88 <printf@plt+0x1018>
  4056ec:	cbz	w0, 405788 <printf@plt+0x3a18>
  4056f0:	mov	w8, #0x1                   	// #1
  4056f4:	str	w8, [x19, #516]
  4056f8:	str	w8, [x19, #392]
  4056fc:	mov	x0, x19
  405700:	bl	405d94 <printf@plt+0x4024>
  405704:	b	405634 <printf@plt+0x38c4>
  405708:	add	x1, x20, #0xa
  40570c:	mov	x0, x19
  405710:	bl	407148 <printf@plt+0x53d8>
  405714:	b	405634 <printf@plt+0x38c4>
  405718:	mov	w8, #0x1                   	// #1
  40571c:	add	x0, x19, #0x2a0
  405720:	mov	w1, #0x1                   	// #1
  405724:	str	w8, [x19, #660]
  405728:	bl	404d54 <printf@plt+0x2fe4>
  40572c:	mov	x0, x19
  405730:	bl	40705c <printf@plt+0x52ec>
  405734:	b	405634 <printf@plt+0x38c4>
  405738:	mov	x0, x19
  40573c:	bl	405a7c <printf@plt+0x3d0c>
  405740:	b	405634 <printf@plt+0x38c4>
  405744:	mov	x0, x19
  405748:	bl	405a84 <printf@plt+0x3d14>
  40574c:	b	405634 <printf@plt+0x38c4>
  405750:	mov	x0, x19
  405754:	bl	405a90 <printf@plt+0x3d20>
  405758:	b	405634 <printf@plt+0x38c4>
  40575c:	add	x2, x20, #0x12
  405760:	mov	x0, x19
  405764:	mov	x1, x21
  405768:	bl	405a9c <printf@plt+0x3d2c>
  40576c:	b	405634 <printf@plt+0x38c4>
  405770:	add	x1, x20, #0xa
  405774:	mov	w8, #0x1                   	// #1
  405778:	mov	x0, x19
  40577c:	str	w8, [x19, #516]
  405780:	bl	405a4c <printf@plt+0x3cdc>
  405784:	b	405634 <printf@plt+0x38c4>
  405788:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40578c:	add	x1, x1, #0xff9
  405790:	mov	w2, #0x8                   	// #8
  405794:	mov	x0, x22
  405798:	bl	401b10 <strncmp@plt>
  40579c:	cbz	w0, 40594c <printf@plt+0x3bdc>
  4057a0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4057a4:	add	x1, x1, #0xc2a
  4057a8:	mov	w2, #0x3                   	// #3
  4057ac:	mov	x0, x22
  4057b0:	bl	401b10 <strncmp@plt>
  4057b4:	cbz	w0, 40596c <printf@plt+0x3bfc>
  4057b8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4057bc:	add	x1, x1, #0x2
  4057c0:	mov	w2, #0x3                   	// #3
  4057c4:	mov	x0, x22
  4057c8:	bl	401b10 <strncmp@plt>
  4057cc:	cbz	w0, 40595c <printf@plt+0x3bec>
  4057d0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4057d4:	add	x1, x1, #0x6
  4057d8:	mov	w2, #0x3                   	// #3
  4057dc:	mov	x0, x22
  4057e0:	bl	401b10 <strncmp@plt>
  4057e4:	cbz	w0, 40595c <printf@plt+0x3bec>
  4057e8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4057ec:	add	x1, x1, #0xa
  4057f0:	mov	w2, #0x3                   	// #3
  4057f4:	mov	x0, x22
  4057f8:	bl	401b10 <strncmp@plt>
  4057fc:	cbz	w0, 40597c <printf@plt+0x3c0c>
  405800:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  405804:	add	x1, x1, #0xe
  405808:	mov	w2, #0x3                   	// #3
  40580c:	mov	x0, x22
  405810:	bl	401b10 <strncmp@plt>
  405814:	cbz	w0, 40598c <printf@plt+0x3c1c>
  405818:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40581c:	add	x1, x1, #0x12
  405820:	mov	w2, #0x3                   	// #3
  405824:	mov	x0, x22
  405828:	bl	401b10 <strncmp@plt>
  40582c:	cbz	w0, 40599c <printf@plt+0x3c2c>
  405830:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  405834:	add	x1, x1, #0x16
  405838:	mov	w2, #0x3                   	// #3
  40583c:	mov	x0, x22
  405840:	bl	401b10 <strncmp@plt>
  405844:	cbz	w0, 4059ac <printf@plt+0x3c3c>
  405848:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40584c:	add	x1, x1, #0x1a
  405850:	mov	w2, #0x3                   	// #3
  405854:	mov	x0, x22
  405858:	bl	401b10 <strncmp@plt>
  40585c:	cbz	w0, 4059bc <printf@plt+0x3c4c>
  405860:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  405864:	add	x1, x1, #0x1e
  405868:	mov	w2, #0x3                   	// #3
  40586c:	mov	x0, x22
  405870:	bl	401b10 <strncmp@plt>
  405874:	cbz	w0, 4059cc <printf@plt+0x3c5c>
  405878:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40587c:	add	x1, x1, #0x22
  405880:	mov	x0, x22
  405884:	bl	401c10 <strcmp@plt>
  405888:	cbz	w0, 4059dc <printf@plt+0x3c6c>
  40588c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  405890:	add	x1, x1, #0x29
  405894:	mov	w2, #0x9                   	// #9
  405898:	mov	x0, x22
  40589c:	bl	401b10 <strncmp@plt>
  4058a0:	cbz	w0, 4059e8 <printf@plt+0x3c78>
  4058a4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4058a8:	add	x1, x1, #0x33
  4058ac:	mov	w2, #0x5                   	// #5
  4058b0:	mov	x0, x22
  4058b4:	bl	401b10 <strncmp@plt>
  4058b8:	cbz	w0, 4059f4 <printf@plt+0x3c84>
  4058bc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4058c0:	add	x1, x1, #0x39
  4058c4:	mov	x0, x22
  4058c8:	bl	401c10 <strcmp@plt>
  4058cc:	cbz	w0, 405a00 <printf@plt+0x3c90>
  4058d0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4058d4:	add	x1, x1, #0xc89
  4058d8:	mov	x0, x22
  4058dc:	bl	401c10 <strcmp@plt>
  4058e0:	cbz	w0, 405a10 <printf@plt+0x3ca0>
  4058e4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4058e8:	add	x1, x1, #0xc98
  4058ec:	mov	x0, x22
  4058f0:	bl	401c10 <strcmp@plt>
  4058f4:	cbz	w0, 405a20 <printf@plt+0x3cb0>
  4058f8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4058fc:	add	x1, x1, #0x47
  405900:	mov	w2, #0x5                   	// #5
  405904:	mov	x0, x22
  405908:	bl	401b10 <strncmp@plt>
  40590c:	cbz	w0, 405a2c <printf@plt+0x3cbc>
  405910:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  405914:	add	x1, x1, #0xcb3
  405918:	mov	w2, #0x4                   	// #4
  40591c:	mov	x0, x22
  405920:	bl	401b10 <strncmp@plt>
  405924:	cbz	w0, 405a3c <printf@plt+0x3ccc>
  405928:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40592c:	add	x1, x1, #0xcbf
  405930:	mov	w2, #0x4                   	// #4
  405934:	mov	x0, x22
  405938:	bl	401b10 <strncmp@plt>
  40593c:	cbnz	w0, 405634 <printf@plt+0x38c4>
  405940:	mov	x0, x19
  405944:	bl	407308 <printf@plt+0x5598>
  405948:	b	405634 <printf@plt+0x38c4>
  40594c:	mov	w8, #0x1                   	// #1
  405950:	str	w8, [x19, #516]
  405954:	str	wzr, [x19, #392]
  405958:	b	4056fc <printf@plt+0x398c>
  40595c:	add	x1, x20, #0xa
  405960:	mov	x0, x19
  405964:	bl	406800 <printf@plt+0x4a90>
  405968:	b	405634 <printf@plt+0x38c4>
  40596c:	add	x1, x20, #0xa
  405970:	mov	x0, x19
  405974:	bl	406d18 <printf@plt+0x4fa8>
  405978:	b	405634 <printf@plt+0x38c4>
  40597c:	add	x1, x20, #0xa
  405980:	mov	x0, x19
  405984:	bl	406b2c <printf@plt+0x4dbc>
  405988:	b	405634 <printf@plt+0x38c4>
  40598c:	add	x1, x20, #0xa
  405990:	mov	x0, x19
  405994:	bl	406b78 <printf@plt+0x4e08>
  405998:	b	405634 <printf@plt+0x38c4>
  40599c:	add	x1, x20, #0xa
  4059a0:	mov	x0, x19
  4059a4:	bl	406ba8 <printf@plt+0x4e38>
  4059a8:	b	405634 <printf@plt+0x38c4>
  4059ac:	add	x1, x20, #0xa
  4059b0:	mov	x0, x19
  4059b4:	bl	406bd8 <printf@plt+0x4e68>
  4059b8:	b	405634 <printf@plt+0x38c4>
  4059bc:	add	x1, x20, #0xa
  4059c0:	mov	x0, x19
  4059c4:	bl	406c10 <printf@plt+0x4ea0>
  4059c8:	b	405634 <printf@plt+0x38c4>
  4059cc:	add	x1, x20, #0xa
  4059d0:	mov	x0, x19
  4059d4:	bl	406c38 <printf@plt+0x4ec8>
  4059d8:	b	405634 <printf@plt+0x38c4>
  4059dc:	mov	x0, x19
  4059e0:	bl	406f40 <printf@plt+0x51d0>
  4059e4:	b	405634 <printf@plt+0x38c4>
  4059e8:	add	x1, x20, #0x10
  4059ec:	bl	406fb4 <printf@plt+0x5244>
  4059f0:	b	405634 <printf@plt+0x38c4>
  4059f4:	add	x1, x20, #0xc
  4059f8:	bl	406ff8 <printf@plt+0x5288>
  4059fc:	b	405634 <printf@plt+0x38c4>
  405a00:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405a04:	mov	w9, #0x1                   	// #1
  405a08:	strb	w9, [x8, #3808]
  405a0c:	b	405634 <printf@plt+0x38c4>
  405a10:	mov	x0, x19
  405a14:	mov	x1, x21
  405a18:	bl	4071a8 <printf@plt+0x5438>
  405a1c:	b	405634 <printf@plt+0x38c4>
  405a20:	mov	x0, x19
  405a24:	bl	407240 <printf@plt+0x54d0>
  405a28:	b	405634 <printf@plt+0x38c4>
  405a2c:	add	x1, x20, #0xb
  405a30:	mov	x0, x19
  405a34:	bl	407368 <printf@plt+0x55f8>
  405a38:	b	405634 <printf@plt+0x38c4>
  405a3c:	add	x1, x20, #0xa
  405a40:	mov	x0, x19
  405a44:	bl	407288 <printf@plt+0x5518>
  405a48:	b	405634 <printf@plt+0x38c4>
  405a4c:	stp	x29, x30, [sp, #-32]!
  405a50:	str	x19, [sp, #16]
  405a54:	mov	x19, x0
  405a58:	mov	x0, x1
  405a5c:	mov	x29, sp
  405a60:	bl	401ab0 <atoi@plt>
  405a64:	mov	w8, #0x1                   	// #1
  405a68:	str	w0, [x19, #652]
  405a6c:	str	w8, [x19, #648]
  405a70:	ldr	x19, [sp, #16]
  405a74:	ldp	x29, x30, [sp], #32
  405a78:	ret
  405a7c:	str	wzr, [x0, #568]
  405a80:	ret
  405a84:	mov	w8, #0x2                   	// #2
  405a88:	str	w8, [x0, #568]
  405a8c:	ret
  405a90:	mov	w8, #0x1                   	// #1
  405a94:	str	w8, [x0, #568]
  405a98:	ret
  405a9c:	sub	sp, sp, #0xb0
  405aa0:	stp	x29, x30, [sp, #144]
  405aa4:	stp	x20, x19, [sp, #160]
  405aa8:	add	x29, sp, #0x90
  405aac:	mov	x19, x0
  405ab0:	mov	x0, x2
  405ab4:	mov	x20, x1
  405ab8:	bl	405b68 <printf@plt+0x3df8>
  405abc:	mov	x1, x0
  405ac0:	sub	x0, x29, #0x10
  405ac4:	bl	4189b4 <_ZdlPvm@@Base+0xb68>
  405ac8:	sub	x0, x29, #0x10
  405acc:	bl	40c1a8 <printf@plt+0xa438>
  405ad0:	cbz	w0, 405ae0 <printf@plt+0x3d70>
  405ad4:	mov	w8, #0x3                   	// #3
  405ad8:	str	w8, [x19, #568]
  405adc:	b	405b34 <printf@plt+0x3dc4>
  405ae0:	ldp	q1, q0, [x20, #32]
  405ae4:	ldp	q3, q2, [x20]
  405ae8:	sub	x0, x29, #0x10
  405aec:	stp	q1, q0, [sp, #32]
  405af0:	stp	q3, q2, [sp]
  405af4:	ldr	x8, [x20, #112]
  405af8:	ldp	q1, q0, [x20, #80]
  405afc:	ldr	q2, [x20, #64]
  405b00:	str	x8, [sp, #112]
  405b04:	stp	q1, q0, [sp, #80]
  405b08:	str	q2, [sp, #64]
  405b0c:	bl	40bff0 <printf@plt+0xa280>
  405b10:	str	x0, [sp, #64]
  405b14:	sub	x0, x29, #0x10
  405b18:	bl	40bff8 <printf@plt+0xa288>
  405b1c:	str	w0, [sp, #72]
  405b20:	mov	x1, sp
  405b24:	mov	x0, x19
  405b28:	bl	405168 <printf@plt+0x33f8>
  405b2c:	mov	x0, sp
  405b30:	bl	402884 <printf@plt+0xb14>
  405b34:	sub	x0, x29, #0x10
  405b38:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405b3c:	ldp	x20, x19, [sp, #160]
  405b40:	ldp	x29, x30, [sp, #144]
  405b44:	add	sp, sp, #0xb0
  405b48:	ret
  405b4c:	mov	x19, x0
  405b50:	mov	x0, sp
  405b54:	bl	402884 <printf@plt+0xb14>
  405b58:	sub	x0, x29, #0x10
  405b5c:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405b60:	mov	x0, x19
  405b64:	bl	401ce0 <_Unwind_Resume@plt>
  405b68:	sub	sp, sp, #0x80
  405b6c:	stp	x29, x30, [sp, #96]
  405b70:	stp	x20, x19, [sp, #112]
  405b74:	add	x29, sp, #0x60
  405b78:	mov	x20, x0
  405b7c:	mov	w0, #0x10                  	// #16
  405b80:	bl	417db0 <_Znwm@@Base>
  405b84:	mov	x19, x0
  405b88:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  405b8c:	add	x1, x1, #0x256
  405b90:	bl	418924 <_ZdlPvm@@Base+0xad8>
  405b94:	cbz	x20, 405ba8 <printf@plt+0x3e38>
  405b98:	sub	x20, x20, #0x1
  405b9c:	ldrb	w8, [x20, #1]!
  405ba0:	cmp	w8, #0x20
  405ba4:	b.eq	405b9c <printf@plt+0x3e2c>  // b.none
  405ba8:	mov	x0, x20
  405bac:	bl	40bfbc <printf@plt+0xa24c>
  405bb0:	cbz	w0, 405c78 <printf@plt+0x3f08>
  405bb4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  405bb8:	add	x1, x1, #0xb90
  405bbc:	mov	x0, sp
  405bc0:	bl	418924 <_ZdlPvm@@Base+0xad8>
  405bc4:	add	x8, sp, #0x10
  405bc8:	mov	x0, sp
  405bcc:	mov	x1, x20
  405bd0:	bl	40c310 <printf@plt+0xa5a0>
  405bd4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  405bd8:	add	x1, x1, #0xb9b
  405bdc:	add	x8, sp, #0x20
  405be0:	add	x0, sp, #0x10
  405be4:	bl	40c310 <printf@plt+0xa5a0>
  405be8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  405bec:	add	x1, x1, #0xb9e
  405bf0:	add	x8, sp, #0x30
  405bf4:	add	x0, sp, #0x20
  405bf8:	bl	40c310 <printf@plt+0xa5a0>
  405bfc:	sub	x8, x29, #0x20
  405c00:	add	x0, sp, #0x30
  405c04:	mov	x1, x20
  405c08:	bl	40c310 <printf@plt+0xa5a0>
  405c0c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  405c10:	add	x1, x1, #0xf8a
  405c14:	sub	x8, x29, #0x10
  405c18:	sub	x0, x29, #0x20
  405c1c:	bl	40c310 <printf@plt+0xa5a0>
  405c20:	sub	x1, x29, #0x10
  405c24:	mov	x0, x19
  405c28:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  405c2c:	sub	x0, x29, #0x10
  405c30:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405c34:	sub	x0, x29, #0x20
  405c38:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405c3c:	add	x0, sp, #0x30
  405c40:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405c44:	add	x0, sp, #0x20
  405c48:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405c4c:	add	x0, sp, #0x10
  405c50:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405c54:	mov	x0, sp
  405c58:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405c5c:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  405c60:	ldr	w8, [x8, #592]
  405c64:	cbnz	w8, 405c78 <printf@plt+0x3f08>
  405c68:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  405c6c:	add	x1, x1, #0xbaa
  405c70:	mov	x0, x19
  405c74:	bl	418cbc <_ZdlPvm@@Base+0xe70>
  405c78:	mov	x0, x19
  405c7c:	ldp	x20, x19, [sp, #112]
  405c80:	ldp	x29, x30, [sp, #96]
  405c84:	add	sp, sp, #0x80
  405c88:	ret
  405c8c:	mov	x20, x0
  405c90:	sub	x0, x29, #0x10
  405c94:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405c98:	b	405ca0 <printf@plt+0x3f30>
  405c9c:	mov	x20, x0
  405ca0:	sub	x0, x29, #0x20
  405ca4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405ca8:	b	405cb0 <printf@plt+0x3f40>
  405cac:	mov	x20, x0
  405cb0:	add	x0, sp, #0x30
  405cb4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405cb8:	b	405cc0 <printf@plt+0x3f50>
  405cbc:	mov	x20, x0
  405cc0:	add	x0, sp, #0x20
  405cc4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405cc8:	b	405cd0 <printf@plt+0x3f60>
  405ccc:	mov	x20, x0
  405cd0:	add	x0, sp, #0x10
  405cd4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405cd8:	mov	x0, sp
  405cdc:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405ce0:	mov	x0, x20
  405ce4:	bl	401ce0 <_Unwind_Resume@plt>
  405ce8:	mov	x20, x0
  405cec:	b	405cd8 <printf@plt+0x3f68>
  405cf0:	mov	x20, x0
  405cf4:	mov	x0, x19
  405cf8:	bl	417e34 <_ZdlPv@@Base>
  405cfc:	mov	x0, x20
  405d00:	bl	401ce0 <_Unwind_Resume@plt>
  405d04:	stp	x29, x30, [sp, #-32]!
  405d08:	stp	x20, x19, [sp, #16]
  405d0c:	mov	x29, sp
  405d10:	cmp	w1, #0x1
  405d14:	b.lt	405d34 <printf@plt+0x3fc4>  // b.tstop
  405d18:	mov	x19, x0
  405d1c:	add	w20, w1, #0x1
  405d20:	mov	x0, x19
  405d24:	bl	405d40 <printf@plt+0x3fd0>
  405d28:	sub	w20, w20, #0x1
  405d2c:	cmp	w20, #0x1
  405d30:	b.gt	405d20 <printf@plt+0x3fb0>
  405d34:	ldp	x20, x19, [sp, #16]
  405d38:	ldp	x29, x30, [sp], #32
  405d3c:	ret
  405d40:	stp	x29, x30, [sp, #-32]!
  405d44:	str	x19, [sp, #16]
  405d48:	mov	x29, sp
  405d4c:	ldr	w8, [x0, #572]
  405d50:	mov	x19, x0
  405d54:	cbnz	w8, 405d74 <printf@plt+0x4004>
  405d58:	ldr	x0, [x19, #536]
  405d5c:	bl	40e564 <printf@plt+0xc7f4>
  405d60:	cbz	w0, 405d74 <printf@plt+0x4004>
  405d64:	ldr	x0, [x19, #536]
  405d68:	bl	40e520 <printf@plt+0xc7b0>
  405d6c:	ldr	x0, [x19, #536]
  405d70:	bl	40e4b4 <printf@plt+0xc744>
  405d74:	mov	x0, x19
  405d78:	bl	40514c <printf@plt+0x33dc>
  405d7c:	ldr	w8, [x19, #584]
  405d80:	add	w8, w8, w0
  405d84:	str	w8, [x19, #336]
  405d88:	ldr	x19, [sp, #16]
  405d8c:	ldp	x29, x30, [sp], #32
  405d90:	ret
  405d94:	sub	sp, sp, #0x60
  405d98:	stp	x29, x30, [sp, #32]
  405d9c:	str	x23, [sp, #48]
  405da0:	stp	x22, x21, [sp, #64]
  405da4:	stp	x20, x19, [sp, #80]
  405da8:	add	x29, sp, #0x20
  405dac:	ldr	w8, [x0, #376]
  405db0:	cmp	w8, #0x1
  405db4:	b.ne	405dcc <printf@plt+0x405c>  // b.any
  405db8:	ldr	x20, [x0, #528]
  405dbc:	mov	x19, x0
  405dc0:	mov	x0, x20
  405dc4:	bl	4036cc <printf@plt+0x195c>
  405dc8:	cbz	w0, 405de4 <printf@plt+0x4074>
  405dcc:	ldp	x20, x19, [sp, #80]
  405dd0:	ldp	x22, x21, [sp, #64]
  405dd4:	ldr	x23, [sp, #48]
  405dd8:	ldp	x29, x30, [sp, #32]
  405ddc:	add	sp, sp, #0x60
  405de0:	ret
  405de4:	mov	x0, x20
  405de8:	bl	403620 <printf@plt+0x18b0>
  405dec:	adrp	x21, 41b000 <_ZdlPvm@@Base+0x31b4>
  405df0:	mov	w23, wzr
  405df4:	add	x20, x19, #0x190
  405df8:	add	x21, x21, #0xb9c
  405dfc:	ldr	x0, [x19, #528]
  405e00:	bl	403720 <printf@plt+0x19b0>
  405e04:	mov	x22, x0
  405e08:	bl	40322c <printf@plt+0x14bc>
  405e0c:	cbz	w0, 405e78 <printf@plt+0x4108>
  405e10:	ldr	x8, [x22, #64]
  405e14:	add	x0, x8, #0x14
  405e18:	bl	405b68 <printf@plt+0x3df8>
  405e1c:	mov	x1, x0
  405e20:	add	x0, sp, #0x10
  405e24:	bl	4189b4 <_ZdlPvm@@Base+0xb68>
  405e28:	add	x0, sp, #0x10
  405e2c:	bl	40c1a8 <printf@plt+0xa438>
  405e30:	cbnz	w0, 405e58 <printf@plt+0x40e8>
  405e34:	cbz	w23, 405e44 <printf@plt+0x40d4>
  405e38:	mov	x0, x20
  405e3c:	mov	x1, x21
  405e40:	bl	418cbc <_ZdlPvm@@Base+0xe70>
  405e44:	mov	w23, #0x1                   	// #1
  405e48:	str	w23, [x19, #388]
  405e4c:	add	x1, sp, #0x10
  405e50:	mov	x0, x20
  405e54:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  405e58:	ldr	x0, [x19, #528]
  405e5c:	bl	403620 <printf@plt+0x18b0>
  405e60:	ldr	x22, [x19, #528]
  405e64:	mov	x0, x22
  405e68:	bl	4036cc <printf@plt+0x195c>
  405e6c:	cbz	w0, 405ea0 <printf@plt+0x4130>
  405e70:	mov	w22, wzr
  405e74:	b	405eb0 <printf@plt+0x4140>
  405e78:	mov	x0, x22
  405e7c:	bl	402dc4 <printf@plt+0x1054>
  405e80:	cbnz	w0, 405f9c <printf@plt+0x422c>
  405e84:	mov	x0, x22
  405e88:	bl	402d08 <printf@plt+0xf98>
  405e8c:	cbz	w0, 405ebc <printf@plt+0x414c>
  405e90:	mov	x0, x19
  405e94:	mov	x1, x22
  405e98:	bl	4054e4 <printf@plt+0x3774>
  405e9c:	b	405efc <printf@plt+0x418c>
  405ea0:	mov	x0, x22
  405ea4:	bl	4036ec <printf@plt+0x197c>
  405ea8:	cmp	w0, #0x0
  405eac:	cset	w22, ne  // ne = any
  405eb0:	add	x0, sp, #0x10
  405eb4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405eb8:	b	405f2c <printf@plt+0x41bc>
  405ebc:	cbz	w23, 405f40 <printf@plt+0x41d0>
  405ec0:	ldr	x1, [x22, #64]
  405ec4:	ldr	w2, [x22, #72]
  405ec8:	mov	x0, sp
  405ecc:	bl	418888 <_ZdlPvm@@Base+0xa3c>
  405ed0:	add	x8, sp, #0x10
  405ed4:	mov	x1, sp
  405ed8:	mov	x0, x21
  405edc:	bl	40c1b8 <printf@plt+0xa448>
  405ee0:	add	x1, sp, #0x10
  405ee4:	mov	x0, x20
  405ee8:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  405eec:	add	x0, sp, #0x10
  405ef0:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405ef4:	mov	x0, sp
  405ef8:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405efc:	ldr	x0, [x19, #528]
  405f00:	bl	403620 <printf@plt+0x18b0>
  405f04:	ldr	x22, [x19, #528]
  405f08:	mov	x0, x22
  405f0c:	bl	4036cc <printf@plt+0x195c>
  405f10:	cbz	w0, 405f1c <printf@plt+0x41ac>
  405f14:	mov	w22, wzr
  405f18:	b	405f2c <printf@plt+0x41bc>
  405f1c:	mov	x0, x22
  405f20:	bl	4036ec <printf@plt+0x197c>
  405f24:	cmp	w0, #0x0
  405f28:	cset	w22, ne  // ne = any
  405f2c:	ldr	x0, [x19, #528]
  405f30:	bl	4036ec <printf@plt+0x197c>
  405f34:	tbnz	w22, #0, 405dfc <printf@plt+0x408c>
  405f38:	cbz	w0, 405dfc <printf@plt+0x408c>
  405f3c:	b	405dcc <printf@plt+0x405c>
  405f40:	ldr	x1, [x22, #64]
  405f44:	ldr	w2, [x22, #72]
  405f48:	add	x0, sp, #0x10
  405f4c:	bl	418888 <_ZdlPvm@@Base+0xa3c>
  405f50:	add	x1, sp, #0x10
  405f54:	mov	x0, x20
  405f58:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  405f5c:	add	x0, sp, #0x10
  405f60:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405f64:	ldr	x0, [x19, #528]
  405f68:	mov	w23, #0x1                   	// #1
  405f6c:	str	w23, [x19, #388]
  405f70:	bl	403620 <printf@plt+0x18b0>
  405f74:	ldr	x22, [x19, #528]
  405f78:	mov	x0, x22
  405f7c:	bl	4036cc <printf@plt+0x195c>
  405f80:	cbnz	w0, 405f14 <printf@plt+0x41a4>
  405f84:	mov	x0, x22
  405f88:	bl	4036ec <printf@plt+0x197c>
  405f8c:	cmp	w0, #0x0
  405f90:	cset	w22, ne  // ne = any
  405f94:	mov	w23, #0x1                   	// #1
  405f98:	b	405f2c <printf@plt+0x41bc>
  405f9c:	mov	w8, #0x1                   	// #1
  405fa0:	str	w8, [x19, #388]
  405fa4:	b	405dcc <printf@plt+0x405c>
  405fa8:	b	405fc8 <printf@plt+0x4258>
  405fac:	mov	x19, x0
  405fb0:	add	x0, sp, #0x10
  405fb4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405fb8:	b	405fc0 <printf@plt+0x4250>
  405fbc:	mov	x19, x0
  405fc0:	mov	x0, sp
  405fc4:	b	405fd0 <printf@plt+0x4260>
  405fc8:	mov	x19, x0
  405fcc:	add	x0, sp, #0x10
  405fd0:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  405fd4:	mov	x0, x19
  405fd8:	bl	401ce0 <_Unwind_Resume@plt>
  405fdc:	sub	sp, sp, #0x40
  405fe0:	stp	x29, x30, [sp, #32]
  405fe4:	stp	x20, x19, [sp, #48]
  405fe8:	add	x29, sp, #0x20
  405fec:	cbz	x1, 4060a4 <printf@plt+0x4334>
  405ff0:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  405ff4:	ldr	w8, [x8, #592]
  405ff8:	cmp	w8, #0x1
  405ffc:	b.ne	4060a4 <printf@plt+0x4334>  // b.any
  406000:	add	x19, x0, #0x50
  406004:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  406008:	mov	x20, x0
  40600c:	add	x1, x1, #0xf62
  406010:	mov	x0, x19
  406014:	bl	40ecc8 <printf@plt+0xcf58>
  406018:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40601c:	ldrb	w8, [x8, #3800]
  406020:	cmp	w8, #0x1
  406024:	b.ne	406084 <printf@plt+0x4314>  // b.any
  406028:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40602c:	add	x1, x1, #0xd36
  406030:	add	x0, sp, #0x10
  406034:	bl	418924 <_ZdlPvm@@Base+0xad8>
  406038:	ldr	w0, [x20, #420]
  40603c:	mov	x8, sp
  406040:	bl	419330 <_ZdlPvm@@Base+0x14e4>
  406044:	add	x0, sp, #0x10
  406048:	mov	x1, sp
  40604c:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  406050:	mov	x0, sp
  406054:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  406058:	add	x0, sp, #0x10
  40605c:	mov	w1, wzr
  406060:	bl	40c15c <printf@plt+0xa3ec>
  406064:	add	x0, sp, #0x10
  406068:	bl	40bff0 <printf@plt+0xa280>
  40606c:	mov	x1, x0
  406070:	mov	x0, x19
  406074:	bl	40ecc8 <printf@plt+0xcf58>
  406078:	add	x0, sp, #0x10
  40607c:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  406080:	b	406090 <printf@plt+0x4320>
  406084:	add	x1, x20, #0x1f0
  406088:	mov	x0, x19
  40608c:	bl	40efc0 <printf@plt+0xd250>
  406090:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  406094:	add	x1, x1, #0xf6c
  406098:	mov	x0, x19
  40609c:	bl	40ecc8 <printf@plt+0xcf58>
  4060a0:	bl	40ee08 <printf@plt+0xd098>
  4060a4:	ldp	x20, x19, [sp, #48]
  4060a8:	ldp	x29, x30, [sp, #32]
  4060ac:	add	sp, sp, #0x40
  4060b0:	ret
  4060b4:	mov	x19, x0
  4060b8:	mov	x0, sp
  4060bc:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  4060c0:	b	4060cc <printf@plt+0x435c>
  4060c4:	b	4060c8 <printf@plt+0x4358>
  4060c8:	mov	x19, x0
  4060cc:	add	x0, sp, #0x10
  4060d0:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  4060d4:	mov	x0, x19
  4060d8:	bl	401ce0 <_Unwind_Resume@plt>
  4060dc:	sub	sp, sp, #0x40
  4060e0:	stp	x29, x30, [sp, #32]
  4060e4:	stp	x20, x19, [sp, #48]
  4060e8:	add	x29, sp, #0x20
  4060ec:	cbz	x1, 40619c <printf@plt+0x442c>
  4060f0:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  4060f4:	ldr	w8, [x8, #592]
  4060f8:	cbnz	w8, 40619c <printf@plt+0x442c>
  4060fc:	add	x19, x0, #0x50
  406100:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  406104:	mov	x20, x0
  406108:	add	x1, x1, #0xf73
  40610c:	mov	x0, x19
  406110:	bl	40ecc8 <printf@plt+0xcf58>
  406114:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406118:	ldrb	w8, [x8, #3800]
  40611c:	cmp	w8, #0x1
  406120:	b.ne	406180 <printf@plt+0x4410>  // b.any
  406124:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  406128:	add	x1, x1, #0xd36
  40612c:	add	x0, sp, #0x10
  406130:	bl	418924 <_ZdlPvm@@Base+0xad8>
  406134:	ldr	w0, [x20, #420]
  406138:	mov	x8, sp
  40613c:	bl	419330 <_ZdlPvm@@Base+0x14e4>
  406140:	add	x0, sp, #0x10
  406144:	mov	x1, sp
  406148:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  40614c:	mov	x0, sp
  406150:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  406154:	add	x0, sp, #0x10
  406158:	mov	w1, wzr
  40615c:	bl	40c15c <printf@plt+0xa3ec>
  406160:	add	x0, sp, #0x10
  406164:	bl	40bff0 <printf@plt+0xa280>
  406168:	mov	x1, x0
  40616c:	mov	x0, x19
  406170:	bl	40ecc8 <printf@plt+0xcf58>
  406174:	add	x0, sp, #0x10
  406178:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40617c:	b	40618c <printf@plt+0x441c>
  406180:	add	x1, x20, #0x1f0
  406184:	mov	x0, x19
  406188:	bl	40efc0 <printf@plt+0xd250>
  40618c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  406190:	add	x1, x1, #0x352
  406194:	mov	x0, x19
  406198:	bl	40ecc8 <printf@plt+0xcf58>
  40619c:	ldp	x20, x19, [sp, #48]
  4061a0:	ldp	x29, x30, [sp, #32]
  4061a4:	add	sp, sp, #0x40
  4061a8:	ret
  4061ac:	mov	x19, x0
  4061b0:	mov	x0, sp
  4061b4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  4061b8:	b	4061c4 <printf@plt+0x4454>
  4061bc:	b	4061c0 <printf@plt+0x4450>
  4061c0:	mov	x19, x0
  4061c4:	add	x0, sp, #0x10
  4061c8:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  4061cc:	mov	x0, x19
  4061d0:	bl	401ce0 <_Unwind_Resume@plt>
  4061d4:	sub	sp, sp, #0xa0
  4061d8:	stp	x29, x30, [sp, #96]
  4061dc:	stp	x24, x23, [sp, #112]
  4061e0:	stp	x22, x21, [sp, #128]
  4061e4:	stp	x20, x19, [sp, #144]
  4061e8:	add	x29, sp, #0x60
  4061ec:	add	x22, x0, #0x1f0
  4061f0:	mov	x19, x0
  4061f4:	mov	x0, x22
  4061f8:	bl	40c1a8 <printf@plt+0xa438>
  4061fc:	cbnz	w0, 4064ec <printf@plt+0x477c>
  406200:	ldr	x0, [x19, #536]
  406204:	bl	40dd4c <printf@plt+0xbfdc>
  406208:	cbz	w0, 406214 <printf@plt+0x44a4>
  40620c:	mov	w20, #0x1                   	// #1
  406210:	b	406220 <printf@plt+0x44b0>
  406214:	ldr	w8, [x19, #656]
  406218:	cmp	w8, #0x0
  40621c:	cset	w20, ne  // ne = any
  406220:	ldr	w8, [x19, #488]
  406224:	cmp	w8, #0x8
  406228:	b.lt	406234 <printf@plt+0x44c4>  // b.tstop
  40622c:	mov	w8, #0x7                   	// #7
  406230:	str	w8, [x19, #488]
  406234:	ldr	x0, [x19, #536]
  406238:	bl	40dd70 <printf@plt+0xc000>
  40623c:	ldr	w8, [x19, #520]
  406240:	ldr	w9, [x19, #488]
  406244:	mov	w10, #0x1                   	// #1
  406248:	str	w10, [x19, #516]
  40624c:	add	w8, w8, #0x2
  406250:	cmp	w8, w9
  406254:	b.le	4062e4 <printf@plt+0x4574>
  406258:	ldr	w8, [x19, #420]
  40625c:	add	x0, sp, #0x20
  406260:	add	w8, w8, #0x1
  406264:	str	w8, [x19, #420]
  406268:	bl	402510 <printf@plt+0x7a0>
  40626c:	mov	w0, #0x78                  	// #120
  406270:	bl	417db0 <_Znwm@@Base>
  406274:	mov	x23, x0
  406278:	bl	402840 <printf@plt+0xad0>
  40627c:	add	x0, x19, #0x1a8
  406280:	mov	x1, x22
  406284:	bl	4027a0 <printf@plt+0xa30>
  406288:	mov	x21, x0
  40628c:	mov	x0, x22
  406290:	bl	40bff8 <printf@plt+0xa288>
  406294:	ldr	w4, [x19, #420]
  406298:	ldr	w5, [x19, #488]
  40629c:	mov	w3, w0
  4062a0:	add	x1, sp, #0x20
  4062a4:	mov	x0, x23
  4062a8:	mov	x2, x21
  4062ac:	mov	w6, w4
  4062b0:	mov	w7, w5
  4062b4:	bl	4028c0 <printf@plt+0xb50>
  4062b8:	ldr	w2, [x19, #420]
  4062bc:	add	x0, x19, #0x1b8
  4062c0:	mov	x1, x23
  4062c4:	mov	w3, w2
  4062c8:	mov	w4, w2
  4062cc:	mov	w5, w2
  4062d0:	mov	w6, w2
  4062d4:	bl	403514 <printf@plt+0x17a4>
  4062d8:	add	x0, sp, #0x20
  4062dc:	bl	40c000 <printf@plt+0xa290>
  4062e0:	b	4062e8 <printf@plt+0x4578>
  4062e4:	mov	x23, xzr
  4062e8:	add	x21, x19, #0x50
  4062ec:	mov	x0, x21
  4062f0:	bl	40ee08 <printf@plt+0xd098>
  4062f4:	bl	40ee08 <printf@plt+0xd098>
  4062f8:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4062fc:	ldrb	w8, [x8, #3804]
  406300:	cmp	w8, #0x1
  406304:	b.ne	406358 <printf@plt+0x45e8>  // b.any
  406308:	ldr	x0, [x19, #536]
  40630c:	bl	40e510 <printf@plt+0xc7a0>
  406310:	cbnz	w0, 40631c <printf@plt+0x45ac>
  406314:	ldr	x0, [x19, #536]
  406318:	bl	40e43c <printf@plt+0xc6cc>
  40631c:	ldr	w8, [x19, #488]
  406320:	cmp	w8, #0x3
  406324:	b.gt	4063d0 <printf@plt+0x4660>
  406328:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40632c:	add	x1, x1, #0xf79
  406330:	mov	x0, x21
  406334:	bl	40ecc8 <printf@plt+0xcf58>
  406338:	mov	x0, x21
  40633c:	mov	x1, x22
  406340:	bl	40efc0 <printf@plt+0xd250>
  406344:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  406348:	add	x1, x1, #0xf8d
  40634c:	mov	x0, x21
  406350:	bl	40ecc8 <printf@plt+0xcf58>
  406354:	b	4063ec <printf@plt+0x467c>
  406358:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40635c:	add	x1, x1, #0xf9e
  406360:	mov	x0, x21
  406364:	bl	40ecc8 <printf@plt+0xcf58>
  406368:	ldr	w1, [x19, #488]
  40636c:	mov	x0, x21
  406370:	bl	40f014 <printf@plt+0xd2a4>
  406374:	mov	x0, x19
  406378:	mov	x1, x23
  40637c:	bl	4060dc <printf@plt+0x436c>
  406380:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x21b4>
  406384:	add	x24, x24, #0xf8b
  406388:	mov	x0, x21
  40638c:	mov	x1, x24
  406390:	bl	40ecc8 <printf@plt+0xcf58>
  406394:	mov	x0, x21
  406398:	mov	x1, x22
  40639c:	bl	40efc0 <printf@plt+0xd250>
  4063a0:	bl	40ee08 <printf@plt+0xd098>
  4063a4:	mov	x0, x19
  4063a8:	mov	x1, x23
  4063ac:	bl	405fdc <printf@plt+0x426c>
  4063b0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4063b4:	add	x1, x1, #0xfa1
  4063b8:	mov	x0, x21
  4063bc:	bl	40ecc8 <printf@plt+0xcf58>
  4063c0:	ldr	w1, [x19, #488]
  4063c4:	mov	x0, x21
  4063c8:	bl	40f014 <printf@plt+0xd2a4>
  4063cc:	b	406404 <printf@plt+0x4694>
  4063d0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4063d4:	add	x1, x1, #0xf9a
  4063d8:	mov	x0, x21
  4063dc:	bl	40ecc8 <printf@plt+0xcf58>
  4063e0:	mov	x0, x21
  4063e4:	mov	x1, x22
  4063e8:	bl	40efc0 <printf@plt+0xd250>
  4063ec:	bl	40ee08 <printf@plt+0xd098>
  4063f0:	mov	x0, x19
  4063f4:	mov	x1, x23
  4063f8:	bl	405fdc <printf@plt+0x426c>
  4063fc:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x21b4>
  406400:	add	x24, x24, #0xf95
  406404:	mov	x0, x21
  406408:	mov	x1, x24
  40640c:	bl	40ecc8 <printf@plt+0xcf58>
  406410:	bl	40ee08 <printf@plt+0xd098>
  406414:	add	x0, sp, #0x20
  406418:	bl	402510 <printf@plt+0x7a0>
  40641c:	mov	w0, #0x78                  	// #120
  406420:	bl	417db0 <_Znwm@@Base>
  406424:	mov	x22, x0
  406428:	bl	402840 <printf@plt+0xad0>
  40642c:	add	x24, x19, #0x38
  406430:	add	x8, sp, #0x10
  406434:	mov	x0, x24
  406438:	bl	402498 <printf@plt+0x728>
  40643c:	add	x0, x19, #0x1a8
  406440:	add	x1, sp, #0x10
  406444:	bl	4027a0 <printf@plt+0xa30>
  406448:	mov	x23, x0
  40644c:	mov	x8, sp
  406450:	mov	x0, x24
  406454:	bl	402498 <printf@plt+0x728>
  406458:	mov	x0, sp
  40645c:	bl	40bff8 <printf@plt+0xa288>
  406460:	ldr	w4, [x19, #420]
  406464:	ldr	w5, [x19, #488]
  406468:	mov	w3, w0
  40646c:	add	x1, sp, #0x20
  406470:	mov	x0, x22
  406474:	mov	x2, x23
  406478:	mov	w6, w4
  40647c:	mov	w7, w5
  406480:	bl	4028c0 <printf@plt+0xb50>
  406484:	mov	x0, sp
  406488:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40648c:	add	x0, sp, #0x10
  406490:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  406494:	ldr	w2, [x19, #420]
  406498:	add	x0, x19, #0x1d0
  40649c:	mov	x1, x22
  4064a0:	mov	w3, w2
  4064a4:	mov	w4, w2
  4064a8:	mov	w5, w2
  4064ac:	mov	w6, w2
  4064b0:	bl	403514 <printf@plt+0x17a4>
  4064b4:	ldr	x22, [x19, #536]
  4064b8:	mov	x0, x19
  4064bc:	bl	40514c <printf@plt+0x33dc>
  4064c0:	ldr	w4, [x19, #584]
  4064c4:	ldr	w5, [x19, #580]
  4064c8:	mov	w3, w0
  4064cc:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x31b4>
  4064d0:	add	x2, x2, #0x256
  4064d4:	mov	x0, x22
  4064d8:	mov	x1, x21
  4064dc:	mov	w6, w20
  4064e0:	bl	40e394 <printf@plt+0xc624>
  4064e4:	add	x0, sp, #0x20
  4064e8:	bl	40c000 <printf@plt+0xa290>
  4064ec:	ldp	x20, x19, [sp, #144]
  4064f0:	ldp	x22, x21, [sp, #128]
  4064f4:	ldp	x24, x23, [sp, #112]
  4064f8:	ldp	x29, x30, [sp, #96]
  4064fc:	add	sp, sp, #0xa0
  406500:	ret
  406504:	mov	x19, x0
  406508:	mov	x0, sp
  40650c:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  406510:	b	40651c <printf@plt+0x47ac>
  406514:	b	406518 <printf@plt+0x47a8>
  406518:	mov	x19, x0
  40651c:	add	x0, sp, #0x10
  406520:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  406524:	b	406534 <printf@plt+0x47c4>
  406528:	b	406530 <printf@plt+0x47c0>
  40652c:	b	406530 <printf@plt+0x47c0>
  406530:	mov	x19, x0
  406534:	add	x0, sp, #0x20
  406538:	bl	40c000 <printf@plt+0xa290>
  40653c:	mov	x0, x19
  406540:	bl	401ce0 <_Unwind_Resume@plt>
  406544:	stp	x29, x30, [sp, #-48]!
  406548:	stp	x22, x21, [sp, #16]
  40654c:	stp	x20, x19, [sp, #32]
  406550:	mov	x29, sp
  406554:	mov	w20, w1
  406558:	mov	x19, x0
  40655c:	cbz	w1, 4065a4 <printf@plt+0x4834>
  406560:	add	w8, w20, #0x1
  406564:	cmp	w20, #0x1
  406568:	str	w8, [x19, #488]
  40656c:	b.lt	406594 <printf@plt+0x4824>  // b.tstop
  406570:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  406574:	ldr	w8, [x8, #596]
  406578:	cmp	w20, w8
  40657c:	b.ge	406594 <printf@plt+0x4824>  // b.tcont
  406580:	ldr	w8, [x19, #416]
  406584:	mov	x0, x19
  406588:	add	w8, w8, #0x1
  40658c:	str	w8, [x19, #416]
  406590:	bl	406640 <printf@plt+0x48d0>
  406594:	ldp	x20, x19, [sp, #32]
  406598:	ldp	x22, x21, [sp, #16]
  40659c:	ldp	x29, x30, [sp], #48
  4065a0:	ret
  4065a4:	add	x21, x19, #0x1f0
  4065a8:	mov	x0, x21
  4065ac:	bl	40bff8 <printf@plt+0xa288>
  4065b0:	cmp	w0, #0x1
  4065b4:	b.lt	406624 <printf@plt+0x48b4>  // b.tstop
  4065b8:	mov	w22, wzr
  4065bc:	mov	w20, wzr
  4065c0:	b	4065f0 <printf@plt+0x4880>
  4065c4:	mov	x0, x21
  4065c8:	mov	w1, w22
  4065cc:	bl	40c214 <printf@plt+0xa4a4>
  4065d0:	ldrb	w8, [x0]
  4065d4:	mov	x0, x21
  4065d8:	add	w22, w22, #0x1
  4065dc:	cmp	w8, #0x2e
  4065e0:	cinc	w20, w20, eq  // eq = none
  4065e4:	bl	40bff8 <printf@plt+0xa288>
  4065e8:	cmp	w22, w0
  4065ec:	b.ge	406560 <printf@plt+0x47f0>  // b.tcont
  4065f0:	mov	x0, x21
  4065f4:	mov	w1, w22
  4065f8:	bl	40c214 <printf@plt+0xa4a4>
  4065fc:	ldrb	w8, [x0]
  406600:	cmp	w8, #0x2e
  406604:	b.eq	4065c4 <printf@plt+0x4854>  // b.none
  406608:	mov	x0, x21
  40660c:	mov	w1, w22
  406610:	bl	40c214 <printf@plt+0xa4a4>
  406614:	ldrb	w0, [x0]
  406618:	bl	40662c <printf@plt+0x48bc>
  40661c:	cbnz	w0, 4065c4 <printf@plt+0x4854>
  406620:	b	406560 <printf@plt+0x47f0>
  406624:	mov	w20, wzr
  406628:	b	406560 <printf@plt+0x47f0>
  40662c:	sub	w8, w0, #0x30
  406630:	and	w8, w8, #0xff
  406634:	cmp	w8, #0xa
  406638:	cset	w0, cc  // cc = lo, ul, last
  40663c:	ret
  406640:	sub	sp, sp, #0x60
  406644:	stp	x29, x30, [sp, #48]
  406648:	str	x21, [sp, #64]
  40664c:	stp	x20, x19, [sp, #80]
  406650:	add	x29, sp, #0x30
  406654:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406658:	ldrb	w8, [x8, #3796]
  40665c:	cmp	w8, #0x1
  406660:	b.ne	4067a0 <printf@plt+0x4a30>  // b.any
  406664:	mov	x21, x0
  406668:	ldr	x0, [x0, #536]
  40666c:	bl	40dd70 <printf@plt+0xc000>
  406670:	add	x19, x21, #0x50
  406674:	mov	x0, x19
  406678:	bl	40eae4 <printf@plt+0xcd74>
  40667c:	add	x20, x21, #0x38
  406680:	mov	x0, x20
  406684:	bl	402360 <printf@plt+0x5f0>
  406688:	mov	x1, x0
  40668c:	mov	x0, x19
  406690:	bl	40ea6c <printf@plt+0xccfc>
  406694:	mov	w3, #0x1                   	// #1
  406698:	mov	x0, xzr
  40669c:	mov	x1, xzr
  4066a0:	mov	x2, xzr
  4066a4:	bl	419a30 <_ZdlPvm@@Base+0x1be4>
  4066a8:	mov	x1, x0
  4066ac:	mov	x0, x20
  4066b0:	bl	402398 <printf@plt+0x628>
  4066b4:	adrp	x1, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4066b8:	add	x1, x1, #0xeb0
  4066bc:	sub	x0, x29, #0x10
  4066c0:	bl	4189b4 <_ZdlPvm@@Base+0xb68>
  4066c4:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4066c8:	add	x1, x1, #0xa20
  4066cc:	add	x0, sp, #0x10
  4066d0:	bl	418924 <_ZdlPvm@@Base+0xad8>
  4066d4:	sub	x0, x29, #0x10
  4066d8:	add	x1, sp, #0x10
  4066dc:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  4066e0:	add	x0, sp, #0x10
  4066e4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  4066e8:	ldr	w0, [x21, #416]
  4066ec:	add	x8, sp, #0x10
  4066f0:	bl	419330 <_ZdlPvm@@Base+0x14e4>
  4066f4:	sub	x0, x29, #0x10
  4066f8:	add	x1, sp, #0x10
  4066fc:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  406700:	add	x0, sp, #0x10
  406704:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  406708:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  40670c:	ldr	w8, [x8, #592]
  406710:	cbz	w8, 406734 <printf@plt+0x49c4>
  406714:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  406718:	add	x1, x1, #0xfac
  40671c:	add	x0, sp, #0x10
  406720:	bl	418924 <_ZdlPvm@@Base+0xad8>
  406724:	sub	x0, x29, #0x10
  406728:	add	x1, sp, #0x10
  40672c:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  406730:	b	406750 <printf@plt+0x49e0>
  406734:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  406738:	add	x1, x1, #0xfa5
  40673c:	add	x0, sp, #0x10
  406740:	bl	418924 <_ZdlPvm@@Base+0xad8>
  406744:	sub	x0, x29, #0x10
  406748:	add	x1, sp, #0x10
  40674c:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  406750:	add	x0, sp, #0x10
  406754:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  406758:	sub	x0, x29, #0x10
  40675c:	mov	w1, wzr
  406760:	bl	40c15c <printf@plt+0xa3ec>
  406764:	mov	x0, sp
  406768:	sub	x1, x29, #0x10
  40676c:	bl	4189b4 <_ZdlPvm@@Base+0xb68>
  406770:	mov	x1, sp
  406774:	mov	x0, x20
  406778:	bl	40241c <printf@plt+0x6ac>
  40677c:	mov	x0, sp
  406780:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  406784:	mov	x0, x20
  406788:	bl	402360 <printf@plt+0x5f0>
  40678c:	mov	x1, x0
  406790:	mov	x0, x19
  406794:	bl	40ea6c <printf@plt+0xccfc>
  406798:	sub	x0, x29, #0x10
  40679c:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  4067a0:	ldp	x20, x19, [sp, #80]
  4067a4:	ldr	x21, [sp, #64]
  4067a8:	ldp	x29, x30, [sp, #48]
  4067ac:	add	sp, sp, #0x60
  4067b0:	ret
  4067b4:	b	4067d8 <printf@plt+0x4a68>
  4067b8:	b	4067ec <printf@plt+0x4a7c>
  4067bc:	b	4067d8 <printf@plt+0x4a68>
  4067c0:	b	4067ec <printf@plt+0x4a7c>
  4067c4:	mov	x19, x0
  4067c8:	mov	x0, sp
  4067cc:	b	4067e0 <printf@plt+0x4a70>
  4067d0:	b	4067d8 <printf@plt+0x4a68>
  4067d4:	b	4067ec <printf@plt+0x4a7c>
  4067d8:	mov	x19, x0
  4067dc:	add	x0, sp, #0x10
  4067e0:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  4067e4:	b	4067f0 <printf@plt+0x4a80>
  4067e8:	b	4067ec <printf@plt+0x4a7c>
  4067ec:	mov	x19, x0
  4067f0:	sub	x0, x29, #0x10
  4067f4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  4067f8:	mov	x0, x19
  4067fc:	bl	401ce0 <_Unwind_Resume@plt>
  406800:	sub	sp, sp, #0x70
  406804:	stp	x29, x30, [sp, #16]
  406808:	str	x27, [sp, #32]
  40680c:	stp	x26, x25, [sp, #48]
  406810:	stp	x24, x23, [sp, #64]
  406814:	stp	x22, x21, [sp, #80]
  406818:	stp	x20, x19, [sp, #96]
  40681c:	add	x29, sp, #0x10
  406820:	mov	x19, x0
  406824:	mov	x0, x1
  406828:	bl	401ab0 <atoi@plt>
  40682c:	add	x21, x19, #0x1f0
  406830:	mov	w20, w0
  406834:	mov	x0, x21
  406838:	bl	41910c <_ZdlPvm@@Base+0x12c0>
  40683c:	ldr	x0, [x19, #528]
  406840:	bl	403710 <printf@plt+0x19a0>
  406844:	ldr	x22, [x19, #528]
  406848:	mov	x0, x22
  40684c:	bl	4036ec <printf@plt+0x197c>
  406850:	cbz	w0, 406894 <printf@plt+0x4b24>
  406854:	mov	x0, x19
  406858:	mov	w1, w20
  40685c:	bl	406544 <printf@plt+0x47d4>
  406860:	mov	x0, x19
  406864:	bl	4061d4 <printf@plt+0x4464>
  406868:	ldr	x0, [x19, #528]
  40686c:	str	xzr, [x19, #272]
  406870:	bl	403700 <printf@plt+0x1990>
  406874:	ldp	x20, x19, [sp, #96]
  406878:	ldp	x22, x21, [sp, #80]
  40687c:	ldp	x24, x23, [sp, #64]
  406880:	ldp	x26, x25, [sp, #48]
  406884:	ldr	x27, [sp, #32]
  406888:	ldp	x29, x30, [sp, #16]
  40688c:	add	sp, sp, #0x70
  406890:	ret
  406894:	mov	x0, x22
  406898:	bl	403720 <printf@plt+0x19b0>
  40689c:	ldr	w27, [x0, #80]
  4068a0:	adrp	x22, 41b000 <_ZdlPvm@@Base+0x31b4>
  4068a4:	mov	x23, x0
  4068a8:	add	x22, x22, #0xb9c
  4068ac:	mov	w25, #0x1                   	// #1
  4068b0:	adrp	x26, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4068b4:	mov	x0, x23
  4068b8:	bl	40322c <printf@plt+0x14bc>
  4068bc:	cbz	w0, 406918 <printf@plt+0x4ba8>
  4068c0:	ldr	x8, [x23, #64]
  4068c4:	add	x0, x8, #0x14
  4068c8:	bl	405b68 <printf@plt+0x3df8>
  4068cc:	mov	x1, x0
  4068d0:	mov	x0, sp
  4068d4:	bl	4189b4 <_ZdlPvm@@Base+0xb68>
  4068d8:	mov	x0, sp
  4068dc:	bl	40c1a8 <printf@plt+0xa438>
  4068e0:	cbnz	w0, 40690c <printf@plt+0x4b9c>
  4068e4:	strb	w25, [x26, #3800]
  4068e8:	ldr	w8, [x23, #80]
  4068ec:	cmp	w27, w8
  4068f0:	b.ge	406900 <printf@plt+0x4b90>  // b.tcont
  4068f4:	mov	x0, x21
  4068f8:	mov	x1, x22
  4068fc:	bl	418cbc <_ZdlPvm@@Base+0xe70>
  406900:	mov	x1, sp
  406904:	mov	x0, x21
  406908:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  40690c:	mov	x0, sp
  406910:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  406914:	b	406960 <printf@plt+0x4bf0>
  406918:	mov	x0, x23
  40691c:	bl	402fb4 <printf@plt+0x1244>
  406920:	cbnz	w0, 406954 <printf@plt+0x4be4>
  406924:	mov	x0, x23
  406928:	bl	403034 <printf@plt+0x12c4>
  40692c:	cbnz	w0, 406954 <printf@plt+0x4be4>
  406930:	mov	x0, x23
  406934:	bl	402ff4 <printf@plt+0x1284>
  406938:	cbnz	w0, 406954 <printf@plt+0x4be4>
  40693c:	mov	x0, x23
  406940:	bl	402f74 <printf@plt+0x1204>
  406944:	cbnz	w0, 406954 <printf@plt+0x4be4>
  406948:	mov	x0, x23
  40694c:	bl	403074 <printf@plt+0x1304>
  406950:	cbz	w0, 406994 <printf@plt+0x4c24>
  406954:	mov	x0, x19
  406958:	mov	x1, x23
  40695c:	bl	405564 <printf@plt+0x37f4>
  406960:	ldr	x0, [x19, #528]
  406964:	bl	403710 <printf@plt+0x19a0>
  406968:	ldr	x24, [x19, #528]
  40696c:	mov	x0, x24
  406970:	bl	403720 <printf@plt+0x19b0>
  406974:	mov	x23, x0
  406978:	mov	x0, x24
  40697c:	bl	4036ec <printf@plt+0x197c>
  406980:	cbnz	w0, 406854 <printf@plt+0x4ae4>
  406984:	mov	x0, x23
  406988:	bl	402f38 <printf@plt+0x11c8>
  40698c:	cbz	w0, 4068b4 <printf@plt+0x4b44>
  406990:	b	406854 <printf@plt+0x4ae4>
  406994:	mov	x0, x23
  406998:	bl	402ee4 <printf@plt+0x1174>
  40699c:	cbz	w0, 4069a8 <printf@plt+0x4c38>
  4069a0:	str	w25, [x19, #572]
  4069a4:	b	406960 <printf@plt+0x4bf0>
  4069a8:	mov	x0, x23
  4069ac:	bl	402e00 <printf@plt+0x1090>
  4069b0:	cbz	w0, 4069bc <printf@plt+0x4c4c>
  4069b4:	str	wzr, [x19, #572]
  4069b8:	b	406960 <printf@plt+0x4bf0>
  4069bc:	mov	x0, x23
  4069c0:	bl	402d00 <printf@plt+0xf90>
  4069c4:	cbnz	w0, 406960 <printf@plt+0x4bf0>
  4069c8:	mov	x0, x23
  4069cc:	bl	402d08 <printf@plt+0xf98>
  4069d0:	cbnz	w0, 406960 <printf@plt+0x4bf0>
  4069d4:	ldr	w8, [x23, #80]
  4069d8:	cmp	w27, w8
  4069dc:	b.ge	4069ec <printf@plt+0x4c7c>  // b.tcont
  4069e0:	mov	x0, x21
  4069e4:	mov	x1, x22
  4069e8:	bl	418cbc <_ZdlPvm@@Base+0xe70>
  4069ec:	ldr	x1, [x23, #64]
  4069f0:	ldr	w2, [x23, #72]
  4069f4:	ldr	w27, [x23, #88]
  4069f8:	mov	x0, sp
  4069fc:	bl	418888 <_ZdlPvm@@Base+0xa3c>
  406a00:	mov	x1, sp
  406a04:	mov	x0, x21
  406a08:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  406a0c:	b	40690c <printf@plt+0x4b9c>
  406a10:	b	406a14 <printf@plt+0x4ca4>
  406a14:	mov	x19, x0
  406a18:	mov	x0, sp
  406a1c:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  406a20:	mov	x0, x19
  406a24:	bl	401ce0 <_Unwind_Resume@plt>
  406a28:	stp	x29, x30, [sp, #-48]!
  406a2c:	stp	x22, x21, [sp, #16]
  406a30:	stp	x20, x19, [sp, #32]
  406a34:	mov	x29, sp
  406a38:	ldr	x21, [x0, #528]
  406a3c:	mov	x19, x0
  406a40:	mov	x0, x21
  406a44:	bl	403720 <printf@plt+0x19b0>
  406a48:	mov	x20, x0
  406a4c:	mov	x0, x21
  406a50:	bl	4036dc <printf@plt+0x196c>
  406a54:	cbz	w0, 406a60 <printf@plt+0x4cf0>
  406a58:	mov	w21, #0x1                   	// #1
  406a5c:	b	406ae0 <printf@plt+0x4d70>
  406a60:	mov	x0, x21
  406a64:	bl	403710 <printf@plt+0x19a0>
  406a68:	mov	w21, #0x1                   	// #1
  406a6c:	ldr	x0, [x19, #528]
  406a70:	bl	403720 <printf@plt+0x19b0>
  406a74:	mov	x22, x0
  406a78:	bl	402d08 <printf@plt+0xf98>
  406a7c:	cbnz	w0, 406a90 <printf@plt+0x4d20>
  406a80:	ldr	x1, [x22]
  406a84:	bl	406af4 <printf@plt+0x4d84>
  406a88:	cmp	w0, #0x0
  406a8c:	csel	w21, wzr, w21, eq  // eq = none
  406a90:	ldr	x0, [x19, #528]
  406a94:	bl	403710 <printf@plt+0x19a0>
  406a98:	cbz	w21, 406acc <printf@plt+0x4d5c>
  406a9c:	ldr	x0, [x19, #528]
  406aa0:	bl	4036ec <printf@plt+0x197c>
  406aa4:	cbnz	w0, 406acc <printf@plt+0x4d5c>
  406aa8:	mov	x0, x22
  406aac:	bl	402ee4 <printf@plt+0x1174>
  406ab0:	cbnz	w0, 406acc <printf@plt+0x4d5c>
  406ab4:	mov	x0, x22
  406ab8:	bl	402d10 <printf@plt+0xfa0>
  406abc:	cbz	w0, 406a6c <printf@plt+0x4cfc>
  406ac0:	b	406acc <printf@plt+0x4d5c>
  406ac4:	mov	x0, x22
  406ac8:	bl	403700 <printf@plt+0x1990>
  406acc:	ldr	x22, [x19, #528]
  406ad0:	mov	x0, x22
  406ad4:	bl	403720 <printf@plt+0x19b0>
  406ad8:	cmp	x0, x20
  406adc:	b.ne	406ac4 <printf@plt+0x4d54>  // b.any
  406ae0:	mov	w0, w21
  406ae4:	ldp	x20, x19, [sp, #32]
  406ae8:	ldp	x22, x21, [sp, #16]
  406aec:	ldp	x29, x30, [sp], #48
  406af0:	ret
  406af4:	stp	x29, x30, [sp, #-16]!
  406af8:	mov	x29, sp
  406afc:	cbz	x1, 406b20 <printf@plt+0x4db0>
  406b00:	mov	x0, x1
  406b04:	bl	413ea8 <printf@plt+0x12138>
  406b08:	cbz	x0, 406b18 <printf@plt+0x4da8>
  406b0c:	ldrb	w8, [x0]
  406b10:	cmp	w8, #0x43
  406b14:	cset	w0, eq  // eq = none
  406b18:	ldp	x29, x30, [sp], #16
  406b1c:	ret
  406b20:	mov	w0, wzr
  406b24:	ldp	x29, x30, [sp], #16
  406b28:	ret
  406b2c:	stp	x29, x30, [sp, #-32]!
  406b30:	stp	x20, x19, [sp, #16]
  406b34:	ldr	w8, [x0, #576]
  406b38:	mov	x19, x0
  406b3c:	mov	x20, x1
  406b40:	mov	x29, sp
  406b44:	cmn	w8, #0x1
  406b48:	b.ne	406b58 <printf@plt+0x4de8>  // b.any
  406b4c:	mov	x0, x20
  406b50:	bl	401ab0 <atoi@plt>
  406b54:	str	w0, [x19, #576]
  406b58:	mov	x0, x20
  406b5c:	bl	401ab0 <atoi@plt>
  406b60:	mov	w8, #0x1                   	// #1
  406b64:	str	w0, [x19, #644]
  406b68:	str	w8, [x19, #640]
  406b6c:	ldp	x20, x19, [sp, #16]
  406b70:	ldp	x29, x30, [sp], #32
  406b74:	ret
  406b78:	stp	x29, x30, [sp, #-32]!
  406b7c:	str	x19, [sp, #16]
  406b80:	mov	x19, x0
  406b84:	mov	x0, x1
  406b88:	mov	x29, sp
  406b8c:	bl	401ab0 <atoi@plt>
  406b90:	mov	w8, #0x1                   	// #1
  406b94:	str	w0, [x19, #636]
  406b98:	str	w8, [x19, #632]
  406b9c:	ldr	x19, [sp, #16]
  406ba0:	ldp	x29, x30, [sp], #32
  406ba4:	ret
  406ba8:	stp	x29, x30, [sp, #-32]!
  406bac:	str	x19, [sp, #16]
  406bb0:	mov	x19, x0
  406bb4:	mov	x0, x1
  406bb8:	mov	x29, sp
  406bbc:	bl	401ab0 <atoi@plt>
  406bc0:	mov	w8, #0x1                   	// #1
  406bc4:	str	w0, [x19, #628]
  406bc8:	str	w8, [x19, #624]
  406bcc:	ldr	x19, [sp, #16]
  406bd0:	ldp	x29, x30, [sp], #32
  406bd4:	ret
  406bd8:	stp	x29, x30, [sp, #-32]!
  406bdc:	ldr	w8, [x0, #572]
  406be0:	str	x19, [sp, #16]
  406be4:	mov	x29, sp
  406be8:	cbz	w8, 406c04 <printf@plt+0x4e94>
  406bec:	mov	w8, #0x2                   	// #2
  406bf0:	mov	x19, x0
  406bf4:	str	w8, [x0, #564]
  406bf8:	mov	x0, x1
  406bfc:	bl	401ab0 <atoi@plt>
  406c00:	str	w0, [x19, #596]
  406c04:	ldr	x19, [sp, #16]
  406c08:	ldp	x29, x30, [sp], #32
  406c0c:	ret
  406c10:	stp	x29, x30, [sp, #-32]!
  406c14:	str	x19, [sp, #16]
  406c18:	mov	x19, x0
  406c1c:	mov	x0, x1
  406c20:	mov	x29, sp
  406c24:	bl	401ab0 <atoi@plt>
  406c28:	str	w0, [x19, #604]
  406c2c:	ldr	x19, [sp, #16]
  406c30:	ldp	x29, x30, [sp], #32
  406c34:	ret
  406c38:	stp	x29, x30, [sp, #-64]!
  406c3c:	stp	x22, x21, [sp, #32]
  406c40:	stp	x20, x19, [sp, #48]
  406c44:	ldr	x20, [x0, #528]
  406c48:	mov	x19, x0
  406c4c:	str	x23, [sp, #16]
  406c50:	mov	x29, sp
  406c54:	mov	x0, x20
  406c58:	mov	x21, x1
  406c5c:	bl	4036cc <printf@plt+0x195c>
  406c60:	cbnz	w0, 406ce0 <printf@plt+0x4f70>
  406c64:	mov	x0, x20
  406c68:	bl	403720 <printf@plt+0x19b0>
  406c6c:	mov	x20, x0
  406c70:	bl	402d08 <printf@plt+0xf98>
  406c74:	mov	x22, x20
  406c78:	cbz	w0, 406cb4 <printf@plt+0x4f44>
  406c7c:	ldr	x23, [x19, #528]
  406c80:	mov	x0, x23
  406c84:	bl	4036ec <printf@plt+0x197c>
  406c88:	cbnz	w0, 406cb4 <printf@plt+0x4f44>
  406c8c:	mov	x0, x22
  406c90:	bl	402d88 <printf@plt+0x1018>
  406c94:	cbnz	w0, 406cf4 <printf@plt+0x4f84>
  406c98:	mov	x0, x23
  406c9c:	bl	403710 <printf@plt+0x19a0>
  406ca0:	ldr	x0, [x19, #528]
  406ca4:	bl	403720 <printf@plt+0x19b0>
  406ca8:	mov	x22, x0
  406cac:	bl	402d08 <printf@plt+0xf98>
  406cb0:	cbnz	w0, 406c7c <printf@plt+0x4f0c>
  406cb4:	cmp	x22, x20
  406cb8:	b.eq	406cd4 <printf@plt+0x4f64>  // b.none
  406cbc:	ldr	x0, [x19, #528]
  406cc0:	bl	403700 <printf@plt+0x1990>
  406cc4:	ldr	x0, [x19, #528]
  406cc8:	bl	403720 <printf@plt+0x19b0>
  406ccc:	cmp	x0, x20
  406cd0:	b.ne	406cbc <printf@plt+0x4f4c>  // b.any
  406cd4:	mov	x0, x21
  406cd8:	bl	401ab0 <atoi@plt>
  406cdc:	str	w0, [x19, #600]
  406ce0:	ldp	x20, x19, [sp, #48]
  406ce4:	ldp	x22, x21, [sp, #32]
  406ce8:	ldr	x23, [sp, #16]
  406cec:	ldp	x29, x30, [sp], #64
  406cf0:	ret
  406cf4:	cmp	x22, x20
  406cf8:	b.eq	406ce0 <printf@plt+0x4f70>  // b.none
  406cfc:	ldr	x0, [x19, #528]
  406d00:	bl	403700 <printf@plt+0x1990>
  406d04:	ldr	x0, [x19, #528]
  406d08:	bl	403720 <printf@plt+0x19b0>
  406d0c:	cmp	x0, x20
  406d10:	b.ne	406cfc <printf@plt+0x4f8c>  // b.any
  406d14:	b	406ce0 <printf@plt+0x4f70>
  406d18:	stp	x29, x30, [sp, #-32]!
  406d1c:	stp	x20, x19, [sp, #16]
  406d20:	mov	x29, sp
  406d24:	mov	x19, x0
  406d28:	mov	x0, x1
  406d2c:	bl	401ab0 <atoi@plt>
  406d30:	mov	w20, w0
  406d34:	mov	x0, x19
  406d38:	bl	40514c <printf@plt+0x33dc>
  406d3c:	ldr	w8, [x19, #584]
  406d40:	ldr	w9, [x19, #572]
  406d44:	mov	w10, #0x1                   	// #1
  406d48:	str	w10, [x19, #516]
  406d4c:	add	w8, w8, w0
  406d50:	cmp	w9, w20
  406d54:	str	w8, [x19, #336]
  406d58:	b.eq	406d78 <printf@plt+0x5008>  // b.none
  406d5c:	cbz	w20, 406d74 <printf@plt+0x5004>
  406d60:	ldr	x0, [x19, #536]
  406d64:	ldr	w2, [x19, #656]
  406d68:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  406d6c:	add	x1, x1, #0x256
  406d70:	bl	40e168 <printf@plt+0xc3f8>
  406d74:	str	w20, [x19, #572]
  406d78:	ldp	x20, x19, [sp, #16]
  406d7c:	ldp	x29, x30, [sp], #32
  406d80:	ret
  406d84:	stp	x29, x30, [sp, #-48]!
  406d88:	str	x21, [sp, #16]
  406d8c:	stp	x20, x19, [sp, #32]
  406d90:	mov	x29, sp
  406d94:	ldr	w8, [x0, #648]
  406d98:	cbz	w8, 406eb8 <printf@plt+0x5148>
  406d9c:	ldr	w9, [x0, #652]
  406da0:	ldr	w8, [x0, #560]
  406da4:	mov	x19, x0
  406da8:	str	wzr, [x0, #648]
  406dac:	cmp	w9, #0x1
  406db0:	b.lt	406e3c <printf@plt+0x50cc>  // b.tstop
  406db4:	ldr	x0, [x19, #536]
  406db8:	cbz	w8, 406df4 <printf@plt+0x5084>
  406dbc:	bl	40e744 <printf@plt+0xc9d4>
  406dc0:	mov	x1, x0
  406dc4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  406dc8:	add	x0, x0, #0xf07
  406dcc:	bl	401c10 <strcmp@plt>
  406dd0:	cbz	w0, 406e88 <printf@plt+0x5118>
  406dd4:	ldr	x0, [x19, #536]
  406dd8:	bl	40e744 <printf@plt+0xc9d4>
  406ddc:	mov	x1, x0
  406de0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  406de4:	add	x0, x0, #0xf16
  406de8:	bl	401c10 <strcmp@plt>
  406dec:	cbz	w0, 406e88 <printf@plt+0x5118>
  406df0:	ldr	x0, [x19, #536]
  406df4:	bl	40dd4c <printf@plt+0xbfdc>
  406df8:	mov	w21, #0x1                   	// #1
  406dfc:	mov	w20, #0x1                   	// #1
  406e00:	cbnz	w0, 406e10 <printf@plt+0x50a0>
  406e04:	ldr	w8, [x19, #656]
  406e08:	cmp	w8, #0x0
  406e0c:	cset	w20, ne  // ne = any
  406e10:	ldr	x0, [x19, #536]
  406e14:	bl	40dd70 <printf@plt+0xc000>
  406e18:	str	w21, [x19, #516]
  406e1c:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  406e20:	ldr	w8, [x8, #592]
  406e24:	ldr	x0, [x19, #536]
  406e28:	cmp	w8, #0x1
  406e2c:	b.ne	406ea0 <printf@plt+0x5130>  // b.any
  406e30:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  406e34:	add	x1, x1, #0xf07
  406e38:	b	406ea8 <printf@plt+0x5138>
  406e3c:	cmp	w8, #0x1
  406e40:	b.lt	406eb0 <printf@plt+0x5140>  // b.tstop
  406e44:	ldr	w9, [x19, #656]
  406e48:	mov	w20, #0x1                   	// #1
  406e4c:	mov	w8, #0x1                   	// #1
  406e50:	cbnz	w9, 406e64 <printf@plt+0x50f4>
  406e54:	ldr	x0, [x19, #536]
  406e58:	bl	40dd4c <printf@plt+0xbfdc>
  406e5c:	cmp	w0, #0x0
  406e60:	cset	w8, ne  // ne = any
  406e64:	ldr	x0, [x19, #536]
  406e68:	str	w8, [x19, #656]
  406e6c:	bl	40dd70 <printf@plt+0xc000>
  406e70:	ldr	x0, [x19, #536]
  406e74:	ldr	w2, [x19, #656]
  406e78:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  406e7c:	add	x1, x1, #0x256
  406e80:	str	w20, [x19, #516]
  406e84:	b	406eac <printf@plt+0x513c>
  406e88:	ldr	x0, [x19, #536]
  406e8c:	bl	40e510 <printf@plt+0xc7a0>
  406e90:	cbz	w0, 406eb0 <printf@plt+0x5140>
  406e94:	ldr	x0, [x19, #536]
  406e98:	bl	40e4b4 <printf@plt+0xc744>
  406e9c:	b	406eb0 <printf@plt+0x5140>
  406ea0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  406ea4:	add	x1, x1, #0xf16
  406ea8:	mov	w2, w20
  406eac:	bl	40e168 <printf@plt+0xc3f8>
  406eb0:	ldr	w8, [x19, #652]
  406eb4:	str	w8, [x19, #560]
  406eb8:	ldp	x20, x19, [sp, #32]
  406ebc:	ldr	x21, [sp, #16]
  406ec0:	ldp	x29, x30, [sp], #48
  406ec4:	ret
  406ec8:	stp	x29, x30, [sp, #-32]!
  406ecc:	str	x19, [sp, #16]
  406ed0:	mov	x29, sp
  406ed4:	ldr	w8, [x0, #560]
  406ed8:	cmp	w8, #0x1
  406edc:	b.lt	406f1c <printf@plt+0x51ac>  // b.tstop
  406ee0:	mov	x19, x0
  406ee4:	b.eq	406efc <printf@plt+0x518c>  // b.none
  406ee8:	ldr	x0, [x19, #536]
  406eec:	bl	40e510 <printf@plt+0xc7a0>
  406ef0:	cbz	w0, 406efc <printf@plt+0x518c>
  406ef4:	ldr	x0, [x19, #536]
  406ef8:	bl	40e4b4 <printf@plt+0xc744>
  406efc:	ldr	w8, [x19, #560]
  406f00:	subs	w8, w8, #0x1
  406f04:	str	w8, [x19, #560]
  406f08:	b.ne	406f1c <printf@plt+0x51ac>  // b.any
  406f0c:	ldr	x0, [x19, #536]
  406f10:	bl	40dd70 <printf@plt+0xc000>
  406f14:	mov	w8, #0x1                   	// #1
  406f18:	str	w8, [x19, #516]
  406f1c:	ldr	x19, [sp, #16]
  406f20:	ldp	x29, x30, [sp], #32
  406f24:	ret
  406f28:	stp	x29, x30, [sp, #-16]!
  406f2c:	mov	x29, sp
  406f30:	ldr	x0, [x0, #536]
  406f34:	bl	40dd70 <printf@plt+0xc000>
  406f38:	ldp	x29, x30, [sp], #16
  406f3c:	ret
  406f40:	stp	x29, x30, [sp, #-32]!
  406f44:	stp	x20, x19, [sp, #16]
  406f48:	mov	x29, sp
  406f4c:	add	x20, x0, #0x50
  406f50:	mov	x19, x0
  406f54:	mov	x0, x20
  406f58:	bl	40eae4 <printf@plt+0xcd74>
  406f5c:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406f60:	mov	w9, #0x1                   	// #1
  406f64:	mov	w3, #0x1                   	// #1
  406f68:	mov	x0, xzr
  406f6c:	mov	x1, xzr
  406f70:	mov	x2, xzr
  406f74:	strb	w9, [x8, #3792]
  406f78:	add	x19, x19, #0x38
  406f7c:	bl	419a30 <_ZdlPvm@@Base+0x1be4>
  406f80:	mov	x1, x0
  406f84:	mov	x0, x19
  406f88:	bl	402398 <printf@plt+0x628>
  406f8c:	mov	x0, x19
  406f90:	bl	402454 <printf@plt+0x6e4>
  406f94:	mov	x0, x19
  406f98:	bl	402360 <printf@plt+0x5f0>
  406f9c:	mov	x1, x0
  406fa0:	mov	x0, x20
  406fa4:	bl	40ea6c <printf@plt+0xccfc>
  406fa8:	ldp	x20, x19, [sp, #16]
  406fac:	ldp	x29, x30, [sp], #32
  406fb0:	ret
  406fb4:	stp	x29, x30, [sp, #-16]!
  406fb8:	mov	x29, sp
  406fbc:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406fc0:	ldrb	w9, [x8, #3796]
  406fc4:	tbnz	w9, #0, 406ff0 <printf@plt+0x5280>
  406fc8:	mov	w9, #0x1                   	// #1
  406fcc:	strb	w9, [x8, #3796]
  406fd0:	cbz	x1, 406fe4 <printf@plt+0x5274>
  406fd4:	sub	x1, x1, #0x1
  406fd8:	ldrb	w8, [x1, #1]!
  406fdc:	cmp	w8, #0x20
  406fe0:	b.eq	406fd8 <printf@plt+0x5268>  // b.none
  406fe4:	adrp	x0, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406fe8:	add	x0, x0, #0xeb0
  406fec:	bl	418ad0 <_ZdlPvm@@Base+0xc84>
  406ff0:	ldp	x29, x30, [sp], #16
  406ff4:	ret
  406ff8:	sub	sp, sp, #0x30
  406ffc:	stp	x29, x30, [sp, #16]
  407000:	str	x19, [sp, #32]
  407004:	add	x29, sp, #0x10
  407008:	mov	x0, sp
  40700c:	bl	418924 <_ZdlPvm@@Base+0xad8>
  407010:	adrp	x0, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407014:	add	x0, x0, #0xec0
  407018:	mov	x1, sp
  40701c:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  407020:	mov	x0, sp
  407024:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  407028:	adrp	x0, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40702c:	add	x0, x0, #0xec0
  407030:	mov	w1, #0xa                   	// #10
  407034:	bl	40c15c <printf@plt+0xa3ec>
  407038:	ldr	x19, [sp, #32]
  40703c:	ldp	x29, x30, [sp, #16]
  407040:	add	sp, sp, #0x30
  407044:	ret
  407048:	mov	x19, x0
  40704c:	mov	x0, sp
  407050:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  407054:	mov	x0, x19
  407058:	bl	401ce0 <_Unwind_Resume@plt>
  40705c:	stp	x29, x30, [sp, #-32]!
  407060:	stp	x20, x19, [sp, #16]
  407064:	mov	x29, sp
  407068:	mov	x19, x0
  40706c:	ldr	x0, [x0, #536]
  407070:	bl	40e4b4 <printf@plt+0xc744>
  407074:	ldr	w8, [x19, #564]
  407078:	subs	w8, w8, #0x1
  40707c:	b.lt	407094 <printf@plt+0x5324>  // b.tstop
  407080:	cset	w20, ne  // ne = any
  407084:	str	w8, [x19, #564]
  407088:	ldr	w8, [x19, #624]
  40708c:	cbnz	w8, 4070b4 <printf@plt+0x5344>
  407090:	b	4070a0 <printf@plt+0x5330>
  407094:	mov	w20, wzr
  407098:	ldr	w8, [x19, #624]
  40709c:	cbnz	w8, 4070b4 <printf@plt+0x5344>
  4070a0:	ldr	w9, [x19, #632]
  4070a4:	cbnz	w9, 4070b4 <printf@plt+0x5344>
  4070a8:	ldr	w9, [x19, #640]
  4070ac:	orr	w9, w9, w20
  4070b0:	cbz	w9, 4070f0 <printf@plt+0x5380>
  4070b4:	cbnz	w20, 4070c4 <printf@plt+0x5354>
  4070b8:	cbz	w8, 4070c4 <printf@plt+0x5354>
  4070bc:	ldr	w8, [x19, #628]
  4070c0:	str	w8, [x19, #588]
  4070c4:	ldr	w8, [x19, #632]
  4070c8:	cbz	w8, 40712c <printf@plt+0x53bc>
  4070cc:	ldr	w8, [x19, #640]
  4070d0:	cbz	w8, 40713c <printf@plt+0x53cc>
  4070d4:	mov	x0, x19
  4070d8:	bl	40514c <printf@plt+0x33dc>
  4070dc:	ldr	w2, [x19, #636]
  4070e0:	ldr	w3, [x19, #644]
  4070e4:	mov	w1, w0
  4070e8:	mov	x0, x19
  4070ec:	bl	405094 <printf@plt+0x3324>
  4070f0:	mov	x0, x19
  4070f4:	str	w20, [x19, #624]
  4070f8:	str	wzr, [x19, #640]
  4070fc:	str	wzr, [x19, #632]
  407100:	bl	406d84 <printf@plt+0x5014>
  407104:	mov	x0, x19
  407108:	bl	40514c <printf@plt+0x33dc>
  40710c:	ldr	w8, [x19, #584]
  407110:	mov	w9, #0x1                   	// #1
  407114:	str	w9, [x19, #516]
  407118:	add	w8, w8, w0
  40711c:	str	w8, [x19, #336]
  407120:	ldp	x20, x19, [sp, #16]
  407124:	ldp	x29, x30, [sp], #32
  407128:	ret
  40712c:	ldr	w8, [x19, #584]
  407130:	str	w8, [x19, #636]
  407134:	ldr	w8, [x19, #640]
  407138:	cbnz	w8, 4070d4 <printf@plt+0x5364>
  40713c:	ldr	w8, [x19, #580]
  407140:	str	w8, [x19, #644]
  407144:	b	4070d4 <printf@plt+0x5364>
  407148:	stp	x29, x30, [sp, #-32]!
  40714c:	stp	x20, x19, [sp, #16]
  407150:	mov	x29, sp
  407154:	mov	x19, x0
  407158:	mov	x0, x1
  40715c:	bl	401ab0 <atoi@plt>
  407160:	mov	w20, w0
  407164:	str	w0, [x19, #656]
  407168:	add	x0, x19, #0x2a0
  40716c:	mov	w1, w20
  407170:	bl	404ce4 <printf@plt+0x2f74>
  407174:	cmp	w20, #0x1
  407178:	b.lt	407194 <printf@plt+0x5424>  // b.tstop
  40717c:	add	w20, w20, #0x1
  407180:	ldr	x0, [x19, #536]
  407184:	bl	40e43c <printf@plt+0xc6cc>
  407188:	sub	w20, w20, #0x1
  40718c:	cmp	w20, #0x1
  407190:	b.gt	407180 <printf@plt+0x5410>
  407194:	mov	w8, #0x1                   	// #1
  407198:	str	w8, [x19, #516]
  40719c:	ldp	x20, x19, [sp, #16]
  4071a0:	ldp	x29, x30, [sp], #32
  4071a4:	ret
  4071a8:	stp	x29, x30, [sp, #-32]!
  4071ac:	stp	x20, x19, [sp, #16]
  4071b0:	mov	x29, sp
  4071b4:	mov	x19, x0
  4071b8:	mov	x0, x1
  4071bc:	bl	4033b0 <printf@plt+0x1640>
  4071c0:	mov	x20, x0
  4071c4:	cbz	x0, 407230 <printf@plt+0x54c0>
  4071c8:	ldr	x0, [x19, #536]
  4071cc:	str	wzr, [x19, #664]
  4071d0:	bl	40dfe8 <printf@plt+0xc278>
  4071d4:	ldr	x0, [x19, #536]
  4071d8:	bl	40dd70 <printf@plt+0xc000>
  4071dc:	ldr	x0, [x19, #536]
  4071e0:	bl	40e434 <printf@plt+0xc6c4>
  4071e4:	ldr	w1, [x19, #576]
  4071e8:	mov	x0, x20
  4071ec:	bl	40c7a4 <printf@plt+0xaa34>
  4071f0:	ldr	w1, [x19, #584]
  4071f4:	mov	x0, x20
  4071f8:	bl	40c8bc <printf@plt+0xab4c>
  4071fc:	mov	x0, x20
  407200:	mov	w1, wzr
  407204:	bl	40c8f0 <printf@plt+0xab80>
  407208:	ldr	x0, [x19, #536]
  40720c:	bl	40dd4c <printf@plt+0xbfdc>
  407210:	cbz	w0, 40721c <printf@plt+0x54ac>
  407214:	mov	w8, #0x1                   	// #1
  407218:	b	407228 <printf@plt+0x54b8>
  40721c:	ldr	w8, [x19, #656]
  407220:	cmp	w8, #0x0
  407224:	cset	w8, ne  // ne = any
  407228:	str	w8, [x19, #668]
  40722c:	str	wzr, [x19, #656]
  407230:	str	x20, [x19, #552]
  407234:	ldp	x20, x19, [sp, #16]
  407238:	ldp	x29, x30, [sp], #32
  40723c:	ret
  407240:	stp	x29, x30, [sp, #-32]!
  407244:	str	x19, [sp, #16]
  407248:	mov	x29, sp
  40724c:	ldr	x8, [x0, #552]
  407250:	mov	x19, x0
  407254:	cbz	x8, 407270 <printf@plt+0x5500>
  407258:	ldr	x0, [x19, #536]
  40725c:	bl	40dd70 <printf@plt+0xc000>
  407260:	ldr	x0, [x19, #536]
  407264:	bl	40e434 <printf@plt+0xc6c4>
  407268:	ldr	x0, [x19, #552]
  40726c:	bl	40cee8 <printf@plt+0xb178>
  407270:	mov	x0, x19
  407274:	str	xzr, [x19, #552]
  407278:	bl	40504c <printf@plt+0x32dc>
  40727c:	ldr	x19, [sp, #16]
  407280:	ldp	x29, x30, [sp], #32
  407284:	ret
  407288:	stp	x29, x30, [sp, #-48]!
  40728c:	str	x21, [sp, #16]
  407290:	stp	x20, x19, [sp, #32]
  407294:	mov	x29, sp
  407298:	ldr	x20, [x0, #552]
  40729c:	cbz	x20, 4072f8 <printf@plt+0x5588>
  4072a0:	mov	x19, x0
  4072a4:	mov	x21, x1
  4072a8:	ldrb	w0, [x21], #1
  4072ac:	bl	4019d0 <isspace@plt>
  4072b0:	cbnz	w0, 4072a8 <printf@plt+0x5538>
  4072b4:	mov	x0, x21
  4072b8:	bl	401ab0 <atoi@plt>
  4072bc:	ldr	w8, [x19, #584]
  4072c0:	add	w21, w8, w0
  4072c4:	mov	x0, x19
  4072c8:	bl	40514c <printf@plt+0x33dc>
  4072cc:	add	w1, w21, w0
  4072d0:	mov	x0, x20
  4072d4:	bl	40d100 <printf@plt+0xb390>
  4072d8:	cmp	w0, #0x1
  4072dc:	b.lt	4072f8 <printf@plt+0x5588>  // b.tstop
  4072e0:	mov	w20, w0
  4072e4:	ldr	x0, [x19, #536]
  4072e8:	bl	40dd70 <printf@plt+0xc000>
  4072ec:	ldr	x0, [x19, #552]
  4072f0:	mov	w1, w20
  4072f4:	bl	40cc80 <printf@plt+0xaf10>
  4072f8:	ldp	x20, x19, [sp, #32]
  4072fc:	ldr	x21, [sp, #16]
  407300:	ldp	x29, x30, [sp], #48
  407304:	ret
  407308:	stp	x29, x30, [sp, #-48]!
  40730c:	str	x21, [sp, #16]
  407310:	stp	x20, x19, [sp, #32]
  407314:	mov	x29, sp
  407318:	ldr	x20, [x0, #552]
  40731c:	cbz	x20, 407358 <printf@plt+0x55e8>
  407320:	ldr	w21, [x0, #584]
  407324:	mov	x19, x0
  407328:	bl	40514c <printf@plt+0x33dc>
  40732c:	add	w1, w0, w21
  407330:	mov	x0, x20
  407334:	bl	40d100 <printf@plt+0xb390>
  407338:	cmp	w0, #0x1
  40733c:	b.lt	407358 <printf@plt+0x55e8>  // b.tstop
  407340:	mov	w20, w0
  407344:	ldr	x0, [x19, #536]
  407348:	bl	40dd70 <printf@plt+0xc000>
  40734c:	ldr	x0, [x19, #552]
  407350:	mov	w1, w20
  407354:	bl	40cc80 <printf@plt+0xaf10>
  407358:	ldp	x20, x19, [sp, #32]
  40735c:	ldr	x21, [sp, #16]
  407360:	ldp	x29, x30, [sp], #48
  407364:	ret
  407368:	stp	x29, x30, [sp, #-32]!
  40736c:	stp	x20, x19, [sp, #16]
  407370:	mov	x29, sp
  407374:	ldr	x8, [x0, #552]
  407378:	cbz	x8, 4073d8 <printf@plt+0x5668>
  40737c:	mov	x19, x0
  407380:	mov	x0, x1
  407384:	mov	x20, x1
  407388:	bl	401ab0 <atoi@plt>
  40738c:	ldr	w8, [x19, #664]
  407390:	cmp	w0, w8
  407394:	b.ge	4073a0 <printf@plt+0x5630>  // b.tcont
  407398:	ldr	w8, [x19, #656]
  40739c:	str	w8, [x19, #668]
  4073a0:	mov	x0, x20
  4073a4:	bl	401ab0 <atoi@plt>
  4073a8:	ldr	x8, [x19, #536]
  4073ac:	str	w0, [x19, #664]
  4073b0:	mov	x0, x8
  4073b4:	bl	40dd70 <printf@plt+0xc000>
  4073b8:	ldr	x0, [x19, #552]
  4073bc:	ldr	w1, [x19, #664]
  4073c0:	bl	40cc80 <printf@plt+0xaf10>
  4073c4:	ldr	x0, [x19, #536]
  4073c8:	ldr	w2, [x19, #668]
  4073cc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4073d0:	add	x1, x1, #0x256
  4073d4:	bl	40e168 <printf@plt+0xc3f8>
  4073d8:	ldp	x20, x19, [sp, #16]
  4073dc:	ldp	x29, x30, [sp], #32
  4073e0:	ret
  4073e4:	stp	x29, x30, [sp, #-32]!
  4073e8:	stp	x20, x19, [sp, #16]
  4073ec:	mov	x29, sp
  4073f0:	mov	x19, x1
  4073f4:	mov	x20, x0
  4073f8:	bl	40532c <printf@plt+0x35bc>
  4073fc:	ldr	x0, [x20, #536]
  407400:	bl	40dd70 <printf@plt+0xc000>
  407404:	ldr	x0, [x20, #536]
  407408:	bl	40e434 <printf@plt+0xc6c4>
  40740c:	ldr	x8, [x19, #64]
  407410:	add	x0, x20, #0x50
  407414:	add	x1, x8, #0x9
  407418:	bl	40ecc8 <printf@plt+0xcf58>
  40741c:	ldr	w8, [x19, #76]
  407420:	str	w8, [x20, #340]
  407424:	ldr	w8, [x19, #88]
  407428:	str	w8, [x20, #336]
  40742c:	ldr	w8, [x19, #84]
  407430:	str	wzr, [x20, #516]
  407434:	str	w8, [x20, #344]
  407438:	ldp	x20, x19, [sp, #16]
  40743c:	ldp	x29, x30, [sp], #32
  407440:	ret
  407444:	stp	x29, x30, [sp, #-32]!
  407448:	stp	x20, x19, [sp, #16]
  40744c:	mov	x29, sp
  407450:	mov	x19, x1
  407454:	mov	x20, x0
  407458:	bl	40532c <printf@plt+0x35bc>
  40745c:	ldr	x0, [x20, #536]
  407460:	bl	40e510 <printf@plt+0xc7a0>
  407464:	cbz	w0, 40747c <printf@plt+0x570c>
  407468:	ldr	x8, [x19, #64]
  40746c:	add	x0, x20, #0x50
  407470:	add	x1, x8, #0x9
  407474:	bl	40ecc8 <printf@plt+0xcf58>
  407478:	b	407488 <printf@plt+0x5718>
  40747c:	mov	x0, x20
  407480:	mov	x1, x19
  407484:	bl	4073e4 <printf@plt+0x5674>
  407488:	ldp	x20, x19, [sp, #16]
  40748c:	ldp	x29, x30, [sp], #32
  407490:	ret
  407494:	ldr	w8, [x0, #584]
  407498:	ldr	w9, [x0, #580]
  40749c:	subs	w10, w1, w8
  4074a0:	sub	w8, w8, w2
  4074a4:	cneg	w10, w10, mi  // mi = first
  4074a8:	adds	w8, w8, w9
  4074ac:	cneg	w8, w8, mi  // mi = first
  4074b0:	subs	w8, w10, w8
  4074b4:	cneg	w8, w8, mi  // mi = first
  4074b8:	cmp	w8, #0x3
  4074bc:	cset	w0, lt  // lt = tstop
  4074c0:	ret
  4074c4:	stp	x29, x30, [sp, #-48]!
  4074c8:	str	x21, [sp, #16]
  4074cc:	stp	x20, x19, [sp, #32]
  4074d0:	mov	x29, sp
  4074d4:	ldr	x20, [x0, #528]
  4074d8:	mov	x19, x0
  4074dc:	mov	x0, x20
  4074e0:	bl	4036cc <printf@plt+0x195c>
  4074e4:	cbz	w0, 4074f8 <printf@plt+0x5788>
  4074e8:	ldp	x20, x19, [sp, #32]
  4074ec:	ldr	x21, [sp, #16]
  4074f0:	ldp	x29, x30, [sp], #48
  4074f4:	ret
  4074f8:	mov	x0, x20
  4074fc:	bl	4036b4 <printf@plt+0x1944>
  407500:	add	x20, x19, #0x2a0
  407504:	b	407514 <printf@plt+0x57a4>
  407508:	ldr	x0, [x19, #528]
  40750c:	bl	4036ec <printf@plt+0x197c>
  407510:	cbnz	w0, 4074e8 <printf@plt+0x5778>
  407514:	ldr	x0, [x19, #528]
  407518:	bl	403720 <printf@plt+0x19b0>
  40751c:	mov	x21, x0
  407520:	mov	x0, x19
  407524:	mov	x1, x21
  407528:	bl	4075bc <printf@plt+0x584c>
  40752c:	mov	x0, x21
  407530:	bl	402d08 <printf@plt+0xf98>
  407534:	cbz	w0, 407548 <printf@plt+0x57d8>
  407538:	mov	x0, x19
  40753c:	mov	x1, x21
  407540:	bl	405564 <printf@plt+0x37f4>
  407544:	b	407588 <printf@plt+0x5818>
  407548:	mov	x0, x21
  40754c:	bl	402d00 <printf@plt+0xf90>
  407550:	cbz	w0, 407560 <printf@plt+0x57f0>
  407554:	mov	x0, x19
  407558:	bl	405014 <printf@plt+0x32a4>
  40755c:	b	407588 <printf@plt+0x5818>
  407560:	ldr	w1, [x19, #656]
  407564:	mov	x0, x20
  407568:	bl	404ce4 <printf@plt+0x2f74>
  40756c:	ldr	w1, [x19, #660]
  407570:	mov	x0, x20
  407574:	bl	404d54 <printf@plt+0x2fe4>
  407578:	mov	x0, x19
  40757c:	mov	x1, x21
  407580:	str	xzr, [x19, #656]
  407584:	bl	407688 <printf@plt+0x5918>
  407588:	ldr	w1, [x19, #572]
  40758c:	mov	x0, x20
  407590:	bl	404d1c <printf@plt+0x2fac>
  407594:	ldr	w1, [x19, #560]
  407598:	mov	x0, x20
  40759c:	bl	404d8c <printf@plt+0x301c>
  4075a0:	ldr	x21, [x19, #528]
  4075a4:	mov	x0, x21
  4075a8:	bl	4036cc <printf@plt+0x195c>
  4075ac:	cbnz	w0, 407508 <printf@plt+0x5798>
  4075b0:	mov	x0, x21
  4075b4:	bl	403710 <printf@plt+0x19a0>
  4075b8:	b	407508 <printf@plt+0x5798>
  4075bc:	sub	sp, sp, #0x40
  4075c0:	stp	x29, x30, [sp, #16]
  4075c4:	stp	x22, x21, [sp, #32]
  4075c8:	stp	x20, x19, [sp, #48]
  4075cc:	add	x29, sp, #0x10
  4075d0:	cbz	x1, 407674 <printf@plt+0x5904>
  4075d4:	mov	x19, x0
  4075d8:	mov	x0, x1
  4075dc:	mov	x20, x1
  4075e0:	bl	402d08 <printf@plt+0xf98>
  4075e4:	cbz	w0, 407674 <printf@plt+0x5904>
  4075e8:	ldr	x20, [x20, #64]
  4075ec:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4075f0:	add	x1, x1, #0x91b
  4075f4:	mov	w2, #0xb                   	// #11
  4075f8:	mov	x0, x20
  4075fc:	bl	401b10 <strncmp@plt>
  407600:	cbnz	w0, 407674 <printf@plt+0x5904>
  407604:	add	x0, x20, #0xb
  407608:	add	x1, sp, #0x8
  40760c:	str	x0, [sp, #8]
  407610:	bl	40b7d0 <printf@plt+0x9a60>
  407614:	ldr	x8, [sp, #8]
  407618:	mov	x20, x0
  40761c:	add	x1, sp, #0x8
  407620:	mov	x0, x8
  407624:	bl	40b7d0 <printf@plt+0x9a60>
  407628:	ldr	x8, [sp, #8]
  40762c:	mov	x21, x0
  407630:	add	x1, sp, #0x8
  407634:	mov	x0, x8
  407638:	bl	40b7d0 <printf@plt+0x9a60>
  40763c:	ldr	x0, [sp, #8]
  407640:	add	x1, sp, #0x8
  407644:	bl	40b7d0 <printf@plt+0x9a60>
  407648:	ldr	x8, [sp, #8]
  40764c:	mov	x22, x0
  407650:	add	x1, sp, #0x8
  407654:	mov	x0, x8
  407658:	bl	40b7d0 <printf@plt+0x9a60>
  40765c:	mov	x4, x0
  407660:	add	x0, x19, #0x2a0
  407664:	mov	x1, x20
  407668:	mov	x2, x21
  40766c:	mov	x3, x22
  407670:	bl	404abc <printf@plt+0x2d4c>
  407674:	ldp	x20, x19, [sp, #48]
  407678:	ldp	x22, x21, [sp, #32]
  40767c:	ldp	x29, x30, [sp, #16]
  407680:	add	sp, sp, #0x40
  407684:	ret
  407688:	stp	x29, x30, [sp, #-32]!
  40768c:	stp	x20, x19, [sp, #16]
  407690:	mov	x29, sp
  407694:	mov	x19, x1
  407698:	mov	x20, x0
  40769c:	bl	40532c <printf@plt+0x35bc>
  4076a0:	mov	x0, x20
  4076a4:	mov	x1, x19
  4076a8:	bl	405430 <printf@plt+0x36c0>
  4076ac:	ldr	x0, [x20, #536]
  4076b0:	ldr	x1, [x19, #64]
  4076b4:	ldr	w2, [x19, #72]
  4076b8:	bl	40e078 <printf@plt+0xc308>
  4076bc:	ldr	w8, [x19, #76]
  4076c0:	str	w8, [x20, #340]
  4076c4:	ldr	w8, [x19, #88]
  4076c8:	str	w8, [x20, #336]
  4076cc:	ldr	w8, [x19, #84]
  4076d0:	str	wzr, [x20, #516]
  4076d4:	str	w8, [x20, #344]
  4076d8:	ldp	x20, x19, [sp, #16]
  4076dc:	ldp	x29, x30, [sp], #32
  4076e0:	ret
  4076e4:	stp	x29, x30, [sp, #-48]!
  4076e8:	stp	x20, x19, [sp, #32]
  4076ec:	mov	w19, w2
  4076f0:	mov	x20, x0
  4076f4:	str	x21, [sp, #16]
  4076f8:	mov	x29, sp
  4076fc:	cbz	x1, 407744 <printf@plt+0x59d4>
  407700:	mov	x0, x1
  407704:	mov	x21, x1
  407708:	bl	402ee4 <printf@plt+0x1174>
  40770c:	cbz	w0, 407724 <printf@plt+0x59b4>
  407710:	add	x0, x20, #0x2a0
  407714:	mov	w1, #0x1                   	// #1
  407718:	bl	404d1c <printf@plt+0x2fac>
  40771c:	mov	w19, wzr
  407720:	b	407754 <printf@plt+0x59e4>
  407724:	mov	x0, x21
  407728:	bl	402e00 <printf@plt+0x1090>
  40772c:	cbz	w0, 407744 <printf@plt+0x59d4>
  407730:	add	x0, x20, #0x2a0
  407734:	mov	w1, wzr
  407738:	bl	404d1c <printf@plt+0x2fac>
  40773c:	mov	w19, #0x1                   	// #1
  407740:	b	407754 <printf@plt+0x59e4>
  407744:	cmp	w19, #0x0
  407748:	add	x0, x20, #0x2a0
  40774c:	cset	w1, eq  // eq = none
  407750:	bl	404d1c <printf@plt+0x2fac>
  407754:	mov	w0, w19
  407758:	ldp	x20, x19, [sp, #32]
  40775c:	ldr	x21, [sp, #16]
  407760:	ldp	x29, x30, [sp], #48
  407764:	ret
  407768:	stp	x29, x30, [sp, #-48]!
  40776c:	stp	x20, x19, [sp, #32]
  407770:	mov	x19, x0
  407774:	mov	x0, x1
  407778:	str	x21, [sp, #16]
  40777c:	mov	x29, sp
  407780:	mov	w21, w2
  407784:	mov	x20, x1
  407788:	bl	402fb4 <printf@plt+0x1244>
  40778c:	cbz	w0, 4077a0 <printf@plt+0x5a30>
  407790:	mov	x0, x20
  407794:	bl	402e54 <printf@plt+0x10e4>
  407798:	str	w0, [x19, #588]
  40779c:	b	4077f8 <printf@plt+0x5a88>
  4077a0:	mov	x0, x20
  4077a4:	bl	402ff4 <printf@plt+0x1284>
  4077a8:	cbz	w0, 4077bc <printf@plt+0x5a4c>
  4077ac:	mov	x0, x20
  4077b0:	bl	402e54 <printf@plt+0x10e4>
  4077b4:	str	w0, [x19, #584]
  4077b8:	b	4077f8 <printf@plt+0x5a88>
  4077bc:	mov	x0, x20
  4077c0:	bl	403034 <printf@plt+0x12c4>
  4077c4:	cbz	w0, 4077dc <printf@plt+0x5a6c>
  4077c8:	mov	x0, x20
  4077cc:	bl	402e54 <printf@plt+0x10e4>
  4077d0:	str	w0, [x19, #596]
  4077d4:	mov	w8, #0x2                   	// #2
  4077d8:	b	4077f4 <printf@plt+0x5a84>
  4077dc:	mov	x0, x20
  4077e0:	bl	403234 <printf@plt+0x14c4>
  4077e4:	cbz	w0, 407808 <printf@plt+0x5a98>
  4077e8:	ldr	w8, [x19, #564]
  4077ec:	subs	w8, w8, #0x1
  4077f0:	b.lt	4077f8 <printf@plt+0x5a88>  // b.tstop
  4077f4:	str	w8, [x19, #564]
  4077f8:	ldp	x20, x19, [sp, #32]
  4077fc:	ldr	x21, [sp, #16]
  407800:	ldp	x29, x30, [sp], #48
  407804:	ret
  407808:	cbz	w21, 4077f8 <printf@plt+0x5a88>
  40780c:	mov	x0, x20
  407810:	bl	402d10 <printf@plt+0xfa0>
  407814:	cbnz	w0, 4077e8 <printf@plt+0x5a78>
  407818:	b	4077f8 <printf@plt+0x5a88>
  40781c:	stp	x29, x30, [sp, #-48]!
  407820:	str	x21, [sp, #16]
  407824:	stp	x20, x19, [sp, #32]
  407828:	mov	x29, sp
  40782c:	cbz	x1, 407880 <printf@plt+0x5b10>
  407830:	mov	x19, x0
  407834:	mov	x0, x1
  407838:	mov	w21, w2
  40783c:	mov	x20, x1
  407840:	bl	403234 <printf@plt+0x14c4>
  407844:	cbz	w0, 407870 <printf@plt+0x5b00>
  407848:	ldr	x21, [x19, #528]
  40784c:	mov	x0, x21
  407850:	bl	4036cc <printf@plt+0x195c>
  407854:	cbnz	w0, 407880 <printf@plt+0x5b10>
  407858:	mov	x0, x21
  40785c:	bl	40372c <printf@plt+0x19bc>
  407860:	ldr	x0, [x19, #528]
  407864:	ldr	w20, [x20, #80]
  407868:	bl	403700 <printf@plt+0x1990>
  40786c:	b	407884 <printf@plt+0x5b14>
  407870:	cbz	w21, 407880 <printf@plt+0x5b10>
  407874:	mov	x0, x20
  407878:	bl	402d10 <printf@plt+0xfa0>
  40787c:	cbnz	w0, 407848 <printf@plt+0x5ad8>
  407880:	mov	w20, #0xffffffff            	// #-1
  407884:	mov	w0, w20
  407888:	ldp	x20, x19, [sp, #32]
  40788c:	ldr	x21, [sp, #16]
  407890:	ldp	x29, x30, [sp], #48
  407894:	ret
  407898:	sub	sp, sp, #0x40
  40789c:	stp	x29, x30, [sp, #16]
  4078a0:	stp	x22, x21, [sp, #32]
  4078a4:	stp	x20, x19, [sp, #48]
  4078a8:	add	x29, sp, #0x10
  4078ac:	ldr	x21, [x0, #528]
  4078b0:	mov	x20, x0
  4078b4:	mov	x22, x1
  4078b8:	mov	x0, x21
  4078bc:	bl	403720 <printf@plt+0x19b0>
  4078c0:	mov	x19, x0
  4078c4:	mov	x0, x21
  4078c8:	mov	x1, x22
  4078cc:	bl	40382c <printf@plt+0x1abc>
  4078d0:	ldr	x0, [x20, #528]
  4078d4:	bl	403700 <printf@plt+0x1990>
  4078d8:	ldr	x21, [x20, #528]
  4078dc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  4078e0:	add	x1, x1, #0xc82
  4078e4:	mov	x0, sp
  4078e8:	bl	418924 <_ZdlPvm@@Base+0xad8>
  4078ec:	mov	x1, sp
  4078f0:	mov	x0, x21
  4078f4:	bl	403880 <printf@plt+0x1b10>
  4078f8:	mov	x0, sp
  4078fc:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  407900:	ldr	x0, [x20, #528]
  407904:	bl	403710 <printf@plt+0x19a0>
  407908:	ldr	x20, [x20, #528]
  40790c:	mov	x0, x20
  407910:	bl	403720 <printf@plt+0x19b0>
  407914:	mov	x21, x0
  407918:	mov	x0, x20
  40791c:	mov	x1, x19
  407920:	bl	40382c <printf@plt+0x1abc>
  407924:	mov	x0, x21
  407928:	ldp	x20, x19, [sp, #48]
  40792c:	ldp	x22, x21, [sp, #32]
  407930:	ldp	x29, x30, [sp, #16]
  407934:	add	sp, sp, #0x40
  407938:	ret
  40793c:	mov	x19, x0
  407940:	mov	x0, sp
  407944:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  407948:	mov	x0, x19
  40794c:	bl	401ce0 <_Unwind_Resume@plt>
  407950:	sub	sp, sp, #0x40
  407954:	stp	x29, x30, [sp, #16]
  407958:	str	x21, [sp, #32]
  40795c:	stp	x20, x19, [sp, #48]
  407960:	add	x29, sp, #0x10
  407964:	ldr	x21, [x0, #528]
  407968:	mov	x19, x0
  40796c:	mov	x0, x21
  407970:	bl	403720 <printf@plt+0x19b0>
  407974:	mov	x20, x0
  407978:	mov	x0, x21
  40797c:	bl	403720 <printf@plt+0x19b0>
  407980:	bl	402d08 <printf@plt+0xf98>
  407984:	cbz	w0, 407998 <printf@plt+0x5c28>
  407988:	mov	x0, x21
  40798c:	bl	403700 <printf@plt+0x1990>
  407990:	ldr	x21, [x19, #528]
  407994:	b	407978 <printf@plt+0x5c08>
  407998:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40799c:	add	x1, x1, #0xc91
  4079a0:	mov	x0, sp
  4079a4:	bl	418924 <_ZdlPvm@@Base+0xad8>
  4079a8:	mov	x1, sp
  4079ac:	mov	x0, x21
  4079b0:	bl	403880 <printf@plt+0x1b10>
  4079b4:	mov	x0, sp
  4079b8:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  4079bc:	ldr	x21, [x19, #528]
  4079c0:	mov	x0, x21
  4079c4:	bl	403720 <printf@plt+0x19b0>
  4079c8:	cmp	x20, x0
  4079cc:	b.eq	4079dc <printf@plt+0x5c6c>  // b.none
  4079d0:	mov	x0, x21
  4079d4:	bl	403710 <printf@plt+0x19a0>
  4079d8:	b	4079bc <printf@plt+0x5c4c>
  4079dc:	ldp	x20, x19, [sp, #48]
  4079e0:	ldr	x21, [sp, #32]
  4079e4:	ldp	x29, x30, [sp, #16]
  4079e8:	add	sp, sp, #0x40
  4079ec:	ret
  4079f0:	mov	x19, x0
  4079f4:	mov	x0, sp
  4079f8:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  4079fc:	mov	x0, x19
  407a00:	bl	401ce0 <_Unwind_Resume@plt>
  407a04:	sub	sp, sp, #0x40
  407a08:	stp	x29, x30, [sp, #16]
  407a0c:	stp	x22, x21, [sp, #32]
  407a10:	stp	x20, x19, [sp, #48]
  407a14:	add	x29, sp, #0x10
  407a18:	ldr	x21, [x0, #528]
  407a1c:	mov	x19, x0
  407a20:	mov	x22, x1
  407a24:	mov	x0, x21
  407a28:	bl	403720 <printf@plt+0x19b0>
  407a2c:	mov	x20, x0
  407a30:	mov	x0, x21
  407a34:	mov	x1, x22
  407a38:	bl	40382c <printf@plt+0x1abc>
  407a3c:	ldr	x0, [x19, #528]
  407a40:	bl	403700 <printf@plt+0x1990>
  407a44:	ldr	x21, [x19, #528]
  407a48:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  407a4c:	add	x1, x1, #0xcb8
  407a50:	mov	x0, sp
  407a54:	bl	418924 <_ZdlPvm@@Base+0xad8>
  407a58:	mov	x1, sp
  407a5c:	mov	x0, x21
  407a60:	bl	403880 <printf@plt+0x1b10>
  407a64:	mov	x0, sp
  407a68:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  407a6c:	ldr	x0, [x19, #528]
  407a70:	bl	403710 <printf@plt+0x19a0>
  407a74:	ldr	x0, [x19, #528]
  407a78:	mov	x1, x20
  407a7c:	bl	40382c <printf@plt+0x1abc>
  407a80:	ldp	x20, x19, [sp, #48]
  407a84:	ldp	x22, x21, [sp, #32]
  407a88:	ldp	x29, x30, [sp, #16]
  407a8c:	add	sp, sp, #0x40
  407a90:	ret
  407a94:	mov	x19, x0
  407a98:	mov	x0, sp
  407a9c:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  407aa0:	mov	x0, x19
  407aa4:	bl	401ce0 <_Unwind_Resume@plt>
  407aa8:	stp	x29, x30, [sp, #-48]!
  407aac:	stp	x22, x21, [sp, #16]
  407ab0:	stp	x20, x19, [sp, #32]
  407ab4:	ldr	x20, [x0, #528]
  407ab8:	mov	x19, x0
  407abc:	mov	x29, sp
  407ac0:	mov	x0, x20
  407ac4:	bl	4036dc <printf@plt+0x196c>
  407ac8:	cbnz	w0, 407b50 <printf@plt+0x5de0>
  407acc:	mov	x0, x20
  407ad0:	bl	403720 <printf@plt+0x19b0>
  407ad4:	mov	x20, x0
  407ad8:	ldr	x22, [x19, #528]
  407adc:	mov	x0, x22
  407ae0:	bl	403720 <printf@plt+0x19b0>
  407ae4:	mov	x21, x0
  407ae8:	bl	4031ac <printf@plt+0x143c>
  407aec:	cbz	w0, 407b10 <printf@plt+0x5da0>
  407af0:	mov	x0, x22
  407af4:	bl	403620 <printf@plt+0x18b0>
  407af8:	cmp	x21, x20
  407afc:	b.ne	407b18 <printf@plt+0x5da8>  // b.any
  407b00:	ldr	x0, [x19, #528]
  407b04:	bl	403720 <printf@plt+0x19b0>
  407b08:	mov	x20, x0
  407b0c:	b	407b18 <printf@plt+0x5da8>
  407b10:	mov	x0, x22
  407b14:	bl	403710 <printf@plt+0x19a0>
  407b18:	ldr	x0, [x19, #528]
  407b1c:	bl	4036ec <printf@plt+0x197c>
  407b20:	cbnz	w0, 407b3c <printf@plt+0x5dcc>
  407b24:	mov	x0, x21
  407b28:	bl	402d10 <printf@plt+0xfa0>
  407b2c:	cbz	w0, 407ad8 <printf@plt+0x5d68>
  407b30:	b	407b3c <printf@plt+0x5dcc>
  407b34:	mov	x0, x21
  407b38:	bl	403700 <printf@plt+0x1990>
  407b3c:	ldr	x21, [x19, #528]
  407b40:	mov	x0, x21
  407b44:	bl	403720 <printf@plt+0x19b0>
  407b48:	cmp	x0, x20
  407b4c:	b.ne	407b34 <printf@plt+0x5dc4>  // b.any
  407b50:	ldp	x20, x19, [sp, #32]
  407b54:	ldp	x22, x21, [sp, #16]
  407b58:	ldp	x29, x30, [sp], #48
  407b5c:	ret
  407b60:	stp	x29, x30, [sp, #-48]!
  407b64:	stp	x22, x21, [sp, #16]
  407b68:	stp	x20, x19, [sp, #32]
  407b6c:	mov	x29, sp
  407b70:	ldr	x20, [x0, #528]
  407b74:	mov	x19, x0
  407b78:	mov	x0, x20
  407b7c:	bl	4036cc <printf@plt+0x195c>
  407b80:	cbz	w0, 407b94 <printf@plt+0x5e24>
  407b84:	ldp	x20, x19, [sp, #32]
  407b88:	ldp	x22, x21, [sp, #16]
  407b8c:	ldp	x29, x30, [sp], #48
  407b90:	ret
  407b94:	mov	x0, x20
  407b98:	bl	4036b4 <printf@plt+0x1944>
  407b9c:	add	x0, x19, #0x2a0
  407ba0:	bl	404464 <printf@plt+0x26f4>
  407ba4:	mov	w20, wzr
  407ba8:	mov	w22, #0x1                   	// #1
  407bac:	b	407bc4 <printf@plt+0x5e54>
  407bb0:	ldr	x0, [x19, #528]
  407bb4:	bl	403710 <printf@plt+0x19a0>
  407bb8:	ldr	x0, [x19, #528]
  407bbc:	bl	4036ec <printf@plt+0x197c>
  407bc0:	cbnz	w0, 407b84 <printf@plt+0x5e14>
  407bc4:	ldr	x0, [x19, #528]
  407bc8:	bl	403720 <printf@plt+0x19b0>
  407bcc:	mov	x21, x0
  407bd0:	mov	x0, x19
  407bd4:	mov	x1, x21
  407bd8:	bl	4075bc <printf@plt+0x584c>
  407bdc:	mov	x0, x19
  407be0:	mov	x1, x21
  407be4:	mov	w2, w20
  407be8:	bl	4076e4 <printf@plt+0x5974>
  407bec:	mov	w20, w0
  407bf0:	cbz	w22, 407c18 <printf@plt+0x5ea8>
  407bf4:	cbz	w20, 407c18 <printf@plt+0x5ea8>
  407bf8:	mov	x0, x19
  407bfc:	bl	406a28 <printf@plt+0x4cb8>
  407c00:	cbz	w0, 407c18 <printf@plt+0x5ea8>
  407c04:	mov	x0, x19
  407c08:	bl	407aa8 <printf@plt+0x5d38>
  407c0c:	ldr	x0, [x19, #528]
  407c10:	bl	403720 <printf@plt+0x19b0>
  407c14:	mov	x21, x0
  407c18:	mov	x0, x21
  407c1c:	bl	403234 <printf@plt+0x14c4>
  407c20:	cmp	w0, #0x0
  407c24:	cset	w22, ne  // ne = any
  407c28:	cbz	w20, 407bb0 <printf@plt+0x5e40>
  407c2c:	cbnz	w0, 407bb0 <printf@plt+0x5e40>
  407c30:	mov	x0, x21
  407c34:	bl	402d10 <printf@plt+0xfa0>
  407c38:	cmp	w0, #0x0
  407c3c:	cset	w22, ne  // ne = any
  407c40:	b	407bb0 <printf@plt+0x5e40>
  407c44:	stp	x29, x30, [sp, #-64]!
  407c48:	stp	x24, x23, [sp, #16]
  407c4c:	stp	x22, x21, [sp, #32]
  407c50:	stp	x20, x19, [sp, #48]
  407c54:	mov	x29, sp
  407c58:	ldr	x20, [x0, #528]
  407c5c:	mov	x19, x0
  407c60:	mov	x0, x20
  407c64:	bl	4036cc <printf@plt+0x195c>
  407c68:	cbnz	w0, 407dcc <printf@plt+0x605c>
  407c6c:	mov	x0, x20
  407c70:	bl	4036b4 <printf@plt+0x1944>
  407c74:	add	x0, x19, #0x2a0
  407c78:	bl	404464 <printf@plt+0x26f4>
  407c7c:	ldr	x0, [x19, #528]
  407c80:	bl	403720 <printf@plt+0x19b0>
  407c84:	mov	x20, x0
  407c88:	mov	w24, wzr
  407c8c:	mov	w23, wzr
  407c90:	mov	w21, wzr
  407c94:	ldr	x0, [x19, #528]
  407c98:	bl	403720 <printf@plt+0x19b0>
  407c9c:	mov	x22, x0
  407ca0:	mov	x0, x19
  407ca4:	mov	x1, x22
  407ca8:	bl	4075bc <printf@plt+0x584c>
  407cac:	mov	x0, x19
  407cb0:	mov	x1, x22
  407cb4:	mov	w2, w21
  407cb8:	bl	4076e4 <printf@plt+0x5974>
  407cbc:	mov	w21, w0
  407cc0:	mov	x0, x22
  407cc4:	bl	4031ac <printf@plt+0x143c>
  407cc8:	cmp	w0, #0x0
  407ccc:	mov	x0, x22
  407cd0:	csinc	w24, w24, wzr, eq  // eq = none
  407cd4:	bl	4030b4 <printf@plt+0x1344>
  407cd8:	cmp	w0, #0x0
  407cdc:	mov	x0, x22
  407ce0:	csinc	w23, w23, wzr, eq  // eq = none
  407ce4:	bl	403234 <printf@plt+0x14c4>
  407ce8:	cbnz	w0, 407d0c <printf@plt+0x5f9c>
  407cec:	cbz	w21, 407da4 <printf@plt+0x6034>
  407cf0:	mov	x0, x22
  407cf4:	bl	402d10 <printf@plt+0xfa0>
  407cf8:	cbnz	w0, 407d0c <printf@plt+0x5f9c>
  407cfc:	b	407da4 <printf@plt+0x6034>
  407d00:	mov	x0, x22
  407d04:	bl	40316c <printf@plt+0x13fc>
  407d08:	cbz	w0, 407d70 <printf@plt+0x6000>
  407d0c:	ldr	x0, [x19, #528]
  407d10:	bl	403710 <printf@plt+0x19a0>
  407d14:	ldr	x0, [x19, #528]
  407d18:	bl	403720 <printf@plt+0x19b0>
  407d1c:	mov	x22, x0
  407d20:	mov	x0, x19
  407d24:	mov	x1, x22
  407d28:	bl	4075bc <printf@plt+0x584c>
  407d2c:	mov	x0, x19
  407d30:	mov	x1, x22
  407d34:	mov	w2, w21
  407d38:	bl	4076e4 <printf@plt+0x5974>
  407d3c:	ldr	x8, [x19, #528]
  407d40:	mov	w21, w0
  407d44:	mov	x0, x8
  407d48:	bl	4036ec <printf@plt+0x197c>
  407d4c:	cbnz	w0, 407db8 <printf@plt+0x6048>
  407d50:	mov	x0, x22
  407d54:	bl	403234 <printf@plt+0x14c4>
  407d58:	cbnz	w0, 407d0c <printf@plt+0x5f9c>
  407d5c:	cbz	w21, 407d00 <printf@plt+0x5f90>
  407d60:	mov	x0, x22
  407d64:	bl	402d10 <printf@plt+0xfa0>
  407d68:	cbnz	w0, 407d0c <printf@plt+0x5f9c>
  407d6c:	b	407d00 <printf@plt+0x5f90>
  407d70:	cbz	w24, 407d9c <printf@plt+0x602c>
  407d74:	cbnz	w23, 407d98 <printf@plt+0x6028>
  407d78:	mov	x0, x19
  407d7c:	mov	x1, x20
  407d80:	bl	407a04 <printf@plt+0x5c94>
  407d84:	ldr	x0, [x19, #528]
  407d88:	mov	x1, x22
  407d8c:	bl	40382c <printf@plt+0x1abc>
  407d90:	mov	w24, wzr
  407d94:	b	407da0 <printf@plt+0x6030>
  407d98:	mov	w24, wzr
  407d9c:	mov	w23, wzr
  407da0:	mov	x20, x22
  407da4:	ldr	x0, [x19, #528]
  407da8:	bl	403710 <printf@plt+0x19a0>
  407dac:	ldr	x0, [x19, #528]
  407db0:	bl	4036ec <printf@plt+0x197c>
  407db4:	cbz	w0, 407c94 <printf@plt+0x5f24>
  407db8:	cbz	w24, 407dcc <printf@plt+0x605c>
  407dbc:	cbnz	w23, 407dcc <printf@plt+0x605c>
  407dc0:	mov	x0, x19
  407dc4:	mov	x1, x20
  407dc8:	bl	407a04 <printf@plt+0x5c94>
  407dcc:	ldp	x20, x19, [sp, #48]
  407dd0:	ldp	x22, x21, [sp, #32]
  407dd4:	ldp	x24, x23, [sp, #16]
  407dd8:	ldp	x29, x30, [sp], #64
  407ddc:	ret
  407de0:	cbz	w1, 407df4 <printf@plt+0x6084>
  407de4:	cmp	w1, #0x2
  407de8:	b.ne	407e0c <printf@plt+0x609c>  // b.any
  407dec:	add	x8, x4, #0x50
  407df0:	b	407e04 <printf@plt+0x6094>
  407df4:	ldr	w8, [x4, #80]
  407df8:	str	w8, [x2]
  407dfc:	add	x8, x4, #0x58
  407e00:	mov	x2, x3
  407e04:	ldr	w8, [x8]
  407e08:	str	w8, [x2]
  407e0c:	ret
  407e10:	stp	x29, x30, [sp, #-32]!
  407e14:	str	x19, [sp, #16]
  407e18:	mov	x29, sp
  407e1c:	mov	x19, x0
  407e20:	ldr	x0, [x0, #528]
  407e24:	bl	403700 <printf@plt+0x1990>
  407e28:	mov	x0, x19
  407e2c:	bl	407950 <printf@plt+0x5be0>
  407e30:	ldr	x19, [sp, #16]
  407e34:	ldp	x29, x30, [sp], #32
  407e38:	ret
  407e3c:	sub	sp, sp, #0xb0
  407e40:	stp	x29, x30, [sp, #80]
  407e44:	stp	x28, x27, [sp, #96]
  407e48:	stp	x26, x25, [sp, #112]
  407e4c:	stp	x24, x23, [sp, #128]
  407e50:	stp	x22, x21, [sp, #144]
  407e54:	stp	x20, x19, [sp, #160]
  407e58:	add	x29, sp, #0x50
  407e5c:	mov	x19, x0
  407e60:	mov	w0, #0x30                  	// #48
  407e64:	stur	xzr, [x29, #-8]
  407e68:	bl	417db0 <_Znwm@@Base>
  407e6c:	mov	x20, x0
  407e70:	add	x1, x19, #0x50
  407e74:	mov	w2, #0xffffffff            	// #-1
  407e78:	str	x1, [sp, #24]
  407e7c:	bl	40c6ec <printf@plt+0xa97c>
  407e80:	mov	w8, #0x4c                  	// #76
  407e84:	sturb	w8, [x29, #-12]
  407e88:	ldr	w21, [x19, #584]
  407e8c:	mov	x0, x19
  407e90:	bl	407b60 <printf@plt+0x5df0>
  407e94:	mov	x0, x19
  407e98:	bl	407c44 <printf@plt+0x5ed4>
  407e9c:	ldr	x22, [x19, #528]
  407ea0:	mov	x0, x22
  407ea4:	bl	4036cc <printf@plt+0x195c>
  407ea8:	cbz	w0, 407ef0 <printf@plt+0x6180>
  407eac:	cbz	x20, 407ec0 <printf@plt+0x6150>
  407eb0:	mov	x0, x20
  407eb4:	bl	40c72c <printf@plt+0xa9bc>
  407eb8:	mov	x0, x20
  407ebc:	bl	417e34 <_ZdlPv@@Base>
  407ec0:	str	w21, [x19, #584]
  407ec4:	str	wzr, [x19, #588]
  407ec8:	str	wzr, [x19, #596]
  407ecc:	str	wzr, [x19, #564]
  407ed0:	ldp	x20, x19, [sp, #160]
  407ed4:	ldp	x22, x21, [sp, #144]
  407ed8:	ldp	x24, x23, [sp, #128]
  407edc:	ldp	x26, x25, [sp, #112]
  407ee0:	ldp	x28, x27, [sp, #96]
  407ee4:	ldp	x29, x30, [sp, #80]
  407ee8:	add	sp, sp, #0xb0
  407eec:	ret
  407ef0:	mov	x0, x22
  407ef4:	bl	4036b4 <printf@plt+0x1944>
  407ef8:	add	x0, x19, #0x2a0
  407efc:	str	x0, [sp, #16]
  407f00:	bl	404464 <printf@plt+0x26f4>
  407f04:	ldr	x22, [x19, #528]
  407f08:	mov	x0, x22
  407f0c:	bl	403720 <printf@plt+0x19b0>
  407f10:	mov	x25, x0
  407f14:	bl	403234 <printf@plt+0x14c4>
  407f18:	cbz	w0, 407f54 <printf@plt+0x61e4>
  407f1c:	mov	x0, x22
  407f20:	bl	40372c <printf@plt+0x19bc>
  407f24:	mov	x23, x0
  407f28:	mov	x0, x19
  407f2c:	mov	x1, x23
  407f30:	bl	4075bc <printf@plt+0x584c>
  407f34:	ldr	x0, [x19, #528]
  407f38:	bl	4036ec <printf@plt+0x197c>
  407f3c:	cbz	w0, 407f60 <printf@plt+0x61f0>
  407f40:	mov	x0, x20
  407f44:	bl	40c72c <printf@plt+0xa9bc>
  407f48:	mov	x0, x20
  407f4c:	bl	417e34 <_ZdlPv@@Base>
  407f50:	b	407ed0 <printf@plt+0x6160>
  407f54:	mov	x23, xzr
  407f58:	str	w21, [sp, #12]
  407f5c:	b	407f68 <printf@plt+0x61f8>
  407f60:	str	w21, [sp, #12]
  407f64:	mov	x25, x23
  407f68:	ldr	x21, [sp, #24]
  407f6c:	mov	x28, xzr
  407f70:	mov	x24, xzr
  407f74:	mov	w22, wzr
  407f78:	mov	w26, wzr
  407f7c:	mov	w27, #0x3                   	// #3
  407f80:	stur	wzr, [x29, #-36]
  407f84:	str	xzr, [sp, #32]
  407f88:	mov	x0, x19
  407f8c:	mov	x1, x25
  407f90:	mov	w2, w26
  407f94:	bl	4076e4 <printf@plt+0x5974>
  407f98:	mov	w26, w0
  407f9c:	mov	x0, x19
  407fa0:	mov	x1, x25
  407fa4:	mov	w2, w26
  407fa8:	bl	407768 <printf@plt+0x59f8>
  407fac:	mov	x0, x25
  407fb0:	bl	4030b4 <printf@plt+0x1344>
  407fb4:	cbz	w0, 408060 <printf@plt+0x62f0>
  407fb8:	cbz	x28, 408038 <printf@plt+0x62c8>
  407fbc:	cmp	w27, #0x1
  407fc0:	b.ne	408038 <printf@plt+0x62c8>  // b.any
  407fc4:	ldr	x0, [x19, #528]
  407fc8:	bl	403700 <printf@plt+0x1990>
  407fcc:	mov	x0, x19
  407fd0:	bl	407950 <printf@plt+0x5be0>
  407fd4:	mov	x0, x28
  407fd8:	mov	x1, x20
  407fdc:	bl	40336c <printf@plt+0x15fc>
  407fe0:	mov	w0, #0x30                  	// #48
  407fe4:	bl	417db0 <_Znwm@@Base>
  407fe8:	mov	x20, x0
  407fec:	mov	w2, #0xffffffff            	// #-1
  407ff0:	mov	x1, x21
  407ff4:	bl	40c6ec <printf@plt+0xa97c>
  407ff8:	ldr	x22, [x19, #528]
  407ffc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  408000:	sub	x0, x29, #0x20
  408004:	add	x1, x1, #0x4d
  408008:	bl	418924 <_ZdlPvm@@Base+0xad8>
  40800c:	sub	x1, x29, #0x20
  408010:	mov	x0, x22
  408014:	bl	403880 <printf@plt+0x1b10>
  408018:	sub	x0, x29, #0x20
  40801c:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  408020:	ldr	x1, [sp, #32]
  408024:	cbz	x1, 408030 <printf@plt+0x62c0>
  408028:	ldr	x0, [x20]
  40802c:	bl	40c4c8 <printf@plt+0xa758>
  408030:	mov	x28, xzr
  408034:	mov	x24, xzr
  408038:	mov	x0, x25
  40803c:	bl	402e54 <printf@plt+0x10e4>
  408040:	mov	w8, #0x4c                  	// #76
  408044:	sturb	w8, [x29, #-12]
  408048:	mov	w8, #0x1                   	// #1
  40804c:	mov	w22, w0
  408050:	mov	w27, wzr
  408054:	stur	xzr, [x29, #-8]
  408058:	stur	w8, [x29, #-36]
  40805c:	b	4081d0 <printf@plt+0x6460>
  408060:	mov	x0, x25
  408064:	bl	4031ac <printf@plt+0x143c>
  408068:	cbz	w0, 4080f0 <printf@plt+0x6380>
  40806c:	sub	x1, x29, #0xc
  408070:	mov	x0, x25
  408074:	bl	403294 <printf@plt+0x1524>
  408078:	mov	w27, w0
  40807c:	stur	w0, [x29, #-4]
  408080:	mov	w8, #0x4c                  	// #76
  408084:	mov	x0, x20
  408088:	mov	w1, w27
  40808c:	sturb	w8, [x29, #-12]
  408090:	bl	40d0e4 <printf@plt+0xb374>
  408094:	ldr	w21, [x19, #584]
  408098:	mov	w22, w0
  40809c:	mov	x0, x19
  4080a0:	bl	40514c <printf@plt+0x33dc>
  4080a4:	add	w8, w21, w27
  4080a8:	add	w8, w8, w0
  4080ac:	add	w1, w22, #0x1
  4080b0:	mov	x0, x20
  4080b4:	stur	w8, [x29, #-4]
  4080b8:	bl	40d1b4 <printf@plt+0xb444>
  4080bc:	cmp	w0, #0x1
  4080c0:	stur	w0, [x29, #-8]
  4080c4:	b.lt	4080e4 <printf@plt+0x6374>  // b.tstop
  4080c8:	ldr	w21, [x19, #584]
  4080cc:	mov	w27, w0
  4080d0:	mov	x0, x19
  4080d4:	bl	40514c <printf@plt+0x33dc>
  4080d8:	add	w8, w21, w27
  4080dc:	add	w8, w8, w0
  4080e0:	stur	w8, [x29, #-8]
  4080e4:	ldr	x21, [sp, #24]
  4080e8:	mov	w27, #0x1                   	// #1
  4080ec:	b	4081d0 <printf@plt+0x6460>
  4080f0:	mov	x0, x25
  4080f4:	bl	4031ec <printf@plt+0x147c>
  4080f8:	cbz	w0, 4081b0 <printf@plt+0x6440>
  4080fc:	cbz	x28, 408168 <printf@plt+0x63f8>
  408100:	cbnz	w27, 408168 <printf@plt+0x63f8>
  408104:	ldr	x0, [x19, #528]
  408108:	bl	403700 <printf@plt+0x1990>
  40810c:	mov	x0, x19
  408110:	bl	407950 <printf@plt+0x5be0>
  408114:	mov	x0, x28
  408118:	mov	x1, x20
  40811c:	bl	40336c <printf@plt+0x15fc>
  408120:	mov	w0, #0x30                  	// #48
  408124:	bl	417db0 <_Znwm@@Base>
  408128:	mov	x20, x0
  40812c:	mov	w2, #0xffffffff            	// #-1
  408130:	mov	x1, x21
  408134:	bl	40c6ec <printf@plt+0xa97c>
  408138:	ldr	x22, [x19, #528]
  40813c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  408140:	sub	x0, x29, #0x20
  408144:	add	x1, x1, #0x60
  408148:	bl	418924 <_ZdlPvm@@Base+0xad8>
  40814c:	sub	x1, x29, #0x20
  408150:	mov	x0, x22
  408154:	bl	403880 <printf@plt+0x1b10>
  408158:	sub	x0, x29, #0x20
  40815c:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  408160:	mov	x28, xzr
  408164:	mov	x24, xzr
  408168:	ldr	x1, [sp, #32]
  40816c:	cbz	x1, 408178 <printf@plt+0x6408>
  408170:	ldr	x0, [x20]
  408174:	bl	40c4c8 <printf@plt+0xa758>
  408178:	mov	w1, #0x2                   	// #2
  40817c:	mov	x0, x20
  408180:	stur	wzr, [x29, #-4]
  408184:	mov	w27, #0x2                   	// #2
  408188:	bl	40d1b4 <printf@plt+0xb444>
  40818c:	ldr	w8, [x19, #584]
  408190:	add	w21, w8, w0
  408194:	mov	x0, x19
  408198:	bl	40514c <printf@plt+0x33dc>
  40819c:	add	w8, w21, w0
  4081a0:	ldr	x21, [sp, #24]
  4081a4:	stur	w8, [x29, #-8]
  4081a8:	mov	w22, #0x1                   	// #1
  4081ac:	b	4081d0 <printf@plt+0x6460>
  4081b0:	mov	x0, x25
  4081b4:	bl	402d08 <printf@plt+0xf98>
  4081b8:	cbnz	w0, 4081d0 <printf@plt+0x6460>
  4081bc:	sub	x2, x29, #0x4
  4081c0:	sub	x3, x29, #0x8
  4081c4:	mov	w1, w27
  4081c8:	mov	x4, x25
  4081cc:	bl	407de0 <printf@plt+0x6070>
  4081d0:	mov	x0, x25
  4081d4:	bl	4030b4 <printf@plt+0x1344>
  4081d8:	cbnz	w0, 4081f4 <printf@plt+0x6484>
  4081dc:	mov	x0, x25
  4081e0:	bl	4031ac <printf@plt+0x143c>
  4081e4:	cbnz	w0, 4081f4 <printf@plt+0x6484>
  4081e8:	mov	x0, x25
  4081ec:	bl	4031ec <printf@plt+0x147c>
  4081f0:	cbz	w0, 408214 <printf@plt+0x64a4>
  4081f4:	cbz	x23, 408214 <printf@plt+0x64a4>
  4081f8:	cbnz	x28, 408214 <printf@plt+0x64a4>
  4081fc:	mov	x0, x19
  408200:	mov	x1, x23
  408204:	bl	407898 <printf@plt+0x5b28>
  408208:	mov	x28, x0
  40820c:	mov	x23, xzr
  408210:	b	4082d8 <printf@plt+0x6568>
  408214:	mov	x0, x25
  408218:	bl	402f74 <printf@plt+0x1204>
  40821c:	cbz	x28, 40825c <printf@plt+0x64ec>
  408220:	cbz	w0, 40825c <printf@plt+0x64ec>
  408224:	mov	x0, x19
  408228:	bl	407e10 <printf@plt+0x60a0>
  40822c:	mov	x0, x28
  408230:	mov	x1, x20
  408234:	bl	40336c <printf@plt+0x15fc>
  408238:	mov	w0, #0x30                  	// #48
  40823c:	bl	417db0 <_Znwm@@Base>
  408240:	mov	x20, x0
  408244:	mov	w2, #0xffffffff            	// #-1
  408248:	mov	x1, x21
  40824c:	bl	40c6ec <printf@plt+0xa97c>
  408250:	mov	x28, xzr
  408254:	mov	x24, xzr
  408258:	b	4082d8 <printf@plt+0x6568>
  40825c:	mov	x0, x25
  408260:	bl	40316c <printf@plt+0x13fc>
  408264:	cbz	w0, 4082d8 <printf@plt+0x6568>
  408268:	ldr	x1, [x25, #64]
  40826c:	str	x1, [sp, #32]
  408270:	cbnz	w27, 408284 <printf@plt+0x6514>
  408274:	ldr	x0, [x20]
  408278:	ldr	x1, [sp, #32]
  40827c:	bl	40c5bc <printf@plt+0xa84c>
  408280:	ldr	x1, [sp, #32]
  408284:	ldr	x0, [x20]
  408288:	bl	40c3dc <printf@plt+0xa66c>
  40828c:	cbnz	w0, 4082d8 <printf@plt+0x6568>
  408290:	cbz	x28, 4082c8 <printf@plt+0x6558>
  408294:	mov	x0, x19
  408298:	bl	407e10 <printf@plt+0x60a0>
  40829c:	mov	x0, x28
  4082a0:	mov	x1, x20
  4082a4:	bl	40336c <printf@plt+0x15fc>
  4082a8:	mov	w0, #0x30                  	// #48
  4082ac:	bl	417db0 <_Znwm@@Base>
  4082b0:	mov	x20, x0
  4082b4:	mov	w2, #0xffffffff            	// #-1
  4082b8:	mov	x1, x21
  4082bc:	bl	40c6ec <printf@plt+0xa97c>
  4082c0:	mov	x24, xzr
  4082c4:	mov	w27, #0x3                   	// #3
  4082c8:	ldr	x1, [sp, #32]
  4082cc:	ldr	x0, [x20]
  4082d0:	bl	40c4c8 <printf@plt+0xa758>
  4082d4:	mov	x28, xzr
  4082d8:	mov	x0, x25
  4082dc:	bl	402d08 <printf@plt+0xf98>
  4082e0:	cbz	w0, 4082f0 <printf@plt+0x6580>
  4082e4:	mov	x0, x25
  4082e8:	bl	4031ac <printf@plt+0x143c>
  4082ec:	cbz	w0, 408348 <printf@plt+0x65d8>
  4082f0:	cbz	x28, 408348 <printf@plt+0x65d8>
  4082f4:	cbz	w22, 408310 <printf@plt+0x65a0>
  4082f8:	ldp	w3, w2, [x29, #-8]
  4082fc:	ldurb	w4, [x29, #-12]
  408300:	mov	x0, x20
  408304:	mov	w1, w22
  408308:	bl	40c82c <printf@plt+0xaabc>
  40830c:	cbnz	w0, 408348 <printf@plt+0x65d8>
  408310:	mov	x0, x19
  408314:	bl	407e10 <printf@plt+0x60a0>
  408318:	mov	x0, x28
  40831c:	mov	x1, x20
  408320:	bl	40336c <printf@plt+0x15fc>
  408324:	mov	w0, #0x30                  	// #48
  408328:	bl	417db0 <_Znwm@@Base>
  40832c:	mov	x20, x0
  408330:	mov	w2, #0xffffffff            	// #-1
  408334:	mov	x1, x21
  408338:	bl	40c6ec <printf@plt+0xa97c>
  40833c:	mov	x28, xzr
  408340:	mov	x24, xzr
  408344:	mov	w27, #0x3                   	// #3
  408348:	ldr	x0, [x19, #528]
  40834c:	bl	40372c <printf@plt+0x19bc>
  408350:	mov	x25, x0
  408354:	mov	x0, x19
  408358:	mov	x1, x25
  40835c:	bl	4075bc <printf@plt+0x584c>
  408360:	cbz	x25, 4083f8 <printf@plt+0x6688>
  408364:	mov	x0, x25
  408368:	bl	403234 <printf@plt+0x14c4>
  40836c:	cbz	w0, 408420 <printf@plt+0x66b0>
  408370:	ldr	x0, [x19, #528]
  408374:	bl	40372c <printf@plt+0x19bc>
  408378:	mov	x23, x0
  40837c:	mov	x0, x19
  408380:	mov	x1, x23
  408384:	bl	4075bc <printf@plt+0x584c>
  408388:	mov	x0, x19
  40838c:	mov	x1, x23
  408390:	mov	w2, w26
  408394:	bl	4076e4 <printf@plt+0x5974>
  408398:	mov	w26, w0
  40839c:	cbz	x23, 408434 <printf@plt+0x66c4>
  4083a0:	ldur	w25, [x29, #-36]
  4083a4:	b	4083d8 <printf@plt+0x6668>
  4083a8:	ldr	x0, [x19, #528]
  4083ac:	bl	40372c <printf@plt+0x19bc>
  4083b0:	mov	x23, x0
  4083b4:	mov	x0, x19
  4083b8:	mov	x1, x23
  4083bc:	bl	4075bc <printf@plt+0x584c>
  4083c0:	mov	x0, x19
  4083c4:	mov	x1, x23
  4083c8:	mov	w2, w26
  4083cc:	bl	4076e4 <printf@plt+0x5974>
  4083d0:	mov	w26, w0
  4083d4:	cbz	x23, 408438 <printf@plt+0x66c8>
  4083d8:	mov	x0, x23
  4083dc:	bl	403234 <printf@plt+0x14c4>
  4083e0:	cbnz	w0, 4083a8 <printf@plt+0x6638>
  4083e4:	cbz	w26, 408438 <printf@plt+0x66c8>
  4083e8:	mov	x0, x23
  4083ec:	bl	402d10 <printf@plt+0xfa0>
  4083f0:	cbnz	w0, 4083a8 <printf@plt+0x6638>
  4083f4:	b	408438 <printf@plt+0x66c8>
  4083f8:	ldur	w8, [x29, #-36]
  4083fc:	cbz	w8, 408414 <printf@plt+0x66a4>
  408400:	ldr	x0, [x19, #528]
  408404:	bl	4036b4 <printf@plt+0x1944>
  408408:	ldr	x0, [sp, #16]
  40840c:	bl	404464 <printf@plt+0x26f4>
  408410:	mov	x24, xzr
  408414:	stur	wzr, [x29, #-36]
  408418:	mov	x25, xzr
  40841c:	b	40844c <printf@plt+0x66dc>
  408420:	cbz	w26, 40844c <printf@plt+0x66dc>
  408424:	mov	x0, x25
  408428:	bl	402d10 <printf@plt+0xfa0>
  40842c:	cbnz	w0, 408370 <printf@plt+0x6600>
  408430:	b	40844c <printf@plt+0x66dc>
  408434:	ldur	w25, [x29, #-36]
  408438:	cmp	w25, #0x0
  40843c:	mov	w22, wzr
  408440:	csel	x24, x24, x23, eq  // eq = none
  408444:	mov	x25, x23
  408448:	stur	wzr, [x29, #-36]
  40844c:	cbz	x25, 40845c <printf@plt+0x66ec>
  408450:	ldr	x0, [x19, #528]
  408454:	bl	4036ec <printf@plt+0x197c>
  408458:	cbz	w0, 407f88 <printf@plt+0x6218>
  40845c:	ldr	x0, [x19, #528]
  408460:	bl	4036b4 <printf@plt+0x1944>
  408464:	cbz	x28, 4084cc <printf@plt+0x675c>
  408468:	cbz	x24, 40848c <printf@plt+0x671c>
  40846c:	ldr	x21, [x19, #528]
  408470:	mov	x0, x21
  408474:	bl	403720 <printf@plt+0x19b0>
  408478:	cmp	x24, x0
  40847c:	b.eq	40848c <printf@plt+0x671c>  // b.none
  408480:	mov	x0, x21
  408484:	bl	403700 <printf@plt+0x1990>
  408488:	b	40846c <printf@plt+0x66fc>
  40848c:	mov	x0, x19
  408490:	bl	407950 <printf@plt+0x5be0>
  408494:	mov	x0, x28
  408498:	mov	x1, x20
  40849c:	bl	40336c <printf@plt+0x15fc>
  4084a0:	ldr	x20, [x19, #528]
  4084a4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4084a8:	add	x1, x1, #0x73
  4084ac:	sub	x0, x29, #0x20
  4084b0:	bl	418924 <_ZdlPvm@@Base+0xad8>
  4084b4:	sub	x1, x29, #0x20
  4084b8:	mov	x0, x20
  4084bc:	bl	403880 <printf@plt+0x1b10>
  4084c0:	sub	x0, x29, #0x20
  4084c4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  4084c8:	mov	x20, xzr
  4084cc:	ldr	w21, [sp, #12]
  4084d0:	cbnz	x20, 407eb0 <printf@plt+0x6140>
  4084d4:	b	407ec0 <printf@plt+0x6150>
  4084d8:	b	4084f4 <printf@plt+0x6784>
  4084dc:	b	408508 <printf@plt+0x6798>
  4084e0:	b	4084f4 <printf@plt+0x6784>
  4084e4:	b	408508 <printf@plt+0x6798>
  4084e8:	b	408508 <printf@plt+0x6798>
  4084ec:	b	408508 <printf@plt+0x6798>
  4084f0:	b	408508 <printf@plt+0x6798>
  4084f4:	mov	x19, x0
  4084f8:	sub	x0, x29, #0x20
  4084fc:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  408500:	mov	x0, x19
  408504:	bl	401ce0 <_Unwind_Resume@plt>
  408508:	mov	x19, x0
  40850c:	mov	x0, x20
  408510:	bl	417e34 <_ZdlPv@@Base>
  408514:	mov	x0, x19
  408518:	bl	401ce0 <_Unwind_Resume@plt>
  40851c:	stp	x29, x30, [sp, #-32]!
  408520:	stp	x20, x19, [sp, #16]
  408524:	mov	x29, sp
  408528:	mov	w8, #0x1                   	// #1
  40852c:	mov	x19, x0
  408530:	str	w8, [x0, #516]
  408534:	bl	404f48 <printf@plt+0x31d8>
  408538:	mov	x0, x19
  40853c:	bl	407e3c <printf@plt+0x60cc>
  408540:	mov	x0, x19
  408544:	bl	4074c4 <printf@plt+0x5754>
  408548:	ldr	x0, [x19, #536]
  40854c:	bl	40dd70 <printf@plt+0xc000>
  408550:	ldr	x0, [x19, #536]
  408554:	bl	40d430 <printf@plt+0xb6c0>
  408558:	ldr	x20, [x19, #528]
  40855c:	cbz	x20, 408570 <printf@plt+0x6800>
  408560:	mov	x0, x20
  408564:	bl	40c264 <printf@plt+0xa4f4>
  408568:	mov	x0, x20
  40856c:	bl	417e34 <_ZdlPv@@Base>
  408570:	mov	w0, #0x28                  	// #40
  408574:	bl	417db0 <_Znwm@@Base>
  408578:	mov	x20, x0
  40857c:	bl	403858 <printf@plt+0x1ae8>
  408580:	str	x20, [x19, #528]
  408584:	ldp	x20, x19, [sp, #16]
  408588:	ldp	x29, x30, [sp], #32
  40858c:	ret
  408590:	stp	x29, x30, [sp, #-64]!
  408594:	stp	x22, x21, [sp, #32]
  408598:	stp	x20, x19, [sp, #48]
  40859c:	ldr	x21, [x0, #528]
  4085a0:	mov	x19, x0
  4085a4:	str	x23, [sp, #16]
  4085a8:	mov	x29, sp
  4085ac:	mov	x0, x21
  4085b0:	mov	w22, w1
  4085b4:	bl	403720 <printf@plt+0x19b0>
  4085b8:	mov	x20, x0
  4085bc:	mov	x0, x21
  4085c0:	bl	4036ec <printf@plt+0x197c>
  4085c4:	cbz	w0, 4085dc <printf@plt+0x686c>
  4085c8:	mov	w21, #0x1                   	// #1
  4085cc:	b	408678 <printf@plt+0x6908>
  4085d0:	mov	w8, #0x1                   	// #1
  4085d4:	cbz	w21, 408664 <printf@plt+0x68f4>
  4085d8:	cbnz	w8, 408664 <printf@plt+0x68f4>
  4085dc:	ldr	x0, [x19, #528]
  4085e0:	bl	403700 <printf@plt+0x1990>
  4085e4:	ldr	x0, [x19, #528]
  4085e8:	bl	403720 <printf@plt+0x19b0>
  4085ec:	mov	x23, x0
  4085f0:	bl	402d08 <printf@plt+0xf98>
  4085f4:	mov	w21, w0
  4085f8:	mov	x0, x23
  4085fc:	bl	402ee4 <printf@plt+0x1174>
  408600:	cbz	w0, 40860c <printf@plt+0x689c>
  408604:	mov	w22, wzr
  408608:	b	40861c <printf@plt+0x68ac>
  40860c:	mov	x0, x23
  408610:	bl	402e00 <printf@plt+0x1090>
  408614:	cmp	w0, #0x0
  408618:	csinc	w22, w22, wzr, eq  // eq = none
  40861c:	mov	x0, x23
  408620:	bl	4030b4 <printf@plt+0x1344>
  408624:	cbnz	w0, 4085d0 <printf@plt+0x6860>
  408628:	mov	x0, x23
  40862c:	bl	403234 <printf@plt+0x14c4>
  408630:	cbnz	w0, 4085d0 <printf@plt+0x6860>
  408634:	cbz	w22, 408650 <printf@plt+0x68e0>
  408638:	mov	x0, x23
  40863c:	bl	402d10 <printf@plt+0xfa0>
  408640:	cmp	w0, #0x0
  408644:	cset	w8, ne  // ne = any
  408648:	cbnz	w21, 4085d8 <printf@plt+0x6868>
  40864c:	b	408664 <printf@plt+0x68f4>
  408650:	mov	w8, wzr
  408654:	cbnz	w21, 4085d8 <printf@plt+0x6868>
  408658:	b	408664 <printf@plt+0x68f4>
  40865c:	mov	x0, x22
  408660:	bl	403710 <printf@plt+0x19a0>
  408664:	ldr	x22, [x19, #528]
  408668:	mov	x0, x22
  40866c:	bl	403720 <printf@plt+0x19b0>
  408670:	cmp	x0, x20
  408674:	b.ne	40865c <printf@plt+0x68ec>  // b.any
  408678:	mov	w0, w21
  40867c:	ldp	x20, x19, [sp, #48]
  408680:	ldp	x22, x21, [sp, #32]
  408684:	ldr	x23, [sp, #16]
  408688:	ldp	x29, x30, [sp], #64
  40868c:	ret
  408690:	stp	x29, x30, [sp, #-32]!
  408694:	stp	x20, x19, [sp, #16]
  408698:	mov	x29, sp
  40869c:	mov	x20, x1
  4086a0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4086a4:	mov	x19, x0
  4086a8:	add	x1, x1, #0xd35
  4086ac:	mov	x0, x20
  4086b0:	bl	401c10 <strcmp@plt>
  4086b4:	cbz	w0, 408744 <printf@plt+0x69d4>
  4086b8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4086bc:	add	x1, x1, #0xaec
  4086c0:	mov	x0, x20
  4086c4:	bl	401c10 <strcmp@plt>
  4086c8:	cbz	w0, 408758 <printf@plt+0x69e8>
  4086cc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4086d0:	add	x1, x1, #0x87
  4086d4:	mov	x0, x20
  4086d8:	bl	401c10 <strcmp@plt>
  4086dc:	cbz	w0, 408750 <printf@plt+0x69e0>
  4086e0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4086e4:	add	x1, x1, #0x80
  4086e8:	mov	x0, x20
  4086ec:	bl	401c10 <strcmp@plt>
  4086f0:	cbz	w0, 40876c <printf@plt+0x69fc>
  4086f4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4086f8:	add	x1, x1, #0x83
  4086fc:	mov	x0, x20
  408700:	bl	401c10 <strcmp@plt>
  408704:	cbz	w0, 408738 <printf@plt+0x69c8>
  408708:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  40870c:	add	x1, x1, #0xae0
  408710:	mov	x0, x20
  408714:	bl	401c10 <strcmp@plt>
  408718:	cbz	w0, 408764 <printf@plt+0x69f4>
  40871c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  408720:	add	x1, x1, #0x86
  408724:	mov	x0, x20
  408728:	bl	401c10 <strcmp@plt>
  40872c:	cbnz	w0, 408774 <printf@plt+0x6a04>
  408730:	ldr	x0, [x19, #536]
  408734:	bl	40df88 <printf@plt+0xc218>
  408738:	ldr	x0, [x19, #536]
  40873c:	bl	40dfa0 <printf@plt+0xc230>
  408740:	b	40876c <printf@plt+0x69fc>
  408744:	ldr	x0, [x19, #536]
  408748:	bl	40df88 <printf@plt+0xc218>
  40874c:	b	408774 <printf@plt+0x6a04>
  408750:	ldr	x0, [x19, #536]
  408754:	bl	40df88 <printf@plt+0xc218>
  408758:	ldr	x0, [x19, #536]
  40875c:	bl	40dfa0 <printf@plt+0xc230>
  408760:	b	408774 <printf@plt+0x6a04>
  408764:	ldr	x0, [x19, #536]
  408768:	bl	40df88 <printf@plt+0xc218>
  40876c:	ldr	x0, [x19, #536]
  408770:	bl	40dd04 <printf@plt+0xbf94>
  408774:	ldp	x20, x19, [sp, #16]
  408778:	ldp	x29, x30, [sp], #32
  40877c:	ret
  408780:	stp	x29, x30, [sp, #-32]!
  408784:	stp	x20, x19, [sp, #16]
  408788:	mov	x29, sp
  40878c:	mov	x20, x1
  408790:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  408794:	mov	x19, x0
  408798:	add	x1, x1, #0xdad
  40879c:	mov	x0, x20
  4087a0:	bl	401c10 <strcmp@plt>
  4087a4:	cbz	w0, 40887c <printf@plt+0x6b0c>
  4087a8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4087ac:	add	x1, x1, #0xd35
  4087b0:	mov	x0, x20
  4087b4:	bl	401c10 <strcmp@plt>
  4087b8:	cbz	w0, 4088e4 <printf@plt+0x6b74>
  4087bc:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4087c0:	add	x1, x1, #0xaec
  4087c4:	mov	x0, x20
  4087c8:	bl	401c10 <strcmp@plt>
  4087cc:	cbz	w0, 4088c8 <printf@plt+0x6b58>
  4087d0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4087d4:	add	x1, x1, #0x87
  4087d8:	mov	x0, x20
  4087dc:	bl	401c10 <strcmp@plt>
  4087e0:	cbz	w0, 408898 <printf@plt+0x6b28>
  4087e4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4087e8:	add	x1, x1, #0x80
  4087ec:	mov	x0, x20
  4087f0:	bl	401c10 <strcmp@plt>
  4087f4:	cbz	w0, 4088a4 <printf@plt+0x6b34>
  4087f8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  4087fc:	add	x1, x1, #0x83
  408800:	mov	x0, x20
  408804:	bl	401c10 <strcmp@plt>
  408808:	cbz	w0, 4088b8 <printf@plt+0x6b48>
  40880c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  408810:	add	x1, x1, #0xae0
  408814:	mov	x0, x20
  408818:	bl	401c10 <strcmp@plt>
  40881c:	cbz	w0, 4088d4 <printf@plt+0x6b64>
  408820:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  408824:	add	x1, x1, #0x86
  408828:	mov	x0, x20
  40882c:	bl	401c10 <strcmp@plt>
  408830:	cbnz	w0, 4088ec <printf@plt+0x6b7c>
  408834:	ldr	w8, [x19, #572]
  408838:	cbnz	w8, 408868 <printf@plt+0x6af8>
  40883c:	mov	x0, x19
  408840:	bl	406a28 <printf@plt+0x4cb8>
  408844:	cbz	w0, 408868 <printf@plt+0x6af8>
  408848:	ldr	w8, [x19, #572]
  40884c:	mov	x0, x19
  408850:	cmp	w8, #0x0
  408854:	cset	w1, eq  // eq = none
  408858:	bl	408590 <printf@plt+0x6820>
  40885c:	cbz	w0, 408868 <printf@plt+0x6af8>
  408860:	ldr	x0, [x19, #536]
  408864:	bl	40dc58 <printf@plt+0xbee8>
  408868:	ldr	x0, [x19, #536]
  40886c:	bl	40dc14 <printf@plt+0xbea4>
  408870:	ldr	x0, [x19, #536]
  408874:	bl	40dbac <printf@plt+0xbe3c>
  408878:	b	4088e4 <printf@plt+0x6b74>
  40887c:	ldr	x0, [x19, #536]
  408880:	bl	40df88 <printf@plt+0xc218>
  408884:	ldr	x0, [x19, #536]
  408888:	bl	40dfa0 <printf@plt+0xc230>
  40888c:	ldr	x0, [x19, #536]
  408890:	bl	40dd04 <printf@plt+0xbf94>
  408894:	b	4088ec <printf@plt+0x6b7c>
  408898:	ldr	x0, [x19, #536]
  40889c:	bl	40dbe0 <printf@plt+0xbe70>
  4088a0:	b	4088c8 <printf@plt+0x6b58>
  4088a4:	ldr	w8, [x19, #572]
  4088a8:	cbz	w8, 4088f8 <printf@plt+0x6b88>
  4088ac:	ldr	x0, [x19, #536]
  4088b0:	bl	40dc14 <printf@plt+0xbea4>
  4088b4:	b	4088ec <printf@plt+0x6b7c>
  4088b8:	ldr	w8, [x19, #572]
  4088bc:	cbz	w8, 408928 <printf@plt+0x6bb8>
  4088c0:	ldr	x0, [x19, #536]
  4088c4:	bl	40dc14 <printf@plt+0xbea4>
  4088c8:	ldr	x0, [x19, #536]
  4088cc:	bl	40dbac <printf@plt+0xbe3c>
  4088d0:	b	4088ec <printf@plt+0x6b7c>
  4088d4:	ldr	w8, [x19, #572]
  4088d8:	cbz	w8, 408958 <printf@plt+0x6be8>
  4088dc:	ldr	x0, [x19, #536]
  4088e0:	bl	40dc14 <printf@plt+0xbea4>
  4088e4:	ldr	x0, [x19, #536]
  4088e8:	bl	40dbe0 <printf@plt+0xbe70>
  4088ec:	ldp	x20, x19, [sp, #16]
  4088f0:	ldp	x29, x30, [sp], #32
  4088f4:	ret
  4088f8:	mov	x0, x19
  4088fc:	bl	406a28 <printf@plt+0x4cb8>
  408900:	cbz	w0, 4088ac <printf@plt+0x6b3c>
  408904:	ldr	w8, [x19, #572]
  408908:	mov	x0, x19
  40890c:	cmp	w8, #0x0
  408910:	cset	w1, eq  // eq = none
  408914:	bl	408590 <printf@plt+0x6820>
  408918:	cbz	w0, 4088ac <printf@plt+0x6b3c>
  40891c:	ldr	x0, [x19, #536]
  408920:	bl	40dc58 <printf@plt+0xbee8>
  408924:	b	4088ac <printf@plt+0x6b3c>
  408928:	mov	x0, x19
  40892c:	bl	406a28 <printf@plt+0x4cb8>
  408930:	cbz	w0, 4088c0 <printf@plt+0x6b50>
  408934:	ldr	w8, [x19, #572]
  408938:	mov	x0, x19
  40893c:	cmp	w8, #0x0
  408940:	cset	w1, eq  // eq = none
  408944:	bl	408590 <printf@plt+0x6820>
  408948:	cbz	w0, 4088c0 <printf@plt+0x6b50>
  40894c:	ldr	x0, [x19, #536]
  408950:	bl	40dc58 <printf@plt+0xbee8>
  408954:	b	4088c0 <printf@plt+0x6b50>
  408958:	mov	x0, x19
  40895c:	bl	406a28 <printf@plt+0x4cb8>
  408960:	cbz	w0, 4088dc <printf@plt+0x6b6c>
  408964:	ldr	w8, [x19, #572]
  408968:	mov	x0, x19
  40896c:	cmp	w8, #0x0
  408970:	cset	w1, eq  // eq = none
  408974:	bl	408590 <printf@plt+0x6820>
  408978:	cbz	w0, 4088dc <printf@plt+0x6b6c>
  40897c:	ldr	x0, [x19, #536]
  408980:	bl	40dc58 <printf@plt+0xbee8>
  408984:	b	4088dc <printf@plt+0x6b6c>
  408988:	stp	x29, x30, [sp, #-48]!
  40898c:	str	x21, [sp, #16]
  408990:	stp	x20, x19, [sp, #32]
  408994:	mov	x29, sp
  408998:	mov	w19, w2
  40899c:	mov	w20, w1
  4089a0:	cmp	w1, w2
  4089a4:	mov	x21, x0
  4089a8:	b.ge	4089c4 <printf@plt+0x6c54>  // b.tcont
  4089ac:	ldr	x0, [x21, #536]
  4089b0:	bl	40e7ec <printf@plt+0xca7c>
  4089b4:	add	w20, w20, #0x2
  4089b8:	cmp	w20, w19
  4089bc:	b.lt	4089ac <printf@plt+0x6c3c>  // b.tstop
  4089c0:	b	4089dc <printf@plt+0x6c6c>
  4089c4:	b.le	4089dc <printf@plt+0x6c6c>
  4089c8:	ldr	x0, [x21, #536]
  4089cc:	bl	40e7ac <printf@plt+0xca3c>
  4089d0:	sub	w20, w20, #0x2
  4089d4:	cmp	w20, w19
  4089d8:	b.gt	4089c8 <printf@plt+0x6c58>
  4089dc:	ldp	x20, x19, [sp, #32]
  4089e0:	ldr	x21, [sp, #16]
  4089e4:	ldp	x29, x30, [sp], #48
  4089e8:	ret
  4089ec:	stp	x29, x30, [sp, #-32]!
  4089f0:	stp	x20, x19, [sp, #16]
  4089f4:	mov	x29, sp
  4089f8:	ldr	w8, [x0, #516]
  4089fc:	cbnz	w8, 408a6c <printf@plt+0x6cfc>
  408a00:	mov	x19, x0
  408a04:	mov	x20, x1
  408a08:	bl	408a78 <printf@plt+0x6d08>
  408a0c:	cbz	w0, 408a1c <printf@plt+0x6cac>
  408a10:	ldr	x0, [x19, #536]
  408a14:	bl	40e844 <printf@plt+0xcad4>
  408a18:	b	408a6c <printf@plt+0x6cfc>
  408a1c:	mov	x0, x19
  408a20:	mov	x1, x20
  408a24:	bl	408adc <printf@plt+0x6d6c>
  408a28:	cbz	w0, 408a38 <printf@plt+0x6cc8>
  408a2c:	ldr	x0, [x19, #536]
  408a30:	bl	40e82c <printf@plt+0xcabc>
  408a34:	b	408a6c <printf@plt+0x6cfc>
  408a38:	mov	x0, x19
  408a3c:	mov	x1, x20
  408a40:	bl	408b40 <printf@plt+0x6dd0>
  408a44:	cbz	w0, 408a54 <printf@plt+0x6ce4>
  408a48:	ldr	x0, [x19, #536]
  408a4c:	bl	40dfd0 <printf@plt+0xc260>
  408a50:	b	408a6c <printf@plt+0x6cfc>
  408a54:	mov	x0, x19
  408a58:	mov	x1, x20
  408a5c:	bl	408ba4 <printf@plt+0x6e34>
  408a60:	cbz	w0, 408a6c <printf@plt+0x6cfc>
  408a64:	ldr	x0, [x19, #536]
  408a68:	bl	40dfb8 <printf@plt+0xc248>
  408a6c:	ldp	x20, x19, [sp, #16]
  408a70:	ldp	x29, x30, [sp], #32
  408a74:	ret
  408a78:	ldr	w8, [x0, #280]
  408a7c:	cbz	w8, 408ad4 <printf@plt+0x6d64>
  408a80:	ldr	w9, [x0, #340]
  408a84:	ldr	w10, [x1, #76]
  408a88:	cmp	w9, w10
  408a8c:	b.ge	408ad4 <printf@plt+0x6d64>  // b.tcont
  408a90:	adrp	x10, 438000 <stderr@@GLIBC_2.17+0x2168>
  408a94:	ldr	w10, [x10, #2744]
  408a98:	mov	w11, #0x8e39                	// #36409
  408a9c:	movk	w11, #0x38e3, lsl #16
  408aa0:	ldr	w12, [x1, #84]
  408aa4:	mul	w10, w8, w10
  408aa8:	smull	x10, w10, w11
  408aac:	lsr	x11, x10, #63
  408ab0:	asr	x10, x10, #36
  408ab4:	add	w10, w10, w11
  408ab8:	sub	w9, w9, w10
  408abc:	cmp	w9, w12
  408ac0:	b.le	408ad4 <printf@plt+0x6d64>
  408ac4:	ldr	w9, [x1, #8]
  408ac8:	cmp	w8, w9
  408acc:	cset	w0, gt
  408ad0:	ret
  408ad4:	mov	w0, wzr
  408ad8:	ret
  408adc:	ldr	w8, [x0, #280]
  408ae0:	cbz	w8, 408b38 <printf@plt+0x6dc8>
  408ae4:	ldr	w9, [x0, #340]
  408ae8:	ldr	w10, [x1, #76]
  408aec:	cmp	w9, w10
  408af0:	b.le	408b38 <printf@plt+0x6dc8>
  408af4:	adrp	x10, 438000 <stderr@@GLIBC_2.17+0x2168>
  408af8:	ldr	w10, [x10, #2744]
  408afc:	mov	w11, #0x8e39                	// #36409
  408b00:	movk	w11, #0x38e3, lsl #16
  408b04:	ldr	w12, [x1, #84]
  408b08:	mul	w10, w8, w10
  408b0c:	smull	x10, w10, w11
  408b10:	lsr	x11, x10, #63
  408b14:	asr	x10, x10, #36
  408b18:	add	w10, w10, w11
  408b1c:	sub	w9, w9, w10
  408b20:	cmp	w9, w12
  408b24:	b.ge	408b38 <printf@plt+0x6dc8>  // b.tcont
  408b28:	ldr	w9, [x1, #8]
  408b2c:	cmp	w8, w9
  408b30:	cset	w0, gt
  408b34:	ret
  408b38:	mov	w0, wzr
  408b3c:	ret
  408b40:	ldr	w8, [x0, #280]
  408b44:	cbz	w8, 408b9c <printf@plt+0x6e2c>
  408b48:	ldr	w10, [x1, #76]
  408b4c:	ldr	w9, [x0, #340]
  408b50:	cmp	w10, w9
  408b54:	b.ge	408b9c <printf@plt+0x6e2c>  // b.tcont
  408b58:	adrp	x10, 438000 <stderr@@GLIBC_2.17+0x2168>
  408b5c:	ldr	w10, [x10, #2744]
  408b60:	mov	w11, #0x8e39                	// #36409
  408b64:	movk	w11, #0x38e3, lsl #16
  408b68:	ldr	w12, [x1, #84]
  408b6c:	mul	w10, w8, w10
  408b70:	smull	x10, w10, w11
  408b74:	lsr	x11, x10, #63
  408b78:	asr	x10, x10, #36
  408b7c:	add	w10, w10, w11
  408b80:	sub	w9, w9, w10
  408b84:	cmp	w9, w12
  408b88:	b.le	408b9c <printf@plt+0x6e2c>
  408b8c:	ldr	w9, [x1, #8]
  408b90:	cmp	w8, w9
  408b94:	cset	w0, lt  // lt = tstop
  408b98:	ret
  408b9c:	mov	w0, wzr
  408ba0:	ret
  408ba4:	ldr	w8, [x0, #280]
  408ba8:	cbz	w8, 408c00 <printf@plt+0x6e90>
  408bac:	ldr	w10, [x1, #76]
  408bb0:	ldr	w9, [x0, #340]
  408bb4:	cmp	w10, w9
  408bb8:	b.le	408c00 <printf@plt+0x6e90>
  408bbc:	adrp	x10, 438000 <stderr@@GLIBC_2.17+0x2168>
  408bc0:	ldr	w10, [x10, #2744]
  408bc4:	mov	w11, #0x8e39                	// #36409
  408bc8:	movk	w11, #0x38e3, lsl #16
  408bcc:	ldr	w12, [x1, #84]
  408bd0:	mul	w10, w8, w10
  408bd4:	smull	x10, w10, w11
  408bd8:	lsr	x11, x10, #63
  408bdc:	asr	x10, x10, #36
  408be0:	add	w10, w10, w11
  408be4:	sub	w9, w9, w10
  408be8:	cmp	w9, w12
  408bec:	b.ge	408c00 <printf@plt+0x6e90>  // b.tcont
  408bf0:	ldr	w9, [x1, #8]
  408bf4:	cmp	w8, w9
  408bf8:	cset	w0, lt  // lt = tstop
  408bfc:	ret
  408c00:	mov	w0, wzr
  408c04:	ret
  408c08:	ldr	w8, [x1, #4]
  408c0c:	str	w8, [x0, #352]
  408c10:	ret
  408c14:	sub	sp, sp, #0x40
  408c18:	stp	x29, x30, [sp, #16]
  408c1c:	str	x21, [sp, #32]
  408c20:	stp	x20, x19, [sp, #48]
  408c24:	add	x29, sp, #0x10
  408c28:	sub	w8, w1, #0x43
  408c2c:	cmp	w8, #0x3b
  408c30:	b.hi	408cf8 <printf@plt+0x6f88>  // b.pmore
  408c34:	mov	x10, #0x2005                	// #8197
  408c38:	movk	x10, #0x4000, lsl #16
  408c3c:	mov	w9, #0x1                   	// #1
  408c40:	movk	x10, #0x220d, lsl #32
  408c44:	lsl	x9, x9, x8
  408c48:	movk	x10, #0x800, lsl #48
  408c4c:	tst	x9, x10
  408c50:	b.eq	408c68 <printf@plt+0x6ef8>  // b.none
  408c54:	ldp	x20, x19, [sp, #48]
  408c58:	ldr	x21, [sp, #32]
  408c5c:	ldp	x29, x30, [sp, #16]
  408c60:	add	sp, sp, #0x40
  408c64:	ret
  408c68:	mov	x19, x0
  408c6c:	cmp	x8, #0x3
  408c70:	b.eq	408ca8 <printf@plt+0x6f38>  // b.none
  408c74:	cmp	x8, #0x31
  408c78:	b.ne	408cf8 <printf@plt+0x6f88>  // b.any
  408c7c:	cbz	w3, 408d20 <printf@plt+0x6fb0>
  408c80:	sub	w8, w3, #0x1
  408c84:	cmp	w8, #0x2
  408c88:	b.cc	408d2c <printf@plt+0x6fbc>  // b.lo, b.ul, b.last
  408c8c:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  408c90:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  408c94:	add	x1, x1, #0xa90
  408c98:	add	x0, x0, #0x8a
  408c9c:	mov	x2, x1
  408ca0:	mov	x3, x1
  408ca4:	b	408d18 <printf@plt+0x6fa8>
  408ca8:	ldr	x21, [x19, #616]
  408cac:	mov	x20, x4
  408cb0:	cbz	x21, 408cc4 <printf@plt+0x6f54>
  408cb4:	mov	x0, x21
  408cb8:	bl	411950 <printf@plt+0xfbe0>
  408cbc:	mov	x0, x21
  408cc0:	bl	417e34 <_ZdlPv@@Base>
  408cc4:	mov	w0, #0x28                  	// #40
  408cc8:	bl	417db0 <_Znwm@@Base>
  408ccc:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  408cd0:	ldr	x1, [x8, #4072]
  408cd4:	mov	x21, x0
  408cd8:	bl	40bfe4 <printf@plt+0xa274>
  408cdc:	str	x21, [x19, #616]
  408ce0:	ldr	x8, [x20, #32]
  408ce4:	ldr	x9, [x8, #32]
  408ce8:	ldp	q1, q0, [x8]
  408cec:	str	x9, [x21, #32]
  408cf0:	stp	q1, q0, [x21]
  408cf4:	b	408c54 <printf@plt+0x6ee4>
  408cf8:	mov	x0, sp
  408cfc:	bl	4129d8 <printf@plt+0x10c68>
  408d00:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  408d04:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  408d08:	add	x2, x2, #0xa90
  408d0c:	add	x0, x0, #0xb1
  408d10:	mov	x1, sp
  408d14:	mov	x3, x2
  408d18:	bl	412c00 <printf@plt+0x10e90>
  408d1c:	b	408c54 <printf@plt+0x6ee4>
  408d20:	mov	w8, #0xffffffff            	// #-1
  408d24:	str	w8, [x19, #352]
  408d28:	b	408c54 <printf@plt+0x6ee4>
  408d2c:	ldr	w8, [x2]
  408d30:	str	w8, [x19, #352]
  408d34:	b	408c54 <printf@plt+0x6ee4>
  408d38:	stp	x29, x30, [sp, #-96]!
  408d3c:	stp	x28, x27, [sp, #16]
  408d40:	stp	x26, x25, [sp, #32]
  408d44:	stp	x24, x23, [sp, #48]
  408d48:	stp	x22, x21, [sp, #64]
  408d4c:	stp	x20, x19, [sp, #80]
  408d50:	mov	x29, sp
  408d54:	mov	x19, x0
  408d58:	bl	4111fc <printf@plt+0xf48c>
  408d5c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x21b4>
  408d60:	add	x27, x19, #0x38
  408d64:	add	x8, x8, #0xad8
  408d68:	mov	x25, x19
  408d6c:	mov	x0, x27
  408d70:	str	x8, [x25], #80
  408d74:	bl	402354 <printf@plt+0x5e4>
  408d78:	mov	w2, #0x3c                  	// #60
  408d7c:	mov	x0, x25
  408d80:	mov	x1, xzr
  408d84:	bl	40ea44 <printf@plt+0xccd4>
  408d88:	add	x20, x19, #0xa0
  408d8c:	str	wzr, [x19, #148]
  408d90:	mov	x0, x20
  408d94:	bl	418880 <_ZdlPvm@@Base+0xa34>
  408d98:	add	x21, x19, #0xc8
  408d9c:	mov	x0, x21
  408da0:	bl	402510 <printf@plt+0x7a0>
  408da4:	add	x22, x19, #0x110
  408da8:	mov	x0, x22
  408dac:	str	xzr, [x19, #264]
  408db0:	bl	402510 <printf@plt+0x7a0>
  408db4:	mov	x8, #0xffffffffffffffff    	// #-1
  408db8:	mov	w9, #0xffffffff            	// #-1
  408dbc:	add	x23, x19, #0x180
  408dc0:	str	xzr, [x19, #368]
  408dc4:	str	wzr, [x19, #376]
  408dc8:	str	x8, [x19, #336]
  408dcc:	str	w9, [x19, #344]
  408dd0:	str	w9, [x19, #352]
  408dd4:	mov	x0, x23
  408dd8:	bl	4040ac <printf@plt+0x233c>
  408ddc:	add	x24, x19, #0x1a0
  408de0:	mov	x0, x24
  408de4:	bl	4040e4 <printf@plt+0x2374>
  408de8:	mov	x8, #0x1ffffffff           	// #8589934591
  408dec:	str	x8, [x19, #512]
  408df0:	mov	w8, #0x64                  	// #100
  408df4:	str	w8, [x19, #520]
  408df8:	add	x8, x19, #0x228
  408dfc:	movi	v0.2d, #0x0
  408e00:	str	q0, [x8]
  408e04:	mov	x8, #0x3                   	// #3
  408e08:	movk	x8, #0x1, lsl #32
  408e0c:	str	x8, [x19, #568]
  408e10:	mov	w8, #0xffffffff            	// #-1
  408e14:	str	w8, [x19, #576]
  408e18:	add	x8, x19, #0x244
  408e1c:	str	xzr, [x19, #544]
  408e20:	str	q0, [x8]
  408e24:	str	wzr, [x8, #16]
  408e28:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408e2c:	ldr	w8, [x8, #3812]
  408e30:	str	wzr, [x19, #608]
  408e34:	add	x26, x19, #0x2a0
  408e38:	mov	x0, x26
  408e3c:	str	w8, [x19, #600]
  408e40:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408e44:	ldr	x8, [x8, #3816]
  408e48:	stp	q0, q0, [x19, #624]
  408e4c:	str	q0, [x19, #656]
  408e50:	str	x8, [x19, #616]
  408e54:	bl	404430 <printf@plt+0x26c0>
  408e58:	mov	w3, #0x1                   	// #1
  408e5c:	mov	x0, xzr
  408e60:	mov	x1, xzr
  408e64:	mov	x2, xzr
  408e68:	bl	419a30 <_ZdlPvm@@Base+0x1be4>
  408e6c:	mov	x1, x0
  408e70:	mov	x0, x27
  408e74:	bl	402398 <printf@plt+0x628>
  408e78:	mov	x0, x27
  408e7c:	bl	402360 <printf@plt+0x5f0>
  408e80:	mov	x1, x0
  408e84:	mov	x0, x25
  408e88:	bl	40ea6c <printf@plt+0xccfc>
  408e8c:	adrp	x27, 434000 <_Znam@GLIBCXX_3.4>
  408e90:	ldr	w8, [x27, #600]
  408e94:	cmp	w8, #0x18
  408e98:	b.eq	408eb8 <printf@plt+0x7148>  // b.none
  408e9c:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  408ea0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  408ea4:	add	x1, x1, #0xa90
  408ea8:	add	x0, x0, #0xd3
  408eac:	mov	x2, x1
  408eb0:	mov	x3, x1
  408eb4:	bl	412c94 <printf@plt+0x10f24>
  408eb8:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  408ebc:	ldr	w8, [x8, #604]
  408ec0:	cmp	w8, #0x28
  408ec4:	b.eq	408ee4 <printf@plt+0x7174>  // b.none
  408ec8:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  408ecc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  408ed0:	add	x1, x1, #0xa90
  408ed4:	add	x0, x0, #0xf4
  408ed8:	mov	x2, x1
  408edc:	mov	x3, x1
  408ee0:	bl	412c94 <printf@plt+0x10f24>
  408ee4:	adrp	x28, 438000 <stderr@@GLIBC_2.17+0x2168>
  408ee8:	ldr	w8, [x28, #2744]
  408eec:	mov	w9, #0xcccd                	// #52429
  408ef0:	mov	w10, #0x9998                	// #39320
  408ef4:	movk	w9, #0xcccc, lsl #16
  408ef8:	movk	w10, #0x1999, lsl #16
  408efc:	madd	w11, w8, w9, w10
  408f00:	ror	w11, w11, #1
  408f04:	cmp	w11, w10
  408f08:	b.ls	408f14 <printf@plt+0x71a4>  // b.plast
  408f0c:	mov	w1, wzr
  408f10:	b	408f4c <printf@plt+0x71dc>
  408f14:	mov	w11, #0x6667                	// #26215
  408f18:	mov	w12, #0x9999                	// #39321
  408f1c:	mov	w1, wzr
  408f20:	movk	w11, #0x6666, lsl #16
  408f24:	movk	w12, #0x1999, lsl #16
  408f28:	smull	x8, w8, w11
  408f2c:	lsr	x13, x8, #63
  408f30:	asr	x8, x8, #34
  408f34:	add	w8, w8, w13
  408f38:	madd	w13, w8, w9, w10
  408f3c:	ror	w13, w13, #1
  408f40:	cmp	w13, w12
  408f44:	add	w1, w1, #0x1
  408f48:	b.cc	408f28 <printf@plt+0x71b8>  // b.lo, b.ul, b.last
  408f4c:	str	w8, [x19, #128]
  408f50:	mov	x0, x25
  408f54:	bl	40ef08 <printf@plt+0xd198>
  408f58:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  408f5c:	add	x0, x0, #0x113
  408f60:	bl	417b7c <printf@plt+0x15e0c>
  408f64:	str	x0, [x19, #136]
  408f68:	ldr	w8, [x27, #600]
  408f6c:	mov	w10, #0xd                   	// #13
  408f70:	str	w8, [x19, #144]
  408f74:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  408f78:	ldr	w9, [x8, #2756]
  408f7c:	str	w9, [x19, #152]
  408f80:	ldr	w8, [x28, #2744]
  408f84:	mul	w10, w8, w10
  408f88:	cmp	w10, #0x0
  408f8c:	cinc	w10, w10, lt  // lt = tstop
  408f90:	asr	w10, w10, #1
  408f94:	str	w10, [x19, #580]
  408f98:	cbnz	w9, 408fa8 <printf@plt+0x7238>
  408f9c:	mov	w9, #0xb                   	// #11
  408fa0:	mul	w8, w8, w9
  408fa4:	str	w8, [x19, #152]
  408fa8:	mov	w0, #0x28                  	// #40
  408fac:	bl	417db0 <_Znwm@@Base>
  408fb0:	mov	x25, x0
  408fb4:	bl	403858 <printf@plt+0x1ae8>
  408fb8:	str	x25, [x19, #528]
  408fbc:	ldp	x20, x19, [sp, #80]
  408fc0:	ldp	x22, x21, [sp, #64]
  408fc4:	ldp	x24, x23, [sp, #48]
  408fc8:	ldp	x26, x25, [sp, #32]
  408fcc:	ldp	x28, x27, [sp, #16]
  408fd0:	ldp	x29, x30, [sp], #96
  408fd4:	ret
  408fd8:	mov	x25, x0
  408fdc:	b	409008 <printf@plt+0x7298>
  408fe0:	mov	x25, x0
  408fe4:	b	409010 <printf@plt+0x72a0>
  408fe8:	mov	x25, x0
  408fec:	b	409028 <printf@plt+0x72b8>
  408ff0:	b	408ff4 <printf@plt+0x7284>
  408ff4:	mov	x25, x0
  408ff8:	mov	x0, x26
  408ffc:	bl	40446c <printf@plt+0x26fc>
  409000:	mov	x0, x24
  409004:	bl	404164 <printf@plt+0x23f4>
  409008:	mov	x0, x23
  40900c:	bl	4040cc <printf@plt+0x235c>
  409010:	mov	x0, x22
  409014:	bl	40c000 <printf@plt+0xa290>
  409018:	mov	x0, x21
  40901c:	bl	40c000 <printf@plt+0xa290>
  409020:	mov	x0, x20
  409024:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  409028:	mov	x0, x19
  40902c:	bl	411214 <printf@plt+0xf4a4>
  409030:	mov	x0, x25
  409034:	bl	401ce0 <_Unwind_Resume@plt>
  409038:	stp	x29, x30, [sp, #-48]!
  40903c:	stp	x22, x21, [sp, #16]
  409040:	stp	x20, x19, [sp, #32]
  409044:	mov	x29, sp
  409048:	mov	x19, x0
  40904c:	ldr	x0, [x0, #200]
  409050:	cbz	x0, 409104 <printf@plt+0x7394>
  409054:	mov	x22, x2
  409058:	mov	x21, x1
  40905c:	bl	41395c <printf@plt+0x11bec>
  409060:	mov	w20, w0
  409064:	mov	x0, x22
  409068:	bl	40c1a8 <printf@plt+0xa438>
  40906c:	ldr	x8, [x19, #200]
  409070:	cbz	w0, 4090a4 <printf@plt+0x7334>
  409074:	mov	x0, x8
  409078:	mov	x1, x21
  40907c:	bl	4135c4 <printf@plt+0x11854>
  409080:	cbz	w0, 4090b8 <printf@plt+0x7348>
  409084:	ldr	x0, [x19, #200]
  409088:	mov	x1, x21
  40908c:	bl	41395c <printf@plt+0x11bec>
  409090:	bl	409114 <printf@plt+0x73a4>
  409094:	mov	x21, x0
  409098:	cmp	w20, #0x80
  40909c:	b.cs	4090c4 <printf@plt+0x7354>  // b.hs, b.nlast
  4090a0:	b	4090d8 <printf@plt+0x7368>
  4090a4:	mov	x0, x8
  4090a8:	mov	x1, x22
  4090ac:	bl	403f34 <printf@plt+0x21c4>
  4090b0:	mov	x21, x0
  4090b4:	b	4090d8 <printf@plt+0x7368>
  4090b8:	mov	x21, xzr
  4090bc:	cmp	w20, #0x80
  4090c0:	b.cc	4090d8 <printf@plt+0x7368>  // b.lo, b.ul, b.last
  4090c4:	cbnz	x21, 4090d8 <printf@plt+0x7368>
  4090c8:	mov	w0, w20
  4090cc:	bl	409d98 <printf@plt+0x8028>
  4090d0:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x1168>
  4090d4:	add	x21, x21, #0xef5
  4090d8:	add	x22, x19, #0xa0
  4090dc:	mov	x0, x22
  4090e0:	bl	40bff8 <printf@plt+0xa288>
  4090e4:	str	w0, [x19, #264]
  4090e8:	mov	x0, x22
  4090ec:	cbz	x21, 4090fc <printf@plt+0x738c>
  4090f0:	mov	x1, x21
  4090f4:	bl	418cbc <_ZdlPvm@@Base+0xe70>
  4090f8:	b	409104 <printf@plt+0x7394>
  4090fc:	mov	w1, w20
  409100:	bl	40c15c <printf@plt+0xa3ec>
  409104:	ldp	x20, x19, [sp, #32]
  409108:	ldp	x22, x21, [sp, #16]
  40910c:	ldp	x29, x30, [sp], #48
  409110:	ret
  409114:	mov	w8, w0
  409118:	cmp	w0, #0x7f
  40911c:	b.hi	409150 <printf@plt+0x73e0>  // b.pmore
  409120:	sub	w8, w8, #0x22
  409124:	cmp	w8, #0x1c
  409128:	b.hi	4091d4 <printf@plt+0x7464>  // b.pmore
  40912c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x21b4>
  409130:	add	x9, x9, #0x9c0
  409134:	adr	x10, 40914c <printf@plt+0x73dc>
  409138:	ldrb	w11, [x9, x8]
  40913c:	add	x10, x10, x11, lsl #2
  409140:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409144:	add	x0, x0, #0xbb7
  409148:	br	x10
  40914c:	ret
  409150:	mov	w9, #0x2012                	// #8210
  409154:	cmp	w8, w9
  409158:	b.gt	409194 <printf@plt+0x7424>
  40915c:	sub	w9, w8, #0xa0
  409160:	cmp	w9, #0x336
  409164:	b.hi	409d78 <printf@plt+0x8008>  // b.pmore
  409168:	adrp	x10, 419000 <_ZdlPvm@@Base+0x11b4>
  40916c:	add	x10, x10, #0xd98
  409170:	adr	x11, 40914c <printf@plt+0x73dc>
  409174:	ldrh	w12, [x10, x9, lsl #1]
  409178:	add	x11, x11, x12, lsl #2
  40917c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409180:	add	x0, x0, #0xbce
  409184:	br	x11
  409188:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40918c:	add	x0, x0, #0xbd5
  409190:	ret
  409194:	mov	w9, #0x2307                	// #8967
  409198:	cmp	w8, w9
  40919c:	b.gt	409200 <printf@plt+0x7490>
  4091a0:	mov	w9, #0xffffdfed            	// #-8211
  4091a4:	add	w9, w8, w9
  4091a8:	cmp	w9, #0x2b2
  4091ac:	b.hi	409d78 <printf@plt+0x8008>  // b.pmore
  4091b0:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x21b4>
  4091b4:	add	x10, x10, #0x406
  4091b8:	adr	x11, 4091c8 <printf@plt+0x7458>
  4091bc:	ldrh	w12, [x10, x9, lsl #1]
  4091c0:	add	x11, x11, x12, lsl #2
  4091c4:	br	x11
  4091c8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4091cc:	add	x0, x0, #0x6d
  4091d0:	ret
  4091d4:	mov	x0, xzr
  4091d8:	ret
  4091dc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4091e0:	add	x0, x0, #0xbbe
  4091e4:	ret
  4091e8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4091ec:	add	x0, x0, #0xbc4
  4091f0:	ret
  4091f4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4091f8:	add	x0, x0, #0xbc9
  4091fc:	ret
  409200:	mov	w9, #0x265f                	// #9823
  409204:	cmp	w8, w9
  409208:	b.le	409240 <printf@plt+0x74d0>
  40920c:	mov	w9, #0xffffd9a0            	// #-9824
  409210:	add	w9, w8, w9
  409214:	cmp	w9, #0x6
  409218:	b.hi	409274 <printf@plt+0x7504>  // b.pmore
  40921c:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x21b4>
  409220:	add	x10, x10, #0x9b2
  409224:	adr	x11, 409234 <printf@plt+0x74c4>
  409228:	ldrh	w12, [x10, x9, lsl #1]
  40922c:	add	x11, x11, x12, lsl #2
  409230:	br	x11
  409234:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409238:	add	x0, x0, #0x2b7
  40923c:	ret
  409240:	mov	w9, #0xffffdcf8            	// #-8968
  409244:	add	w9, w8, w9
  409248:	cmp	w9, #0x22
  40924c:	b.hi	409d24 <printf@plt+0x7fb4>  // b.pmore
  409250:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x21b4>
  409254:	add	x10, x10, #0x96c
  409258:	adr	x11, 409268 <printf@plt+0x74f8>
  40925c:	ldrh	w12, [x10, x9, lsl #1]
  409260:	add	x11, x11, x12, lsl #2
  409264:	br	x11
  409268:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40926c:	add	x0, x0, #0x281
  409270:	ret
  409274:	mov	w9, #0x27e8                	// #10216
  409278:	cmp	w8, w9
  40927c:	b.eq	4092bc <printf@plt+0x754c>  // b.none
  409280:	mov	w9, #0x27e9                	// #10217
  409284:	cmp	w8, w9
  409288:	b.ne	409d78 <printf@plt+0x8008>  // b.any
  40928c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409290:	add	x0, x0, #0x2aa
  409294:	ret
  409298:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40929c:	add	x0, x0, #0x2c0
  4092a0:	ret
  4092a4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4092a8:	add	x0, x0, #0x2c8
  4092ac:	ret
  4092b0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4092b4:	add	x0, x0, #0x2d1
  4092b8:	ret
  4092bc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4092c0:	add	x0, x0, #0x2a3
  4092c4:	ret
  4092c8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4092cc:	add	x0, x0, #0xbdd
  4092d0:	ret
  4092d4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4092d8:	add	x0, x0, #0xbe4
  4092dc:	ret
  4092e0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4092e4:	add	x0, x0, #0xbec
  4092e8:	ret
  4092ec:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4092f0:	add	x0, x0, #0xbf5
  4092f4:	ret
  4092f8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4092fc:	add	x0, x0, #0xbfb
  409300:	ret
  409304:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409308:	add	x0, x0, #0xc04
  40930c:	ret
  409310:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409314:	add	x0, x0, #0xc0b
  409318:	ret
  40931c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409320:	add	x0, x0, #0xc11
  409324:	ret
  409328:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40932c:	add	x0, x0, #0xc18
  409330:	ret
  409334:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409338:	add	x0, x0, #0xc1f
  40933c:	ret
  409340:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409344:	add	x0, x0, #0xc27
  409348:	ret
  40934c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409350:	add	x0, x0, #0xc2d
  409354:	ret
  409358:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40935c:	add	x0, x0, #0xc33
  409360:	ret
  409364:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409368:	add	x0, x0, #0xc3a
  40936c:	ret
  409370:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409374:	add	x0, x0, #0xc40
  409378:	ret
  40937c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409380:	add	x0, x0, #0xc49
  409384:	ret
  409388:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40938c:	add	x0, x0, #0xc50
  409390:	ret
  409394:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409398:	add	x0, x0, #0xc57
  40939c:	ret
  4093a0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4093a4:	add	x0, x0, #0xc5f
  4093a8:	ret
  4093ac:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4093b0:	add	x0, x0, #0xc67
  4093b4:	ret
  4093b8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4093bc:	add	x0, x0, #0xc6e
  4093c0:	ret
  4093c4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4093c8:	add	x0, x0, #0xc77
  4093cc:	ret
  4093d0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4093d4:	add	x0, x0, #0xc7f
  4093d8:	ret
  4093dc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4093e0:	add	x0, x0, #0xc86
  4093e4:	ret
  4093e8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4093ec:	add	x0, x0, #0xc8d
  4093f0:	ret
  4093f4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4093f8:	add	x0, x0, #0xc95
  4093fc:	ret
  409400:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409404:	add	x0, x0, #0xc9e
  409408:	ret
  40940c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409410:	add	x0, x0, #0xca7
  409414:	ret
  409418:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40941c:	add	x0, x0, #0xcb0
  409420:	ret
  409424:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409428:	add	x0, x0, #0xcb9
  40942c:	ret
  409430:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409434:	add	x0, x0, #0xcc2
  409438:	ret
  40943c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409440:	add	x0, x0, #0xccb
  409444:	ret
  409448:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40944c:	add	x0, x0, #0xcd3
  409450:	ret
  409454:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409458:	add	x0, x0, #0xcdc
  40945c:	ret
  409460:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409464:	add	x0, x0, #0xce3
  409468:	ret
  40946c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409470:	add	x0, x0, #0xceb
  409474:	ret
  409478:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40947c:	add	x0, x0, #0xcf3
  409480:	ret
  409484:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409488:	add	x0, x0, #0xcfc
  40948c:	ret
  409490:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409494:	add	x0, x0, #0xd05
  409498:	ret
  40949c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4094a0:	add	x0, x0, #0xd0e
  4094a4:	ret
  4094a8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4094ac:	add	x0, x0, #0xd16
  4094b0:	ret
  4094b4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4094b8:	add	x0, x0, #0xd1d
  4094bc:	ret
  4094c0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4094c4:	add	x0, x0, #0xd26
  4094c8:	ret
  4094cc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4094d0:	add	x0, x0, #0xd2f
  4094d4:	ret
  4094d8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4094dc:	add	x0, x0, #0xd37
  4094e0:	ret
  4094e4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4094e8:	add	x0, x0, #0xd3e
  4094ec:	ret
  4094f0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4094f4:	add	x0, x0, #0xd44
  4094f8:	ret
  4094fc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409500:	add	x0, x0, #0xd4d
  409504:	ret
  409508:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40950c:	add	x0, x0, #0xd56
  409510:	ret
  409514:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409518:	add	x0, x0, #0xd5f
  40951c:	ret
  409520:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409524:	add	x0, x0, #0xd67
  409528:	ret
  40952c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409530:	add	x0, x0, #0xd70
  409534:	ret
  409538:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40953c:	add	x0, x0, #0xd77
  409540:	ret
  409544:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409548:	add	x0, x0, #0xd7f
  40954c:	ret
  409550:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409554:	add	x0, x0, #0xd88
  409558:	ret
  40955c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409560:	add	x0, x0, #0xd91
  409564:	ret
  409568:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40956c:	add	x0, x0, #0xd9a
  409570:	ret
  409574:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409578:	add	x0, x0, #0xda2
  40957c:	ret
  409580:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409584:	add	x0, x0, #0xda9
  409588:	ret
  40958c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409590:	add	x0, x0, #0xdb2
  409594:	ret
  409598:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40959c:	add	x0, x0, #0xdba
  4095a0:	ret
  4095a4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4095a8:	add	x0, x0, #0xdc2
  4095ac:	ret
  4095b0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4095b4:	add	x0, x0, #0xdcb
  4095b8:	ret
  4095bc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4095c0:	add	x0, x0, #0xdd4
  4095c4:	ret
  4095c8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4095cc:	add	x0, x0, #0xddc
  4095d0:	ret
  4095d4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4095d8:	add	x0, x0, #0xde5
  4095dc:	ret
  4095e0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4095e4:	add	x0, x0, #0xdec
  4095e8:	ret
  4095ec:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4095f0:	add	x0, x0, #0xdf4
  4095f4:	ret
  4095f8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4095fc:	add	x0, x0, #0xdfc
  409600:	ret
  409604:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409608:	add	x0, x0, #0xe05
  40960c:	ret
  409610:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409614:	add	x0, x0, #0xe0e
  409618:	ret
  40961c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409620:	add	x0, x0, #0xe17
  409624:	ret
  409628:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40962c:	add	x0, x0, #0xe1f
  409630:	ret
  409634:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409638:	add	x0, x0, #0xe26
  40963c:	ret
  409640:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409644:	add	x0, x0, #0xe2f
  409648:	ret
  40964c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409650:	add	x0, x0, #0xe38
  409654:	ret
  409658:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40965c:	add	x0, x0, #0xe40
  409660:	ret
  409664:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409668:	add	x0, x0, #0xe47
  40966c:	ret
  409670:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409674:	add	x0, x0, #0xe4d
  409678:	ret
  40967c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409680:	add	x0, x0, #0xe56
  409684:	ret
  409688:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40968c:	add	x0, x0, #0xe5f
  409690:	ret
  409694:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409698:	add	x0, x0, #0xe68
  40969c:	ret
  4096a0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4096a4:	add	x0, x0, #0xe70
  4096a8:	ret
  4096ac:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4096b0:	add	x0, x0, #0xe79
  4096b4:	ret
  4096b8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4096bc:	add	x0, x0, #0xe80
  4096c0:	ret
  4096c4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4096c8:	add	x0, x0, #0xe89
  4096cc:	ret
  4096d0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4096d4:	add	x0, x0, #0xe92
  4096d8:	ret
  4096dc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4096e0:	add	x0, x0, #0xe9b
  4096e4:	ret
  4096e8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4096ec:	add	x0, x0, #0xea4
  4096f0:	ret
  4096f4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4096f8:	add	x0, x0, #0xeac
  4096fc:	ret
  409700:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409704:	add	x0, x0, #0xeb3
  409708:	ret
  40970c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409710:	add	x0, x0, #0xebc
  409714:	ret
  409718:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40971c:	add	x0, x0, #0xec4
  409720:	ret
  409724:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409728:	add	x0, x0, #0xecb
  40972c:	ret
  409730:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409734:	add	x0, x0, #0xed3
  409738:	ret
  40973c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409740:	add	x0, x0, #0xedb
  409744:	ret
  409748:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40974c:	add	x0, x0, #0xee4
  409750:	ret
  409754:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409758:	add	x0, x0, #0xeed
  40975c:	ret
  409760:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409764:	add	x0, x0, #0xef4
  409768:	ret
  40976c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409770:	add	x0, x0, #0xefb
  409774:	ret
  409778:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40977c:	add	x0, x0, #0xf03
  409780:	ret
  409784:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409788:	add	x0, x0, #0xf0a
  40978c:	ret
  409790:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409794:	add	x0, x0, #0xf12
  409798:	ret
  40979c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4097a0:	add	x0, x0, #0xf1a
  4097a4:	ret
  4097a8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4097ac:	add	x0, x0, #0xf24
  4097b0:	ret
  4097b4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4097b8:	add	x0, x0, #0xf2b
  4097bc:	ret
  4097c0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4097c4:	add	x0, x0, #0xf31
  4097c8:	ret
  4097cc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4097d0:	add	x0, x0, #0xf39
  4097d4:	ret
  4097d8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4097dc:	add	x0, x0, #0xf40
  4097e0:	ret
  4097e4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4097e8:	add	x0, x0, #0xf48
  4097ec:	ret
  4097f0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4097f4:	add	x0, x0, #0xf51
  4097f8:	ret
  4097fc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409800:	add	x0, x0, #0xf56
  409804:	ret
  409808:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40980c:	add	x0, x0, #0xf5b
  409810:	ret
  409814:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409818:	add	x0, x0, #0xf60
  40981c:	ret
  409820:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409824:	add	x0, x0, #0xf6a
  409828:	ret
  40982c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409830:	add	x0, x0, #0xf6f
  409834:	ret
  409838:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40983c:	add	x0, x0, #0xf75
  409840:	ret
  409844:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409848:	add	x0, x0, #0xf7d
  40984c:	ret
  409850:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409854:	add	x0, x0, #0xf83
  409858:	ret
  40985c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409860:	add	x0, x0, #0xf8d
  409864:	ret
  409868:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40986c:	add	x0, x0, #0xf93
  409870:	ret
  409874:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409878:	add	x0, x0, #0xf99
  40987c:	ret
  409880:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409884:	add	x0, x0, #0xf9f
  409888:	ret
  40988c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409890:	add	x0, x0, #0xfa7
  409894:	ret
  409898:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40989c:	add	x0, x0, #0xfaf
  4098a0:	ret
  4098a4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4098a8:	add	x0, x0, #0xfb6
  4098ac:	ret
  4098b0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4098b4:	add	x0, x0, #0xfbe
  4098b8:	ret
  4098bc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4098c0:	add	x0, x0, #0xfc6
  4098c4:	ret
  4098c8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4098cc:	add	x0, x0, #0xfd0
  4098d0:	ret
  4098d4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4098d8:	add	x0, x0, #0xfd7
  4098dc:	ret
  4098e0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4098e4:	add	x0, x0, #0xfdd
  4098e8:	ret
  4098ec:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4098f0:	add	x0, x0, #0xfe5
  4098f4:	ret
  4098f8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4098fc:	add	x0, x0, #0xfec
  409900:	ret
  409904:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409908:	add	x0, x0, #0xff4
  40990c:	ret
  409910:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  409914:	add	x0, x0, #0xffd
  409918:	ret
  40991c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409920:	add	x0, x0, #0x2
  409924:	ret
  409928:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40992c:	add	x0, x0, #0x7
  409930:	ret
  409934:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409938:	add	x0, x0, #0xc
  40993c:	ret
  409940:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409944:	add	x0, x0, #0x16
  409948:	ret
  40994c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409950:	add	x0, x0, #0x1b
  409954:	ret
  409958:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40995c:	add	x0, x0, #0x21
  409960:	ret
  409964:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409968:	add	x0, x0, #0x2a
  40996c:	ret
  409970:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409974:	add	x0, x0, #0x32
  409978:	ret
  40997c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409980:	add	x0, x0, #0x38
  409984:	ret
  409988:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40998c:	add	x0, x0, #0x42
  409990:	ret
  409994:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409998:	add	x0, x0, #0x48
  40999c:	ret
  4099a0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4099a4:	add	x0, x0, #0x4e
  4099a8:	ret
  4099ac:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4099b0:	add	x0, x0, #0x54
  4099b4:	ret
  4099b8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4099bc:	add	x0, x0, #0x5c
  4099c0:	ret
  4099c4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4099c8:	add	x0, x0, #0x67
  4099cc:	ret
  4099d0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4099d4:	add	x0, x0, #0x75
  4099d8:	ret
  4099dc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4099e0:	add	x0, x0, #0x7d
  4099e4:	ret
  4099e8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4099ec:	add	x0, x0, #0x85
  4099f0:	ret
  4099f4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4099f8:	add	x0, x0, #0x8d
  4099fc:	ret
  409a00:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409a04:	add	x0, x0, #0x95
  409a08:	ret
  409a0c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409a10:	add	x0, x0, #0x9d
  409a14:	ret
  409a18:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409a1c:	add	x0, x0, #0xa5
  409a20:	ret
  409a24:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409a28:	add	x0, x0, #0xad
  409a2c:	ret
  409a30:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409a34:	add	x0, x0, #0xb6
  409a38:	ret
  409a3c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409a40:	add	x0, x0, #0xbf
  409a44:	ret
  409a48:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409a4c:	add	x0, x0, #0xc6
  409a50:	ret
  409a54:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409a58:	add	x0, x0, #0xcf
  409a5c:	ret
  409a60:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409a64:	add	x0, x0, #0xd7
  409a68:	ret
  409a6c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409a70:	add	x0, x0, #0xdf
  409a74:	ret
  409a78:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409a7c:	add	x0, x0, #0xe8
  409a80:	ret
  409a84:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409a88:	add	x0, x0, #0xf1
  409a8c:	ret
  409a90:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409a94:	add	x0, x0, #0xf9
  409a98:	ret
  409a9c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409aa0:	add	x0, x0, #0x101
  409aa4:	ret
  409aa8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409aac:	add	x0, x0, #0x108
  409ab0:	ret
  409ab4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409ab8:	add	x0, x0, #0x110
  409abc:	ret
  409ac0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409ac4:	add	x0, x0, #0x119
  409ac8:	ret
  409acc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409ad0:	add	x0, x0, #0x120
  409ad4:	ret
  409ad8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409adc:	add	x0, x0, #0x128
  409ae0:	ret
  409ae4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409ae8:	add	x0, x0, #0x132
  409aec:	ret
  409af0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409af4:	add	x0, x0, #0x139
  409af8:	ret
  409afc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409b00:	add	x0, x0, #0x140
  409b04:	ret
  409b08:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409b0c:	add	x0, x0, #0x147
  409b10:	ret
  409b14:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409b18:	add	x0, x0, #0x14e
  409b1c:	ret
  409b20:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409b24:	add	x0, x0, #0x155
  409b28:	ret
  409b2c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409b30:	add	x0, x0, #0x15c
  409b34:	ret
  409b38:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409b3c:	add	x0, x0, #0x163
  409b40:	ret
  409b44:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409b48:	add	x0, x0, #0x16a
  409b4c:	ret
  409b50:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409b54:	add	x0, x0, #0x171
  409b58:	ret
  409b5c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409b60:	add	x0, x0, #0x178
  409b64:	ret
  409b68:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409b6c:	add	x0, x0, #0x181
  409b70:	ret
  409b74:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409b78:	add	x0, x0, #0x188
  409b7c:	ret
  409b80:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409b84:	add	x0, x0, #0x190
  409b88:	ret
  409b8c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409b90:	add	x0, x0, #0x198
  409b94:	ret
  409b98:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409b9c:	add	x0, x0, #0x1a0
  409ba0:	ret
  409ba4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409ba8:	add	x0, x0, #0x1a7
  409bac:	ret
  409bb0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409bb4:	add	x0, x0, #0x1af
  409bb8:	ret
  409bbc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409bc0:	add	x0, x0, #0x1b4
  409bc4:	ret
  409bc8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409bcc:	add	x0, x0, #0x1bb
  409bd0:	ret
  409bd4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409bd8:	add	x0, x0, #0x1c1
  409bdc:	ret
  409be0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409be4:	add	x0, x0, #0x1c9
  409be8:	ret
  409bec:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409bf0:	add	x0, x0, #0x1d2
  409bf4:	ret
  409bf8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409bfc:	add	x0, x0, #0x1da
  409c00:	ret
  409c04:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409c08:	add	x0, x0, #0x1e1
  409c0c:	ret
  409c10:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409c14:	add	x0, x0, #0x1e9
  409c18:	ret
  409c1c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409c20:	add	x0, x0, #0x1ef
  409c24:	ret
  409c28:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409c2c:	add	x0, x0, #0x1f5
  409c30:	ret
  409c34:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409c38:	add	x0, x0, #0x1fa
  409c3c:	ret
  409c40:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409c44:	add	x0, x0, #0x200
  409c48:	ret
  409c4c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409c50:	add	x0, x0, #0x206
  409c54:	ret
  409c58:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409c5c:	add	x0, x0, #0x20c
  409c60:	ret
  409c64:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409c68:	add	x0, x0, #0x215
  409c6c:	ret
  409c70:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409c74:	add	x0, x0, #0x21b
  409c78:	ret
  409c7c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409c80:	add	x0, x0, #0x222
  409c84:	ret
  409c88:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409c8c:	add	x0, x0, #0x22a
  409c90:	ret
  409c94:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409c98:	add	x0, x0, #0x22f
  409c9c:	ret
  409ca0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409ca4:	add	x0, x0, #0x237
  409ca8:	ret
  409cac:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409cb0:	add	x0, x0, #0x23c
  409cb4:	ret
  409cb8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409cbc:	add	x0, x0, #0x241
  409cc0:	ret
  409cc4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409cc8:	add	x0, x0, #0x247
  409ccc:	ret
  409cd0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409cd4:	add	x0, x0, #0x24d
  409cd8:	ret
  409cdc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409ce0:	add	x0, x0, #0x254
  409ce4:	ret
  409ce8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409cec:	add	x0, x0, #0x25b
  409cf0:	ret
  409cf4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409cf8:	add	x0, x0, #0x262
  409cfc:	ret
  409d00:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409d04:	add	x0, x0, #0x26a
  409d08:	ret
  409d0c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409d10:	add	x0, x0, #0x273
  409d14:	ret
  409d18:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409d1c:	add	x0, x0, #0x27a
  409d20:	ret
  409d24:	mov	w9, #0x25ca                	// #9674
  409d28:	cmp	w8, w9
  409d2c:	b.ne	409d78 <printf@plt+0x8008>  // b.any
  409d30:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409d34:	add	x0, x0, #0x2b1
  409d38:	ret
  409d3c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409d40:	add	x0, x0, #0x289
  409d44:	ret
  409d48:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409d4c:	add	x0, x0, #0x291
  409d50:	ret
  409d54:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409d58:	add	x0, x0, #0x29a
  409d5c:	ret
  409d60:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409d64:	add	x0, x0, #0x2a3
  409d68:	ret
  409d6c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  409d70:	add	x0, x0, #0x2aa
  409d74:	ret
  409d78:	stp	x29, x30, [sp, #-16]!
  409d7c:	mov	w0, w8
  409d80:	mov	x29, sp
  409d84:	bl	409d98 <printf@plt+0x8028>
  409d88:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x1168>
  409d8c:	add	x0, x0, #0xef5
  409d90:	ldp	x29, x30, [sp], #16
  409d94:	ret
  409d98:	stp	x29, x30, [sp, #-16]!
  409d9c:	mov	w2, w0
  409da0:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x1168>
  409da4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  409da8:	add	x0, x0, #0xef5
  409dac:	add	x1, x1, #0xbb1
  409db0:	mov	x29, sp
  409db4:	bl	401a80 <sprintf@plt>
  409db8:	ldp	x29, x30, [sp], #16
  409dbc:	ret
  409dc0:	sub	sp, sp, #0x40
  409dc4:	stp	x29, x30, [sp, #16]
  409dc8:	stp	x22, x21, [sp, #32]
  409dcc:	stp	x20, x19, [sp, #48]
  409dd0:	add	x29, sp, #0x10
  409dd4:	ldr	w8, [x0, #184]
  409dd8:	ldr	w9, [x3, #8]
  409ddc:	mov	w19, w4
  409de0:	mov	x20, x0
  409de4:	mov	x22, x1
  409de8:	subs	w10, w8, w9
  409dec:	b.ne	409e34 <printf@plt+0x80c4>  // b.any
  409df0:	mov	x0, sp
  409df4:	mov	x1, x2
  409df8:	bl	418924 <_ZdlPvm@@Base+0xad8>
  409dfc:	mov	x2, sp
  409e00:	mov	x0, x20
  409e04:	mov	x1, x22
  409e08:	bl	409038 <printf@plt+0x72c8>
  409e0c:	mov	x0, sp
  409e10:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  409e14:	ldr	w8, [x20, #184]
  409e18:	ldr	w9, [x20, #192]
  409e1c:	str	w8, [x20, #188]
  409e20:	add	w8, w8, w19
  409e24:	add	w8, w8, w9
  409e28:	mov	w0, #0x1                   	// #1
  409e2c:	str	w8, [x20, #184]
  409e30:	b	409ebc <printf@plt+0x814c>
  409e34:	mov	x21, x3
  409e38:	b.le	409e54 <printf@plt+0x80e4>
  409e3c:	ldr	w11, [x20, #188]
  409e40:	cmp	w11, w8
  409e44:	b.ge	409e54 <printf@plt+0x80e4>  // b.tcont
  409e48:	sub	w11, w9, w11
  409e4c:	cmp	w10, w11
  409e50:	b.lt	409df0 <printf@plt+0x8080>  // b.tstop
  409e54:	cmp	w8, w9
  409e58:	b.gt	409eb8 <printf@plt+0x8148>
  409e5c:	ldr	w10, [x20, #192]
  409e60:	cbz	w10, 409e70 <printf@plt+0x8100>
  409e64:	sub	w10, w8, w10
  409e68:	cmp	w10, w9
  409e6c:	b.eq	409eb8 <printf@plt+0x8148>  // b.none
  409e70:	ldr	w10, [x20, #144]
  409e74:	sub	w8, w9, w8
  409e78:	cmp	w8, w10
  409e7c:	b.ge	409eb8 <printf@plt+0x8148>  // b.tcont
  409e80:	mov	x0, sp
  409e84:	mov	x1, x2
  409e88:	bl	418924 <_ZdlPvm@@Base+0xad8>
  409e8c:	mov	x2, sp
  409e90:	mov	x0, x20
  409e94:	mov	x1, x22
  409e98:	bl	409038 <printf@plt+0x72c8>
  409e9c:	mov	x0, sp
  409ea0:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  409ea4:	ldr	w8, [x20, #184]
  409ea8:	str	w8, [x20, #188]
  409eac:	ldr	w8, [x21, #8]
  409eb0:	add	w8, w8, w19
  409eb4:	b	409e28 <printf@plt+0x80b8>
  409eb8:	mov	w0, wzr
  409ebc:	ldp	x20, x19, [sp, #48]
  409ec0:	ldp	x22, x21, [sp, #32]
  409ec4:	ldp	x29, x30, [sp, #16]
  409ec8:	add	sp, sp, #0x40
  409ecc:	ret
  409ed0:	b	409ed4 <printf@plt+0x8164>
  409ed4:	mov	x19, x0
  409ed8:	mov	x0, sp
  409edc:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  409ee0:	mov	x0, x19
  409ee4:	bl	401ce0 <_Unwind_Resume@plt>
  409ee8:	sub	sp, sp, #0x50
  409eec:	stp	x29, x30, [sp, #16]
  409ef0:	stp	x24, x23, [sp, #32]
  409ef4:	stp	x22, x21, [sp, #48]
  409ef8:	stp	x20, x19, [sp, #64]
  409efc:	add	x29, sp, #0x10
  409f00:	ldr	w8, [x3, #8]
  409f04:	ldr	w9, [x0, #184]
  409f08:	mov	w19, w4
  409f0c:	mov	x20, x3
  409f10:	mov	x23, x2
  409f14:	mov	x21, x0
  409f18:	cmp	w8, w9
  409f1c:	mov	x22, x1
  409f20:	b.lt	409f3c <printf@plt+0x81cc>  // b.tstop
  409f24:	ldr	w10, [x21, #192]
  409f28:	mov	w0, wzr
  409f2c:	cbz	w10, 409fc0 <printf@plt+0x8250>
  409f30:	sub	w9, w9, w10
  409f34:	cmp	w9, w8
  409f38:	b.ge	409fc0 <printf@plt+0x8250>  // b.tcont
  409f3c:	ldr	w1, [x21, #264]
  409f40:	ldr	w24, [x21, #268]
  409f44:	add	x0, x21, #0xa0
  409f48:	bl	4190ac <_ZdlPvm@@Base+0x1260>
  409f4c:	cbz	w24, 409f70 <printf@plt+0x8200>
  409f50:	mov	x0, sp
  409f54:	mov	x1, x23
  409f58:	bl	418924 <_ZdlPvm@@Base+0xad8>
  409f5c:	mov	x2, sp
  409f60:	mov	x0, x21
  409f64:	mov	x1, x22
  409f68:	bl	409038 <printf@plt+0x72c8>
  409f6c:	b	409fa8 <printf@plt+0x8238>
  409f70:	ldr	x1, [x21, #200]
  409f74:	bl	404e44 <printf@plt+0x30d4>
  409f78:	cbnz	w0, 409f84 <printf@plt+0x8214>
  409f7c:	mov	x0, x21
  409f80:	bl	404f48 <printf@plt+0x31d8>
  409f84:	mov	w8, #0x1                   	// #1
  409f88:	mov	x0, sp
  409f8c:	mov	x1, x23
  409f90:	str	w8, [x21, #268]
  409f94:	bl	418924 <_ZdlPvm@@Base+0xad8>
  409f98:	mov	x2, sp
  409f9c:	mov	x0, x21
  409fa0:	mov	x1, x22
  409fa4:	bl	409038 <printf@plt+0x72c8>
  409fa8:	mov	x0, sp
  409fac:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  409fb0:	ldr	w8, [x20, #8]
  409fb4:	mov	w0, #0x1                   	// #1
  409fb8:	add	w8, w8, w19
  409fbc:	str	w8, [x21, #184]
  409fc0:	ldp	x20, x19, [sp, #64]
  409fc4:	ldp	x22, x21, [sp, #48]
  409fc8:	ldp	x24, x23, [sp, #32]
  409fcc:	ldp	x29, x30, [sp, #16]
  409fd0:	add	sp, sp, #0x50
  409fd4:	ret
  409fd8:	b	409fdc <printf@plt+0x826c>
  409fdc:	mov	x19, x0
  409fe0:	mov	x0, sp
  409fe4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  409fe8:	mov	x0, x19
  409fec:	bl	401ce0 <_Unwind_Resume@plt>
  409ff0:	sub	sp, sp, #0xc0
  409ff4:	stp	x29, x30, [sp, #128]
  409ff8:	stp	x24, x23, [sp, #144]
  409ffc:	stp	x22, x21, [sp, #160]
  40a000:	stp	x20, x19, [sp, #176]
  40a004:	add	x29, sp, #0x80
  40a008:	ldr	x9, [x3, #24]
  40a00c:	mov	x20, x3
  40a010:	mov	x23, x5
  40a014:	mov	w21, w4
  40a018:	mov	x8, x2
  40a01c:	ldr	w3, [x3, #16]
  40a020:	ldr	w4, [x20, #20]
  40a024:	ldr	x10, [x9, #32]
  40a028:	ldp	q0, q1, [x9]
  40a02c:	ldp	w5, w2, [x20]
  40a030:	mov	x22, x1
  40a034:	mov	x19, x0
  40a038:	add	x0, sp, #0x40
  40a03c:	add	x6, sp, #0x10
  40a040:	mov	x1, x8
  40a044:	str	x10, [sp, #48]
  40a048:	stp	q0, q1, [sp, #16]
  40a04c:	bl	402530 <printf@plt+0x7c0>
  40a050:	add	x0, sp, #0x10
  40a054:	bl	411950 <printf@plt+0xfbe0>
  40a058:	ldr	w1, [sp, #84]
  40a05c:	cbz	w1, 40a094 <printf@plt+0x8324>
  40a060:	add	w8, w1, #0x50
  40a064:	cmp	w8, #0xa1
  40a068:	b.cc	40a094 <printf@plt+0x8324>  // b.lo, b.ul, b.last
  40a06c:	mov	x0, sp
  40a070:	bl	4129b8 <printf@plt+0x10c48>
  40a074:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  40a078:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a07c:	add	x2, x2, #0xa90
  40a080:	add	x0, x0, #0x119
  40a084:	mov	x1, sp
  40a088:	mov	x3, x2
  40a08c:	bl	412c00 <printf@plt+0x10e90>
  40a090:	str	wzr, [sp, #84]
  40a094:	add	x0, x19, #0xa0
  40a098:	bl	40c1a8 <printf@plt+0xa438>
  40a09c:	cbz	w0, 40a134 <printf@plt+0x83c4>
  40a0a0:	mov	x0, x19
  40a0a4:	bl	404f48 <printf@plt+0x31d8>
  40a0a8:	mov	x24, x19
  40a0ac:	ldr	x8, [x24, #200]!
  40a0b0:	cbnz	x8, 40a0c4 <printf@plt+0x8354>
  40a0b4:	ldp	q1, q0, [sp, #96]
  40a0b8:	ldp	q3, q2, [sp, #64]
  40a0bc:	stp	q1, q0, [x24, #32]
  40a0c0:	stp	q3, q2, [x24]
  40a0c4:	mov	x0, sp
  40a0c8:	mov	x1, x23
  40a0cc:	bl	418924 <_ZdlPvm@@Base+0xad8>
  40a0d0:	mov	x2, sp
  40a0d4:	mov	x0, x19
  40a0d8:	mov	x1, x22
  40a0dc:	bl	409038 <printf@plt+0x72c8>
  40a0e0:	mov	x0, sp
  40a0e4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40a0e8:	ldr	w8, [x20, #8]
  40a0ec:	add	w9, w8, w21
  40a0f0:	str	w8, [x19, #176]
  40a0f4:	stp	w9, w8, [x19, #184]
  40a0f8:	ldr	w8, [x20, #12]
  40a0fc:	str	w8, [x19, #180]
  40a100:	ldp	q1, q0, [sp, #96]
  40a104:	ldp	q3, q2, [sp, #64]
  40a108:	stp	q1, q0, [x24, #32]
  40a10c:	stp	q3, q2, [x24]
  40a110:	str	wzr, [x19, #192]
  40a114:	add	x0, sp, #0x40
  40a118:	bl	40c000 <printf@plt+0xa290>
  40a11c:	ldp	x20, x19, [sp, #176]
  40a120:	ldp	x22, x21, [sp, #160]
  40a124:	ldp	x24, x23, [sp, #144]
  40a128:	ldp	x29, x30, [sp, #128]
  40a12c:	add	sp, sp, #0xc0
  40a130:	ret
  40a134:	add	x1, x19, #0xc8
  40a138:	add	x0, sp, #0x40
  40a13c:	bl	402554 <printf@plt+0x7e4>
  40a140:	cbz	w0, 40a0a0 <printf@plt+0x8330>
  40a144:	ldr	w8, [x19, #180]
  40a148:	ldr	w9, [x20, #12]
  40a14c:	cmp	w8, w9
  40a150:	b.ne	40a0a0 <printf@plt+0x8330>  // b.any
  40a154:	mov	x0, x19
  40a158:	mov	x1, x22
  40a15c:	mov	x2, x23
  40a160:	mov	x3, x20
  40a164:	mov	w4, w21
  40a168:	bl	409dc0 <printf@plt+0x8050>
  40a16c:	cbnz	w0, 40a114 <printf@plt+0x83a4>
  40a170:	mov	x0, x19
  40a174:	mov	x1, x22
  40a178:	mov	x2, x23
  40a17c:	mov	x3, x20
  40a180:	mov	w4, w21
  40a184:	bl	409ee8 <printf@plt+0x8178>
  40a188:	cbnz	w0, 40a114 <printf@plt+0x83a4>
  40a18c:	b	40a0a0 <printf@plt+0x8330>
  40a190:	mov	x19, x0
  40a194:	mov	x0, sp
  40a198:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40a19c:	b	40a1ac <printf@plt+0x843c>
  40a1a0:	b	40a1a8 <printf@plt+0x8438>
  40a1a4:	b	40a1a8 <printf@plt+0x8438>
  40a1a8:	mov	x19, x0
  40a1ac:	add	x0, sp, #0x40
  40a1b0:	bl	40c000 <printf@plt+0xa290>
  40a1b4:	mov	x0, x19
  40a1b8:	bl	401ce0 <_Unwind_Resume@plt>
  40a1bc:	sub	sp, sp, #0x70
  40a1c0:	stp	x29, x30, [sp, #32]
  40a1c4:	str	x25, [sp, #48]
  40a1c8:	stp	x24, x23, [sp, #64]
  40a1cc:	stp	x22, x21, [sp, #80]
  40a1d0:	stp	x20, x19, [sp, #96]
  40a1d4:	add	x29, sp, #0x20
  40a1d8:	cmp	w1, #0x0
  40a1dc:	mov	w8, #0xa0                  	// #160
  40a1e0:	csel	w24, w8, w1, lt  // lt = tstop
  40a1e4:	mov	x20, x0
  40a1e8:	mov	w0, w24
  40a1ec:	mov	x21, x3
  40a1f0:	mov	x19, x2
  40a1f4:	mov	w25, w1
  40a1f8:	bl	417b5c <printf@plt+0x15dec>
  40a1fc:	ldrsw	x1, [x19]
  40a200:	tbnz	w1, #31, 40a284 <printf@plt+0x8514>
  40a204:	ldr	w8, [x20, #24]
  40a208:	cmp	w1, w8
  40a20c:	b.ge	40a284 <printf@plt+0x8514>  // b.tcont
  40a210:	ldr	x8, [x20, #16]
  40a214:	ldr	x23, [x8, x1, lsl #3]
  40a218:	cbz	x23, 40a2c4 <printf@plt+0x8554>
  40a21c:	mov	x22, x0
  40a220:	mov	x0, x23
  40a224:	mov	x1, x22
  40a228:	bl	4135c4 <printf@plt+0x11854>
  40a22c:	cbz	w0, 40a2d8 <printf@plt+0x8568>
  40a230:	neg	w8, w25
  40a234:	and	w1, w8, w25, asr #31
  40a238:	cbnz	w1, 40a250 <printf@plt+0x84e0>
  40a23c:	ldr	w2, [x19, #4]
  40a240:	mov	x0, x23
  40a244:	mov	x1, x22
  40a248:	bl	4136d8 <printf@plt+0x11968>
  40a24c:	mov	w1, w0
  40a250:	bl	40a314 <printf@plt+0x85a4>
  40a254:	mov	w4, w0
  40a258:	cbz	x21, 40a260 <printf@plt+0x84f0>
  40a25c:	str	w4, [x21]
  40a260:	ldr	x8, [x20]
  40a264:	mov	x0, x20
  40a268:	mov	x1, x22
  40a26c:	mov	x2, x23
  40a270:	ldr	x8, [x8, #96]
  40a274:	mov	x3, x19
  40a278:	mov	x5, xzr
  40a27c:	blr	x8
  40a280:	b	40a2a8 <printf@plt+0x8538>
  40a284:	add	x0, sp, #0x10
  40a288:	bl	4129b8 <printf@plt+0x10c48>
  40a28c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a290:	add	x0, x0, #0x132
  40a294:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  40a298:	add	x2, x2, #0xa90
  40a29c:	add	x1, sp, #0x10
  40a2a0:	mov	x3, x2
  40a2a4:	bl	412c00 <printf@plt+0x10e90>
  40a2a8:	ldp	x20, x19, [sp, #96]
  40a2ac:	ldp	x22, x21, [sp, #80]
  40a2b0:	ldp	x24, x23, [sp, #64]
  40a2b4:	ldr	x25, [sp, #48]
  40a2b8:	ldp	x29, x30, [sp, #32]
  40a2bc:	add	sp, sp, #0x70
  40a2c0:	ret
  40a2c4:	add	x0, sp, #0x10
  40a2c8:	bl	4129b8 <printf@plt+0x10c48>
  40a2cc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a2d0:	add	x0, x0, #0x149
  40a2d4:	b	40a294 <printf@plt+0x8524>
  40a2d8:	mov	x0, x23
  40a2dc:	bl	413ea8 <printf@plt+0x12138>
  40a2e0:	mov	x1, x0
  40a2e4:	add	x0, sp, #0x10
  40a2e8:	bl	412990 <printf@plt+0x10c20>
  40a2ec:	mov	x0, sp
  40a2f0:	mov	w1, w24
  40a2f4:	bl	4129b8 <printf@plt+0x10c48>
  40a2f8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a2fc:	adrp	x3, 438000 <stderr@@GLIBC_2.17+0x2168>
  40a300:	add	x0, x0, #0x161
  40a304:	add	x3, x3, #0xa90
  40a308:	add	x1, sp, #0x10
  40a30c:	mov	x2, sp
  40a310:	b	40a2a4 <printf@plt+0x8534>
  40a314:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  40a318:	ldr	w8, [x8, #600]
  40a31c:	cmp	w8, #0x1
  40a320:	b.eq	40a340 <printf@plt+0x85d0>  // b.none
  40a324:	cmp	w8, #0x0
  40a328:	cinc	w9, w8, lt  // lt = tstop
  40a32c:	asr	w9, w9, #1
  40a330:	tbnz	w1, #31, 40a348 <printf@plt+0x85d8>
  40a334:	add	w9, w1, w9
  40a338:	sub	w9, w9, #0x1
  40a33c:	sdiv	w1, w9, w8
  40a340:	mul	w0, w1, w8
  40a344:	ret
  40a348:	mvn	w10, w1
  40a34c:	add	w9, w9, w10
  40a350:	sdiv	w9, w9, w8
  40a354:	neg	w1, w9
  40a358:	mul	w0, w1, w8
  40a35c:	ret
  40a360:	sub	sp, sp, #0x60
  40a364:	stp	x29, x30, [sp, #32]
  40a368:	stp	x24, x23, [sp, #48]
  40a36c:	stp	x22, x21, [sp, #64]
  40a370:	stp	x20, x19, [sp, #80]
  40a374:	add	x29, sp, #0x20
  40a378:	mov	x24, x0
  40a37c:	mov	x0, x1
  40a380:	mov	x22, x4
  40a384:	mov	x21, x3
  40a388:	mov	x23, x2
  40a38c:	mov	x19, x1
  40a390:	bl	417b7c <printf@plt+0x15e0c>
  40a394:	ldrsw	x1, [x23]
  40a398:	tbnz	w1, #31, 40a3ec <printf@plt+0x867c>
  40a39c:	ldr	w8, [x24, #24]
  40a3a0:	cmp	w1, w8
  40a3a4:	b.ge	40a3ec <printf@plt+0x867c>  // b.tcont
  40a3a8:	ldr	x8, [x24, #16]
  40a3ac:	mov	x20, x0
  40a3b0:	ldr	x0, [x8, x1, lsl #3]
  40a3b4:	str	x0, [x22]
  40a3b8:	cbz	x0, 40a430 <printf@plt+0x86c0>
  40a3bc:	mov	x1, x20
  40a3c0:	bl	4135c4 <printf@plt+0x11854>
  40a3c4:	cbz	w0, 40a444 <printf@plt+0x86d4>
  40a3c8:	ldr	x0, [x22]
  40a3cc:	ldr	w2, [x23, #4]
  40a3d0:	mov	x1, x20
  40a3d4:	bl	4136d8 <printf@plt+0x11968>
  40a3d8:	cbz	x21, 40a414 <printf@plt+0x86a4>
  40a3dc:	mov	w1, w0
  40a3e0:	bl	40a314 <printf@plt+0x85a4>
  40a3e4:	str	w0, [x21]
  40a3e8:	b	40a414 <printf@plt+0x86a4>
  40a3ec:	add	x0, sp, #0x10
  40a3f0:	bl	4129b8 <printf@plt+0x10c48>
  40a3f4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a3f8:	add	x0, x0, #0x132
  40a3fc:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  40a400:	add	x2, x2, #0xa90
  40a404:	add	x1, sp, #0x10
  40a408:	mov	x3, x2
  40a40c:	bl	412c00 <printf@plt+0x10e90>
  40a410:	mov	x20, xzr
  40a414:	mov	x0, x20
  40a418:	ldp	x20, x19, [sp, #80]
  40a41c:	ldp	x22, x21, [sp, #64]
  40a420:	ldp	x24, x23, [sp, #48]
  40a424:	ldp	x29, x30, [sp, #32]
  40a428:	add	sp, sp, #0x60
  40a42c:	ret
  40a430:	add	x0, sp, #0x10
  40a434:	bl	4129b8 <printf@plt+0x10c48>
  40a438:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a43c:	add	x0, x0, #0x149
  40a440:	b	40a3fc <printf@plt+0x868c>
  40a444:	ldrb	w8, [x19]
  40a448:	cbz	w8, 40a454 <printf@plt+0x86e4>
  40a44c:	ldrb	w8, [x19, #1]
  40a450:	cbz	w8, 40a480 <printf@plt+0x8710>
  40a454:	ldr	x0, [x22]
  40a458:	bl	413ea8 <printf@plt+0x12138>
  40a45c:	mov	x1, x0
  40a460:	add	x0, sp, #0x10
  40a464:	bl	412990 <printf@plt+0x10c20>
  40a468:	mov	x0, sp
  40a46c:	mov	x1, x19
  40a470:	bl	412990 <printf@plt+0x10c20>
  40a474:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a478:	add	x0, x0, #0x1c2
  40a47c:	b	40a4a8 <printf@plt+0x8738>
  40a480:	ldr	x0, [x22]
  40a484:	bl	413ea8 <printf@plt+0x12138>
  40a488:	mov	x1, x0
  40a48c:	add	x0, sp, #0x10
  40a490:	bl	412990 <printf@plt+0x10c20>
  40a494:	ldrb	w1, [x19]
  40a498:	mov	x0, sp
  40a49c:	bl	4129d8 <printf@plt+0x10c68>
  40a4a0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a4a4:	add	x0, x0, #0x192
  40a4a8:	adrp	x3, 438000 <stderr@@GLIBC_2.17+0x2168>
  40a4ac:	add	x3, x3, #0xa90
  40a4b0:	add	x1, sp, #0x10
  40a4b4:	mov	x2, sp
  40a4b8:	b	40a40c <printf@plt+0x869c>
  40a4bc:	stp	x29, x30, [sp, #-32]!
  40a4c0:	stp	x20, x19, [sp, #16]
  40a4c4:	mov	x29, sp
  40a4c8:	ldr	w8, [x0, #388]
  40a4cc:	mov	x19, x0
  40a4d0:	cbz	w8, 40a504 <printf@plt+0x8794>
  40a4d4:	cbz	w1, 40a51c <printf@plt+0x87ac>
  40a4d8:	add	x20, x19, #0x50
  40a4dc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a4e0:	add	x1, x1, #0x1f4
  40a4e4:	mov	x0, x20
  40a4e8:	bl	40ecc8 <printf@plt+0xcf58>
  40a4ec:	add	x1, x19, #0x190
  40a4f0:	mov	x0, x20
  40a4f4:	bl	40efc0 <printf@plt+0xd250>
  40a4f8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a4fc:	add	x1, x1, #0x222
  40a500:	b	40a56c <printf@plt+0x87fc>
  40a504:	cbz	w1, 40a57c <printf@plt+0x880c>
  40a508:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a50c:	add	x0, x19, #0x50
  40a510:	add	x1, x1, #0x21b
  40a514:	bl	40ecc8 <printf@plt+0xcf58>
  40a518:	b	40a578 <printf@plt+0x8808>
  40a51c:	ldr	w8, [x19, #392]
  40a520:	mov	w9, #0x1                   	// #1
  40a524:	str	w9, [x19, #384]
  40a528:	cbz	w8, 40a57c <printf@plt+0x880c>
  40a52c:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  40a530:	ldr	w8, [x8, #592]
  40a534:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a538:	adrp	x10, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a53c:	add	x20, x19, #0x50
  40a540:	add	x9, x9, #0x201
  40a544:	add	x10, x10, #0x1fc
  40a548:	cmp	w8, #0x0
  40a54c:	csel	x1, x10, x9, eq  // eq = none
  40a550:	mov	x0, x20
  40a554:	bl	40ecc8 <printf@plt+0xcf58>
  40a558:	add	x1, x19, #0x190
  40a55c:	mov	x0, x20
  40a560:	bl	40efc0 <printf@plt+0xd250>
  40a564:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a568:	add	x1, x1, #0x215
  40a56c:	mov	x0, x20
  40a570:	bl	40ecc8 <printf@plt+0xcf58>
  40a574:	bl	40ee08 <printf@plt+0xd098>
  40a578:	bl	40ee08 <printf@plt+0xd098>
  40a57c:	ldp	x20, x19, [sp, #16]
  40a580:	ldp	x29, x30, [sp], #32
  40a584:	ret
  40a588:	stp	x29, x30, [sp, #-32]!
  40a58c:	stp	x20, x19, [sp, #16]
  40a590:	mov	x29, sp
  40a594:	ldr	w8, [x0, #148]
  40a598:	mov	w9, #0xffffffff            	// #-1
  40a59c:	mov	w10, #0x20                  	// #32
  40a5a0:	mov	x11, #0xffffffffffffffff    	// #-1
  40a5a4:	add	w8, w8, #0x1
  40a5a8:	mov	x19, x0
  40a5ac:	str	w1, [x0, #376]
  40a5b0:	str	xzr, [x0, #272]
  40a5b4:	str	w9, [x0, #280]
  40a5b8:	strb	w10, [x0, #360]
  40a5bc:	str	w9, [x0, #356]
  40a5c0:	str	w8, [x0, #148]
  40a5c4:	stp	x11, x11, [x0, #336]
  40a5c8:	mov	w0, #0x40                  	// #64
  40a5cc:	bl	417db0 <_Znwm@@Base>
  40a5d0:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  40a5d4:	ldr	w2, [x8, #592]
  40a5d8:	mov	x20, x0
  40a5dc:	add	x1, x19, #0x50
  40a5e0:	bl	40d3f0 <printf@plt+0xb680>
  40a5e4:	mov	x0, x19
  40a5e8:	str	x20, [x19, #536]
  40a5ec:	bl	40514c <printf@plt+0x33dc>
  40a5f0:	ldr	w2, [x19, #584]
  40a5f4:	ldr	w3, [x19, #580]
  40a5f8:	mov	w1, w0
  40a5fc:	mov	x0, x19
  40a600:	bl	405094 <printf@plt+0x3324>
  40a604:	ldr	x0, [x19, #536]
  40a608:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a60c:	add	x1, x1, #0x256
  40a610:	mov	w2, wzr
  40a614:	bl	40e168 <printf@plt+0xc3f8>
  40a618:	ldp	x20, x19, [sp, #16]
  40a61c:	ldp	x29, x30, [sp], #32
  40a620:	ret
  40a624:	mov	x19, x0
  40a628:	mov	x0, x20
  40a62c:	bl	417e34 <_ZdlPv@@Base>
  40a630:	mov	x0, x19
  40a634:	bl	401ce0 <_Unwind_Resume@plt>
  40a638:	stp	x29, x30, [sp, #-32]!
  40a63c:	str	x19, [sp, #16]
  40a640:	mov	x29, sp
  40a644:	mov	x19, x0
  40a648:	bl	404f48 <printf@plt+0x31d8>
  40a64c:	mov	x0, x19
  40a650:	bl	40851c <printf@plt+0x67ac>
  40a654:	ldr	x19, [sp, #16]
  40a658:	ldp	x29, x30, [sp], #32
  40a65c:	ret
  40a660:	stp	x29, x30, [sp, #-16]!
  40a664:	mov	x29, sp
  40a668:	mov	x0, x1
  40a66c:	bl	403fd4 <printf@plt+0x2264>
  40a670:	ldp	x29, x30, [sp], #16
  40a674:	ret
  40a678:	sub	sp, sp, #0x30
  40a67c:	stp	x29, x30, [sp, #16]
  40a680:	str	x19, [sp, #32]
  40a684:	add	x29, sp, #0x10
  40a688:	ldr	x0, [x0, #616]
  40a68c:	cbz	x0, 40a714 <printf@plt+0x89a4>
  40a690:	add	x1, x29, #0x1c
  40a694:	add	x2, x29, #0x18
  40a698:	sub	x3, x29, #0x4
  40a69c:	bl	411e28 <printf@plt+0x100b8>
  40a6a0:	ldp	w9, w8, [x29, #24]
  40a6a4:	ldur	w10, [x29, #-4]
  40a6a8:	mov	w11, #0xff01                	// #65281
  40a6ac:	movk	w11, #0xff00, lsl #16
  40a6b0:	mul	x8, x8, x11
  40a6b4:	mul	x9, x9, x11
  40a6b8:	mul	x10, x10, x11
  40a6bc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a6c0:	lsr	x2, x8, #40
  40a6c4:	lsr	x3, x9, #40
  40a6c8:	lsr	x4, x10, #40
  40a6cc:	add	x1, x1, #0x234
  40a6d0:	add	x0, sp, #0x4
  40a6d4:	bl	401a80 <sprintf@plt>
  40a6d8:	adrp	x19, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a6dc:	ldr	x3, [x19, #3728]
  40a6e0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a6e4:	add	x0, x0, #0x241
  40a6e8:	mov	w1, #0x10                  	// #16
  40a6ec:	mov	w2, #0x1                   	// #1
  40a6f0:	bl	401cd0 <fwrite@plt>
  40a6f4:	ldr	x1, [x19, #3728]
  40a6f8:	add	x0, sp, #0x4
  40a6fc:	bl	401910 <fputs@plt>
  40a700:	ldr	x3, [x19, #3728]
  40a704:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a708:	add	x0, x0, #0x252
  40a70c:	mov	w1, #0x4                   	// #4
  40a710:	b	40a728 <printf@plt+0x89b8>
  40a714:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a718:	ldr	x3, [x8, #3728]
  40a71c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a720:	add	x0, x0, #0x22b
  40a724:	mov	w1, #0x8                   	// #8
  40a728:	mov	w2, #0x1                   	// #1
  40a72c:	bl	401cd0 <fwrite@plt>
  40a730:	ldr	x19, [sp, #32]
  40a734:	ldp	x29, x30, [sp, #16]
  40a738:	add	sp, sp, #0x30
  40a73c:	ret
  40a740:	stp	x29, x30, [sp, #-48]!
  40a744:	str	x21, [sp, #16]
  40a748:	adrp	x21, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a74c:	ldr	x3, [x21, #3728]
  40a750:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  40a754:	stp	x20, x19, [sp, #32]
  40a758:	mov	x19, x2
  40a75c:	mov	x20, x1
  40a760:	add	x0, x0, #0xd2c
  40a764:	mov	w1, #0x9                   	// #9
  40a768:	mov	w2, #0x1                   	// #1
  40a76c:	mov	x29, sp
  40a770:	bl	401cd0 <fwrite@plt>
  40a774:	mov	x0, x20
  40a778:	bl	40bff0 <printf@plt+0xa280>
  40a77c:	ldr	x1, [x21, #3728]
  40a780:	bl	401910 <fputs@plt>
  40a784:	ldr	x3, [x21, #3728]
  40a788:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  40a78c:	add	x0, x0, #0xf8a
  40a790:	mov	w1, #0x2                   	// #2
  40a794:	mov	w2, #0x1                   	// #1
  40a798:	bl	401cd0 <fwrite@plt>
  40a79c:	ldr	x1, [x21, #3728]
  40a7a0:	mov	x0, x19
  40a7a4:	bl	401910 <fputs@plt>
  40a7a8:	ldr	x3, [x21, #3728]
  40a7ac:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  40a7b0:	add	x0, x0, #0xf6e
  40a7b4:	mov	w1, #0x4                   	// #4
  40a7b8:	mov	w2, #0x1                   	// #1
  40a7bc:	bl	401cd0 <fwrite@plt>
  40a7c0:	ldp	x20, x19, [sp, #32]
  40a7c4:	ldr	x21, [sp, #16]
  40a7c8:	ldp	x29, x30, [sp], #48
  40a7cc:	ret
  40a7d0:	sub	sp, sp, #0x50
  40a7d4:	stp	x29, x30, [sp, #16]
  40a7d8:	stp	x24, x23, [sp, #32]
  40a7dc:	stp	x22, x21, [sp, #48]
  40a7e0:	stp	x20, x19, [sp, #64]
  40a7e4:	add	x29, sp, #0x10
  40a7e8:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a7ec:	ldrb	w8, [x8, #3796]
  40a7f0:	cmp	w8, #0x1
  40a7f4:	b.ne	40a9f8 <printf@plt+0x8c88>  // b.any
  40a7f8:	ldr	x0, [x0, #536]
  40a7fc:	mov	x20, x4
  40a800:	mov	x21, x3
  40a804:	mov	x22, x2
  40a808:	mov	x19, x1
  40a80c:	bl	40dd70 <printf@plt+0xc000>
  40a810:	bl	40aa10 <printf@plt+0x8ca0>
  40a814:	adrp	x24, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a818:	ldrb	w8, [x24, #3824]
  40a81c:	adrp	x23, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a820:	cmp	w8, #0x1
  40a824:	b.ne	40a840 <printf@plt+0x8ad0>  // b.any
  40a828:	ldr	x3, [x23, #3728]
  40a82c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a830:	add	x0, x0, #0x257
  40a834:	mov	w1, #0xb8                  	// #184
  40a838:	mov	w2, #0x1                   	// #1
  40a83c:	bl	401cd0 <fwrite@plt>
  40a840:	mov	w1, wzr
  40a844:	bl	40aa64 <printf@plt+0x8cf4>
  40a848:	ldr	x3, [x23, #3728]
  40a84c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a850:	add	x0, x0, #0x310
  40a854:	mov	w1, #0x2                   	// #2
  40a858:	mov	w2, #0x1                   	// #1
  40a85c:	bl	401cd0 <fwrite@plt>
  40a860:	mov	x0, x22
  40a864:	bl	40bff0 <printf@plt+0xa280>
  40a868:	ldrb	w8, [x0]
  40a86c:	cbz	w8, 40a8a8 <printf@plt+0x8b38>
  40a870:	mov	x0, x22
  40a874:	mov	x1, x19
  40a878:	bl	40c290 <printf@plt+0xa520>
  40a87c:	cbz	w0, 40a8a8 <printf@plt+0x8b38>
  40a880:	mov	x0, x22
  40a884:	mov	x1, x20
  40a888:	bl	40c290 <printf@plt+0xa520>
  40a88c:	cbz	w0, 40a8a8 <printf@plt+0x8b38>
  40a890:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a894:	add	x2, x2, #0x313
  40a898:	mov	x1, x22
  40a89c:	bl	40a740 <printf@plt+0x89d0>
  40a8a0:	mov	w22, #0x1                   	// #1
  40a8a4:	b	40a8ac <printf@plt+0x8b3c>
  40a8a8:	mov	w22, wzr
  40a8ac:	mov	x0, x21
  40a8b0:	bl	40bff0 <printf@plt+0xa280>
  40a8b4:	ldrb	w8, [x0]
  40a8b8:	cbz	w8, 40a90c <printf@plt+0x8b9c>
  40a8bc:	mov	x0, x21
  40a8c0:	mov	x1, x19
  40a8c4:	bl	40c290 <printf@plt+0xa520>
  40a8c8:	cbz	w0, 40a90c <printf@plt+0x8b9c>
  40a8cc:	mov	x0, x21
  40a8d0:	mov	x1, x20
  40a8d4:	bl	40c290 <printf@plt+0xa520>
  40a8d8:	cbz	w0, 40a90c <printf@plt+0x8b9c>
  40a8dc:	cbz	w22, 40a8f8 <printf@plt+0x8b88>
  40a8e0:	ldr	x3, [x23, #3728]
  40a8e4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a8e8:	add	x0, x0, #0x318
  40a8ec:	mov	w1, #0x3                   	// #3
  40a8f0:	mov	w2, #0x1                   	// #1
  40a8f4:	bl	401cd0 <fwrite@plt>
  40a8f8:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a8fc:	add	x2, x2, #0x31c
  40a900:	mov	x1, x21
  40a904:	bl	40a740 <printf@plt+0x89d0>
  40a908:	mov	w22, #0x1                   	// #1
  40a90c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a910:	add	x1, x1, #0x321
  40a914:	mov	x0, sp
  40a918:	bl	418924 <_ZdlPvm@@Base+0xad8>
  40a91c:	mov	x1, sp
  40a920:	mov	x0, x19
  40a924:	bl	40c290 <printf@plt+0xa520>
  40a928:	cbz	w0, 40a988 <printf@plt+0x8c18>
  40a92c:	mov	x0, x19
  40a930:	bl	40bff0 <printf@plt+0xa280>
  40a934:	ldrb	w8, [x0]
  40a938:	cbz	w8, 40a988 <printf@plt+0x8c18>
  40a93c:	mov	x0, x19
  40a940:	mov	x1, x20
  40a944:	bl	40c290 <printf@plt+0xa520>
  40a948:	mov	w20, w0
  40a94c:	mov	x0, sp
  40a950:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40a954:	cbz	w20, 40a990 <printf@plt+0x8c20>
  40a958:	cbz	w22, 40a974 <printf@plt+0x8c04>
  40a95c:	ldr	x3, [x23, #3728]
  40a960:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a964:	add	x0, x0, #0x318
  40a968:	mov	w1, #0x3                   	// #3
  40a96c:	mov	w2, #0x1                   	// #1
  40a970:	bl	401cd0 <fwrite@plt>
  40a974:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a978:	add	x2, x2, #0x332
  40a97c:	mov	x1, x19
  40a980:	bl	40a740 <printf@plt+0x89d0>
  40a984:	b	40a990 <printf@plt+0x8c20>
  40a988:	mov	x0, sp
  40a98c:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40a990:	ldr	x3, [x23, #3728]
  40a994:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a998:	add	x0, x0, #0x336
  40a99c:	mov	w1, #0x3                   	// #3
  40a9a0:	mov	w2, #0x1                   	// #1
  40a9a4:	bl	401cd0 <fwrite@plt>
  40a9a8:	ldrb	w8, [x24, #3824]
  40a9ac:	cmp	w8, #0x1
  40a9b0:	b.ne	40a9f4 <printf@plt+0x8c84>  // b.any
  40a9b4:	ldr	x3, [x23, #3728]
  40a9b8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a9bc:	add	x0, x0, #0x33a
  40a9c0:	mov	w1, #0x75                  	// #117
  40a9c4:	mov	w2, #0x1                   	// #1
  40a9c8:	bl	401cd0 <fwrite@plt>
  40a9cc:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a9d0:	ldr	x0, [x8, #3712]
  40a9d4:	ldr	x1, [x23, #3728]
  40a9d8:	bl	401910 <fputs@plt>
  40a9dc:	ldr	x3, [x23, #3728]
  40a9e0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40a9e4:	add	x0, x0, #0x3b0
  40a9e8:	mov	w1, #0x24                  	// #36
  40a9ec:	mov	w2, #0x1                   	// #1
  40a9f0:	bl	401cd0 <fwrite@plt>
  40a9f4:	bl	40aa10 <printf@plt+0x8ca0>
  40a9f8:	ldp	x20, x19, [sp, #64]
  40a9fc:	ldp	x22, x21, [sp, #48]
  40aa00:	ldp	x24, x23, [sp, #32]
  40aa04:	ldp	x29, x30, [sp, #16]
  40aa08:	add	sp, sp, #0x50
  40aa0c:	ret
  40aa10:	stp	x29, x30, [sp, #-16]!
  40aa14:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aa18:	ldrb	w8, [x8, #3808]
  40aa1c:	mov	x29, sp
  40aa20:	tbnz	w8, #0, 40aa5c <printf@plt+0x8cec>
  40aa24:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  40aa28:	adrp	x9, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aa2c:	ldr	w8, [x8, #592]
  40aa30:	ldr	x3, [x9, #3728]
  40aa34:	cbz	w8, 40aa48 <printf@plt+0x8cd8>
  40aa38:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40aa3c:	add	x0, x0, #0x2e0
  40aa40:	mov	w1, #0x5                   	// #5
  40aa44:	b	40aa54 <printf@plt+0x8ce4>
  40aa48:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40aa4c:	add	x0, x0, #0x2d9
  40aa50:	mov	w1, #0x6                   	// #6
  40aa54:	mov	w2, #0x1                   	// #1
  40aa58:	bl	401cd0 <fwrite@plt>
  40aa5c:	ldp	x29, x30, [sp], #16
  40aa60:	ret
  40aa64:	stp	x29, x30, [sp, #-32]!
  40aa68:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aa6c:	ldrb	w8, [x8, #3828]
  40aa70:	stp	x20, x19, [sp, #16]
  40aa74:	mov	x29, sp
  40aa78:	cmp	w8, #0x1
  40aa7c:	b.ne	40aaf4 <printf@plt+0x8d84>  // b.any
  40aa80:	mov	w19, w1
  40aa84:	adrp	x20, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aa88:	cbz	w1, 40aaa4 <printf@plt+0x8d34>
  40aa8c:	ldr	x3, [x20, #3728]
  40aa90:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x21b4>
  40aa94:	add	x0, x0, #0xd28
  40aa98:	mov	w1, #0x3                   	// #3
  40aa9c:	mov	w2, #0x1                   	// #1
  40aaa0:	bl	401cd0 <fwrite@plt>
  40aaa4:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  40aaa8:	ldr	w8, [x8, #592]
  40aaac:	ldr	x3, [x20, #3728]
  40aab0:	cbz	w8, 40aac4 <printf@plt+0x8d54>
  40aab4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40aab8:	add	x0, x0, #0xa1c
  40aabc:	mov	w1, #0xa9                  	// #169
  40aac0:	b	40aad0 <printf@plt+0x8d60>
  40aac4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40aac8:	add	x0, x0, #0x970
  40aacc:	mov	w1, #0xab                  	// #171
  40aad0:	mov	w2, #0x1                   	// #1
  40aad4:	bl	401cd0 <fwrite@plt>
  40aad8:	cbz	w19, 40aaf4 <printf@plt+0x8d84>
  40aadc:	ldr	x3, [x20, #3728]
  40aae0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40aae4:	add	x0, x0, #0xac6
  40aae8:	mov	w1, #0x4                   	// #4
  40aaec:	mov	w2, #0x1                   	// #1
  40aaf0:	bl	401cd0 <fwrite@plt>
  40aaf4:	ldp	x20, x19, [sp, #16]
  40aaf8:	ldp	x29, x30, [sp], #32
  40aafc:	ret
  40ab00:	sub	sp, sp, #0xc0
  40ab04:	stp	x29, x30, [sp, #96]
  40ab08:	stp	x28, x27, [sp, #112]
  40ab0c:	stp	x26, x25, [sp, #128]
  40ab10:	stp	x24, x23, [sp, #144]
  40ab14:	stp	x22, x21, [sp, #160]
  40ab18:	stp	x20, x19, [sp, #176]
  40ab1c:	add	x29, sp, #0x60
  40ab20:	mov	x19, x0
  40ab24:	sub	x0, x29, #0x10
  40ab28:	bl	418880 <_ZdlPvm@@Base+0xa34>
  40ab2c:	sub	x0, x29, #0x20
  40ab30:	bl	418880 <_ZdlPvm@@Base+0xa34>
  40ab34:	add	x0, sp, #0x30
  40ab38:	bl	418880 <_ZdlPvm@@Base+0xa34>
  40ab3c:	add	x0, sp, #0x20
  40ab40:	bl	418880 <_ZdlPvm@@Base+0xa34>
  40ab44:	add	x20, x19, #0x38
  40ab48:	mov	x0, x20
  40ab4c:	bl	402378 <printf@plt+0x608>
  40ab50:	adrp	x1, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ab54:	add	x1, x1, #0xeb0
  40ab58:	add	x0, sp, #0x10
  40ab5c:	bl	4189b4 <_ZdlPvm@@Base+0xb68>
  40ab60:	sub	x0, x29, #0x10
  40ab64:	add	x1, sp, #0x10
  40ab68:	bl	418a28 <_ZdlPvm@@Base+0xbdc>
  40ab6c:	add	x0, sp, #0x10
  40ab70:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40ab74:	adrp	x26, 434000 <_Znam@GLIBCXX_3.4>
  40ab78:	ldr	w8, [x26, #592]
  40ab7c:	cbz	w8, 40aba0 <printf@plt+0x8e30>
  40ab80:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40ab84:	add	x1, x1, #0xfac
  40ab88:	add	x0, sp, #0x10
  40ab8c:	bl	418924 <_ZdlPvm@@Base+0xad8>
  40ab90:	sub	x0, x29, #0x10
  40ab94:	add	x1, sp, #0x10
  40ab98:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  40ab9c:	b	40abbc <printf@plt+0x8e4c>
  40aba0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40aba4:	add	x1, x1, #0xfa5
  40aba8:	add	x0, sp, #0x10
  40abac:	bl	418924 <_ZdlPvm@@Base+0xad8>
  40abb0:	sub	x0, x29, #0x10
  40abb4:	add	x1, sp, #0x10
  40abb8:	bl	418d3c <_ZdlPvm@@Base+0xef0>
  40abbc:	add	x0, sp, #0x10
  40abc0:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40abc4:	sub	x0, x29, #0x10
  40abc8:	mov	w1, wzr
  40abcc:	bl	40c15c <printf@plt+0xa3ec>
  40abd0:	add	x8, sp, #0x10
  40abd4:	mov	x0, x20
  40abd8:	bl	4024d0 <printf@plt+0x760>
  40abdc:	add	x0, sp, #0x30
  40abe0:	add	x1, sp, #0x10
  40abe4:	bl	418a28 <_ZdlPvm@@Base+0xbdc>
  40abe8:	add	x0, sp, #0x10
  40abec:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40abf0:	add	x0, sp, #0x30
  40abf4:	mov	w1, wzr
  40abf8:	bl	40c15c <printf@plt+0xa3ec>
  40abfc:	add	x0, sp, #0x20
  40ac00:	add	x1, sp, #0x30
  40ac04:	bl	418a28 <_ZdlPvm@@Base+0xbdc>
  40ac08:	mov	x0, x20
  40ac0c:	bl	402360 <printf@plt+0x5f0>
  40ac10:	cbz	x0, 40ae7c <printf@plt+0x910c>
  40ac14:	adrp	x24, 438000 <stderr@@GLIBC_2.17+0x2168>
  40ac18:	add	x21, x19, #0x50
  40ac1c:	add	x22, x19, #0x1a0
  40ac20:	mov	w27, #0x1                   	// #1
  40ac24:	add	x24, x24, #0xa90
  40ac28:	adrp	x28, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ac2c:	b	40ac3c <printf@plt+0x8ecc>
  40ac30:	mov	x0, x20
  40ac34:	bl	402360 <printf@plt+0x5f0>
  40ac38:	cbz	x0, 40ae80 <printf@plt+0x9110>
  40ac3c:	mov	x1, xzr
  40ac40:	mov	w2, wzr
  40ac44:	bl	401d60 <fseek@plt>
  40ac48:	tbz	w0, #31, 40ac64 <printf@plt+0x8ef4>
  40ac4c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40ac50:	add	x0, x0, #0x3d5
  40ac54:	mov	x1, x24
  40ac58:	mov	x2, x24
  40ac5c:	mov	x3, x24
  40ac60:	bl	412c94 <printf@plt+0x10f24>
  40ac64:	mov	x0, x20
  40ac68:	bl	402360 <printf@plt+0x5f0>
  40ac6c:	mov	x1, x0
  40ac70:	mov	x0, x21
  40ac74:	bl	40eaa0 <printf@plt+0xcd30>
  40ac78:	mov	x0, x20
  40ac7c:	bl	402360 <printf@plt+0x5f0>
  40ac80:	bl	4019c0 <fclose@plt>
  40ac84:	mov	x0, x20
  40ac88:	bl	402384 <printf@plt+0x614>
  40ac8c:	mov	x0, x20
  40ac90:	bl	402480 <printf@plt+0x710>
  40ac94:	cbz	w0, 40ae5c <printf@plt+0x90ec>
  40ac98:	cmp	w27, #0x2
  40ac9c:	b.lt	40acb8 <printf@plt+0x8f48>  // b.tstop
  40aca0:	sub	x1, x29, #0x10
  40aca4:	sub	x2, x29, #0x20
  40aca8:	add	x3, sp, #0x30
  40acac:	add	x4, sp, #0x20
  40acb0:	mov	x0, x19
  40acb4:	bl	40a7d0 <printf@plt+0x8a60>
  40acb8:	sub	x0, x29, #0x20
  40acbc:	add	x1, sp, #0x20
  40acc0:	bl	418a28 <_ZdlPvm@@Base+0xbdc>
  40acc4:	add	x0, sp, #0x20
  40acc8:	add	x1, sp, #0x30
  40accc:	bl	418a28 <_ZdlPvm@@Base+0xbdc>
  40acd0:	add	x8, sp, #0x10
  40acd4:	mov	x0, x20
  40acd8:	bl	4024d0 <printf@plt+0x760>
  40acdc:	add	x0, sp, #0x30
  40ace0:	add	x1, sp, #0x10
  40ace4:	bl	418a28 <_ZdlPvm@@Base+0xbdc>
  40ace8:	add	x0, sp, #0x10
  40acec:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40acf0:	add	x0, sp, #0x30
  40acf4:	mov	w1, wzr
  40acf8:	bl	40c15c <printf@plt+0xa3ec>
  40acfc:	add	x8, sp, #0x10
  40ad00:	mov	x0, x20
  40ad04:	bl	402498 <printf@plt+0x728>
  40ad08:	add	x0, sp, #0x10
  40ad0c:	mov	w1, wzr
  40ad10:	bl	40c15c <printf@plt+0xa3ec>
  40ad14:	ldr	x0, [x28, #3728]
  40ad18:	bl	401b90 <fflush@plt>
  40ad1c:	add	x0, sp, #0x10
  40ad20:	bl	40bff0 <printf@plt+0xa280>
  40ad24:	ldr	x2, [x28, #3728]
  40ad28:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  40ad2c:	add	x1, x1, #0xeaa
  40ad30:	bl	401a40 <freopen@plt>
  40ad34:	ldr	w8, [x26, #592]
  40ad38:	cbnz	w8, 40ad40 <printf@plt+0x8fd0>
  40ad3c:	bl	40b010 <printf@plt+0x92a0>
  40ad40:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40ad44:	mov	x0, x21
  40ad48:	add	x1, x1, #0x3f4
  40ad4c:	bl	40ec50 <printf@plt+0xcee0>
  40ad50:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40ad54:	add	x1, x1, #0x403
  40ad58:	bl	40ecc8 <printf@plt+0xcf58>
  40ad5c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40ad60:	add	x1, x1, #0x40a
  40ad64:	bl	40ecc8 <printf@plt+0xcf58>
  40ad68:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ad6c:	ldr	x1, [x8, #3712]
  40ad70:	bl	40ecc8 <printf@plt+0xcf58>
  40ad74:	bl	40edd0 <printf@plt+0xd060>
  40ad78:	bl	412860 <printf@plt+0x10af0>
  40ad7c:	str	x0, [sp, #8]
  40ad80:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40ad84:	mov	x0, x21
  40ad88:	add	x1, x1, #0x413
  40ad8c:	bl	40ec50 <printf@plt+0xcee0>
  40ad90:	mov	x23, x0
  40ad94:	add	x0, sp, #0x8
  40ad98:	bl	401990 <ctime@plt>
  40ad9c:	mov	x25, x0
  40ada0:	add	x0, sp, #0x8
  40ada4:	bl	401990 <ctime@plt>
  40ada8:	bl	401960 <strlen@plt>
  40adac:	sub	w2, w0, #0x1
  40adb0:	mov	x0, x23
  40adb4:	mov	x1, x25
  40adb8:	bl	40ef98 <printf@plt+0xd228>
  40adbc:	bl	40edd0 <printf@plt+0xd060>
  40adc0:	ldr	w8, [x26, #592]
  40adc4:	cmp	w8, #0x1
  40adc8:	b.ne	40add0 <printf@plt+0x9060>  // b.any
  40adcc:	bl	40b010 <printf@plt+0x92a0>
  40add0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40add4:	mov	x0, x21
  40add8:	add	x1, x1, #0x1f4
  40addc:	bl	40ecc8 <printf@plt+0xcf58>
  40ade0:	add	x0, sp, #0x10
  40ade4:	bl	40bff0 <printf@plt+0xa280>
  40ade8:	mov	x1, x0
  40adec:	mov	x0, x21
  40adf0:	bl	40ecc8 <printf@plt+0xcf58>
  40adf4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40adf8:	mov	x0, x21
  40adfc:	add	x1, x1, #0x222
  40ae00:	bl	40ecc8 <printf@plt+0xcf58>
  40ae04:	bl	40ee08 <printf@plt+0xd098>
  40ae08:	bl	40ee08 <printf@plt+0xd098>
  40ae0c:	adrp	x0, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ae10:	add	x0, x0, #0xec0
  40ae14:	bl	40bff0 <printf@plt+0xa280>
  40ae18:	ldr	x1, [x28, #3728]
  40ae1c:	bl	401910 <fputs@plt>
  40ae20:	ldr	x3, [x28, #3728]
  40ae24:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40ae28:	mov	w1, #0x8                   	// #8
  40ae2c:	mov	w2, #0x1                   	// #1
  40ae30:	add	x0, x0, #0x422
  40ae34:	bl	401cd0 <fwrite@plt>
  40ae38:	sub	x1, x29, #0x10
  40ae3c:	sub	x2, x29, #0x20
  40ae40:	add	x3, sp, #0x30
  40ae44:	add	x4, sp, #0x20
  40ae48:	mov	x0, x19
  40ae4c:	bl	40a7d0 <printf@plt+0x8a60>
  40ae50:	add	x0, sp, #0x10
  40ae54:	add	w27, w27, #0x1
  40ae58:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40ae5c:	mov	x0, x20
  40ae60:	bl	402468 <printf@plt+0x6f8>
  40ae64:	cbz	w0, 40ac30 <printf@plt+0x8ec0>
  40ae68:	ldr	x1, [x28, #3728]
  40ae6c:	mov	w2, #0x1                   	// #1
  40ae70:	mov	x0, x22
  40ae74:	bl	4041a0 <printf@plt+0x2430>
  40ae78:	b	40ac30 <printf@plt+0x8ec0>
  40ae7c:	mov	w27, #0x1                   	// #1
  40ae80:	cmp	w27, #0x2
  40ae84:	b.lt	40aea4 <printf@plt+0x9134>  // b.tstop
  40ae88:	sub	x1, x29, #0x10
  40ae8c:	sub	x2, x29, #0x20
  40ae90:	add	x3, sp, #0x30
  40ae94:	add	x4, sp, #0x20
  40ae98:	mov	x0, x19
  40ae9c:	bl	40a7d0 <printf@plt+0x8a60>
  40aea0:	b	40af48 <printf@plt+0x91d8>
  40aea4:	ldr	x0, [x19, #536]
  40aea8:	bl	40dd70 <printf@plt+0xc000>
  40aeac:	bl	40aa10 <printf@plt+0x8ca0>
  40aeb0:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aeb4:	ldrb	w8, [x8, #3828]
  40aeb8:	cmp	w8, #0x1
  40aebc:	b.ne	40af48 <printf@plt+0x91d8>  // b.any
  40aec0:	adrp	x19, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aec4:	ldrb	w8, [x19, #3824]
  40aec8:	cmp	w8, #0x1
  40aecc:	b.ne	40aeec <printf@plt+0x917c>  // b.any
  40aed0:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aed4:	ldr	x3, [x8, #3728]
  40aed8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40aedc:	add	x0, x0, #0x257
  40aee0:	mov	w1, #0xb8                  	// #184
  40aee4:	mov	w2, #0x1                   	// #1
  40aee8:	bl	401cd0 <fwrite@plt>
  40aeec:	mov	w1, #0x1                   	// #1
  40aef0:	bl	40aa64 <printf@plt+0x8cf4>
  40aef4:	ldrb	w8, [x19, #3824]
  40aef8:	cmp	w8, #0x1
  40aefc:	b.ne	40af44 <printf@plt+0x91d4>  // b.any
  40af00:	adrp	x19, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40af04:	ldr	x3, [x19, #3728]
  40af08:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40af0c:	add	x0, x0, #0x33a
  40af10:	mov	w1, #0x75                  	// #117
  40af14:	mov	w2, #0x1                   	// #1
  40af18:	bl	401cd0 <fwrite@plt>
  40af1c:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40af20:	ldr	x0, [x8, #3712]
  40af24:	ldr	x1, [x19, #3728]
  40af28:	bl	401910 <fputs@plt>
  40af2c:	ldr	x3, [x19, #3728]
  40af30:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40af34:	add	x0, x0, #0x3b0
  40af38:	mov	w1, #0x24                  	// #36
  40af3c:	mov	w2, #0x1                   	// #1
  40af40:	bl	401cd0 <fwrite@plt>
  40af44:	bl	40aa10 <printf@plt+0x8ca0>
  40af48:	add	x0, sp, #0x20
  40af4c:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40af50:	add	x0, sp, #0x30
  40af54:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40af58:	sub	x0, x29, #0x20
  40af5c:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40af60:	sub	x0, x29, #0x10
  40af64:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40af68:	ldp	x20, x19, [sp, #176]
  40af6c:	ldp	x22, x21, [sp, #160]
  40af70:	ldp	x24, x23, [sp, #144]
  40af74:	ldp	x26, x25, [sp, #128]
  40af78:	ldp	x28, x27, [sp, #112]
  40af7c:	ldp	x29, x30, [sp, #96]
  40af80:	add	sp, sp, #0xc0
  40af84:	ret
  40af88:	b	40afdc <printf@plt+0x926c>
  40af8c:	b	40afd4 <printf@plt+0x9264>
  40af90:	b	40afdc <printf@plt+0x926c>
  40af94:	b	40afd4 <printf@plt+0x9264>
  40af98:	b	40afdc <printf@plt+0x926c>
  40af9c:	b	40afd4 <printf@plt+0x9264>
  40afa0:	b	40afdc <printf@plt+0x926c>
  40afa4:	b	40afd4 <printf@plt+0x9264>
  40afa8:	mov	x19, x0
  40afac:	b	40aff0 <printf@plt+0x9280>
  40afb0:	mov	x19, x0
  40afb4:	b	40aff8 <printf@plt+0x9288>
  40afb8:	mov	x19, x0
  40afbc:	b	40b000 <printf@plt+0x9290>
  40afc0:	b	40afd4 <printf@plt+0x9264>
  40afc4:	b	40afd4 <printf@plt+0x9264>
  40afc8:	b	40afdc <printf@plt+0x926c>
  40afcc:	b	40afd4 <printf@plt+0x9264>
  40afd0:	b	40afd4 <printf@plt+0x9264>
  40afd4:	mov	x19, x0
  40afd8:	b	40afe8 <printf@plt+0x9278>
  40afdc:	mov	x19, x0
  40afe0:	add	x0, sp, #0x10
  40afe4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40afe8:	add	x0, sp, #0x20
  40afec:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40aff0:	add	x0, sp, #0x30
  40aff4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40aff8:	sub	x0, x29, #0x20
  40affc:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40b000:	sub	x0, x29, #0x10
  40b004:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40b008:	mov	x0, x19
  40b00c:	bl	401ce0 <_Unwind_Resume@plt>
  40b010:	stp	x29, x30, [sp, #-32]!
  40b014:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  40b018:	str	x19, [sp, #16]
  40b01c:	ldr	w8, [x8, #592]
  40b020:	adrp	x19, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b024:	ldr	x3, [x19, #3728]
  40b028:	mov	x29, sp
  40b02c:	cmp	w8, #0x1
  40b030:	b.ne	40b0ec <printf@plt+0x937c>  // b.any
  40b034:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b038:	add	x0, x0, #0x42b
  40b03c:	mov	w1, #0x3f                  	// #63
  40b040:	mov	w2, #0x1                   	// #1
  40b044:	bl	401cd0 <fwrite@plt>
  40b048:	ldr	x3, [x19, #3728]
  40b04c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b050:	add	x0, x0, #0x46b
  40b054:	mov	w1, #0x28                  	// #40
  40b058:	mov	w2, #0x1                   	// #1
  40b05c:	bl	401cd0 <fwrite@plt>
  40b060:	ldr	x3, [x19, #3728]
  40b064:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b068:	add	x0, x0, #0x494
  40b06c:	mov	w1, #0x7                   	// #7
  40b070:	mov	w2, #0x1                   	// #1
  40b074:	bl	401cd0 <fwrite@plt>
  40b078:	ldr	x3, [x19, #3728]
  40b07c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b080:	add	x0, x0, #0x49c
  40b084:	mov	w1, #0x7                   	// #7
  40b088:	mov	w2, #0x1                   	// #1
  40b08c:	bl	401cd0 <fwrite@plt>
  40b090:	ldr	x3, [x19, #3728]
  40b094:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b098:	add	x0, x0, #0x4a4
  40b09c:	mov	w1, #0x40                  	// #64
  40b0a0:	mov	w2, #0x1                   	// #1
  40b0a4:	bl	401cd0 <fwrite@plt>
  40b0a8:	ldr	x3, [x19, #3728]
  40b0ac:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b0b0:	add	x0, x0, #0x4e5
  40b0b4:	mov	w1, #0x47                  	// #71
  40b0b8:	mov	w2, #0x1                   	// #1
  40b0bc:	bl	401cd0 <fwrite@plt>
  40b0c0:	ldr	x3, [x19, #3728]
  40b0c4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b0c8:	add	x0, x0, #0x52d
  40b0cc:	mov	w1, #0x2f                  	// #47
  40b0d0:	mov	w2, #0x1                   	// #1
  40b0d4:	bl	401cd0 <fwrite@plt>
  40b0d8:	ldr	x3, [x19, #3728]
  40b0dc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b0e0:	add	x0, x0, #0x55d
  40b0e4:	mov	w1, #0x18                  	// #24
  40b0e8:	b	40b200 <printf@plt+0x9490>
  40b0ec:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b0f0:	add	x0, x0, #0x576
  40b0f4:	mov	w1, #0x2a                  	// #42
  40b0f8:	mov	w2, #0x1                   	// #1
  40b0fc:	bl	401cd0 <fwrite@plt>
  40b100:	ldr	x3, [x19, #3728]
  40b104:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b108:	add	x0, x0, #0x5a1
  40b10c:	mov	w1, #0x42                  	// #66
  40b110:	mov	w2, #0x1                   	// #1
  40b114:	bl	401cd0 <fwrite@plt>
  40b118:	ldr	x3, [x19, #3728]
  40b11c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b120:	add	x0, x0, #0x5e4
  40b124:	mov	w1, #0x37                  	// #55
  40b128:	mov	w2, #0x1                   	// #1
  40b12c:	bl	401cd0 <fwrite@plt>
  40b130:	ldr	x3, [x19, #3728]
  40b134:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b138:	add	x0, x0, #0x61c
  40b13c:	mov	w1, #0x3a                  	// #58
  40b140:	mov	w2, #0x1                   	// #1
  40b144:	bl	401cd0 <fwrite@plt>
  40b148:	ldr	x3, [x19, #3728]
  40b14c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b150:	add	x0, x0, #0x657
  40b154:	mov	w1, #0x3a                  	// #58
  40b158:	mov	w2, #0x1                   	// #1
  40b15c:	bl	401cd0 <fwrite@plt>
  40b160:	ldr	x3, [x19, #3728]
  40b164:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b168:	add	x0, x0, #0x49c
  40b16c:	mov	w1, #0x7                   	// #7
  40b170:	mov	w2, #0x1                   	// #1
  40b174:	bl	401cd0 <fwrite@plt>
  40b178:	ldr	x3, [x19, #3728]
  40b17c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b180:	add	x0, x0, #0x692
  40b184:	mov	w1, #0x42                  	// #66
  40b188:	mov	w2, #0x1                   	// #1
  40b18c:	bl	401cd0 <fwrite@plt>
  40b190:	ldr	x3, [x19, #3728]
  40b194:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b198:	add	x0, x0, #0x6d5
  40b19c:	mov	w1, #0x48                  	// #72
  40b1a0:	mov	w2, #0x1                   	// #1
  40b1a4:	bl	401cd0 <fwrite@plt>
  40b1a8:	ldr	x3, [x19, #3728]
  40b1ac:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b1b0:	add	x0, x0, #0x71e
  40b1b4:	mov	w1, #0x30                  	// #48
  40b1b8:	mov	w2, #0x1                   	// #1
  40b1bc:	bl	401cd0 <fwrite@plt>
  40b1c0:	ldr	x3, [x19, #3728]
  40b1c4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b1c8:	add	x0, x0, #0x55d
  40b1cc:	mov	w1, #0x18                  	// #24
  40b1d0:	mov	w2, #0x1                   	// #1
  40b1d4:	bl	401cd0 <fwrite@plt>
  40b1d8:	ldr	x3, [x19, #3728]
  40b1dc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b1e0:	add	x0, x0, #0x74f
  40b1e4:	mov	w1, #0x26                  	// #38
  40b1e8:	mov	w2, #0x1                   	// #1
  40b1ec:	bl	401cd0 <fwrite@plt>
  40b1f0:	ldr	x3, [x19, #3728]
  40b1f4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b1f8:	add	x0, x0, #0x776
  40b1fc:	mov	w1, #0x25                  	// #37
  40b200:	mov	w2, #0x1                   	// #1
  40b204:	bl	401cd0 <fwrite@plt>
  40b208:	ldr	x3, [x19, #3728]
  40b20c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b210:	add	x0, x0, #0x79c
  40b214:	mov	w1, #0x48                  	// #72
  40b218:	mov	w2, #0x1                   	// #1
  40b21c:	bl	401cd0 <fwrite@plt>
  40b220:	ldr	x3, [x19, #3728]
  40b224:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b228:	add	x0, x0, #0x7e5
  40b22c:	mov	w1, #0x48                  	// #72
  40b230:	mov	w2, #0x1                   	// #1
  40b234:	bl	401cd0 <fwrite@plt>
  40b238:	ldr	x3, [x19, #3728]
  40b23c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b240:	add	x0, x0, #0x82e
  40b244:	mov	w1, #0x48                  	// #72
  40b248:	mov	w2, #0x1                   	// #1
  40b24c:	bl	401cd0 <fwrite@plt>
  40b250:	ldr	x3, [x19, #3728]
  40b254:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b258:	add	x0, x0, #0x877
  40b25c:	mov	w1, #0x26                  	// #38
  40b260:	mov	w2, #0x1                   	// #1
  40b264:	bl	401cd0 <fwrite@plt>
  40b268:	ldr	x3, [x19, #3728]
  40b26c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b270:	add	x0, x0, #0x89e
  40b274:	mov	w1, #0x9                   	// #9
  40b278:	mov	w2, #0x1                   	// #1
  40b27c:	bl	401cd0 <fwrite@plt>
  40b280:	ldr	x19, [sp, #16]
  40b284:	ldp	x29, x30, [sp], #32
  40b288:	ret
  40b28c:	sub	sp, sp, #0x50
  40b290:	stp	x29, x30, [sp, #16]
  40b294:	stp	x24, x23, [sp, #32]
  40b298:	stp	x22, x21, [sp, #48]
  40b29c:	stp	x20, x19, [sp, #64]
  40b2a0:	add	x29, sp, #0x10
  40b2a4:	mov	x19, x0
  40b2a8:	ldr	x0, [x0, #536]
  40b2ac:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x21b4>
  40b2b0:	add	x8, x8, #0xad8
  40b2b4:	str	x8, [x19]
  40b2b8:	cbz	x0, 40b2c0 <printf@plt+0x9550>
  40b2bc:	bl	40d430 <printf@plt+0xb6c0>
  40b2c0:	add	x20, x19, #0x50
  40b2c4:	mov	x0, x20
  40b2c8:	bl	40eae4 <printf@plt+0xcd74>
  40b2cc:	adrp	x23, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b2d0:	ldr	x1, [x23, #3728]
  40b2d4:	mov	x0, x20
  40b2d8:	bl	40ea6c <printf@plt+0xccfc>
  40b2dc:	adrp	x24, 434000 <_Znam@GLIBCXX_3.4>
  40b2e0:	ldr	w8, [x24, #592]
  40b2e4:	cbnz	w8, 40b2ec <printf@plt+0x957c>
  40b2e8:	bl	40b010 <printf@plt+0x92a0>
  40b2ec:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b2f0:	add	x1, x1, #0x3f4
  40b2f4:	mov	x0, x20
  40b2f8:	bl	40ec50 <printf@plt+0xcee0>
  40b2fc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b300:	add	x1, x1, #0x403
  40b304:	bl	40ecc8 <printf@plt+0xcf58>
  40b308:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b30c:	add	x1, x1, #0x40a
  40b310:	bl	40ecc8 <printf@plt+0xcf58>
  40b314:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b318:	ldr	x1, [x8, #3712]
  40b31c:	bl	40ecc8 <printf@plt+0xcf58>
  40b320:	bl	40edd0 <printf@plt+0xd060>
  40b324:	bl	412860 <printf@plt+0x10af0>
  40b328:	str	x0, [sp, #8]
  40b32c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b330:	add	x1, x1, #0x413
  40b334:	mov	x0, x20
  40b338:	bl	40ec50 <printf@plt+0xcee0>
  40b33c:	mov	x21, x0
  40b340:	add	x0, sp, #0x8
  40b344:	bl	401990 <ctime@plt>
  40b348:	mov	x22, x0
  40b34c:	add	x0, sp, #0x8
  40b350:	bl	401990 <ctime@plt>
  40b354:	bl	401960 <strlen@plt>
  40b358:	sub	w2, w0, #0x1
  40b35c:	mov	x0, x21
  40b360:	mov	x1, x22
  40b364:	bl	40ef98 <printf@plt+0xd228>
  40b368:	bl	40edd0 <printf@plt+0xd060>
  40b36c:	ldr	w8, [x24, #592]
  40b370:	cmp	w8, #0x1
  40b374:	b.ne	40b37c <printf@plt+0x960c>  // b.any
  40b378:	bl	40b010 <printf@plt+0x92a0>
  40b37c:	mov	w1, #0x1                   	// #1
  40b380:	mov	x0, x19
  40b384:	bl	40a4bc <printf@plt+0x874c>
  40b388:	adrp	x0, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b38c:	add	x0, x0, #0xec0
  40b390:	mov	w1, wzr
  40b394:	bl	40c15c <printf@plt+0xa3ec>
  40b398:	adrp	x0, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b39c:	add	x0, x0, #0xec0
  40b3a0:	bl	40bff0 <printf@plt+0xa280>
  40b3a4:	ldr	x1, [x23, #3728]
  40b3a8:	bl	401910 <fputs@plt>
  40b3ac:	ldr	x3, [x23, #3728]
  40b3b0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b3b4:	add	x0, x0, #0x422
  40b3b8:	mov	w1, #0x8                   	// #8
  40b3bc:	mov	w2, #0x1                   	// #1
  40b3c0:	bl	401cd0 <fwrite@plt>
  40b3c4:	mov	x0, x19
  40b3c8:	bl	40a678 <printf@plt+0x8908>
  40b3cc:	mov	x0, x19
  40b3d0:	mov	w1, wzr
  40b3d4:	bl	40a4bc <printf@plt+0x874c>
  40b3d8:	ldr	x1, [x23, #3728]
  40b3dc:	add	x21, x19, #0x1a0
  40b3e0:	mov	x0, x21
  40b3e4:	mov	w2, wzr
  40b3e8:	bl	4041a0 <printf@plt+0x2430>
  40b3ec:	bl	40aa10 <printf@plt+0x8ca0>
  40b3f0:	mov	x0, x20
  40b3f4:	bl	40eae4 <printf@plt+0xcd74>
  40b3f8:	mov	x0, x20
  40b3fc:	bl	40eae4 <printf@plt+0xcd74>
  40b400:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b404:	ldrb	w8, [x8, #3796]
  40b408:	cmp	w8, #0x1
  40b40c:	b.ne	40b44c <printf@plt+0x96dc>  // b.any
  40b410:	ldr	x3, [x23, #3728]
  40b414:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b418:	add	x0, x0, #0x8a8
  40b41c:	mov	w1, #0x8                   	// #8
  40b420:	mov	w2, #0x1                   	// #1
  40b424:	bl	401cd0 <fwrite@plt>
  40b428:	ldr	x3, [x23, #3728]
  40b42c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b430:	add	x0, x0, #0x8b1
  40b434:	mov	w1, #0x8                   	// #8
  40b438:	mov	w2, #0x1                   	// #1
  40b43c:	bl	401cd0 <fwrite@plt>
  40b440:	mov	x0, x19
  40b444:	bl	40ab00 <printf@plt+0x8d90>
  40b448:	b	40b484 <printf@plt+0x9714>
  40b44c:	mov	x0, x19
  40b450:	bl	40ab00 <printf@plt+0x8d90>
  40b454:	ldr	x3, [x23, #3728]
  40b458:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b45c:	add	x0, x0, #0x8a8
  40b460:	mov	w1, #0x8                   	// #8
  40b464:	mov	w2, #0x1                   	// #1
  40b468:	bl	401cd0 <fwrite@plt>
  40b46c:	ldr	x3, [x23, #3728]
  40b470:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b474:	add	x0, x0, #0x8b1
  40b478:	mov	w1, #0x8                   	// #8
  40b47c:	mov	w2, #0x1                   	// #1
  40b480:	bl	401cd0 <fwrite@plt>
  40b484:	add	x0, x19, #0x2a0
  40b488:	bl	40446c <printf@plt+0x26fc>
  40b48c:	mov	x0, x21
  40b490:	bl	404164 <printf@plt+0x23f4>
  40b494:	add	x0, x19, #0x180
  40b498:	bl	4040cc <printf@plt+0x235c>
  40b49c:	add	x0, x19, #0x110
  40b4a0:	bl	40c000 <printf@plt+0xa290>
  40b4a4:	add	x0, x19, #0xc8
  40b4a8:	bl	40c000 <printf@plt+0xa290>
  40b4ac:	add	x0, x19, #0xa0
  40b4b0:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40b4b4:	mov	x0, x19
  40b4b8:	bl	411214 <printf@plt+0xf4a4>
  40b4bc:	ldp	x20, x19, [sp, #64]
  40b4c0:	ldp	x22, x21, [sp, #48]
  40b4c4:	ldp	x24, x23, [sp, #32]
  40b4c8:	ldp	x29, x30, [sp, #16]
  40b4cc:	add	sp, sp, #0x50
  40b4d0:	ret
  40b4d4:	mov	x20, x0
  40b4d8:	add	x0, x19, #0x2a0
  40b4dc:	bl	40446c <printf@plt+0x26fc>
  40b4e0:	add	x0, x19, #0x1a0
  40b4e4:	bl	404164 <printf@plt+0x23f4>
  40b4e8:	add	x0, x19, #0x180
  40b4ec:	bl	4040cc <printf@plt+0x235c>
  40b4f0:	add	x0, x19, #0x110
  40b4f4:	bl	40c000 <printf@plt+0xa290>
  40b4f8:	add	x0, x19, #0xc8
  40b4fc:	bl	40c000 <printf@plt+0xa290>
  40b500:	add	x0, x19, #0xa0
  40b504:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40b508:	mov	x0, x19
  40b50c:	bl	411214 <printf@plt+0xf4a4>
  40b510:	mov	x0, x20
  40b514:	bl	40c2e0 <printf@plt+0xa570>
  40b518:	stp	x29, x30, [sp, #-32]!
  40b51c:	str	x19, [sp, #16]
  40b520:	mov	x29, sp
  40b524:	mov	x19, x0
  40b528:	bl	40b28c <printf@plt+0x951c>
  40b52c:	mov	x0, x19
  40b530:	bl	417e34 <_ZdlPv@@Base>
  40b534:	ldr	x19, [sp, #16]
  40b538:	ldp	x29, x30, [sp], #32
  40b53c:	ret
  40b540:	sub	sp, sp, #0x60
  40b544:	stp	x29, x30, [sp, #32]
  40b548:	str	x23, [sp, #48]
  40b54c:	stp	x22, x21, [sp, #64]
  40b550:	stp	x20, x19, [sp, #80]
  40b554:	add	x29, sp, #0x20
  40b558:	mov	w20, w1
  40b55c:	cbz	x0, 40b5d0 <printf@plt+0x9860>
  40b560:	mov	x22, x4
  40b564:	mov	x23, x3
  40b568:	mov	x21, x2
  40b56c:	mov	x19, x0
  40b570:	sub	x0, x0, #0x1
  40b574:	ldrb	w8, [x0, #1]!
  40b578:	cmp	w8, #0x3d
  40b57c:	b.eq	40b574 <printf@plt+0x9804>  // b.none
  40b580:	bl	401ab0 <atoi@plt>
  40b584:	cmp	w0, w20
  40b588:	b.eq	40b5f0 <printf@plt+0x9880>  // b.none
  40b58c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x21b4>
  40b590:	adrp	x9, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b594:	add	x8, x8, #0xd51
  40b598:	cmp	x23, #0x0
  40b59c:	ldr	x0, [x9, #3736]
  40b5a0:	csel	x2, x8, x23, eq  // eq = none
  40b5a4:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x21b4>
  40b5a8:	add	x8, x8, #0xd57
  40b5ac:	cmp	x22, #0x0
  40b5b0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b5b4:	csel	x3, x8, x22, eq  // eq = none
  40b5b8:	add	x1, x1, #0x8ba
  40b5bc:	mov	x4, x21
  40b5c0:	mov	w5, w20
  40b5c4:	mov	x6, x19
  40b5c8:	bl	401970 <fprintf@plt>
  40b5cc:	b	40b5f0 <printf@plt+0x9880>
  40b5d0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  40b5d4:	add	x1, x1, #0x141
  40b5d8:	mov	x0, sp
  40b5dc:	mov	w2, w20
  40b5e0:	bl	401a80 <sprintf@plt>
  40b5e4:	mov	x0, sp
  40b5e8:	bl	419374 <_ZdlPvm@@Base+0x1528>
  40b5ec:	mov	x19, x0
  40b5f0:	mov	x0, x19
  40b5f4:	ldp	x20, x19, [sp, #80]
  40b5f8:	ldp	x22, x21, [sp, #64]
  40b5fc:	ldr	x23, [sp, #48]
  40b600:	ldp	x29, x30, [sp, #32]
  40b604:	add	sp, sp, #0x60
  40b608:	ret
  40b60c:	sub	sp, sp, #0x80
  40b610:	stp	x29, x30, [sp, #32]
  40b614:	stp	x28, x27, [sp, #48]
  40b618:	stp	x26, x25, [sp, #64]
  40b61c:	stp	x24, x23, [sp, #80]
  40b620:	stp	x22, x21, [sp, #96]
  40b624:	stp	x20, x19, [sp, #112]
  40b628:	add	x29, sp, #0x20
  40b62c:	mov	w21, w1
  40b630:	mov	x23, x0
  40b634:	sub	x1, x29, #0x8
  40b638:	mov	x0, x5
  40b63c:	mov	x25, x5
  40b640:	str	w4, [sp, #4]
  40b644:	mov	w22, w3
  40b648:	mov	w19, w2
  40b64c:	bl	40b7d0 <printf@plt+0x9a60>
  40b650:	ldur	x8, [x29, #-8]
  40b654:	mov	x24, x0
  40b658:	sub	x1, x29, #0x8
  40b65c:	mov	x0, x8
  40b660:	bl	40b7d0 <printf@plt+0x9a60>
  40b664:	ldur	x8, [x29, #-8]
  40b668:	mov	x26, x0
  40b66c:	sub	x1, x29, #0x8
  40b670:	mov	x0, x8
  40b674:	bl	40b7d0 <printf@plt+0x9a60>
  40b678:	ldur	x8, [x29, #-8]
  40b67c:	mov	x20, x0
  40b680:	sub	x1, x29, #0x8
  40b684:	mov	x0, x8
  40b688:	bl	40b7d0 <printf@plt+0x9a60>
  40b68c:	ldur	x8, [x29, #-8]
  40b690:	mov	x27, x0
  40b694:	sub	x1, x29, #0x8
  40b698:	mov	x0, x8
  40b69c:	bl	40b7d0 <printf@plt+0x9a60>
  40b6a0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b6a4:	mov	x28, x0
  40b6a8:	add	x1, x1, #0x901
  40b6ac:	mov	x0, x24
  40b6b0:	bl	401c10 <strcmp@plt>
  40b6b4:	cbz	w0, 40b728 <printf@plt+0x99b8>
  40b6b8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b6bc:	add	x1, x1, #0x90e
  40b6c0:	mov	x0, x24
  40b6c4:	bl	401c10 <strcmp@plt>
  40b6c8:	cbz	w0, 40b764 <printf@plt+0x99f4>
  40b6cc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b6d0:	add	x1, x1, #0x91b
  40b6d4:	mov	w2, #0xb                   	// #11
  40b6d8:	mov	x0, x24
  40b6dc:	bl	401b10 <strncmp@plt>
  40b6e0:	cbnz	w0, 40b79c <printf@plt+0x9a2c>
  40b6e4:	ldr	x20, [x23, #528]
  40b6e8:	add	x0, sp, #0x8
  40b6ec:	mov	x1, x25
  40b6f0:	add	x24, x23, #0xc8
  40b6f4:	bl	418924 <_ZdlPvm@@Base+0xad8>
  40b6f8:	ldr	w3, [x23, #608]
  40b6fc:	ldr	w7, [sp, #4]
  40b700:	add	x2, sp, #0x8
  40b704:	mov	x0, x20
  40b708:	mov	x1, x24
  40b70c:	mov	w4, w21
  40b710:	mov	w5, w19
  40b714:	mov	w6, w22
  40b718:	bl	4039f0 <printf@plt+0x1c80>
  40b71c:	add	x0, sp, #0x8
  40b720:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40b724:	b	40b79c <printf@plt+0x9a2c>
  40b728:	mov	x0, x20
  40b72c:	mov	w1, w19
  40b730:	mov	x2, x26
  40b734:	mov	x3, x27
  40b738:	mov	x4, x28
  40b73c:	add	x21, x23, #0x2a0
  40b740:	bl	40b540 <printf@plt+0x97d0>
  40b744:	mov	x3, x0
  40b748:	mov	x0, x21
  40b74c:	mov	x1, x24
  40b750:	mov	x2, x26
  40b754:	mov	x4, x27
  40b758:	mov	x5, x28
  40b75c:	bl	4046f8 <printf@plt+0x2988>
  40b760:	b	40b79c <printf@plt+0x9a2c>
  40b764:	mov	x0, x20
  40b768:	mov	w1, w21
  40b76c:	mov	x2, x26
  40b770:	mov	x3, x27
  40b774:	mov	x4, x28
  40b778:	add	x19, x23, #0x2a0
  40b77c:	bl	40b540 <printf@plt+0x97d0>
  40b780:	mov	x3, x0
  40b784:	mov	x0, x19
  40b788:	mov	x1, x24
  40b78c:	mov	x2, x26
  40b790:	mov	x4, x27
  40b794:	mov	x5, x28
  40b798:	bl	404724 <printf@plt+0x29b4>
  40b79c:	ldp	x20, x19, [sp, #112]
  40b7a0:	ldp	x22, x21, [sp, #96]
  40b7a4:	ldp	x24, x23, [sp, #80]
  40b7a8:	ldp	x26, x25, [sp, #64]
  40b7ac:	ldp	x28, x27, [sp, #48]
  40b7b0:	ldp	x29, x30, [sp, #32]
  40b7b4:	add	sp, sp, #0x80
  40b7b8:	ret
  40b7bc:	mov	x19, x0
  40b7c0:	add	x0, sp, #0x8
  40b7c4:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40b7c8:	mov	x0, x19
  40b7cc:	bl	401ce0 <_Unwind_Resume@plt>
  40b7d0:	stp	x29, x30, [sp, #-64]!
  40b7d4:	stp	x24, x23, [sp, #16]
  40b7d8:	stp	x22, x21, [sp, #32]
  40b7dc:	stp	x20, x19, [sp, #48]
  40b7e0:	mov	x29, sp
  40b7e4:	mov	x19, x1
  40b7e8:	mov	x20, x0
  40b7ec:	mov	x8, xzr
  40b7f0:	ldrb	w23, [x20, x8]
  40b7f4:	cbz	w23, 40b814 <printf@plt+0x9aa4>
  40b7f8:	cmp	w23, #0x2c
  40b7fc:	b.eq	40b814 <printf@plt+0x9aa4>  // b.none
  40b800:	cmp	w23, #0x5d
  40b804:	b.eq	40b814 <printf@plt+0x9aa4>  // b.none
  40b808:	add	x8, x8, #0x1
  40b80c:	ldrb	w23, [x20, x8]
  40b810:	cbnz	w23, 40b7f8 <printf@plt+0x9a88>
  40b814:	cbz	w8, 40b84c <printf@plt+0x9adc>
  40b818:	add	w22, w8, #0x1
  40b81c:	mov	x0, x22
  40b820:	and	x24, x8, #0xffffffff
  40b824:	bl	401900 <_Znam@plt>
  40b828:	mov	x1, x20
  40b82c:	mov	x2, x22
  40b830:	mov	x21, x0
  40b834:	bl	401920 <memcpy@plt>
  40b838:	cmp	w23, #0x2c
  40b83c:	csel	x8, x22, x24, eq  // eq = none
  40b840:	strb	wzr, [x21, x24]
  40b844:	add	x8, x20, x8
  40b848:	b	40b858 <printf@plt+0x9ae8>
  40b84c:	cmp	w23, #0x2c
  40b850:	mov	x21, xzr
  40b854:	cinc	x8, x20, eq  // eq = none
  40b858:	str	x8, [x19]
  40b85c:	mov	x0, x21
  40b860:	ldp	x20, x19, [sp, #48]
  40b864:	ldp	x22, x21, [sp, #32]
  40b868:	ldp	x24, x23, [sp, #16]
  40b86c:	ldp	x29, x30, [sp], #64
  40b870:	ret
  40b874:	sub	sp, sp, #0xd0
  40b878:	stp	x29, x30, [sp, #144]
  40b87c:	stp	x24, x23, [sp, #160]
  40b880:	stp	x22, x21, [sp, #176]
  40b884:	stp	x20, x19, [sp, #192]
  40b888:	add	x29, sp, #0x90
  40b88c:	cbz	x1, 40bb7c <printf@plt+0x9e0c>
  40b890:	and	w8, w3, #0xff
  40b894:	cmp	w8, #0x70
  40b898:	b.ne	40bb7c <printf@plt+0x9e0c>  // b.any
  40b89c:	mov	x19, x2
  40b8a0:	mov	x21, x1
  40b8a4:	mov	x20, x0
  40b8a8:	bl	404f48 <printf@plt+0x31d8>
  40b8ac:	ldr	w1, [x19]
  40b8b0:	tbnz	w1, #31, 40b910 <printf@plt+0x9ba0>
  40b8b4:	mov	x0, x20
  40b8b8:	bl	411878 <printf@plt+0xfb08>
  40b8bc:	ldr	x8, [x19, #24]
  40b8c0:	ldp	w3, w4, [x19, #16]
  40b8c4:	ldp	w5, w2, [x19]
  40b8c8:	mov	x1, x0
  40b8cc:	ldr	x9, [x8, #32]
  40b8d0:	ldp	q0, q1, [x8]
  40b8d4:	sub	x0, x29, #0x40
  40b8d8:	add	x6, sp, #0x20
  40b8dc:	str	x9, [sp, #64]
  40b8e0:	stp	q0, q1, [sp, #32]
  40b8e4:	bl	402530 <printf@plt+0x7c0>
  40b8e8:	add	x0, sp, #0x20
  40b8ec:	bl	411950 <printf@plt+0xfbe0>
  40b8f0:	ldp	q1, q0, [x29, #-32]
  40b8f4:	ldp	q3, q2, [x29, #-64]
  40b8f8:	sub	x0, x29, #0x40
  40b8fc:	stur	q0, [x20, #248]
  40b900:	stur	q1, [x20, #232]
  40b904:	stur	q2, [x20, #216]
  40b908:	stur	q3, [x20, #200]
  40b90c:	bl	40c000 <printf@plt+0xa290>
  40b910:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b914:	add	x1, x1, #0x927
  40b918:	mov	w2, #0x5                   	// #5
  40b91c:	mov	x0, x21
  40b920:	bl	401b10 <strncmp@plt>
  40b924:	cbz	w0, 40baf4 <printf@plt+0x9d84>
  40b928:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40b92c:	add	x1, x1, #0xfb2
  40b930:	mov	w2, #0x9                   	// #9
  40b934:	mov	x0, x21
  40b938:	bl	401b10 <strncmp@plt>
  40b93c:	cbz	w0, 40b9e4 <printf@plt+0x9c74>
  40b940:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40b944:	add	x1, x1, #0xfbc
  40b948:	mov	w2, #0x9                   	// #9
  40b94c:	mov	x0, x21
  40b950:	bl	401b10 <strncmp@plt>
  40b954:	cbz	w0, 40b9e4 <printf@plt+0x9c74>
  40b958:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40b95c:	add	x1, x1, #0xfc6
  40b960:	mov	w2, #0x9                   	// #9
  40b964:	mov	x0, x21
  40b968:	bl	401b10 <strncmp@plt>
  40b96c:	cbz	w0, 40b9e4 <printf@plt+0x9c74>
  40b970:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b974:	add	x1, x1, #0x969
  40b978:	mov	w2, #0x6                   	// #6
  40b97c:	mov	x0, x21
  40b980:	bl	401b10 <strncmp@plt>
  40b984:	cbz	w0, 40bb94 <printf@plt+0x9e24>
  40b988:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40b98c:	add	x1, x1, #0x91b
  40b990:	mov	w2, #0xb                   	// #11
  40b994:	mov	x0, x21
  40b998:	bl	401b10 <strncmp@plt>
  40b99c:	cbnz	w0, 40bb7c <printf@plt+0x9e0c>
  40b9a0:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  40b9a4:	ldr	w8, [x8, #2744]
  40b9a8:	ldp	w9, w2, [x19, #4]
  40b9ac:	mov	w10, #0x8e39                	// #36409
  40b9b0:	ldr	w3, [x19, #12]
  40b9b4:	movk	w10, #0x38e3, lsl #16
  40b9b8:	mul	w8, w9, w8
  40b9bc:	smull	x8, w8, w10
  40b9c0:	lsr	x9, x8, #63
  40b9c4:	asr	x8, x8, #36
  40b9c8:	add	w8, w8, w9
  40b9cc:	sub	w1, w3, w8
  40b9d0:	mov	x0, x20
  40b9d4:	mov	w4, w2
  40b9d8:	mov	x5, x21
  40b9dc:	bl	40b60c <printf@plt+0x989c>
  40b9e0:	b	40bb7c <printf@plt+0x9e0c>
  40b9e4:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  40b9e8:	mov	x22, x20
  40b9ec:	ldr	w24, [x8, #2744]
  40b9f0:	ldr	x23, [x22, #200]!
  40b9f4:	sub	x0, x29, #0x40
  40b9f8:	bl	418880 <_ZdlPvm@@Base+0xa34>
  40b9fc:	cbnz	x23, 40ba18 <printf@plt+0x9ca8>
  40ba00:	str	wzr, [sp, #16]
  40ba04:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40ba08:	add	x0, x0, #0x92d
  40ba0c:	add	x1, sp, #0x10
  40ba10:	mov	w2, wzr
  40ba14:	bl	414328 <printf@plt+0x125b8>
  40ba18:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40ba1c:	add	x1, x1, #0xfc6
  40ba20:	mov	w2, #0x9                   	// #9
  40ba24:	mov	x0, x21
  40ba28:	bl	401b10 <strncmp@plt>
  40ba2c:	cbnz	w0, 40ba90 <printf@plt+0x9d20>
  40ba30:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40ba34:	add	x0, x21, #0x9
  40ba38:	add	x1, x1, #0x930
  40ba3c:	mov	w2, #0x6                   	// #6
  40ba40:	bl	401b10 <strncmp@plt>
  40ba44:	cbnz	w0, 40ba90 <printf@plt+0x9d20>
  40ba48:	strb	wzr, [x21, #9]
  40ba4c:	sub	x0, x29, #0x40
  40ba50:	mov	x1, x21
  40ba54:	bl	418ad0 <_ZdlPvm@@Base+0xc84>
  40ba58:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40ba5c:	add	x1, x1, #0x937
  40ba60:	sub	x0, x29, #0x40
  40ba64:	bl	418cbc <_ZdlPvm@@Base+0xe70>
  40ba68:	add	x1, x21, #0xf
  40ba6c:	sub	x0, x29, #0x40
  40ba70:	bl	418cbc <_ZdlPvm@@Base+0xe70>
  40ba74:	sub	x0, x29, #0x40
  40ba78:	mov	w1, wzr
  40ba7c:	bl	40c15c <printf@plt+0xa3ec>
  40ba80:	sub	x0, x29, #0x40
  40ba84:	mov	w1, wzr
  40ba88:	bl	40c214 <printf@plt+0xa4a4>
  40ba8c:	mov	x21, x0
  40ba90:	ldr	x23, [x20, #528]
  40ba94:	add	x0, sp, #0x10
  40ba98:	mov	x1, x21
  40ba9c:	bl	418924 <_ZdlPvm@@Base+0xad8>
  40baa0:	ldp	w8, w5, [x19, #4]
  40baa4:	mov	w9, #0x8e39                	// #36409
  40baa8:	ldr	w6, [x19, #12]
  40baac:	movk	w9, #0x38e3, lsl #16
  40bab0:	mul	w8, w8, w24
  40bab4:	ldr	w3, [x20, #608]
  40bab8:	smull	x8, w8, w9
  40babc:	lsr	x9, x8, #63
  40bac0:	asr	x8, x8, #36
  40bac4:	add	w8, w8, w9
  40bac8:	sub	w4, w6, w8
  40bacc:	mov	w8, #0x1                   	// #1
  40bad0:	add	x2, sp, #0x10
  40bad4:	mov	x0, x23
  40bad8:	mov	x1, x22
  40badc:	mov	w7, w5
  40bae0:	str	w8, [sp]
  40bae4:	bl	403c14 <printf@plt+0x1ea4>
  40bae8:	add	x0, sp, #0x10
  40baec:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40baf0:	b	40bb74 <printf@plt+0x9e04>
  40baf4:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  40baf8:	mov	x22, x20
  40bafc:	ldr	w24, [x8, #2744]
  40bb00:	ldr	x8, [x22, #200]!
  40bb04:	cbnz	x8, 40bb20 <printf@plt+0x9db0>
  40bb08:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40bb0c:	add	x0, x0, #0x92d
  40bb10:	sub	x1, x29, #0x40
  40bb14:	mov	w2, wzr
  40bb18:	stur	wzr, [x29, #-64]
  40bb1c:	bl	414328 <printf@plt+0x125b8>
  40bb20:	ldr	x23, [x20, #528]
  40bb24:	add	x1, x21, #0x5
  40bb28:	sub	x0, x29, #0x40
  40bb2c:	bl	418924 <_ZdlPvm@@Base+0xad8>
  40bb30:	ldp	w8, w5, [x19, #4]
  40bb34:	mov	w9, #0x8e39                	// #36409
  40bb38:	ldr	w6, [x19, #12]
  40bb3c:	movk	w9, #0x38e3, lsl #16
  40bb40:	mul	w8, w8, w24
  40bb44:	ldr	w3, [x20, #608]
  40bb48:	smull	x8, w8, w9
  40bb4c:	lsr	x9, x8, #63
  40bb50:	asr	x8, x8, #36
  40bb54:	add	w8, w8, w9
  40bb58:	sub	w4, w6, w8
  40bb5c:	sub	x2, x29, #0x40
  40bb60:	mov	x0, x23
  40bb64:	mov	x1, x22
  40bb68:	mov	w7, w5
  40bb6c:	str	wzr, [sp]
  40bb70:	bl	403c14 <printf@plt+0x1ea4>
  40bb74:	sub	x0, x29, #0x40
  40bb78:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40bb7c:	ldp	x20, x19, [sp, #192]
  40bb80:	ldp	x22, x21, [sp, #176]
  40bb84:	ldp	x24, x23, [sp, #160]
  40bb88:	ldp	x29, x30, [sp, #144]
  40bb8c:	add	sp, sp, #0xd0
  40bb90:	ret
  40bb94:	add	x0, x21, #0x6
  40bb98:	bl	401ab0 <atoi@plt>
  40bb9c:	str	w0, [x20, #520]
  40bba0:	b	40bb7c <printf@plt+0x9e0c>
  40bba4:	b	40bbc0 <printf@plt+0x9e50>
  40bba8:	b	40bbc0 <printf@plt+0x9e50>
  40bbac:	b	40bbc0 <printf@plt+0x9e50>
  40bbb0:	mov	x19, x0
  40bbb4:	add	x0, sp, #0x10
  40bbb8:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40bbbc:	b	40bbc4 <printf@plt+0x9e54>
  40bbc0:	mov	x19, x0
  40bbc4:	sub	x0, x29, #0x40
  40bbc8:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40bbcc:	mov	x0, x19
  40bbd0:	bl	401ce0 <_Unwind_Resume@plt>
  40bbd4:	sub	sp, sp, #0xb0
  40bbd8:	stp	x29, x30, [sp, #112]
  40bbdc:	stp	x24, x23, [sp, #128]
  40bbe0:	stp	x22, x21, [sp, #144]
  40bbe4:	stp	x20, x19, [sp, #160]
  40bbe8:	add	x29, sp, #0x70
  40bbec:	cbz	x1, 40bcec <printf@plt+0x9f7c>
  40bbf0:	and	w8, w3, #0xff
  40bbf4:	cmp	w8, #0x70
  40bbf8:	b.ne	40bcec <printf@plt+0x9f7c>  // b.any
  40bbfc:	mov	x19, x2
  40bc00:	mov	x21, x1
  40bc04:	mov	x20, x0
  40bc08:	bl	404f48 <printf@plt+0x31d8>
  40bc0c:	ldr	w1, [x19]
  40bc10:	tbnz	w1, #31, 40bc70 <printf@plt+0x9f00>
  40bc14:	mov	x0, x20
  40bc18:	bl	411878 <printf@plt+0xfb08>
  40bc1c:	ldr	x8, [x19, #24]
  40bc20:	ldp	w3, w4, [x19, #16]
  40bc24:	ldp	w5, w2, [x19]
  40bc28:	mov	x1, x0
  40bc2c:	ldr	x9, [x8, #32]
  40bc30:	ldp	q0, q1, [x8]
  40bc34:	add	x0, sp, #0x30
  40bc38:	mov	x6, sp
  40bc3c:	str	x9, [sp, #32]
  40bc40:	stp	q0, q1, [sp]
  40bc44:	bl	402530 <printf@plt+0x7c0>
  40bc48:	mov	x0, sp
  40bc4c:	bl	411950 <printf@plt+0xfbe0>
  40bc50:	ldp	q1, q0, [sp, #80]
  40bc54:	ldp	q3, q2, [sp, #48]
  40bc58:	add	x0, sp, #0x30
  40bc5c:	stur	q0, [x20, #248]
  40bc60:	stur	q1, [x20, #232]
  40bc64:	stur	q2, [x20, #216]
  40bc68:	stur	q3, [x20, #200]
  40bc6c:	bl	40c000 <printf@plt+0xa290>
  40bc70:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40bc74:	add	x1, x1, #0xcda
  40bc78:	mov	w2, #0x7                   	// #7
  40bc7c:	mov	x0, x21
  40bc80:	bl	401b10 <strncmp@plt>
  40bc84:	cbnz	w0, 40bcec <printf@plt+0x9f7c>
  40bc88:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  40bc8c:	ldr	w24, [x8, #2744]
  40bc90:	ldr	x22, [x20, #528]
  40bc94:	add	x0, sp, #0x30
  40bc98:	mov	x1, x21
  40bc9c:	add	x23, x20, #0xc8
  40bca0:	bl	418924 <_ZdlPvm@@Base+0xad8>
  40bca4:	ldp	w8, w5, [x19, #4]
  40bca8:	mov	w9, #0x8e39                	// #36409
  40bcac:	ldr	w6, [x19, #12]
  40bcb0:	movk	w9, #0x38e3, lsl #16
  40bcb4:	mul	w8, w8, w24
  40bcb8:	ldr	w3, [x20, #608]
  40bcbc:	smull	x8, w8, w9
  40bcc0:	lsr	x9, x8, #63
  40bcc4:	asr	x8, x8, #36
  40bcc8:	add	w8, w8, w9
  40bccc:	sub	w4, w6, w8
  40bcd0:	add	x2, sp, #0x30
  40bcd4:	mov	x0, x22
  40bcd8:	mov	x1, x23
  40bcdc:	mov	w7, w5
  40bce0:	bl	4039f0 <printf@plt+0x1c80>
  40bce4:	add	x0, sp, #0x30
  40bce8:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40bcec:	ldp	x20, x19, [sp, #160]
  40bcf0:	ldp	x22, x21, [sp, #144]
  40bcf4:	ldp	x24, x23, [sp, #128]
  40bcf8:	ldp	x29, x30, [sp, #112]
  40bcfc:	add	sp, sp, #0xb0
  40bd00:	ret
  40bd04:	mov	x19, x0
  40bd08:	add	x0, sp, #0x30
  40bd0c:	bl	4189f8 <_ZdlPvm@@Base+0xbac>
  40bd10:	mov	x0, x19
  40bd14:	bl	401ce0 <_Unwind_Resume@plt>
  40bd18:	stp	x29, x30, [sp, #-96]!
  40bd1c:	stp	x28, x27, [sp, #16]
  40bd20:	stp	x26, x25, [sp, #32]
  40bd24:	stp	x24, x23, [sp, #48]
  40bd28:	stp	x22, x21, [sp, #64]
  40bd2c:	stp	x20, x19, [sp, #80]
  40bd30:	mov	x29, sp
  40bd34:	adrp	x9, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bd38:	mov	w19, w0
  40bd3c:	ldr	x8, [x1]
  40bd40:	ldr	x0, [x9, #3736]
  40bd44:	mov	x20, x1
  40bd48:	adrp	x1, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bd4c:	adrp	x9, 439000 <stderr@@GLIBC_2.17+0x3168>
  40bd50:	add	x1, x1, #0xef5
  40bd54:	str	x8, [x9, #4000]
  40bd58:	bl	401d30 <setbuf@plt>
  40bd5c:	adrp	x21, 41b000 <_ZdlPvm@@Base+0x31b4>
  40bd60:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x21b4>
  40bd64:	adrp	x23, 41b000 <_ZdlPvm@@Base+0x31b4>
  40bd68:	adrp	x27, 41a000 <_ZdlPvm@@Base+0x21b4>
  40bd6c:	add	x21, x21, #0xad8
  40bd70:	add	x22, x22, #0xb40
  40bd74:	add	x23, x23, #0xb52
  40bd78:	add	x27, x27, #0x9dd
  40bd7c:	adrp	x26, 43a000 <stderr@@GLIBC_2.17+0x4168>
  40bd80:	mov	w24, #0x1                   	// #1
  40bd84:	adrp	x25, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bd88:	b	40bd90 <printf@plt+0xa020>
  40bd8c:	strb	w24, [x25, #3800]
  40bd90:	mov	w0, w19
  40bd94:	mov	x1, x20
  40bd98:	mov	x2, x21
  40bd9c:	mov	x3, x22
  40bda0:	mov	x4, xzr
  40bda4:	bl	416bb4 <printf@plt+0x14e44>
  40bda8:	sub	w8, w0, #0x3f
  40bdac:	cmp	w8, #0xc1
  40bdb0:	b.hi	40bdd0 <printf@plt+0xa060>  // b.pmore
  40bdb4:	adr	x9, 40bd8c <printf@plt+0xa01c>
  40bdb8:	ldrb	w10, [x27, x8]
  40bdbc:	add	x9, x9, x10, lsl #2
  40bdc0:	br	x9
  40bdc4:	ldr	x0, [x26, #24]
  40bdc8:	bl	415ee4 <printf@plt+0x14174>
  40bdcc:	b	40bd90 <printf@plt+0xa020>
  40bdd0:	cmn	w0, #0x1
  40bdd4:	b.eq	40befc <printf@plt+0xa18c>  // b.none
  40bdd8:	mov	w1, #0x15a9                	// #5545
  40bddc:	mov	w0, wzr
  40bde0:	mov	x2, x23
  40bde4:	bl	40c2ec <printf@plt+0xa57c>
  40bde8:	b	40bd90 <printf@plt+0xa020>
  40bdec:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bdf0:	strb	w24, [x8, #3792]
  40bdf4:	b	40bd90 <printf@plt+0xa020>
  40bdf8:	ldr	x0, [x26, #24]
  40bdfc:	bl	401ab0 <atoi@plt>
  40be00:	add	w8, w0, #0x1
  40be04:	adrp	x9, 434000 <_Znam@GLIBCXX_3.4>
  40be08:	str	w8, [x9, #596]
  40be0c:	b	40bd90 <printf@plt+0xa020>
  40be10:	mov	w0, #0x28                  	// #40
  40be14:	bl	417db0 <_Znwm@@Base>
  40be18:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  40be1c:	ldr	x1, [x8, #4072]
  40be20:	mov	x28, x0
  40be24:	bl	40bfe4 <printf@plt+0xa274>
  40be28:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40be2c:	mov	w1, #0xffff                	// #65535
  40be30:	mov	x0, x28
  40be34:	str	x28, [x8, #3816]
  40be38:	bl	411be8 <printf@plt+0xfe78>
  40be3c:	b	40bd90 <printf@plt+0xa020>
  40be40:	ldr	x1, [x26, #24]
  40be44:	adrp	x0, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40be48:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40be4c:	add	x0, x0, #0xeb0
  40be50:	strb	w24, [x8, #3796]
  40be54:	bl	418ad0 <_ZdlPvm@@Base+0xc84>
  40be58:	b	40bd90 <printf@plt+0xa020>
  40be5c:	ldr	x0, [x26, #24]
  40be60:	bl	401ab0 <atoi@plt>
  40be64:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40be68:	str	w0, [x8, #3812]
  40be6c:	b	40bd90 <printf@plt+0xa020>
  40be70:	ldr	x28, [x26, #24]
  40be74:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  40be78:	add	x1, x1, #0xe9a
  40be7c:	mov	x0, x28
  40be80:	bl	401c10 <strcmp@plt>
  40be84:	cbz	w0, 40bee0 <printf@plt+0xa170>
  40be88:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x61b4>
  40be8c:	mov	x0, x28
  40be90:	add	x1, x1, #0x5b3
  40be94:	bl	401c10 <strcmp@plt>
  40be98:	cbz	w0, 40bef0 <printf@plt+0xa180>
  40be9c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40bea0:	add	x0, x0, #0xb1f
  40bea4:	mov	x1, x28
  40bea8:	bl	401d70 <printf@plt>
  40beac:	b	40bd90 <printf@plt+0xa020>
  40beb0:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40beb4:	strb	w24, [x8, #3828]
  40beb8:	b	40bd90 <printf@plt+0xa020>
  40bebc:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bec0:	strb	w24, [x8, #3804]
  40bec4:	b	40bd90 <printf@plt+0xa020>
  40bec8:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40becc:	strb	w24, [x8, #3808]
  40bed0:	b	40bd90 <printf@plt+0xa020>
  40bed4:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bed8:	strb	w24, [x8, #3824]
  40bedc:	b	40bd90 <printf@plt+0xa020>
  40bee0:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  40bee4:	str	wzr, [x8, #592]
  40bee8:	strb	w24, [x25, #3800]
  40beec:	b	40bd90 <printf@plt+0xa020>
  40bef0:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  40bef4:	str	w24, [x8, #592]
  40bef8:	b	40bd90 <printf@plt+0xa020>
  40befc:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  40bf00:	ldrsw	x8, [x8, #612]
  40bf04:	cmp	w8, w19
  40bf08:	b.ge	40bf28 <printf@plt+0xa1b8>  // b.tcont
  40bf0c:	add	x20, x20, x8, lsl #3
  40bf10:	sub	w19, w19, w8
  40bf14:	ldr	x0, [x20], #8
  40bf18:	bl	410678 <printf@plt+0xe908>
  40bf1c:	subs	w19, w19, #0x1
  40bf20:	b.ne	40bf14 <printf@plt+0xa1a4>  // b.any
  40bf24:	b	40bf34 <printf@plt+0xa1c4>
  40bf28:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x51b4>
  40bf2c:	add	x0, x0, #0xa20
  40bf30:	bl	410678 <printf@plt+0xe908>
  40bf34:	ldp	x20, x19, [sp, #80]
  40bf38:	ldp	x22, x21, [sp, #64]
  40bf3c:	ldp	x24, x23, [sp, #48]
  40bf40:	ldp	x26, x25, [sp, #32]
  40bf44:	ldp	x28, x27, [sp, #16]
  40bf48:	mov	w0, wzr
  40bf4c:	ldp	x29, x30, [sp], #96
  40bf50:	ret
  40bf54:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bf58:	ldr	x0, [x8, #3728]
  40bf5c:	bl	40bf98 <printf@plt+0xa228>
  40bf60:	mov	w0, wzr
  40bf64:	bl	401cc0 <exit@plt>
  40bf68:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bf6c:	ldr	x0, [x8, #3736]
  40bf70:	bl	40bf98 <printf@plt+0xa228>
  40bf74:	mov	w0, #0x1                   	// #1
  40bf78:	bl	401cc0 <exit@plt>
  40bf7c:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bf80:	ldr	x1, [x8, #3712]
  40bf84:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40bf88:	add	x0, x0, #0xafa
  40bf8c:	bl	401d70 <printf@plt>
  40bf90:	mov	w0, wzr
  40bf94:	bl	401cc0 <exit@plt>
  40bf98:	stp	x29, x30, [sp, #-16]!
  40bf9c:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  40bfa0:	ldr	x2, [x8, #4000]
  40bfa4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40bfa8:	add	x1, x1, #0x2e6
  40bfac:	mov	x29, sp
  40bfb0:	bl	401970 <fprintf@plt>
  40bfb4:	ldp	x29, x30, [sp], #16
  40bfb8:	ret
  40bfbc:	stp	x29, x30, [sp, #-16]!
  40bfc0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  40bfc4:	add	x1, x1, #0xe6d
  40bfc8:	mov	x29, sp
  40bfcc:	bl	401c00 <fopen@plt>
  40bfd0:	cbz	x0, 40bfdc <printf@plt+0xa26c>
  40bfd4:	bl	4019c0 <fclose@plt>
  40bfd8:	mov	w0, #0x1                   	// #1
  40bfdc:	ldp	x29, x30, [sp], #16
  40bfe0:	ret
  40bfe4:	str	wzr, [x0]
  40bfe8:	str	x1, [x0, #32]
  40bfec:	ret
  40bff0:	ldr	x0, [x0]
  40bff4:	ret
  40bff8:	ldr	w0, [x0, #8]
  40bffc:	ret
  40c000:	stp	x29, x30, [sp, #-16]!
  40c004:	add	x0, x0, #0x18
  40c008:	mov	x29, sp
  40c00c:	bl	411950 <printf@plt+0xfbe0>
  40c010:	ldp	x29, x30, [sp], #16
  40c014:	ret
  40c018:	sub	sp, sp, #0x20
  40c01c:	stp	x29, x30, [sp, #16]
  40c020:	add	x29, sp, #0x10
  40c024:	sturb	w1, [x29, #-4]
  40c028:	ldr	x1, [x0]
  40c02c:	ldr	w2, [x0, #8]
  40c030:	mov	x0, x8
  40c034:	sub	x3, x29, #0x4
  40c038:	mov	w4, #0x1                   	// #1
  40c03c:	bl	418e2c <_ZdlPvm@@Base+0xfe0>
  40c040:	ldp	x29, x30, [sp, #16]
  40c044:	add	sp, sp, #0x20
  40c048:	ret
  40c04c:	stp	x29, x30, [sp, #-16]!
  40c050:	ldrsw	x2, [x0, #8]
  40c054:	ldr	w8, [x1, #8]
  40c058:	mov	x29, sp
  40c05c:	cmp	w2, w8
  40c060:	b.ne	40c084 <printf@plt+0xa314>  // b.any
  40c064:	cbz	w2, 40c090 <printf@plt+0xa320>
  40c068:	ldr	x0, [x0]
  40c06c:	ldr	x1, [x1]
  40c070:	bl	401d40 <bcmp@plt>
  40c074:	cmp	w0, #0x0
  40c078:	cset	w0, eq  // eq = none
  40c07c:	ldp	x29, x30, [sp], #16
  40c080:	ret
  40c084:	mov	w0, wzr
  40c088:	ldp	x29, x30, [sp], #16
  40c08c:	ret
  40c090:	mov	w0, #0x1                   	// #1
  40c094:	ldp	x29, x30, [sp], #16
  40c098:	ret
  40c09c:	stp	x29, x30, [sp, #-48]!
  40c0a0:	stp	x22, x21, [sp, #16]
  40c0a4:	stp	x20, x19, [sp, #32]
  40c0a8:	mov	x29, sp
  40c0ac:	mov	w19, w2
  40c0b0:	mov	w21, w1
  40c0b4:	mov	x22, x0
  40c0b8:	mov	x20, x8
  40c0bc:	tbnz	w1, #31, 40c0d4 <printf@plt+0xa364>
  40c0c0:	ldr	w8, [x22, #8]
  40c0c4:	add	w9, w19, w21
  40c0c8:	cmp	w9, w8
  40c0cc:	cset	w0, le
  40c0d0:	b	40c0d8 <printf@plt+0xa368>
  40c0d4:	mov	w0, wzr
  40c0d8:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x31b4>
  40c0dc:	add	x2, x2, #0xb74
  40c0e0:	mov	w1, #0xb5                  	// #181
  40c0e4:	bl	40c2ec <printf@plt+0xa57c>
  40c0e8:	ldr	x8, [x22]
  40c0ec:	mov	x0, x20
  40c0f0:	mov	w2, w19
  40c0f4:	add	x1, x8, w21, sxtw
  40c0f8:	bl	418888 <_ZdlPvm@@Base+0xa3c>
  40c0fc:	ldp	x20, x19, [sp, #32]
  40c100:	ldp	x22, x21, [sp, #16]
  40c104:	ldp	x29, x30, [sp], #48
  40c108:	ret
  40c10c:	stp	x29, x30, [sp, #-32]!
  40c110:	stp	x20, x19, [sp, #16]
  40c114:	mov	x29, sp
  40c118:	mov	w19, w1
  40c11c:	mov	x20, x0
  40c120:	tbnz	w1, #31, 40c134 <printf@plt+0xa3c4>
  40c124:	ldr	w8, [x20, #8]
  40c128:	cmp	w8, w19
  40c12c:	cset	w0, gt
  40c130:	b	40c138 <printf@plt+0xa3c8>
  40c134:	mov	w0, wzr
  40c138:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x31b4>
  40c13c:	add	x2, x2, #0xb74
  40c140:	mov	w1, #0x68                  	// #104
  40c144:	bl	40c2ec <printf@plt+0xa57c>
  40c148:	ldr	x8, [x20]
  40c14c:	ldrb	w0, [x8, w19, sxtw]
  40c150:	ldp	x20, x19, [sp, #16]
  40c154:	ldp	x29, x30, [sp], #32
  40c158:	ret
  40c15c:	stp	x29, x30, [sp, #-32]!
  40c160:	stp	x20, x19, [sp, #16]
  40c164:	mov	x29, sp
  40c168:	ldp	w8, w9, [x0, #8]
  40c16c:	mov	x19, x0
  40c170:	mov	w20, w1
  40c174:	cmp	w8, w9
  40c178:	b.lt	40c184 <printf@plt+0xa414>  // b.tstop
  40c17c:	mov	x0, x19
  40c180:	bl	418be4 <_ZdlPvm@@Base+0xd98>
  40c184:	ldrsw	x8, [x19, #8]
  40c188:	ldr	x9, [x19]
  40c18c:	mov	x0, x19
  40c190:	add	w10, w8, #0x1
  40c194:	str	w10, [x19, #8]
  40c198:	strb	w20, [x9, x8]
  40c19c:	ldp	x20, x19, [sp, #16]
  40c1a0:	ldp	x29, x30, [sp], #32
  40c1a4:	ret
  40c1a8:	ldr	w8, [x0, #8]
  40c1ac:	cmp	w8, #0x0
  40c1b0:	cset	w0, eq  // eq = none
  40c1b4:	ret
  40c1b8:	stp	x29, x30, [sp, #-48]!
  40c1bc:	str	x21, [sp, #16]
  40c1c0:	stp	x20, x19, [sp, #32]
  40c1c4:	mov	x29, sp
  40c1c8:	mov	x19, x1
  40c1cc:	mov	x20, x8
  40c1d0:	cbz	x0, 40c1f8 <printf@plt+0xa488>
  40c1d4:	mov	x21, x0
  40c1d8:	bl	401960 <strlen@plt>
  40c1dc:	ldr	x3, [x19]
  40c1e0:	ldr	w4, [x19, #8]
  40c1e4:	mov	x2, x0
  40c1e8:	mov	x0, x20
  40c1ec:	mov	x1, x21
  40c1f0:	bl	418e2c <_ZdlPvm@@Base+0xfe0>
  40c1f4:	b	40c204 <printf@plt+0xa494>
  40c1f8:	mov	x0, x20
  40c1fc:	mov	x1, x19
  40c200:	bl	4189b4 <_ZdlPvm@@Base+0xb68>
  40c204:	ldp	x20, x19, [sp, #32]
  40c208:	ldr	x21, [sp, #16]
  40c20c:	ldp	x29, x30, [sp], #48
  40c210:	ret
  40c214:	stp	x29, x30, [sp, #-32]!
  40c218:	stp	x20, x19, [sp, #16]
  40c21c:	mov	x29, sp
  40c220:	mov	w19, w1
  40c224:	mov	x20, x0
  40c228:	tbnz	w1, #31, 40c23c <printf@plt+0xa4cc>
  40c22c:	ldr	w8, [x20, #8]
  40c230:	cmp	w8, w19
  40c234:	cset	w0, gt
  40c238:	b	40c240 <printf@plt+0xa4d0>
  40c23c:	mov	w0, wzr
  40c240:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x31b4>
  40c244:	add	x2, x2, #0xb74
  40c248:	mov	w1, #0x62                  	// #98
  40c24c:	bl	40c2ec <printf@plt+0xa57c>
  40c250:	ldr	x8, [x20]
  40c254:	add	x0, x8, w19, sxtw
  40c258:	ldp	x20, x19, [sp, #16]
  40c25c:	ldp	x29, x30, [sp], #32
  40c260:	ret
  40c264:	stp	x29, x30, [sp, #-32]!
  40c268:	str	x19, [sp, #16]
  40c26c:	mov	x19, x0
  40c270:	add	x0, x0, #0x18
  40c274:	mov	x29, sp
  40c278:	bl	402660 <printf@plt+0x8f0>
  40c27c:	mov	x0, x19
  40c280:	bl	403428 <printf@plt+0x16b8>
  40c284:	ldr	x19, [sp, #16]
  40c288:	ldp	x29, x30, [sp], #32
  40c28c:	ret
  40c290:	stp	x29, x30, [sp, #-16]!
  40c294:	ldrsw	x2, [x0, #8]
  40c298:	ldr	w8, [x1, #8]
  40c29c:	mov	x29, sp
  40c2a0:	cmp	w2, w8
  40c2a4:	b.ne	40c2c8 <printf@plt+0xa558>  // b.any
  40c2a8:	cbz	w2, 40c2d4 <printf@plt+0xa564>
  40c2ac:	ldr	x0, [x0]
  40c2b0:	ldr	x1, [x1]
  40c2b4:	bl	401d40 <bcmp@plt>
  40c2b8:	cmp	w0, #0x0
  40c2bc:	cset	w0, ne  // ne = any
  40c2c0:	ldp	x29, x30, [sp], #16
  40c2c4:	ret
  40c2c8:	mov	w0, #0x1                   	// #1
  40c2cc:	ldp	x29, x30, [sp], #16
  40c2d0:	ret
  40c2d4:	mov	w0, wzr
  40c2d8:	ldp	x29, x30, [sp], #16
  40c2dc:	ret
  40c2e0:	str	x30, [sp, #-16]!
  40c2e4:	bl	401980 <__cxa_begin_catch@plt>
  40c2e8:	bl	401940 <_ZSt9terminatev@plt>
  40c2ec:	cbz	w0, 40c2f4 <printf@plt+0xa584>
  40c2f0:	ret
  40c2f4:	stp	x29, x30, [sp, #-16]!
  40c2f8:	mov	x29, sp
  40c2fc:	mov	w0, w1
  40c300:	mov	x1, x2
  40c304:	bl	41189c <printf@plt+0xfb2c>
  40c308:	ldp	x29, x30, [sp], #16
  40c30c:	ret
  40c310:	stp	x29, x30, [sp, #-48]!
  40c314:	stp	x22, x21, [sp, #16]
  40c318:	stp	x20, x19, [sp, #32]
  40c31c:	mov	x29, sp
  40c320:	mov	x19, x1
  40c324:	mov	x1, x0
  40c328:	mov	x20, x8
  40c32c:	cbz	x19, 40c35c <printf@plt+0xa5ec>
  40c330:	ldr	x21, [x1]
  40c334:	ldr	w22, [x1, #8]
  40c338:	mov	x0, x19
  40c33c:	bl	401960 <strlen@plt>
  40c340:	mov	x4, x0
  40c344:	mov	x0, x20
  40c348:	mov	x1, x21
  40c34c:	mov	w2, w22
  40c350:	mov	x3, x19
  40c354:	bl	418e2c <_ZdlPvm@@Base+0xfe0>
  40c358:	b	40c364 <printf@plt+0xa5f4>
  40c35c:	mov	x0, x20
  40c360:	bl	4189b4 <_ZdlPvm@@Base+0xb68>
  40c364:	ldp	x20, x19, [sp, #32]
  40c368:	ldp	x22, x21, [sp, #16]
  40c36c:	ldp	x29, x30, [sp], #48
  40c370:	ret
  40c374:	str	xzr, [x0]
  40c378:	ret
  40c37c:	stp	x29, x30, [sp, #-16]!
  40c380:	mov	x29, sp
  40c384:	bl	40c390 <printf@plt+0xa620>
  40c388:	ldp	x29, x30, [sp], #16
  40c38c:	ret
  40c390:	stp	x29, x30, [sp, #-32]!
  40c394:	stp	x20, x19, [sp, #16]
  40c398:	mov	x19, x0
  40c39c:	ldr	x0, [x0]
  40c3a0:	mov	x29, sp
  40c3a4:	cbz	x0, 40c3b8 <printf@plt+0xa648>
  40c3a8:	ldr	x20, [x0, #8]
  40c3ac:	bl	417e34 <_ZdlPv@@Base>
  40c3b0:	mov	x0, x20
  40c3b4:	cbnz	x20, 40c3a8 <printf@plt+0xa638>
  40c3b8:	str	xzr, [x19]
  40c3bc:	ldp	x20, x19, [sp, #16]
  40c3c0:	ldp	x29, x30, [sp], #32
  40c3c4:	ret
  40c3c8:	stp	x29, x30, [sp, #-16]!
  40c3cc:	mov	x29, sp
  40c3d0:	bl	40c390 <printf@plt+0xa620>
  40c3d4:	ldp	x29, x30, [sp], #16
  40c3d8:	ret
  40c3dc:	stp	x29, x30, [sp, #-48]!
  40c3e0:	stp	x22, x21, [sp, #16]
  40c3e4:	stp	x20, x19, [sp, #32]
  40c3e8:	ldr	x21, [x0]
  40c3ec:	mov	x29, sp
  40c3f0:	cbz	x21, 40c4ac <printf@plt+0xa73c>
  40c3f4:	ldrb	w8, [x1]
  40c3f8:	mov	x19, x1
  40c3fc:	cbz	w8, 40c414 <printf@plt+0xa6a4>
  40c400:	and	w0, w8, #0xff
  40c404:	bl	4019d0 <isspace@plt>
  40c408:	cbnz	w0, 40c414 <printf@plt+0xa6a4>
  40c40c:	ldrb	w8, [x19, #1]!
  40c410:	cbnz	w8, 40c400 <printf@plt+0xa690>
  40c414:	ldrb	w8, [x19]
  40c418:	cbz	w8, 40c4b4 <printf@plt+0xa744>
  40c41c:	ldrb	w22, [x19]
  40c420:	cbz	w22, 40c438 <printf@plt+0xa6c8>
  40c424:	and	w0, w22, #0xff
  40c428:	bl	4019d0 <isspace@plt>
  40c42c:	cbz	w0, 40c438 <printf@plt+0xa6c8>
  40c430:	ldrb	w22, [x19, #1]!
  40c434:	cbnz	w22, 40c424 <printf@plt+0xa6b4>
  40c438:	add	x8, x19, #0x1
  40c43c:	ldrb	w0, [x8]
  40c440:	mov	x19, x8
  40c444:	cbz	w0, 40c454 <printf@plt+0xa6e4>
  40c448:	bl	4019d0 <isspace@plt>
  40c44c:	add	x8, x19, #0x1
  40c450:	cbnz	w0, 40c43c <printf@plt+0xa6cc>
  40c454:	mov	x0, x19
  40c458:	bl	401ab0 <atoi@plt>
  40c45c:	ldrb	w8, [x19]
  40c460:	mov	w20, w0
  40c464:	cbz	w8, 40c47c <printf@plt+0xa70c>
  40c468:	and	w0, w8, #0xff
  40c46c:	bl	4019d0 <isspace@plt>
  40c470:	cbnz	w0, 40c47c <printf@plt+0xa70c>
  40c474:	ldrb	w8, [x19, #1]!
  40c478:	cbnz	w8, 40c468 <printf@plt+0xa6f8>
  40c47c:	ldrb	w8, [x21]
  40c480:	cmp	w8, w22, uxtb
  40c484:	b.ne	40c4ac <printf@plt+0xa73c>  // b.any
  40c488:	ldr	w8, [x21, #4]
  40c48c:	cmp	w8, w20
  40c490:	b.ne	40c4ac <printf@plt+0xa73c>  // b.any
  40c494:	ldr	x21, [x21, #8]
  40c498:	mov	w0, #0x1                   	// #1
  40c49c:	cbz	x21, 40c4b8 <printf@plt+0xa748>
  40c4a0:	ldrb	w8, [x19]
  40c4a4:	cbnz	w8, 40c41c <printf@plt+0xa6ac>
  40c4a8:	b	40c4b8 <printf@plt+0xa748>
  40c4ac:	mov	w0, wzr
  40c4b0:	b	40c4b8 <printf@plt+0xa748>
  40c4b4:	mov	w0, #0x1                   	// #1
  40c4b8:	ldp	x20, x19, [sp, #32]
  40c4bc:	ldp	x22, x21, [sp, #16]
  40c4c0:	ldp	x29, x30, [sp], #48
  40c4c4:	ret
  40c4c8:	stp	x29, x30, [sp, #-64]!
  40c4cc:	str	x23, [sp, #16]
  40c4d0:	stp	x22, x21, [sp, #32]
  40c4d4:	stp	x20, x19, [sp, #48]
  40c4d8:	mov	x29, sp
  40c4dc:	mov	x20, x1
  40c4e0:	mov	x19, x0
  40c4e4:	bl	40c3c8 <printf@plt+0xa658>
  40c4e8:	ldrb	w8, [x20]
  40c4ec:	cbz	w8, 40c504 <printf@plt+0xa794>
  40c4f0:	and	w0, w8, #0xff
  40c4f4:	bl	4019d0 <isspace@plt>
  40c4f8:	cbnz	w0, 40c504 <printf@plt+0xa794>
  40c4fc:	ldrb	w8, [x20, #1]!
  40c500:	cbnz	w8, 40c4f0 <printf@plt+0xa780>
  40c504:	ldrb	w8, [x20]
  40c508:	cbz	w8, 40c5a8 <printf@plt+0xa838>
  40c50c:	mov	x22, xzr
  40c510:	b	40c544 <printf@plt+0xa7d4>
  40c514:	mov	w0, #0x10                  	// #16
  40c518:	bl	417db0 <_Znwm@@Base>
  40c51c:	add	x8, x22, #0x8
  40c520:	cmp	x22, #0x0
  40c524:	csel	x8, x19, x8, eq  // eq = none
  40c528:	str	x0, [x8]
  40c52c:	strb	w23, [x0]
  40c530:	str	w21, [x0, #4]
  40c534:	str	xzr, [x0, #8]
  40c538:	ldrb	w8, [x20]
  40c53c:	mov	x22, x0
  40c540:	cbz	w8, 40c5a8 <printf@plt+0xa838>
  40c544:	ldrb	w23, [x20]
  40c548:	cbz	w23, 40c560 <printf@plt+0xa7f0>
  40c54c:	and	w0, w23, #0xff
  40c550:	bl	4019d0 <isspace@plt>
  40c554:	cbz	w0, 40c560 <printf@plt+0xa7f0>
  40c558:	ldrb	w23, [x20, #1]!
  40c55c:	cbnz	w23, 40c54c <printf@plt+0xa7dc>
  40c560:	add	x8, x20, #0x1
  40c564:	ldrb	w0, [x8]
  40c568:	mov	x20, x8
  40c56c:	cbz	w0, 40c57c <printf@plt+0xa80c>
  40c570:	bl	4019d0 <isspace@plt>
  40c574:	add	x8, x20, #0x1
  40c578:	cbnz	w0, 40c564 <printf@plt+0xa7f4>
  40c57c:	mov	x0, x20
  40c580:	bl	401ab0 <atoi@plt>
  40c584:	ldrb	w8, [x20]
  40c588:	mov	w21, w0
  40c58c:	cbz	w8, 40c514 <printf@plt+0xa7a4>
  40c590:	and	w0, w8, #0xff
  40c594:	bl	4019d0 <isspace@plt>
  40c598:	cbnz	w0, 40c514 <printf@plt+0xa7a4>
  40c59c:	ldrb	w8, [x20, #1]!
  40c5a0:	cbnz	w8, 40c590 <printf@plt+0xa820>
  40c5a4:	b	40c514 <printf@plt+0xa7a4>
  40c5a8:	ldp	x20, x19, [sp, #48]
  40c5ac:	ldp	x22, x21, [sp, #32]
  40c5b0:	ldr	x23, [sp, #16]
  40c5b4:	ldp	x29, x30, [sp], #64
  40c5b8:	ret
  40c5bc:	stp	x29, x30, [sp, #-16]!
  40c5c0:	mov	x29, sp
  40c5c4:	ldr	x8, [x0]
  40c5c8:	cbz	x8, 40c5d4 <printf@plt+0xa864>
  40c5cc:	ldp	x29, x30, [sp], #16
  40c5d0:	ret
  40c5d4:	bl	40c4c8 <printf@plt+0xa758>
  40c5d8:	ldp	x29, x30, [sp], #16
  40c5dc:	ret
  40c5e0:	ldr	x8, [x0]
  40c5e4:	cbz	x8, 40c604 <printf@plt+0xa894>
  40c5e8:	mov	w0, #0x1                   	// #1
  40c5ec:	ldr	w9, [x8, #4]
  40c5f0:	cmp	w9, w1
  40c5f4:	b.eq	40c608 <printf@plt+0xa898>  // b.none
  40c5f8:	ldr	x8, [x8, #8]
  40c5fc:	add	w0, w0, #0x1
  40c600:	cbnz	x8, 40c5ec <printf@plt+0xa87c>
  40c604:	mov	w0, wzr
  40c608:	ret
  40c60c:	mov	x8, x0
  40c610:	cmp	w1, #0x2
  40c614:	mov	w0, wzr
  40c618:	b.lt	40c648 <printf@plt+0xa8d8>  // b.tstop
  40c61c:	ldr	x8, [x8]
  40c620:	cbz	x8, 40c648 <printf@plt+0xa8d8>
  40c624:	sub	w9, w1, #0x1
  40c628:	subs	w10, w9, #0x1
  40c62c:	b.eq	40c64c <printf@plt+0xa8dc>  // b.none
  40c630:	cmp	w9, #0x2
  40c634:	mov	w0, wzr
  40c638:	b.lt	40c648 <printf@plt+0xa8d8>  // b.tstop
  40c63c:	ldr	x8, [x8, #8]
  40c640:	mov	w9, w10
  40c644:	cbnz	x8, 40c628 <printf@plt+0xa8b8>
  40c648:	ret
  40c64c:	ldr	w0, [x8, #4]
  40c650:	ret
  40c654:	mov	x8, x0
  40c658:	cmp	w1, #0x2
  40c65c:	mov	w0, #0x4c                  	// #76
  40c660:	b.lt	40c690 <printf@plt+0xa920>  // b.tstop
  40c664:	ldr	x8, [x8]
  40c668:	cbz	x8, 40c690 <printf@plt+0xa920>
  40c66c:	sub	w9, w1, #0x1
  40c670:	mov	w0, #0x4c                  	// #76
  40c674:	subs	w10, w9, #0x1
  40c678:	b.eq	40c694 <printf@plt+0xa924>  // b.none
  40c67c:	cmp	w9, #0x2
  40c680:	b.lt	40c690 <printf@plt+0xa920>  // b.tstop
  40c684:	ldr	x8, [x8, #8]
  40c688:	mov	w9, w10
  40c68c:	cbnz	x8, 40c674 <printf@plt+0xa904>
  40c690:	ret
  40c694:	ldrb	w0, [x8]
  40c698:	ret
  40c69c:	stp	x29, x30, [sp, #-48]!
  40c6a0:	stp	x20, x19, [sp, #32]
  40c6a4:	str	x21, [sp, #16]
  40c6a8:	ldr	x21, [x0]
  40c6ac:	mov	x29, sp
  40c6b0:	cbz	x21, 40c6dc <printf@plt+0xa96c>
  40c6b4:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x41b4>
  40c6b8:	mov	w19, #0x1                   	// #1
  40c6bc:	add	x20, x20, #0x332
  40c6c0:	ldr	w2, [x21, #4]
  40c6c4:	mov	x0, x20
  40c6c8:	mov	w1, w19
  40c6cc:	bl	401d70 <printf@plt>
  40c6d0:	ldr	x21, [x21, #8]
  40c6d4:	add	w19, w19, #0x1
  40c6d8:	cbnz	x21, 40c6c0 <printf@plt+0xa950>
  40c6dc:	ldp	x20, x19, [sp, #32]
  40c6e0:	ldr	x21, [sp, #16]
  40c6e4:	ldp	x29, x30, [sp], #48
  40c6e8:	ret
  40c6ec:	stp	x29, x30, [sp, #-32]!
  40c6f0:	stp	x20, x19, [sp, #16]
  40c6f4:	mov	x29, sp
  40c6f8:	mov	x19, x0
  40c6fc:	stp	x1, xzr, [x0, #8]
  40c700:	str	w2, [x0, #24]
  40c704:	str	xzr, [x0, #32]
  40c708:	str	wzr, [x0, #40]
  40c70c:	mov	w0, #0x8                   	// #8
  40c710:	bl	417db0 <_Znwm@@Base>
  40c714:	mov	x20, x0
  40c718:	bl	40c374 <printf@plt+0xa604>
  40c71c:	str	x20, [x19]
  40c720:	ldp	x20, x19, [sp, #16]
  40c724:	ldp	x29, x30, [sp], #32
  40c728:	ret
  40c72c:	stp	x29, x30, [sp, #-32]!
  40c730:	stp	x20, x19, [sp, #16]
  40c734:	ldr	x20, [x0]
  40c738:	mov	x19, x0
  40c73c:	mov	x29, sp
  40c740:	cbz	x20, 40c760 <printf@plt+0xa9f0>
  40c744:	mov	x0, x20
  40c748:	bl	40c37c <printf@plt+0xa60c>
  40c74c:	mov	x0, x20
  40c750:	b	40c75c <printf@plt+0xa9ec>
  40c754:	ldr	x8, [x0, #16]
  40c758:	str	x8, [x19, #16]
  40c75c:	bl	417e34 <_ZdlPv@@Base>
  40c760:	ldr	x0, [x19, #16]
  40c764:	cbnz	x0, 40c754 <printf@plt+0xa9e4>
  40c768:	ldp	x20, x19, [sp, #16]
  40c76c:	ldp	x29, x30, [sp], #32
  40c770:	ret
  40c774:	stp	x29, x30, [sp, #-32]!
  40c778:	str	x19, [sp, #16]
  40c77c:	mov	x29, sp
  40c780:	cbz	x1, 40c798 <printf@plt+0xaa28>
  40c784:	mov	x0, x1
  40c788:	ldr	x19, [x0, #16]
  40c78c:	bl	417e34 <_ZdlPv@@Base>
  40c790:	mov	x0, x19
  40c794:	cbnz	x19, 40c788 <printf@plt+0xaa18>
  40c798:	ldr	x19, [sp, #16]
  40c79c:	ldp	x29, x30, [sp], #32
  40c7a0:	ret
  40c7a4:	stp	x29, x30, [sp, #-32]!
  40c7a8:	str	x19, [sp, #16]
  40c7ac:	mov	x29, sp
  40c7b0:	ldr	x8, [x0, #16]
  40c7b4:	mov	w3, w1
  40c7b8:	str	w1, [x0, #24]
  40c7bc:	cbz	x8, 40c7e0 <printf@plt+0xaa70>
  40c7c0:	mov	x19, x8
  40c7c4:	ldr	w8, [x8, #4]
  40c7c8:	cmp	w8, w3
  40c7cc:	b.gt	40c810 <printf@plt+0xaaa0>
  40c7d0:	ldr	x8, [x19, #16]
  40c7d4:	cbnz	x8, 40c7c0 <printf@plt+0xaa50>
  40c7d8:	cbnz	x19, 40c7e8 <printf@plt+0xaa78>
  40c7dc:	b	40c820 <printf@plt+0xaab0>
  40c7e0:	mov	x19, xzr
  40c7e4:	cbz	x19, 40c820 <printf@plt+0xaab0>
  40c7e8:	ldr	w2, [x19, #4]
  40c7ec:	cmp	w2, #0x1
  40c7f0:	b.lt	40c820 <printf@plt+0xaab0>  // b.tstop
  40c7f4:	cmp	w2, w3
  40c7f8:	b.ge	40c820 <printf@plt+0xaab0>  // b.tcont
  40c7fc:	ldr	w8, [x19, #8]
  40c800:	mov	w4, #0x4c                  	// #76
  40c804:	add	w1, w8, #0x1
  40c808:	bl	40c82c <printf@plt+0xaabc>
  40c80c:	b	40c820 <printf@plt+0xaab0>
  40c810:	ldr	x1, [x19, #16]
  40c814:	str	w3, [x19, #4]
  40c818:	bl	40c774 <printf@plt+0xaa04>
  40c81c:	str	xzr, [x19, #16]
  40c820:	ldr	x19, [sp, #16]
  40c824:	ldp	x29, x30, [sp], #32
  40c828:	ret
  40c82c:	stp	x29, x30, [sp, #-64]!
  40c830:	str	x23, [sp, #16]
  40c834:	stp	x22, x21, [sp, #32]
  40c838:	stp	x20, x19, [sp, #48]
  40c83c:	mov	x29, sp
  40c840:	mov	w19, w4
  40c844:	mov	w20, w3
  40c848:	mov	w21, w2
  40c84c:	mov	w23, w1
  40c850:	mov	x22, x0
  40c854:	bl	40cf18 <printf@plt+0xb1a8>
  40c858:	cbz	x0, 40c878 <printf@plt+0xab08>
  40c85c:	mov	x1, x0
  40c860:	mov	x0, x22
  40c864:	mov	w2, w21
  40c868:	mov	w3, w20
  40c86c:	mov	w4, w19
  40c870:	bl	40d06c <printf@plt+0xb2fc>
  40c874:	b	40c890 <printf@plt+0xab20>
  40c878:	mov	x0, x22
  40c87c:	mov	w1, w23
  40c880:	mov	w2, w21
  40c884:	mov	w3, w20
  40c888:	mov	w4, w19
  40c88c:	bl	40cf30 <printf@plt+0xb1c0>
  40c890:	ldp	x20, x19, [sp, #48]
  40c894:	ldp	x22, x21, [sp, #32]
  40c898:	ldr	x23, [sp, #16]
  40c89c:	ldp	x29, x30, [sp], #64
  40c8a0:	ret
  40c8a4:	ldr	x8, [x0, #16]
  40c8a8:	ldr	w0, [x0, #24]
  40c8ac:	cbz	x8, 40c8b8 <printf@plt+0xab48>
  40c8b0:	ldr	w8, [x8]
  40c8b4:	sub	w0, w0, w8
  40c8b8:	ret
  40c8bc:	stp	x29, x30, [sp, #-16]!
  40c8c0:	mov	x29, sp
  40c8c4:	ldr	x8, [x0, #16]
  40c8c8:	cbz	x8, 40c8e8 <printf@plt+0xab78>
  40c8cc:	ldr	w3, [x8]
  40c8d0:	mov	w2, w1
  40c8d4:	cmp	w3, w1
  40c8d8:	b.le	40c8e8 <printf@plt+0xab78>
  40c8dc:	mov	w4, #0x4c                  	// #76
  40c8e0:	mov	w1, wzr
  40c8e4:	bl	40c82c <printf@plt+0xaabc>
  40c8e8:	ldp	x29, x30, [sp], #16
  40c8ec:	ret
  40c8f0:	stp	x29, x30, [sp, #-32]!
  40c8f4:	stp	x20, x19, [sp, #16]
  40c8f8:	mov	x29, sp
  40c8fc:	ldr	x8, [x0, #16]
  40c900:	cbz	x8, 40c9d4 <printf@plt+0xac64>
  40c904:	ldr	w8, [x0, #24]
  40c908:	mov	x19, x0
  40c90c:	str	xzr, [x0, #32]
  40c910:	cmp	w8, #0x1
  40c914:	b.lt	40c9d4 <printf@plt+0xac64>  // b.tstop
  40c918:	ldr	x0, [x19, #8]
  40c91c:	mov	w20, w1
  40c920:	bl	40ee08 <printf@plt+0xd098>
  40c924:	ldr	x0, [x19, #8]
  40c928:	bl	40ee08 <printf@plt+0xd098>
  40c92c:	ldr	x0, [x19, #8]
  40c930:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40c934:	add	x1, x1, #0x340
  40c938:	bl	40ecc8 <printf@plt+0xcf58>
  40c93c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40c940:	add	x1, x1, #0x354
  40c944:	bl	40ecc8 <printf@plt+0xcf58>
  40c948:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40c94c:	add	x1, x1, #0x37b
  40c950:	bl	40ecc8 <printf@plt+0xcf58>
  40c954:	ldr	x0, [x19, #8]
  40c958:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40c95c:	add	x1, x1, #0xf8b
  40c960:	bl	40ecc8 <printf@plt+0xcf58>
  40c964:	bl	40ee08 <printf@plt+0xd098>
  40c968:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  40c96c:	ldr	w8, [x8, #592]
  40c970:	cbnz	w8, 40c97c <printf@plt+0xac0c>
  40c974:	mov	x0, x19
  40c978:	bl	40c9e0 <printf@plt+0xac70>
  40c97c:	ldr	x0, [x19, #8]
  40c980:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40c984:	add	x1, x1, #0x3a2
  40c988:	bl	40ecc8 <printf@plt+0xcf58>
  40c98c:	cbz	w20, 40c9c0 <printf@plt+0xac50>
  40c990:	ldr	x0, [x19, #8]
  40c994:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40c998:	add	x1, x1, #0x3c0
  40c99c:	bl	40ecc8 <printf@plt+0xcf58>
  40c9a0:	ldr	x0, [x19, #8]
  40c9a4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40c9a8:	add	x1, x1, #0x3d5
  40c9ac:	bl	40ecc8 <printf@plt+0xcf58>
  40c9b0:	ldr	x0, [x19, #8]
  40c9b4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40c9b8:	add	x1, x1, #0x352
  40c9bc:	bl	40ecc8 <printf@plt+0xcf58>
  40c9c0:	ldr	x0, [x19, #8]
  40c9c4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40c9c8:	add	x1, x1, #0xf8b
  40c9cc:	bl	40ecc8 <printf@plt+0xcf58>
  40c9d0:	bl	40ee08 <printf@plt+0xd098>
  40c9d4:	ldp	x20, x19, [sp, #16]
  40c9d8:	ldp	x29, x30, [sp], #32
  40c9dc:	ret
  40c9e0:	stp	x29, x30, [sp, #-96]!
  40c9e4:	str	x27, [sp, #16]
  40c9e8:	stp	x26, x25, [sp, #32]
  40c9ec:	stp	x24, x23, [sp, #48]
  40c9f0:	stp	x22, x21, [sp, #64]
  40c9f4:	stp	x20, x19, [sp, #80]
  40c9f8:	mov	x29, sp
  40c9fc:	mov	x19, x0
  40ca00:	ldp	x0, x24, [x0, #8]
  40ca04:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40ca08:	add	x1, x1, #0x3d9
  40ca0c:	bl	40ecc8 <printf@plt+0xcf58>
  40ca10:	cbz	x24, 40cb18 <printf@plt+0xada8>
  40ca14:	adrp	x26, 41c000 <_ZdlPvm@@Base+0x41b4>
  40ca18:	adrp	x27, 41c000 <_ZdlPvm@@Base+0x41b4>
  40ca1c:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x41b4>
  40ca20:	adrp	x21, 41c000 <_ZdlPvm@@Base+0x41b4>
  40ca24:	mov	w25, #0x64                  	// #100
  40ca28:	add	x26, x26, #0x422
  40ca2c:	add	x27, x27, #0x40a
  40ca30:	add	x20, x20, #0x3f1
  40ca34:	add	x21, x21, #0x3e4
  40ca38:	mov	x22, x24
  40ca3c:	b	40cabc <printf@plt+0xad4c>
  40ca40:	mov	x0, x19
  40ca44:	mov	x1, x22
  40ca48:	bl	40cb48 <printf@plt+0xadd8>
  40ca4c:	mov	w23, w0
  40ca50:	mov	x0, x19
  40ca54:	bl	40c8a4 <printf@plt+0xab34>
  40ca58:	ldr	w8, [x22]
  40ca5c:	cmp	w0, #0x0
  40ca60:	cinc	w10, w0, lt  // lt = tstop
  40ca64:	ldrb	w9, [x22, #12]
  40ca68:	asr	w10, w10, #1
  40ca6c:	madd	w11, w23, w25, w10
  40ca70:	madd	w10, w8, w25, w10
  40ca74:	ldr	x8, [x19, #8]
  40ca78:	cmp	w9, #0x52
  40ca7c:	sdiv	w11, w11, w0
  40ca80:	sdiv	w10, w10, w0
  40ca84:	csel	x12, x27, x26, eq  // eq = none
  40ca88:	cmp	w9, #0x43
  40ca8c:	mov	x0, x8
  40ca90:	mov	x1, x21
  40ca94:	sub	w23, w11, w10
  40ca98:	csel	x24, x20, x12, eq  // eq = none
  40ca9c:	bl	40ecc8 <printf@plt+0xcf58>
  40caa0:	mov	w1, w23
  40caa4:	bl	40f014 <printf@plt+0xd2a4>
  40caa8:	mov	x1, x24
  40caac:	bl	40ecc8 <printf@plt+0xcf58>
  40cab0:	bl	40ee08 <printf@plt+0xd098>
  40cab4:	ldr	x24, [x22, #16]
  40cab8:	cbz	x24, 40cb18 <printf@plt+0xada8>
  40cabc:	mov	x23, x22
  40cac0:	mov	x22, x24
  40cac4:	cbz	x23, 40ca40 <printf@plt+0xacd0>
  40cac8:	cmp	x23, x22
  40cacc:	b.eq	40ca40 <printf@plt+0xacd0>  // b.none
  40cad0:	mov	x0, x19
  40cad4:	mov	x1, x23
  40cad8:	bl	40cb84 <printf@plt+0xae14>
  40cadc:	cbz	w0, 40ca40 <printf@plt+0xacd0>
  40cae0:	ldr	x0, [x19, #8]
  40cae4:	mov	x1, x21
  40cae8:	bl	40ecc8 <printf@plt+0xcf58>
  40caec:	mov	x24, x0
  40caf0:	mov	x0, x19
  40caf4:	mov	x1, x23
  40caf8:	bl	40cb84 <printf@plt+0xae14>
  40cafc:	mov	w1, w0
  40cb00:	mov	x0, x24
  40cb04:	bl	40f014 <printf@plt+0xd2a4>
  40cb08:	mov	x1, x20
  40cb0c:	bl	40ecc8 <printf@plt+0xcf58>
  40cb10:	bl	40ee08 <printf@plt+0xd098>
  40cb14:	b	40ca40 <printf@plt+0xacd0>
  40cb18:	ldr	x0, [x19, #8]
  40cb1c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40cb20:	add	x1, x1, #0x42c
  40cb24:	bl	40ecc8 <printf@plt+0xcf58>
  40cb28:	bl	40ee08 <printf@plt+0xd098>
  40cb2c:	ldp	x20, x19, [sp, #80]
  40cb30:	ldp	x22, x21, [sp, #64]
  40cb34:	ldp	x24, x23, [sp, #48]
  40cb38:	ldp	x26, x25, [sp, #32]
  40cb3c:	ldr	x27, [sp, #16]
  40cb40:	ldp	x29, x30, [sp], #96
  40cb44:	ret
  40cb48:	cbz	x1, 40cb60 <printf@plt+0xadf0>
  40cb4c:	ldr	w8, [x1, #4]
  40cb50:	cmp	w8, #0x0
  40cb54:	b.le	40cb60 <printf@plt+0xadf0>
  40cb58:	mov	w0, w8
  40cb5c:	ret
  40cb60:	ldr	x8, [x1, #16]
  40cb64:	add	x9, x0, #0x18
  40cb68:	cmp	x8, #0x0
  40cb6c:	csel	x8, x9, x1, eq  // eq = none
  40cb70:	ldr	w8, [x8]
  40cb74:	mov	w0, w8
  40cb78:	ret
  40cb7c:	str	w1, [x0, #40]
  40cb80:	ret
  40cb84:	stp	x29, x30, [sp, #-48]!
  40cb88:	str	x21, [sp, #16]
  40cb8c:	stp	x20, x19, [sp, #32]
  40cb90:	mov	x29, sp
  40cb94:	cbz	x1, 40cbdc <printf@plt+0xae6c>
  40cb98:	ldr	w19, [x1, #4]
  40cb9c:	cmp	w19, #0x1
  40cba0:	b.lt	40cbdc <printf@plt+0xae6c>  // b.tstop
  40cba4:	ldr	x8, [x1, #16]
  40cba8:	cbz	x8, 40cbdc <printf@plt+0xae6c>
  40cbac:	ldr	w20, [x8]
  40cbb0:	mov	w21, #0x64                  	// #100
  40cbb4:	bl	40c8a4 <printf@plt+0xab34>
  40cbb8:	cmp	w0, #0x0
  40cbbc:	cinc	w8, w0, lt  // lt = tstop
  40cbc0:	asr	w8, w8, #1
  40cbc4:	madd	w9, w20, w21, w8
  40cbc8:	madd	w8, w19, w21, w8
  40cbcc:	sdiv	w9, w9, w0
  40cbd0:	sdiv	w8, w8, w0
  40cbd4:	sub	w0, w9, w8
  40cbd8:	b	40cbe0 <printf@plt+0xae70>
  40cbdc:	mov	w0, wzr
  40cbe0:	ldp	x20, x19, [sp, #32]
  40cbe4:	ldr	x21, [sp, #16]
  40cbe8:	ldp	x29, x30, [sp], #48
  40cbec:	ret
  40cbf0:	cbz	w1, 40cc7c <printf@plt+0xaf0c>
  40cbf4:	stp	x29, x30, [sp, #-48]!
  40cbf8:	str	x21, [sp, #16]
  40cbfc:	stp	x20, x19, [sp, #32]
  40cc00:	mov	x29, sp
  40cc04:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  40cc08:	ldr	w8, [x8, #592]
  40cc0c:	mov	x19, x0
  40cc10:	ldr	x0, [x0, #8]
  40cc14:	mov	x20, x2
  40cc18:	cmp	w8, #0x1
  40cc1c:	b.ne	40cc4c <printf@plt+0xaedc>  // b.any
  40cc20:	mov	w21, w1
  40cc24:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40cc28:	add	x1, x1, #0x438
  40cc2c:	bl	40ecc8 <printf@plt+0xcf58>
  40cc30:	mov	w1, w21
  40cc34:	bl	40f014 <printf@plt+0xd2a4>
  40cc38:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40cc3c:	add	x1, x1, #0x351
  40cc40:	bl	40ecc8 <printf@plt+0xcf58>
  40cc44:	cbnz	x20, 40cc5c <printf@plt+0xaeec>
  40cc48:	b	40cc68 <printf@plt+0xaef8>
  40cc4c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40cc50:	add	x1, x1, #0x444
  40cc54:	bl	40ecc8 <printf@plt+0xcf58>
  40cc58:	cbz	x20, 40cc68 <printf@plt+0xaef8>
  40cc5c:	ldr	x0, [x19, #8]
  40cc60:	mov	x1, x20
  40cc64:	bl	40ecc8 <printf@plt+0xcf58>
  40cc68:	ldr	x0, [x19, #8]
  40cc6c:	bl	40ee08 <printf@plt+0xd098>
  40cc70:	ldp	x20, x19, [sp, #32]
  40cc74:	ldr	x21, [sp, #16]
  40cc78:	ldp	x29, x30, [sp], #48
  40cc7c:	ret
  40cc80:	stp	x29, x30, [sp, #-64]!
  40cc84:	str	x23, [sp, #16]
  40cc88:	stp	x22, x21, [sp, #32]
  40cc8c:	stp	x20, x19, [sp, #48]
  40cc90:	mov	x29, sp
  40cc94:	ldr	x8, [x0, #32]
  40cc98:	ldr	x22, [x0, #16]
  40cc9c:	mov	x19, x0
  40cca0:	mov	w20, w1
  40cca4:	cbz	x8, 40ccbc <printf@plt+0xaf4c>
  40cca8:	ldr	w8, [x8, #8]
  40ccac:	cmp	w8, w20
  40ccb0:	b.lt	40ccbc <printf@plt+0xaf4c>  // b.tstop
  40ccb4:	mov	x0, x19
  40ccb8:	bl	40cdd8 <printf@plt+0xb068>
  40ccbc:	cbz	x22, 40cdc4 <printf@plt+0xb054>
  40ccc0:	ldr	w8, [x22, #8]
  40ccc4:	cmp	w8, w20
  40ccc8:	b.ge	40ccd8 <printf@plt+0xaf68>  // b.tcont
  40cccc:	ldr	x22, [x22, #16]
  40ccd0:	cbnz	x22, 40ccc0 <printf@plt+0xaf50>
  40ccd4:	b	40cdc4 <printf@plt+0xb054>
  40ccd8:	b.ne	40cdc4 <printf@plt+0xb054>  // b.any
  40ccdc:	ldr	x8, [x19, #32]
  40cce0:	cbz	x8, 40ccf8 <printf@plt+0xaf88>
  40cce4:	ldr	x0, [x19, #8]
  40cce8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40ccec:	add	x1, x1, #0x449
  40ccf0:	bl	40ecc8 <printf@plt+0xcf58>
  40ccf4:	bl	40ee08 <printf@plt+0xd098>
  40ccf8:	ldr	x8, [x19, #32]
  40ccfc:	mov	x20, x8
  40cd00:	cbnz	x8, 40cd08 <printf@plt+0xaf98>
  40cd04:	ldr	x20, [x19, #16]
  40cd08:	cbz	x8, 40cd30 <printf@plt+0xafc0>
  40cd0c:	mov	x0, x19
  40cd10:	mov	x1, x20
  40cd14:	bl	40cb84 <printf@plt+0xae14>
  40cd18:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  40cd1c:	mov	w1, w0
  40cd20:	add	x2, x2, #0x448
  40cd24:	mov	x0, x19
  40cd28:	bl	40cbf0 <printf@plt+0xae80>
  40cd2c:	ldr	x20, [x20, #16]
  40cd30:	mov	x0, x19
  40cd34:	mov	x1, x20
  40cd38:	bl	40cb48 <printf@plt+0xadd8>
  40cd3c:	mov	w21, w0
  40cd40:	mov	x0, x19
  40cd44:	mov	w23, #0x64                  	// #100
  40cd48:	bl	40c8a4 <printf@plt+0xab34>
  40cd4c:	ldr	w8, [x20]
  40cd50:	cmp	w0, #0x0
  40cd54:	cinc	w9, w0, lt  // lt = tstop
  40cd58:	asr	w9, w9, #1
  40cd5c:	madd	w10, w21, w23, w9
  40cd60:	madd	w8, w8, w23, w9
  40cd64:	sdiv	w10, w10, w0
  40cd68:	sdiv	w8, w8, w0
  40cd6c:	cmp	x20, x22
  40cd70:	sub	w1, w10, w8
  40cd74:	b.eq	40cd8c <printf@plt+0xb01c>  // b.none
  40cd78:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  40cd7c:	add	x2, x2, #0x448
  40cd80:	mov	x0, x19
  40cd84:	bl	40cbf0 <printf@plt+0xae80>
  40cd88:	b	40cd0c <printf@plt+0xaf9c>
  40cd8c:	ldrb	w8, [x20, #12]
  40cd90:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x21b4>
  40cd94:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x41b4>
  40cd98:	add	x9, x9, #0xf8b
  40cd9c:	add	x10, x10, #0x45e
  40cda0:	adrp	x11, 41c000 <_ZdlPvm@@Base+0x41b4>
  40cda4:	cmp	w8, #0x52
  40cda8:	add	x11, x11, #0x44f
  40cdac:	csel	x9, x10, x9, eq  // eq = none
  40cdb0:	cmp	w8, #0x43
  40cdb4:	csel	x2, x11, x9, eq  // eq = none
  40cdb8:	mov	x0, x19
  40cdbc:	bl	40cbf0 <printf@plt+0xae80>
  40cdc0:	str	x20, [x19, #32]
  40cdc4:	ldp	x20, x19, [sp, #48]
  40cdc8:	ldp	x22, x21, [sp, #32]
  40cdcc:	ldr	x23, [sp, #16]
  40cdd0:	ldp	x29, x30, [sp], #64
  40cdd4:	ret
  40cdd8:	stp	x29, x30, [sp, #-32]!
  40cddc:	str	x19, [sp, #16]
  40cde0:	mov	x29, sp
  40cde4:	mov	x19, x0
  40cde8:	bl	40ce5c <printf@plt+0xb0ec>
  40cdec:	ldr	x0, [x19, #8]
  40cdf0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40cdf4:	add	x1, x1, #0x3a2
  40cdf8:	bl	40ecc8 <printf@plt+0xcf58>
  40cdfc:	ldr	w8, [x19, #40]
  40ce00:	cbz	w8, 40ce34 <printf@plt+0xb0c4>
  40ce04:	ldr	x0, [x19, #8]
  40ce08:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40ce0c:	add	x1, x1, #0x3c0
  40ce10:	bl	40ecc8 <printf@plt+0xcf58>
  40ce14:	ldr	x0, [x19, #8]
  40ce18:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40ce1c:	add	x1, x1, #0x3d5
  40ce20:	bl	40ecc8 <printf@plt+0xcf58>
  40ce24:	ldr	x0, [x19, #8]
  40ce28:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40ce2c:	add	x1, x1, #0x352
  40ce30:	bl	40ecc8 <printf@plt+0xcf58>
  40ce34:	ldr	x0, [x19, #8]
  40ce38:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40ce3c:	add	x1, x1, #0xf8b
  40ce40:	bl	40ecc8 <printf@plt+0xcf58>
  40ce44:	bl	40ee08 <printf@plt+0xd098>
  40ce48:	str	wzr, [x19, #40]
  40ce4c:	str	xzr, [x19, #32]
  40ce50:	ldr	x19, [sp, #16]
  40ce54:	ldp	x29, x30, [sp], #32
  40ce58:	ret
  40ce5c:	stp	x29, x30, [sp, #-32]!
  40ce60:	str	x19, [sp, #16]
  40ce64:	mov	x29, sp
  40ce68:	ldr	x8, [x0, #32]
  40ce6c:	cbz	x8, 40cecc <printf@plt+0xb15c>
  40ce70:	ldr	x8, [x8, #16]
  40ce74:	mov	x19, x0
  40ce78:	cbz	x8, 40ced8 <printf@plt+0xb168>
  40ce7c:	mov	x9, x8
  40ce80:	ldr	x8, [x8, #16]
  40ce84:	cbnz	x8, 40ce7c <printf@plt+0xb10c>
  40ce88:	ldr	w1, [x9, #8]
  40ce8c:	cmp	w1, #0x1
  40ce90:	b.lt	40ce9c <printf@plt+0xb12c>  // b.tstop
  40ce94:	mov	x0, x19
  40ce98:	bl	40cc80 <printf@plt+0xaf10>
  40ce9c:	ldr	x8, [x19, #32]
  40cea0:	cbz	x8, 40ceb8 <printf@plt+0xb148>
  40cea4:	ldr	x0, [x19, #8]
  40cea8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40ceac:	add	x1, x1, #0x449
  40ceb0:	bl	40ecc8 <printf@plt+0xcf58>
  40ceb4:	str	xzr, [x19, #32]
  40ceb8:	ldr	x0, [x19, #8]
  40cebc:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40cec0:	add	x1, x1, #0x46c
  40cec4:	bl	40ecc8 <printf@plt+0xcf58>
  40cec8:	bl	40ee08 <printf@plt+0xd098>
  40cecc:	ldr	x19, [sp, #16]
  40ced0:	ldp	x29, x30, [sp], #32
  40ced4:	ret
  40ced8:	mov	w1, wzr
  40cedc:	cmp	w1, #0x1
  40cee0:	b.ge	40ce94 <printf@plt+0xb124>  // b.tcont
  40cee4:	b	40ce9c <printf@plt+0xb12c>
  40cee8:	stp	x29, x30, [sp, #-32]!
  40ceec:	str	x19, [sp, #16]
  40cef0:	mov	x29, sp
  40cef4:	mov	x19, x0
  40cef8:	bl	40ce5c <printf@plt+0xb0ec>
  40cefc:	ldr	x0, [x19, #8]
  40cf00:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40cf04:	add	x1, x1, #0x472
  40cf08:	bl	40ecc8 <printf@plt+0xcf58>
  40cf0c:	ldr	x19, [sp, #16]
  40cf10:	ldp	x29, x30, [sp], #32
  40cf14:	ret
  40cf18:	ldr	x0, [x0, #16]
  40cf1c:	cbz	x0, 40cf2c <printf@plt+0xb1bc>
  40cf20:	ldr	w8, [x0, #8]
  40cf24:	cmp	w8, w1
  40cf28:	b.ne	40cf18 <printf@plt+0xb1a8>  // b.any
  40cf2c:	ret
  40cf30:	stp	x29, x30, [sp, #-64]!
  40cf34:	stp	x24, x23, [sp, #16]
  40cf38:	stp	x22, x21, [sp, #32]
  40cf3c:	stp	x20, x19, [sp, #48]
  40cf40:	mov	x29, sp
  40cf44:	mov	x23, x0
  40cf48:	ldr	x9, [x23, #16]!
  40cf4c:	mov	w19, w4
  40cf50:	mov	w20, w3
  40cf54:	mov	w21, w2
  40cf58:	mov	w22, w1
  40cf5c:	cbz	x9, 40cf8c <printf@plt+0xb21c>
  40cf60:	ldr	w8, [x9, #8]
  40cf64:	cmp	w8, w22
  40cf68:	b.ge	40cf98 <printf@plt+0xb228>  // b.tcont
  40cf6c:	mov	x8, x9
  40cf70:	ldr	x9, [x9, #16]
  40cf74:	cbz	x9, 40cf84 <printf@plt+0xb214>
  40cf78:	ldr	w10, [x9, #8]
  40cf7c:	cmp	w10, w22
  40cf80:	b.lt	40cf6c <printf@plt+0xb1fc>  // b.tstop
  40cf84:	cbnz	x8, 40cfa0 <printf@plt+0xb230>
  40cf88:	b	40cfb8 <printf@plt+0xb248>
  40cf8c:	mov	x8, x9
  40cf90:	cbnz	x8, 40cfa0 <printf@plt+0xb230>
  40cf94:	b	40cfb8 <printf@plt+0xb248>
  40cf98:	mov	x8, x9
  40cf9c:	cbz	x8, 40cfb8 <printf@plt+0xb248>
  40cfa0:	ldr	w9, [x8, #8]
  40cfa4:	cmp	w9, w22
  40cfa8:	b.le	40cfb8 <printf@plt+0xb248>
  40cfac:	ldr	w8, [x8]
  40cfb0:	cmp	w8, w20
  40cfb4:	b.lt	40d020 <printf@plt+0xb2b0>  // b.tstop
  40cfb8:	ldr	x8, [x23]
  40cfbc:	cbz	x8, 40cfec <printf@plt+0xb27c>
  40cfc0:	ldr	w9, [x8, #8]
  40cfc4:	cmp	w9, w22
  40cfc8:	b.ge	40cff8 <printf@plt+0xb288>  // b.tcont
  40cfcc:	mov	x24, x8
  40cfd0:	ldr	x8, [x8, #16]
  40cfd4:	cbz	x8, 40cfe4 <printf@plt+0xb274>
  40cfd8:	ldr	w9, [x8, #8]
  40cfdc:	cmp	w9, w22
  40cfe0:	b.lt	40cfcc <printf@plt+0xb25c>  // b.tstop
  40cfe4:	cbnz	x24, 40d000 <printf@plt+0xb290>
  40cfe8:	b	40d028 <printf@plt+0xb2b8>
  40cfec:	mov	x24, xzr
  40cff0:	cbnz	x24, 40d000 <printf@plt+0xb290>
  40cff4:	b	40d028 <printf@plt+0xb2b8>
  40cff8:	mov	x24, xzr
  40cffc:	cbz	x24, 40d028 <printf@plt+0xb2b8>
  40d000:	ldr	w8, [x24, #4]
  40d004:	cmp	w8, w21
  40d008:	b.gt	40d020 <printf@plt+0xb2b0>
  40d00c:	ldr	x8, [x24, #16]
  40d010:	cbz	x8, 40d028 <printf@plt+0xb2b8>
  40d014:	ldr	w8, [x8]
  40d018:	cmp	w8, w20
  40d01c:	b.ge	40d028 <printf@plt+0xb2b8>  // b.tcont
  40d020:	mov	w0, wzr
  40d024:	b	40d058 <printf@plt+0xb2e8>
  40d028:	mov	w0, #0x18                  	// #24
  40d02c:	bl	417db0 <_Znwm@@Base>
  40d030:	add	x8, x24, #0x10
  40d034:	cmp	x24, #0x0
  40d038:	csel	x8, x23, x8, eq  // eq = none
  40d03c:	ldr	x9, [x8]
  40d040:	str	x9, [x0, #16]
  40d044:	str	x0, [x8]
  40d048:	stp	w21, w20, [x0]
  40d04c:	str	w22, [x0, #8]
  40d050:	strb	w19, [x0, #12]
  40d054:	mov	w0, #0x1                   	// #1
  40d058:	ldp	x20, x19, [sp, #48]
  40d05c:	ldp	x22, x21, [sp, #32]
  40d060:	ldp	x24, x23, [sp, #16]
  40d064:	ldp	x29, x30, [sp], #64
  40d068:	ret
  40d06c:	add	x9, x0, #0x10
  40d070:	ldr	x8, [x9]
  40d074:	cbz	x8, 40d09c <printf@plt+0xb32c>
  40d078:	mov	x9, x8
  40d07c:	ldr	x10, [x9, #16]!
  40d080:	cmp	x10, x1
  40d084:	b.ne	40d070 <printf@plt+0xb300>  // b.any
  40d088:	ldr	w8, [x8, #4]
  40d08c:	cmp	w8, w2
  40d090:	b.le	40d09c <printf@plt+0xb32c>
  40d094:	mov	w0, wzr
  40d098:	ret
  40d09c:	ldr	x8, [x1, #16]
  40d0a0:	cbz	x8, 40d0b8 <printf@plt+0xb348>
  40d0a4:	ldr	w8, [x8]
  40d0a8:	cmp	w8, w3
  40d0ac:	b.ge	40d0b8 <printf@plt+0xb348>  // b.tcont
  40d0b0:	mov	w0, wzr
  40d0b4:	ret
  40d0b8:	ldr	w8, [x1]
  40d0bc:	cmp	w8, w2
  40d0c0:	b.le	40d0c8 <printf@plt+0xb358>
  40d0c4:	str	w2, [x1]
  40d0c8:	ldr	w8, [x1, #4]
  40d0cc:	cmp	w8, w3
  40d0d0:	b.ge	40d0d8 <printf@plt+0xb368>  // b.tcont
  40d0d4:	str	w3, [x1, #4]
  40d0d8:	mov	w0, #0x1                   	// #1
  40d0dc:	strb	w4, [x1, #12]
  40d0e0:	ret
  40d0e4:	stp	x29, x30, [sp, #-16]!
  40d0e8:	ldr	x0, [x0]
  40d0ec:	mov	x29, sp
  40d0f0:	bl	40c5e0 <printf@plt+0xa870>
  40d0f4:	add	w0, w0, #0x1
  40d0f8:	ldp	x29, x30, [sp], #16
  40d0fc:	ret
  40d100:	ldr	x8, [x0, #16]
  40d104:	cbz	x8, 40d114 <printf@plt+0xb3a4>
  40d108:	ldr	w9, [x8]
  40d10c:	cmp	w9, w1
  40d110:	b.le	40d11c <printf@plt+0xb3ac>
  40d114:	mov	w0, wzr
  40d118:	ret
  40d11c:	ldr	w0, [x8, #8]
  40d120:	ldr	x8, [x8, #16]
  40d124:	cbz	x8, 40d134 <printf@plt+0xb3c4>
  40d128:	ldr	w9, [x8]
  40d12c:	cmp	w9, w1
  40d130:	b.le	40d11c <printf@plt+0xb3ac>
  40d134:	ret
  40d138:	ldr	x8, [x0, #16]
  40d13c:	cbz	x8, 40d154 <printf@plt+0xb3e4>
  40d140:	mov	w0, wzr
  40d144:	ldr	x8, [x8, #16]
  40d148:	add	w0, w0, #0x1
  40d14c:	cbnz	x8, 40d144 <printf@plt+0xb3d4>
  40d150:	ret
  40d154:	mov	w0, wzr
  40d158:	ret
  40d15c:	stp	x29, x30, [sp, #-48]!
  40d160:	stp	x20, x19, [sp, #32]
  40d164:	ldr	x20, [x0, #16]
  40d168:	str	x21, [sp, #16]
  40d16c:	mov	x29, sp
  40d170:	cbz	x20, 40d19c <printf@plt+0xb42c>
  40d174:	mov	x19, x0
  40d178:	mov	w21, wzr
  40d17c:	mov	x0, x19
  40d180:	mov	x1, x20
  40d184:	bl	40cb84 <printf@plt+0xae14>
  40d188:	ldr	x20, [x20, #16]
  40d18c:	cmp	w0, #0x0
  40d190:	cinc	w21, w21, ne  // ne = any
  40d194:	cbnz	x20, 40d17c <printf@plt+0xb40c>
  40d198:	b	40d1a0 <printf@plt+0xb430>
  40d19c:	mov	w21, wzr
  40d1a0:	mov	w0, w21
  40d1a4:	ldp	x20, x19, [sp, #32]
  40d1a8:	ldr	x21, [sp, #16]
  40d1ac:	ldp	x29, x30, [sp], #48
  40d1b0:	ret
  40d1b4:	stp	x29, x30, [sp, #-16]!
  40d1b8:	ldr	x0, [x0]
  40d1bc:	mov	x29, sp
  40d1c0:	bl	40c60c <printf@plt+0xa89c>
  40d1c4:	ldp	x29, x30, [sp], #16
  40d1c8:	ret
  40d1cc:	stp	x29, x30, [sp, #-16]!
  40d1d0:	ldr	x0, [x0]
  40d1d4:	mov	x29, sp
  40d1d8:	bl	40c654 <printf@plt+0xa8e4>
  40d1dc:	ldp	x29, x30, [sp], #16
  40d1e0:	ret
  40d1e4:	stp	x29, x30, [sp, #-32]!
  40d1e8:	stp	x20, x19, [sp, #16]
  40d1ec:	ldr	x20, [x0, #16]
  40d1f0:	mov	x29, sp
  40d1f4:	cbz	x20, 40d220 <printf@plt+0xb4b0>
  40d1f8:	adrp	x19, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d1fc:	add	x19, x19, #0x47b
  40d200:	ldp	w3, w1, [x20, #4]
  40d204:	ldr	w2, [x20]
  40d208:	ldrb	w4, [x20, #12]
  40d20c:	mov	x0, x19
  40d210:	bl	401d70 <printf@plt>
  40d214:	ldr	x20, [x20, #16]
  40d218:	cbnz	x20, 40d200 <printf@plt+0xb490>
  40d21c:	b	40d228 <printf@plt+0xb4b8>
  40d220:	ldr	x0, [x0]
  40d224:	bl	40c69c <printf@plt+0xa92c>
  40d228:	ldp	x20, x19, [sp, #16]
  40d22c:	ldp	x29, x30, [sp], #32
  40d230:	ret
  40d234:	stp	x29, x30, [sp, #-64]!
  40d238:	stp	x24, x23, [sp, #16]
  40d23c:	stp	x22, x21, [sp, #32]
  40d240:	stp	x20, x19, [sp, #48]
  40d244:	mov	x29, sp
  40d248:	mov	x21, x0
  40d24c:	mov	w0, #0x30                  	// #48
  40d250:	mov	w19, w4
  40d254:	mov	w20, w3
  40d258:	mov	w22, w2
  40d25c:	mov	x24, x1
  40d260:	bl	417db0 <_Znwm@@Base>
  40d264:	mov	x23, x0
  40d268:	mov	x1, x24
  40d26c:	mov	w2, w19
  40d270:	bl	40c6ec <printf@plt+0xa97c>
  40d274:	add	w2, w20, w22
  40d278:	mov	w1, #0x1                   	// #1
  40d27c:	mov	w4, #0x4c                  	// #76
  40d280:	mov	x0, x23
  40d284:	mov	w3, w19
  40d288:	str	x23, [x21, #16]
  40d28c:	bl	40c82c <printf@plt+0xaabc>
  40d290:	ldr	x0, [x21, #16]
  40d294:	mov	w1, w20
  40d298:	bl	40c8bc <printf@plt+0xab4c>
  40d29c:	stp	w19, w22, [x21, #8]
  40d2a0:	str	w20, [x21, #4]
  40d2a4:	ldp	x20, x19, [sp, #48]
  40d2a8:	ldp	x22, x21, [sp, #32]
  40d2ac:	ldp	x24, x23, [sp, #16]
  40d2b0:	ldp	x29, x30, [sp], #64
  40d2b4:	ret
  40d2b8:	mov	x19, x0
  40d2bc:	mov	x0, x23
  40d2c0:	bl	417e34 <_ZdlPv@@Base>
  40d2c4:	mov	x0, x19
  40d2c8:	bl	401ce0 <_Unwind_Resume@plt>
  40d2cc:	stp	x29, x30, [sp, #-32]!
  40d2d0:	str	x19, [sp, #16]
  40d2d4:	mov	x29, sp
  40d2d8:	ldr	x19, [x0, #16]
  40d2dc:	cbz	x19, 40d2f0 <printf@plt+0xb580>
  40d2e0:	mov	x0, x19
  40d2e4:	bl	40c72c <printf@plt+0xa9bc>
  40d2e8:	mov	x0, x19
  40d2ec:	bl	417e34 <_ZdlPv@@Base>
  40d2f0:	ldr	x19, [sp, #16]
  40d2f4:	ldp	x29, x30, [sp], #32
  40d2f8:	ret
  40d2fc:	ret
  40d300:	stp	x29, x30, [sp, #-32]!
  40d304:	stp	x20, x19, [sp, #16]
  40d308:	mov	x29, sp
  40d30c:	ldr	w8, [x0, #12]
  40d310:	ldr	w9, [x0, #4]
  40d314:	mov	x19, x0
  40d318:	mov	w20, w1
  40d31c:	cmn	w8, w9
  40d320:	b.ne	40d338 <printf@plt+0xb5c8>  // b.any
  40d324:	cbz	w20, 40d3c8 <printf@plt+0xb658>
  40d328:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d32c:	add	x19, x19, #0x10
  40d330:	add	x1, x1, #0x3c0
  40d334:	b	40d394 <printf@plt+0xb624>
  40d338:	ldr	x8, [x19, #16]!
  40d33c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d340:	add	x1, x1, #0x492
  40d344:	ldr	x0, [x8, #8]
  40d348:	bl	40ecc8 <printf@plt+0xcf58>
  40d34c:	ldp	w10, w8, [x19, #-8]
  40d350:	ldur	w9, [x19, #-12]
  40d354:	mov	w11, #0x64                  	// #100
  40d358:	cmp	w10, #0x0
  40d35c:	add	w8, w9, w8
  40d360:	cinc	w9, w10, lt  // lt = tstop
  40d364:	asr	w9, w9, #1
  40d368:	madd	w8, w8, w11, w9
  40d36c:	sdiv	w8, w8, w10
  40d370:	sdiv	w9, w9, w10
  40d374:	sub	w1, w8, w9
  40d378:	bl	40f014 <printf@plt+0xd2a4>
  40d37c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d380:	add	x1, x1, #0x4a7
  40d384:	bl	40ecc8 <printf@plt+0xcf58>
  40d388:	cbz	w20, 40d3b4 <printf@plt+0xb644>
  40d38c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d390:	add	x1, x1, #0x4aa
  40d394:	ldr	x8, [x19]
  40d398:	ldr	x0, [x8, #8]
  40d39c:	bl	40ecc8 <printf@plt+0xcf58>
  40d3a0:	ldr	x8, [x19]
  40d3a4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d3a8:	add	x1, x1, #0x3d5
  40d3ac:	ldr	x0, [x8, #8]
  40d3b0:	bl	40ecc8 <printf@plt+0xcf58>
  40d3b4:	ldr	x8, [x19]
  40d3b8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d3bc:	add	x1, x1, #0x352
  40d3c0:	ldr	x0, [x8, #8]
  40d3c4:	bl	40ecc8 <printf@plt+0xcf58>
  40d3c8:	ldp	x20, x19, [sp, #16]
  40d3cc:	ldp	x29, x30, [sp], #32
  40d3d0:	ret
  40d3d4:	ldr	w8, [x0, #12]
  40d3d8:	str	w8, [x1]
  40d3dc:	ldr	w8, [x0, #4]
  40d3e0:	str	w8, [x2]
  40d3e4:	ldr	w8, [x0, #8]
  40d3e8:	str	w8, [x3]
  40d3ec:	ret
  40d3f0:	mov	x8, #0xffffffff00000001    	// #-4294967295
  40d3f4:	mov	x9, #0xffffffffffffffff    	// #-1
  40d3f8:	mov	w10, #0x1                   	// #1
  40d3fc:	stp	xzr, xzr, [x0]
  40d400:	str	x1, [x0, #16]
  40d404:	str	w2, [x0, #24]
  40d408:	stur	x8, [x0, #28]
  40d40c:	stur	x9, [x0, #36]
  40d410:	stur	x10, [x0, #44]
  40d414:	ret
  40d418:	stp	x29, x30, [sp, #-16]!
  40d41c:	mov	x29, sp
  40d420:	bl	40d430 <printf@plt+0xb6c0>
  40d424:	ldp	x29, x30, [sp], #16
  40d428:	ret
  40d42c:	bl	40c2e0 <printf@plt+0xa570>
  40d430:	stp	x29, x30, [sp, #-48]!
  40d434:	str	x21, [sp, #16]
  40d438:	stp	x20, x19, [sp, #32]
  40d43c:	mov	x29, sp
  40d440:	ldr	x1, [x0]
  40d444:	mov	x19, x0
  40d448:	cbz	x1, 40d49c <printf@plt+0xb72c>
  40d44c:	mov	w21, #0x1                   	// #1
  40d450:	b	40d45c <printf@plt+0xb6ec>
  40d454:	ldr	x1, [x19]
  40d458:	cbz	x1, 40d49c <printf@plt+0xb72c>
  40d45c:	cbz	w21, 40d46c <printf@plt+0xb6fc>
  40d460:	ldr	w8, [x1, #16]
  40d464:	cmp	w8, #0x0
  40d468:	cset	w21, eq  // eq = none
  40d46c:	tbnz	w21, #0, 40d478 <printf@plt+0xb708>
  40d470:	mov	x0, x19
  40d474:	bl	40d4b4 <printf@plt+0xb744>
  40d478:	ldr	x20, [x19]
  40d47c:	ldr	x8, [x20, #72]
  40d480:	str	x8, [x19]
  40d484:	cbz	x20, 40d454 <printf@plt+0xb6e4>
  40d488:	mov	x0, x20
  40d48c:	bl	40e86c <printf@plt+0xcafc>
  40d490:	mov	x0, x20
  40d494:	bl	417e34 <_ZdlPv@@Base>
  40d498:	b	40d454 <printf@plt+0xb6e4>
  40d49c:	str	xzr, [x19, #8]
  40d4a0:	ldp	x20, x19, [sp, #32]
  40d4a4:	ldr	x21, [sp, #16]
  40d4a8:	ldp	x29, x30, [sp], #48
  40d4ac:	ret
  40d4b0:	ret
  40d4b4:	stp	x29, x30, [sp, #-48]!
  40d4b8:	str	x21, [sp, #16]
  40d4bc:	stp	x20, x19, [sp, #32]
  40d4c0:	mov	x29, sp
  40d4c4:	ldr	w8, [x1]
  40d4c8:	cmp	w8, #0xa
  40d4cc:	b.hi	40d600 <printf@plt+0xb890>  // b.pmore
  40d4d0:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d4d4:	add	x9, x9, #0x4b8
  40d4d8:	adr	x10, 40d4f0 <printf@plt+0xb780>
  40d4dc:	ldrb	w11, [x9, x8]
  40d4e0:	add	x10, x10, x11, lsl #2
  40d4e4:	mov	x20, x1
  40d4e8:	mov	x19, x0
  40d4ec:	br	x10
  40d4f0:	ldr	x0, [x19, #16]
  40d4f4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d4f8:	add	x1, x1, #0x4ce
  40d4fc:	b	40d638 <printf@plt+0xb8c8>
  40d500:	ldr	x0, [x19, #16]
  40d504:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40d508:	add	x1, x1, #0xf95
  40d50c:	b	40d638 <printf@plt+0xb8c8>
  40d510:	ldr	x21, [x20, #64]
  40d514:	cbz	x21, 40d52c <printf@plt+0xb7bc>
  40d518:	mov	x0, x21
  40d51c:	bl	40d2cc <printf@plt+0xb55c>
  40d520:	mov	x0, x21
  40d524:	bl	417e34 <_ZdlPv@@Base>
  40d528:	str	xzr, [x20, #64]
  40d52c:	ldr	x0, [x19, #16]
  40d530:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40d534:	add	x1, x1, #0xac6
  40d538:	bl	40ecc8 <printf@plt+0xcf58>
  40d53c:	ldr	x0, [x19, #16]
  40d540:	mov	w1, wzr
  40d544:	bl	40f098 <printf@plt+0xd328>
  40d548:	mov	w8, #0x1                   	// #1
  40d54c:	str	w8, [x19, #44]
  40d550:	b	40d63c <printf@plt+0xb8cc>
  40d554:	ldr	x0, [x19, #16]
  40d558:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d55c:	add	x1, x1, #0x4d3
  40d560:	b	40d638 <printf@plt+0xb8c8>
  40d564:	ldr	x0, [x19, #16]
  40d568:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d56c:	add	x1, x1, #0x4da
  40d570:	b	40d638 <printf@plt+0xb8c8>
  40d574:	ldr	x0, [x19, #16]
  40d578:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d57c:	add	x1, x1, #0x4e1
  40d580:	b	40d638 <printf@plt+0xb8c8>
  40d584:	ldr	x0, [x19, #16]
  40d588:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d58c:	add	x1, x1, #0x4e7
  40d590:	bl	40ecc8 <printf@plt+0xcf58>
  40d594:	ldr	x0, [x19, #16]
  40d598:	mov	w1, #0x1                   	// #1
  40d59c:	mov	w21, #0x1                   	// #1
  40d5a0:	bl	40f098 <printf@plt+0xd328>
  40d5a4:	str	w21, [x19, #44]
  40d5a8:	ldr	x19, [x20, #64]
  40d5ac:	cbz	x19, 40d5c0 <printf@plt+0xb850>
  40d5b0:	mov	x0, x19
  40d5b4:	bl	40d2cc <printf@plt+0xb55c>
  40d5b8:	mov	x0, x19
  40d5bc:	bl	417e34 <_ZdlPv@@Base>
  40d5c0:	str	xzr, [x20, #64]
  40d5c4:	b	40d63c <printf@plt+0xb8cc>
  40d5c8:	mov	x0, x19
  40d5cc:	bl	40d64c <printf@plt+0xb8dc>
  40d5d0:	cbnz	w0, 40d63c <printf@plt+0xb8cc>
  40d5d4:	ldr	x0, [x19, #16]
  40d5d8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d5dc:	add	x1, x1, #0x4ee
  40d5e0:	b	40d638 <printf@plt+0xb8c8>
  40d5e4:	mov	x0, x19
  40d5e8:	bl	40d64c <printf@plt+0xb8dc>
  40d5ec:	cbnz	w0, 40d63c <printf@plt+0xb8cc>
  40d5f0:	ldr	x0, [x19, #16]
  40d5f4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d5f8:	add	x1, x1, #0x4f7
  40d5fc:	b	40d638 <printf@plt+0xb8c8>
  40d600:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40d604:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d608:	add	x1, x1, #0xa90
  40d60c:	add	x0, x0, #0x4fe
  40d610:	mov	x2, x1
  40d614:	mov	x3, x1
  40d618:	bl	412c00 <printf@plt+0x10e90>
  40d61c:	b	40d63c <printf@plt+0xb8cc>
  40d620:	mov	x0, x19
  40d624:	bl	40d64c <printf@plt+0xb8dc>
  40d628:	cbnz	w0, 40d63c <printf@plt+0xb8cc>
  40d62c:	ldr	x0, [x19, #16]
  40d630:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40d634:	add	x1, x1, #0xf8d
  40d638:	bl	40ecc8 <printf@plt+0xcf58>
  40d63c:	ldp	x20, x19, [sp, #32]
  40d640:	ldr	x21, [sp, #16]
  40d644:	ldp	x29, x30, [sp], #48
  40d648:	ret
  40d64c:	stp	x29, x30, [sp, #-16]!
  40d650:	mov	w1, #0x6                   	// #6
  40d654:	mov	x29, sp
  40d658:	bl	40d9c4 <printf@plt+0xbc54>
  40d65c:	ldp	x29, x30, [sp], #16
  40d660:	ret
  40d664:	stp	x29, x30, [sp, #-48]!
  40d668:	str	x21, [sp, #16]
  40d66c:	stp	x20, x19, [sp, #32]
  40d670:	mov	x29, sp
  40d674:	mov	w20, w3
  40d678:	mov	x19, x0
  40d67c:	cbz	x2, 40d6b0 <printf@plt+0xb940>
  40d680:	ldrb	w8, [x2]
  40d684:	mov	x21, x2
  40d688:	cbz	w8, 40d6b0 <printf@plt+0xb940>
  40d68c:	ldr	x0, [x19, #16]
  40d690:	bl	40ecc8 <printf@plt+0xcf58>
  40d694:	ldr	x0, [x19, #16]
  40d698:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40d69c:	add	x1, x1, #0xb9c
  40d6a0:	bl	40ecc8 <printf@plt+0xcf58>
  40d6a4:	ldr	x0, [x19, #16]
  40d6a8:	mov	x1, x21
  40d6ac:	b	40d6b4 <printf@plt+0xb944>
  40d6b0:	ldr	x0, [x19, #16]
  40d6b4:	bl	40ecc8 <printf@plt+0xcf58>
  40d6b8:	cmp	w20, #0x1
  40d6bc:	b.ne	40d6f0 <printf@plt+0xb980>  // b.any
  40d6c0:	ldr	x0, [x19, #16]
  40d6c4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d6c8:	add	x1, x1, #0x3c0
  40d6cc:	bl	40ecc8 <printf@plt+0xcf58>
  40d6d0:	ldr	x0, [x19, #16]
  40d6d4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d6d8:	add	x1, x1, #0x3d5
  40d6dc:	bl	40ecc8 <printf@plt+0xcf58>
  40d6e0:	ldr	x0, [x19, #16]
  40d6e4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d6e8:	add	x1, x1, #0x352
  40d6ec:	bl	40ecc8 <printf@plt+0xcf58>
  40d6f0:	ldr	x0, [x19, #16]
  40d6f4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40d6f8:	add	x1, x1, #0xf8b
  40d6fc:	bl	40ecc8 <printf@plt+0xcf58>
  40d700:	ldp	x20, x19, [sp, #32]
  40d704:	ldr	x21, [sp, #16]
  40d708:	ldp	x29, x30, [sp], #48
  40d70c:	ret
  40d710:	sub	sp, sp, #0x40
  40d714:	stp	x29, x30, [sp, #32]
  40d718:	stp	x20, x19, [sp, #48]
  40d71c:	add	x29, sp, #0x20
  40d720:	mov	x19, x0
  40d724:	ldr	x0, [x0, #16]
  40d728:	mov	x20, x1
  40d72c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d730:	add	x1, x1, #0x50f
  40d734:	bl	40ecc8 <printf@plt+0xcf58>
  40d738:	mov	x0, x20
  40d73c:	bl	40e85c <printf@plt+0xcaec>
  40d740:	cbz	w0, 40d75c <printf@plt+0xb9ec>
  40d744:	mov	w8, #0x3030                	// #12336
  40d748:	movk	w8, #0x30, lsl #16
  40d74c:	mov	w9, #0x30303030            	// #808464432
  40d750:	stur	w8, [sp, #15]
  40d754:	str	w9, [sp, #12]
  40d758:	b	40d7a8 <printf@plt+0xba38>
  40d75c:	sub	x1, x29, #0x4
  40d760:	sub	x2, x29, #0x8
  40d764:	sub	x3, x29, #0xc
  40d768:	mov	x0, x20
  40d76c:	bl	411e28 <printf@plt+0x100b8>
  40d770:	ldp	w9, w8, [x29, #-8]
  40d774:	ldur	w10, [x29, #-12]
  40d778:	mov	w11, #0xff01                	// #65281
  40d77c:	movk	w11, #0xff00, lsl #16
  40d780:	mul	x8, x8, x11
  40d784:	mul	x9, x9, x11
  40d788:	mul	x10, x10, x11
  40d78c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40d790:	lsr	x2, x8, #40
  40d794:	lsr	x3, x9, #40
  40d798:	lsr	x4, x10, #40
  40d79c:	add	x1, x1, #0x234
  40d7a0:	add	x0, sp, #0xc
  40d7a4:	bl	401a80 <sprintf@plt>
  40d7a8:	ldr	x0, [x19, #16]
  40d7ac:	add	x1, sp, #0xc
  40d7b0:	bl	40ecc8 <printf@plt+0xcf58>
  40d7b4:	ldr	x0, [x19, #16]
  40d7b8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  40d7bc:	add	x1, x1, #0xf8a
  40d7c0:	bl	40ecc8 <printf@plt+0xcf58>
  40d7c4:	ldp	x20, x19, [sp, #48]
  40d7c8:	ldp	x29, x30, [sp, #32]
  40d7cc:	add	sp, sp, #0x40
  40d7d0:	ret
  40d7d4:	stp	x29, x30, [sp, #-48]!
  40d7d8:	str	x21, [sp, #16]
  40d7dc:	stp	x20, x19, [sp, #32]
  40d7e0:	mov	x29, sp
  40d7e4:	ldr	w8, [x1]
  40d7e8:	cmp	w8, #0xa
  40d7ec:	b.hi	40d820 <printf@plt+0xbab0>  // b.pmore
  40d7f0:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d7f4:	add	x9, x9, #0x4c3
  40d7f8:	adr	x10, 40d810 <printf@plt+0xbaa0>
  40d7fc:	ldrb	w11, [x9, x8]
  40d800:	add	x10, x10, x11, lsl #2
  40d804:	mov	x20, x1
  40d808:	mov	x19, x0
  40d80c:	br	x10
  40d810:	ldr	x2, [x20, #8]
  40d814:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d818:	add	x1, x1, #0x525
  40d81c:	b	40d93c <printf@plt+0xbbcc>
  40d820:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40d824:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d828:	add	x1, x1, #0xa90
  40d82c:	add	x0, x0, #0x4fe
  40d830:	mov	x2, x1
  40d834:	mov	x3, x1
  40d838:	bl	412c00 <printf@plt+0x10e90>
  40d83c:	b	40d948 <printf@plt+0xbbd8>
  40d840:	ldr	x2, [x20, #8]
  40d844:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d848:	add	x1, x1, #0x528
  40d84c:	b	40d93c <printf@plt+0xbbcc>
  40d850:	ldr	x0, [x19, #16]
  40d854:	ldr	x21, [x20, #64]
  40d858:	bl	40ee08 <printf@plt+0xd098>
  40d85c:	cbz	x21, 40d974 <printf@plt+0xbc04>
  40d860:	ldr	x0, [x19, #16]
  40d864:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d868:	add	x1, x1, #0x52b
  40d86c:	bl	40ecc8 <printf@plt+0xcf58>
  40d870:	ldr	x0, [x20, #64]
  40d874:	ldr	w1, [x19, #48]
  40d878:	bl	40d300 <printf@plt+0xb590>
  40d87c:	ldr	x2, [x20, #8]
  40d880:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40d884:	add	x1, x1, #0x256
  40d888:	mov	w3, #0x2                   	// #2
  40d88c:	b	40d984 <printf@plt+0xbc14>
  40d890:	ldr	x2, [x20, #8]
  40d894:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d898:	add	x1, x1, #0x52f
  40d89c:	b	40d93c <printf@plt+0xbbcc>
  40d8a0:	ldr	x2, [x20, #8]
  40d8a4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d8a8:	add	x1, x1, #0x534
  40d8ac:	b	40d93c <printf@plt+0xbbcc>
  40d8b0:	ldr	x2, [x20, #8]
  40d8b4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d8b8:	add	x1, x1, #0x539
  40d8bc:	b	40d93c <printf@plt+0xbbcc>
  40d8c0:	ldr	x0, [x19, #16]
  40d8c4:	mov	w1, #0x1                   	// #1
  40d8c8:	bl	40f098 <printf@plt+0xd328>
  40d8cc:	ldr	x0, [x19, #16]
  40d8d0:	bl	40ee08 <printf@plt+0xd098>
  40d8d4:	ldr	x0, [x19, #16]
  40d8d8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d8dc:	add	x1, x1, #0x53d
  40d8e0:	bl	40ecc8 <printf@plt+0xcf58>
  40d8e4:	ldr	x0, [x20, #64]
  40d8e8:	cbz	x0, 40d99c <printf@plt+0xbc2c>
  40d8ec:	ldr	w1, [x19, #48]
  40d8f0:	bl	40d300 <printf@plt+0xb590>
  40d8f4:	ldr	x2, [x20, #8]
  40d8f8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40d8fc:	add	x1, x1, #0x256
  40d900:	mov	w3, #0x2                   	// #2
  40d904:	b	40d9ac <printf@plt+0xbc3c>
  40d908:	mov	x0, x19
  40d90c:	bl	40d64c <printf@plt+0xb8dc>
  40d910:	cbnz	w0, 40d948 <printf@plt+0xbbd8>
  40d914:	ldr	x2, [x20, #8]
  40d918:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d91c:	add	x1, x1, #0x542
  40d920:	b	40d93c <printf@plt+0xbbcc>
  40d924:	mov	x0, x19
  40d928:	bl	40d64c <printf@plt+0xb8dc>
  40d92c:	cbnz	w0, 40d948 <printf@plt+0xbbd8>
  40d930:	ldr	x2, [x20, #8]
  40d934:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d938:	add	x1, x1, #0x549
  40d93c:	mov	w3, #0x2                   	// #2
  40d940:	mov	x0, x19
  40d944:	bl	40d664 <printf@plt+0xb8f4>
  40d948:	ldp	x20, x19, [sp, #32]
  40d94c:	ldr	x21, [sp, #16]
  40d950:	ldp	x29, x30, [sp], #48
  40d954:	ret
  40d958:	mov	x0, x19
  40d95c:	bl	40d64c <printf@plt+0xb8dc>
  40d960:	cbnz	w0, 40d948 <printf@plt+0xbbd8>
  40d964:	add	x1, x20, #0x18
  40d968:	mov	x0, x19
  40d96c:	bl	40d710 <printf@plt+0xb9a0>
  40d970:	b	40d948 <printf@plt+0xbbd8>
  40d974:	ldr	x2, [x20, #8]
  40d978:	ldr	w3, [x19, #48]
  40d97c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40d980:	add	x1, x1, #0x52b
  40d984:	mov	x0, x19
  40d988:	bl	40d664 <printf@plt+0xb8f4>
  40d98c:	ldr	x0, [x19, #16]
  40d990:	mov	w1, #0x1                   	// #1
  40d994:	bl	40f098 <printf@plt+0xd328>
  40d998:	b	40d948 <printf@plt+0xbbd8>
  40d99c:	ldr	x2, [x20, #8]
  40d9a0:	ldr	w3, [x19, #48]
  40d9a4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40d9a8:	add	x1, x1, #0x256
  40d9ac:	mov	x0, x19
  40d9b0:	bl	40d664 <printf@plt+0xb8f4>
  40d9b4:	ldr	x0, [x19, #16]
  40d9b8:	mov	w1, wzr
  40d9bc:	bl	40f098 <printf@plt+0xd328>
  40d9c0:	b	40d948 <printf@plt+0xbbd8>
  40d9c4:	ldr	x8, [x0]
  40d9c8:	cbz	x8, 40d9e0 <printf@plt+0xbc70>
  40d9cc:	ldr	w9, [x8]
  40d9d0:	cmp	w9, w1
  40d9d4:	b.eq	40d9e8 <printf@plt+0xbc78>  // b.none
  40d9d8:	ldr	x8, [x8, #72]
  40d9dc:	cbnz	x8, 40d9cc <printf@plt+0xbc5c>
  40d9e0:	mov	w0, wzr
  40d9e4:	ret
  40d9e8:	mov	w0, #0x1                   	// #1
  40d9ec:	ret
  40d9f0:	ldr	x8, [x0]
  40d9f4:	cbz	x8, 40da08 <printf@plt+0xbc98>
  40d9f8:	ldr	x9, [x8, #64]
  40d9fc:	cbnz	x9, 40da10 <printf@plt+0xbca0>
  40da00:	ldr	x8, [x8, #72]
  40da04:	cbnz	x8, 40d9f8 <printf@plt+0xbc88>
  40da08:	mov	w0, wzr
  40da0c:	ret
  40da10:	mov	w0, #0x1                   	// #1
  40da14:	ret
  40da18:	ldr	w8, [x1]
  40da1c:	orr	w8, w8, #0x4
  40da20:	cmp	w8, #0x6
  40da24:	b.ne	40da40 <printf@plt+0xbcd0>  // b.any
  40da28:	ldr	x8, [x0, #8]
  40da2c:	cbz	x8, 40da40 <printf@plt+0xbcd0>
  40da30:	str	x1, [x8, #72]
  40da34:	str	x1, [x0, #8]
  40da38:	str	xzr, [x1, #72]
  40da3c:	ret
  40da40:	ldr	x8, [x0]
  40da44:	str	x8, [x1, #72]
  40da48:	ldr	x8, [x0]
  40da4c:	cbz	x8, 40da58 <printf@plt+0xbce8>
  40da50:	str	x1, [x0]
  40da54:	ret
  40da58:	str	x1, [x0, #8]
  40da5c:	str	x1, [x0]
  40da60:	ret
  40da64:	stp	x29, x30, [sp, #-64]!
  40da68:	str	x23, [sp, #16]
  40da6c:	stp	x22, x21, [sp, #32]
  40da70:	stp	x20, x19, [sp, #48]
  40da74:	mov	x29, sp
  40da78:	mov	x19, x0
  40da7c:	mov	w0, #0x50                  	// #80
  40da80:	mov	x21, x3
  40da84:	mov	x23, x2
  40da88:	mov	w22, w1
  40da8c:	bl	417db0 <_Znwm@@Base>
  40da90:	mov	x20, x0
  40da94:	bl	40e884 <printf@plt+0xcb14>
  40da98:	cmp	w22, #0x6
  40da9c:	str	w22, [x20]
  40daa0:	str	x23, [x20, #8]
  40daa4:	str	wzr, [x20, #16]
  40daa8:	str	x21, [x20, #64]
  40daac:	b.ne	40dadc <printf@plt+0xbd6c>  // b.any
  40dab0:	mov	w1, #0x6                   	// #6
  40dab4:	mov	x0, x19
  40dab8:	bl	40d9c4 <printf@plt+0xbc54>
  40dabc:	cbz	w0, 40dadc <printf@plt+0xbd6c>
  40dac0:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40dac4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40dac8:	add	x1, x1, #0xa90
  40dacc:	add	x0, x0, #0x54e
  40dad0:	mov	x2, x1
  40dad4:	mov	x3, x1
  40dad8:	bl	412c94 <printf@plt+0x10f24>
  40dadc:	mov	x0, x19
  40dae0:	mov	x1, x20
  40dae4:	bl	40da18 <printf@plt+0xbca8>
  40dae8:	ldp	x20, x19, [sp, #48]
  40daec:	ldp	x22, x21, [sp, #32]
  40daf0:	ldr	x23, [sp, #16]
  40daf4:	ldp	x29, x30, [sp], #64
  40daf8:	ret
  40dafc:	mov	x19, x0
  40db00:	mov	x0, x20
  40db04:	bl	417e34 <_ZdlPv@@Base>
  40db08:	mov	x0, x19
  40db0c:	bl	401ce0 <_Unwind_Resume@plt>
  40db10:	stp	x29, x30, [sp, #-16]!
  40db14:	mov	x29, sp
  40db18:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x31b4>
  40db1c:	add	x2, x2, #0x256
  40db20:	mov	x3, xzr
  40db24:	bl	40da64 <printf@plt+0xbcf4>
  40db28:	ldp	x29, x30, [sp], #16
  40db2c:	ret
  40db30:	stp	x29, x30, [sp, #-48]!
  40db34:	str	x21, [sp, #16]
  40db38:	stp	x20, x19, [sp, #32]
  40db3c:	mov	x29, sp
  40db40:	mov	x19, x0
  40db44:	mov	w0, #0x50                  	// #80
  40db48:	mov	x21, x1
  40db4c:	bl	417db0 <_Znwm@@Base>
  40db50:	mov	x20, x0
  40db54:	bl	40e884 <printf@plt+0xcb14>
  40db58:	mov	w8, #0xa                   	// #10
  40db5c:	str	xzr, [x20, #8]
  40db60:	str	w8, [x20]
  40db64:	ldp	q1, q0, [x21]
  40db68:	ldr	x8, [x21, #32]
  40db6c:	mov	x0, x19
  40db70:	mov	x1, x20
  40db74:	str	wzr, [x20, #16]
  40db78:	stur	q0, [x20, #40]
  40db7c:	stur	q1, [x20, #24]
  40db80:	stp	x8, xzr, [x20, #56]
  40db84:	bl	40da18 <printf@plt+0xbca8>
  40db88:	ldp	x20, x19, [sp, #32]
  40db8c:	ldr	x21, [sp, #16]
  40db90:	ldp	x29, x30, [sp], #48
  40db94:	ret
  40db98:	mov	x19, x0
  40db9c:	mov	x0, x20
  40dba0:	bl	417e34 <_ZdlPv@@Base>
  40dba4:	mov	x0, x19
  40dba8:	bl	401ce0 <_Unwind_Resume@plt>
  40dbac:	stp	x29, x30, [sp, #-32]!
  40dbb0:	str	x19, [sp, #16]
  40dbb4:	mov	x29, sp
  40dbb8:	mov	w1, wzr
  40dbbc:	mov	x19, x0
  40dbc0:	bl	40d9c4 <printf@plt+0xbc54>
  40dbc4:	cbnz	w0, 40dbd4 <printf@plt+0xbe64>
  40dbc8:	mov	x0, x19
  40dbcc:	mov	w1, wzr
  40dbd0:	bl	40db10 <printf@plt+0xbda0>
  40dbd4:	ldr	x19, [sp, #16]
  40dbd8:	ldp	x29, x30, [sp], #32
  40dbdc:	ret
  40dbe0:	stp	x29, x30, [sp, #-32]!
  40dbe4:	str	x19, [sp, #16]
  40dbe8:	mov	x29, sp
  40dbec:	mov	w1, #0x1                   	// #1
  40dbf0:	mov	x19, x0
  40dbf4:	bl	40d9c4 <printf@plt+0xbc54>
  40dbf8:	cbnz	w0, 40dc08 <printf@plt+0xbe98>
  40dbfc:	mov	w1, #0x1                   	// #1
  40dc00:	mov	x0, x19
  40dc04:	bl	40db10 <printf@plt+0xbda0>
  40dc08:	ldr	x19, [sp, #16]
  40dc0c:	ldp	x29, x30, [sp], #32
  40dc10:	ret
  40dc14:	stp	x29, x30, [sp, #-32]!
  40dc18:	str	x19, [sp, #16]
  40dc1c:	mov	x29, sp
  40dc20:	mov	w1, #0x5                   	// #5
  40dc24:	mov	x19, x0
  40dc28:	bl	40d9c4 <printf@plt+0xbc54>
  40dc2c:	cbnz	w0, 40dc4c <printf@plt+0xbedc>
  40dc30:	mov	w1, #0x6                   	// #6
  40dc34:	mov	x0, x19
  40dc38:	bl	40d9c4 <printf@plt+0xbc54>
  40dc3c:	cbnz	w0, 40dc4c <printf@plt+0xbedc>
  40dc40:	mov	w1, #0x5                   	// #5
  40dc44:	mov	x0, x19
  40dc48:	bl	40db10 <printf@plt+0xbda0>
  40dc4c:	ldr	x19, [sp, #16]
  40dc50:	ldp	x29, x30, [sp], #32
  40dc54:	ret
  40dc58:	stp	x29, x30, [sp, #-48]!
  40dc5c:	str	x21, [sp, #16]
  40dc60:	stp	x20, x19, [sp, #32]
  40dc64:	mov	x29, sp
  40dc68:	mov	x19, x0
  40dc6c:	bl	40dd04 <printf@plt+0xbf94>
  40dc70:	mov	w1, #0x2                   	// #2
  40dc74:	mov	x0, x19
  40dc78:	bl	40d9c4 <printf@plt+0xbc54>
  40dc7c:	cbz	w0, 40dcd0 <printf@plt+0xbf60>
  40dc80:	mov	w1, #0x2                   	// #2
  40dc84:	mov	x0, x19
  40dc88:	bl	40dd1c <printf@plt+0xbfac>
  40dc8c:	mov	x20, x0
  40dc90:	mov	x0, x19
  40dc94:	bl	40dd4c <printf@plt+0xbfdc>
  40dc98:	mov	w21, w0
  40dc9c:	mov	x0, x19
  40dca0:	bl	40dd70 <printf@plt+0xc000>
  40dca4:	mov	w1, #0x6                   	// #6
  40dca8:	mov	x0, x19
  40dcac:	bl	40d9c4 <printf@plt+0xbc54>
  40dcb0:	cbnz	w0, 40dcc8 <printf@plt+0xbf58>
  40dcb4:	mov	w1, #0x6                   	// #6
  40dcb8:	mov	x0, x19
  40dcbc:	mov	x2, xzr
  40dcc0:	mov	x3, x20
  40dcc4:	bl	40da64 <printf@plt+0xbcf4>
  40dcc8:	str	w21, [x19, #48]
  40dccc:	b	40dcf4 <printf@plt+0xbf84>
  40dcd0:	mov	w1, #0x6                   	// #6
  40dcd4:	mov	x0, x19
  40dcd8:	bl	40d9c4 <printf@plt+0xbc54>
  40dcdc:	cbnz	w0, 40dcf4 <printf@plt+0xbf84>
  40dce0:	mov	w1, #0x6                   	// #6
  40dce4:	mov	x0, x19
  40dce8:	mov	x2, xzr
  40dcec:	mov	x3, xzr
  40dcf0:	bl	40da64 <printf@plt+0xbcf4>
  40dcf4:	ldp	x20, x19, [sp, #32]
  40dcf8:	ldr	x21, [sp, #16]
  40dcfc:	ldp	x29, x30, [sp], #48
  40dd00:	ret
  40dd04:	stp	x29, x30, [sp, #-16]!
  40dd08:	mov	x29, sp
  40dd0c:	mov	w1, #0x5                   	// #5
  40dd10:	bl	40ddd4 <printf@plt+0xc064>
  40dd14:	ldp	x29, x30, [sp], #16
  40dd18:	ret
  40dd1c:	ldr	x8, [x0]
  40dd20:	cbz	x8, 40dd38 <printf@plt+0xbfc8>
  40dd24:	ldr	w9, [x8]
  40dd28:	cmp	w9, w1
  40dd2c:	b.eq	40dd40 <printf@plt+0xbfd0>  // b.none
  40dd30:	ldr	x8, [x8, #72]
  40dd34:	cbnz	x8, 40dd24 <printf@plt+0xbfb4>
  40dd38:	mov	x0, xzr
  40dd3c:	ret
  40dd40:	ldr	x0, [x8, #64]
  40dd44:	str	xzr, [x8, #64]
  40dd48:	ret
  40dd4c:	ldr	w8, [x0, #48]
  40dd50:	cbz	w8, 40dd68 <printf@plt+0xbff8>
  40dd54:	ldr	w8, [x0, #44]
  40dd58:	cbz	w8, 40dd68 <printf@plt+0xbff8>
  40dd5c:	str	wzr, [x0, #48]
  40dd60:	mov	w0, #0x1                   	// #1
  40dd64:	ret
  40dd68:	mov	w0, wzr
  40dd6c:	ret
  40dd70:	stp	x29, x30, [sp, #-32]!
  40dd74:	str	x19, [sp, #16]
  40dd78:	mov	x29, sp
  40dd7c:	mov	w8, #0x1                   	// #1
  40dd80:	mov	w1, #0x2                   	// #2
  40dd84:	mov	x19, x0
  40dd88:	str	w8, [x0, #28]
  40dd8c:	bl	40ddd4 <printf@plt+0xc064>
  40dd90:	str	wzr, [x19, #48]
  40dd94:	ldr	x19, [sp, #16]
  40dd98:	ldp	x29, x30, [sp], #32
  40dd9c:	ret
  40dda0:	stp	x29, x30, [sp, #-32]!
  40dda4:	stp	x20, x19, [sp, #16]
  40dda8:	mov	x29, sp
  40ddac:	mov	x19, x1
  40ddb0:	mov	w1, #0xa                   	// #10
  40ddb4:	mov	x20, x0
  40ddb8:	bl	40ddd4 <printf@plt+0xc064>
  40ddbc:	mov	x0, x20
  40ddc0:	mov	x1, x19
  40ddc4:	bl	40db30 <printf@plt+0xbdc0>
  40ddc8:	ldp	x20, x19, [sp, #16]
  40ddcc:	ldp	x29, x30, [sp], #32
  40ddd0:	ret
  40ddd4:	stp	x29, x30, [sp, #-64]!
  40ddd8:	str	x23, [sp, #16]
  40dddc:	stp	x22, x21, [sp, #32]
  40dde0:	stp	x20, x19, [sp, #48]
  40dde4:	mov	x29, sp
  40dde8:	mov	w21, w1
  40ddec:	mov	x19, x0
  40ddf0:	bl	40d9c4 <printf@plt+0xbc54>
  40ddf4:	cbz	w0, 40de1c <printf@plt+0xc0ac>
  40ddf8:	ldr	x1, [x19]
  40ddfc:	cmp	x1, #0x0
  40de00:	cset	w8, eq  // eq = none
  40de04:	cbz	x1, 40de24 <printf@plt+0xc0b4>
  40de08:	ldr	w9, [x1]
  40de0c:	cmp	w9, w21
  40de10:	b.ne	40de30 <printf@plt+0xc0c0>  // b.any
  40de14:	mov	x20, xzr
  40de18:	b	40de8c <printf@plt+0xc11c>
  40de1c:	mov	x21, xzr
  40de20:	b	40dec8 <printf@plt+0xc158>
  40de24:	mov	x20, xzr
  40de28:	mov	x21, xzr
  40de2c:	b	40dec4 <printf@plt+0xc154>
  40de30:	mov	x23, xzr
  40de34:	mov	w22, #0x1                   	// #1
  40de38:	cbz	w22, 40de48 <printf@plt+0xc0d8>
  40de3c:	ldr	w8, [x1, #16]
  40de40:	cmp	w8, #0x0
  40de44:	cset	w22, eq  // eq = none
  40de48:	tbnz	w22, #0, 40de54 <printf@plt+0xc0e4>
  40de4c:	mov	x0, x19
  40de50:	bl	40d4b4 <printf@plt+0xb744>
  40de54:	ldr	x20, [x19]
  40de58:	ldr	x8, [x20, #72]
  40de5c:	str	x8, [x19]
  40de60:	cbnz	x8, 40de68 <printf@plt+0xc0f8>
  40de64:	str	xzr, [x19, #8]
  40de68:	str	x23, [x20, #72]
  40de6c:	ldr	x1, [x19]
  40de70:	cmp	x1, #0x0
  40de74:	cset	w8, eq  // eq = none
  40de78:	cbz	x1, 40dec0 <printf@plt+0xc150>
  40de7c:	ldr	w9, [x1]
  40de80:	mov	x23, x20
  40de84:	cmp	w9, w21
  40de88:	b.ne	40de38 <printf@plt+0xc0c8>  // b.any
  40de8c:	tbnz	w8, #0, 40dec0 <printf@plt+0xc150>
  40de90:	ldr	w8, [x1]
  40de94:	cmp	w8, w21
  40de98:	b.ne	40dec0 <printf@plt+0xc150>  // b.any
  40de9c:	ldr	w8, [x1, #16]
  40dea0:	cbz	w8, 40deac <printf@plt+0xc13c>
  40dea4:	mov	x0, x19
  40dea8:	bl	40d4b4 <printf@plt+0xb744>
  40deac:	cmp	w21, #0x2
  40deb0:	b.ne	40df28 <printf@plt+0xc1b8>  // b.any
  40deb4:	ldr	x8, [x19]
  40deb8:	ldr	x21, [x8, #8]
  40debc:	b	40df2c <printf@plt+0xc1bc>
  40dec0:	mov	x21, xzr
  40dec4:	cbnz	x20, 40df0c <printf@plt+0xc19c>
  40dec8:	mov	x0, x21
  40decc:	ldp	x20, x19, [sp, #48]
  40ded0:	ldp	x22, x21, [sp, #32]
  40ded4:	ldr	x23, [sp, #16]
  40ded8:	ldp	x29, x30, [sp], #64
  40dedc:	ret
  40dee0:	ldr	x2, [x20, #8]
  40dee4:	ldr	x3, [x20, #64]
  40dee8:	mov	x0, x19
  40deec:	bl	40da64 <printf@plt+0xbcf4>
  40def0:	ldr	x22, [x20, #72]
  40def4:	mov	x0, x20
  40def8:	bl	40e86c <printf@plt+0xcafc>
  40defc:	mov	x0, x20
  40df00:	bl	417e34 <_ZdlPv@@Base>
  40df04:	mov	x20, x22
  40df08:	cbz	x22, 40dec8 <printf@plt+0xc158>
  40df0c:	ldr	w1, [x20]
  40df10:	cmp	w1, #0xa
  40df14:	b.ne	40dee0 <printf@plt+0xc170>  // b.any
  40df18:	add	x1, x20, #0x18
  40df1c:	mov	x0, x19
  40df20:	bl	40db30 <printf@plt+0xbdc0>
  40df24:	b	40def0 <printf@plt+0xc180>
  40df28:	mov	x21, xzr
  40df2c:	ldr	x22, [x19]
  40df30:	ldr	x8, [x22, #72]
  40df34:	str	x8, [x19]
  40df38:	cbnz	x8, 40df40 <printf@plt+0xc1d0>
  40df3c:	str	xzr, [x19, #8]
  40df40:	ldr	x23, [x22, #64]
  40df44:	cbz	x23, 40df58 <printf@plt+0xc1e8>
  40df48:	mov	x0, x23
  40df4c:	bl	40d2cc <printf@plt+0xb55c>
  40df50:	mov	x0, x23
  40df54:	bl	417e34 <_ZdlPv@@Base>
  40df58:	cbz	x22, 40dec4 <printf@plt+0xc154>
  40df5c:	mov	x0, x22
  40df60:	bl	40e86c <printf@plt+0xcafc>
  40df64:	mov	x0, x22
  40df68:	bl	417e34 <_ZdlPv@@Base>
  40df6c:	b	40dec4 <printf@plt+0xc154>
  40df70:	stp	x29, x30, [sp, #-16]!
  40df74:	mov	x29, sp
  40df78:	mov	w1, #0xa                   	// #10
  40df7c:	bl	40ddd4 <printf@plt+0xc064>
  40df80:	ldp	x29, x30, [sp], #16
  40df84:	ret
  40df88:	stp	x29, x30, [sp, #-16]!
  40df8c:	mov	x29, sp
  40df90:	mov	w1, #0x1                   	// #1
  40df94:	bl	40ddd4 <printf@plt+0xc064>
  40df98:	ldp	x29, x30, [sp], #16
  40df9c:	ret
  40dfa0:	stp	x29, x30, [sp, #-16]!
  40dfa4:	mov	x29, sp
  40dfa8:	mov	w1, wzr
  40dfac:	bl	40ddd4 <printf@plt+0xc064>
  40dfb0:	ldp	x29, x30, [sp], #16
  40dfb4:	ret
  40dfb8:	stp	x29, x30, [sp, #-16]!
  40dfbc:	mov	x29, sp
  40dfc0:	mov	w1, #0x4                   	// #4
  40dfc4:	bl	40ddd4 <printf@plt+0xc064>
  40dfc8:	ldp	x29, x30, [sp], #16
  40dfcc:	ret
  40dfd0:	stp	x29, x30, [sp, #-16]!
  40dfd4:	mov	x29, sp
  40dfd8:	mov	w1, #0x3                   	// #3
  40dfdc:	bl	40ddd4 <printf@plt+0xc064>
  40dfe0:	ldp	x29, x30, [sp], #16
  40dfe4:	ret
  40dfe8:	stp	x29, x30, [sp, #-16]!
  40dfec:	mov	x29, sp
  40dff0:	mov	w1, #0x6                   	// #6
  40dff4:	bl	40ddd4 <printf@plt+0xc064>
  40dff8:	ldp	x29, x30, [sp], #16
  40dffc:	ret
  40e000:	stp	x29, x30, [sp, #-16]!
  40e004:	mov	x29, sp
  40e008:	mov	w1, #0x7                   	// #7
  40e00c:	bl	40ddd4 <printf@plt+0xc064>
  40e010:	ldp	x29, x30, [sp], #16
  40e014:	ret
  40e018:	stp	x29, x30, [sp, #-16]!
  40e01c:	mov	x29, sp
  40e020:	mov	w1, #0x8                   	// #8
  40e024:	bl	40ddd4 <printf@plt+0xc064>
  40e028:	ldp	x29, x30, [sp], #16
  40e02c:	ret
  40e030:	stp	x29, x30, [sp, #-32]!
  40e034:	stp	x20, x19, [sp, #16]
  40e038:	mov	x29, sp
  40e03c:	cbz	x1, 40e06c <printf@plt+0xc2fc>
  40e040:	ldr	w8, [x1, #16]
  40e044:	mov	x19, x1
  40e048:	cbnz	w8, 40e06c <printf@plt+0xc2fc>
  40e04c:	ldr	x1, [x19, #72]
  40e050:	mov	x20, x0
  40e054:	bl	40e030 <printf@plt+0xc2c0>
  40e058:	mov	w8, #0x1                   	// #1
  40e05c:	mov	x0, x20
  40e060:	mov	x1, x19
  40e064:	str	w8, [x19, #16]
  40e068:	bl	40d7d4 <printf@plt+0xba64>
  40e06c:	ldp	x20, x19, [sp, #16]
  40e070:	ldp	x29, x30, [sp], #32
  40e074:	ret
  40e078:	stp	x29, x30, [sp, #-48]!
  40e07c:	stp	x22, x21, [sp, #16]
  40e080:	stp	x20, x19, [sp, #32]
  40e084:	mov	x29, sp
  40e088:	mov	x21, x1
  40e08c:	mov	w1, #0x2                   	// #2
  40e090:	mov	w20, w2
  40e094:	mov	x19, x0
  40e098:	bl	40d9c4 <printf@plt+0xbc54>
  40e09c:	cbnz	w0, 40e0c4 <printf@plt+0xc354>
  40e0a0:	mov	w1, #0x6                   	// #6
  40e0a4:	mov	x0, x19
  40e0a8:	bl	40d9c4 <printf@plt+0xbc54>
  40e0ac:	cbnz	w0, 40e0c4 <printf@plt+0xc354>
  40e0b0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40e0b4:	add	x1, x1, #0x256
  40e0b8:	mov	x0, x19
  40e0bc:	mov	w2, wzr
  40e0c0:	bl	40e168 <printf@plt+0xc3f8>
  40e0c4:	mov	w1, #0x9                   	// #9
  40e0c8:	mov	x0, x19
  40e0cc:	bl	40d9c4 <printf@plt+0xbc54>
  40e0d0:	cbz	w0, 40e108 <printf@plt+0xc398>
  40e0d4:	mov	x0, x19
  40e0d8:	bl	40e184 <printf@plt+0xc414>
  40e0dc:	ldr	x1, [x19]
  40e0e0:	mov	w22, w0
  40e0e4:	mov	x0, x19
  40e0e8:	bl	40e030 <printf@plt+0xc2c0>
  40e0ec:	cbz	w22, 40e140 <printf@plt+0xc3d0>
  40e0f0:	mov	w1, #0x6                   	// #6
  40e0f4:	mov	x0, x19
  40e0f8:	bl	40d9c4 <printf@plt+0xbc54>
  40e0fc:	cbz	w0, 40e118 <printf@plt+0xc3a8>
  40e100:	ldr	x0, [x19, #16]
  40e104:	b	40e13c <printf@plt+0xc3cc>
  40e108:	ldr	x1, [x19]
  40e10c:	mov	x0, x19
  40e110:	bl	40e030 <printf@plt+0xc2c0>
  40e114:	b	40e140 <printf@plt+0xc3d0>
  40e118:	ldr	w8, [x19, #24]
  40e11c:	ldr	x0, [x19, #16]
  40e120:	cbz	w8, 40e130 <printf@plt+0xc3c0>
  40e124:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40e128:	add	x1, x1, #0x572
  40e12c:	b	40e138 <printf@plt+0xc3c8>
  40e130:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40e134:	add	x1, x1, #0x56c
  40e138:	bl	40ecc8 <printf@plt+0xcf58>
  40e13c:	bl	40ee08 <printf@plt+0xd098>
  40e140:	ldr	x0, [x19, #16]
  40e144:	mov	x1, x21
  40e148:	mov	w2, w20
  40e14c:	bl	40ef98 <printf@plt+0xd228>
  40e150:	str	wzr, [x19, #28]
  40e154:	str	wzr, [x19, #44]
  40e158:	ldp	x20, x19, [sp, #32]
  40e15c:	ldp	x22, x21, [sp, #16]
  40e160:	ldp	x29, x30, [sp], #48
  40e164:	ret
  40e168:	stp	x29, x30, [sp, #-16]!
  40e16c:	mov	x29, sp
  40e170:	mov	w3, w2
  40e174:	mov	x2, xzr
  40e178:	bl	40e268 <printf@plt+0xc4f8>
  40e17c:	ldp	x29, x30, [sp], #16
  40e180:	ret
  40e184:	stp	x29, x30, [sp, #-32]!
  40e188:	stp	x20, x19, [sp, #16]
  40e18c:	mov	x29, sp
  40e190:	ldr	x19, [x0]
  40e194:	cbz	x19, 40e1ec <printf@plt+0xc47c>
  40e198:	ldr	w8, [x19]
  40e19c:	cmp	w8, #0x9
  40e1a0:	b.ne	40e1ac <printf@plt+0xc43c>  // b.any
  40e1a4:	mov	x8, xzr
  40e1a8:	b	40e1c4 <printf@plt+0xc454>
  40e1ac:	mov	x8, x19
  40e1b0:	ldr	x19, [x19, #72]
  40e1b4:	cbz	x19, 40e1ec <printf@plt+0xc47c>
  40e1b8:	ldr	w9, [x19]
  40e1bc:	cmp	w9, #0x9
  40e1c0:	b.ne	40e1ac <printf@plt+0xc43c>  // b.any
  40e1c4:	ldr	x9, [x0]
  40e1c8:	cmp	x19, x9
  40e1cc:	b.eq	40e21c <printf@plt+0xc4ac>  // b.none
  40e1d0:	cbz	x8, 40e230 <printf@plt+0xc4c0>
  40e1d4:	ldr	x9, [x19, #72]
  40e1d8:	str	x9, [x8, #72]
  40e1dc:	ldr	x20, [x19, #72]
  40e1e0:	cbnz	x9, 40e250 <printf@plt+0xc4e0>
  40e1e4:	str	x8, [x0, #8]
  40e1e8:	b	40e250 <printf@plt+0xc4e0>
  40e1ec:	mov	x20, xzr
  40e1f0:	cbz	x20, 40e204 <printf@plt+0xc494>
  40e1f4:	ldr	w8, [x20, #16]
  40e1f8:	cbnz	w8, 40e20c <printf@plt+0xc49c>
  40e1fc:	ldr	x20, [x20, #72]
  40e200:	cbnz	x20, 40e1f4 <printf@plt+0xc484>
  40e204:	mov	w0, wzr
  40e208:	b	40e210 <printf@plt+0xc4a0>
  40e20c:	mov	w0, #0x1                   	// #1
  40e210:	ldp	x20, x19, [sp, #16]
  40e214:	ldp	x29, x30, [sp], #32
  40e218:	ret
  40e21c:	ldr	x20, [x9, #72]
  40e220:	str	x20, [x0]
  40e224:	cbnz	x20, 40e250 <printf@plt+0xc4e0>
  40e228:	str	xzr, [x0, #8]
  40e22c:	b	40e250 <printf@plt+0xc4e0>
  40e230:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40e234:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40e238:	add	x1, x1, #0xa90
  40e23c:	add	x0, x0, #0x577
  40e240:	mov	x2, x1
  40e244:	mov	x3, x1
  40e248:	bl	412c00 <printf@plt+0x10e90>
  40e24c:	mov	x20, xzr
  40e250:	mov	x0, x19
  40e254:	bl	40e86c <printf@plt+0xcafc>
  40e258:	mov	x0, x19
  40e25c:	bl	417e34 <_ZdlPv@@Base>
  40e260:	cbnz	x20, 40e1f4 <printf@plt+0xc484>
  40e264:	b	40e204 <printf@plt+0xc494>
  40e268:	stp	x29, x30, [sp, #-64]!
  40e26c:	str	x23, [sp, #16]
  40e270:	stp	x22, x21, [sp, #32]
  40e274:	stp	x20, x19, [sp, #48]
  40e278:	mov	x29, sp
  40e27c:	mov	x21, x1
  40e280:	mov	w1, #0x2                   	// #2
  40e284:	mov	w19, w3
  40e288:	mov	x22, x2
  40e28c:	mov	x20, x0
  40e290:	bl	40d9c4 <printf@plt+0xbc54>
  40e294:	cbnz	w0, 40e314 <printf@plt+0xc5a4>
  40e298:	mov	w1, #0x6                   	// #6
  40e29c:	mov	x0, x20
  40e2a0:	bl	40d9c4 <printf@plt+0xbc54>
  40e2a4:	cbz	w0, 40e2f4 <printf@plt+0xc584>
  40e2a8:	mov	w1, #0x6                   	// #6
  40e2ac:	mov	x0, x20
  40e2b0:	bl	40dd1c <printf@plt+0xbfac>
  40e2b4:	mov	x23, x0
  40e2b8:	mov	x0, x20
  40e2bc:	bl	40dfe8 <printf@plt+0xc278>
  40e2c0:	cbz	x21, 40e2cc <printf@plt+0xc55c>
  40e2c4:	ldrb	w8, [x21]
  40e2c8:	cbnz	w8, 40e2d8 <printf@plt+0xc568>
  40e2cc:	cbz	x22, 40e2f0 <printf@plt+0xc580>
  40e2d0:	cmp	x23, x22
  40e2d4:	b.eq	40e2f0 <printf@plt+0xc580>  // b.none
  40e2d8:	cbz	x23, 40e2f4 <printf@plt+0xc584>
  40e2dc:	mov	x0, x23
  40e2e0:	bl	40d2cc <printf@plt+0xb55c>
  40e2e4:	mov	x0, x23
  40e2e8:	bl	417e34 <_ZdlPv@@Base>
  40e2ec:	b	40e2f4 <printf@plt+0xc584>
  40e2f0:	mov	x22, x23
  40e2f4:	mov	x0, x20
  40e2f8:	bl	40e328 <printf@plt+0xc5b8>
  40e2fc:	mov	w1, #0x2                   	// #2
  40e300:	mov	x0, x20
  40e304:	mov	x2, x21
  40e308:	mov	x3, x22
  40e30c:	bl	40da64 <printf@plt+0xbcf4>
  40e310:	str	w19, [x20, #48]
  40e314:	ldp	x20, x19, [sp, #48]
  40e318:	ldp	x22, x21, [sp, #32]
  40e31c:	ldr	x23, [sp, #16]
  40e320:	ldp	x29, x30, [sp], #64
  40e324:	ret
  40e328:	stp	x29, x30, [sp, #-32]!
  40e32c:	str	x19, [sp, #16]
  40e330:	mov	x29, sp
  40e334:	mov	w1, #0x3                   	// #3
  40e338:	mov	x19, x0
  40e33c:	bl	40d9c4 <printf@plt+0xbc54>
  40e340:	cbz	w0, 40e350 <printf@plt+0xc5e0>
  40e344:	mov	w1, #0x3                   	// #3
  40e348:	mov	x0, x19
  40e34c:	bl	40e674 <printf@plt+0xc904>
  40e350:	mov	w1, #0x4                   	// #4
  40e354:	mov	x0, x19
  40e358:	bl	40d9c4 <printf@plt+0xbc54>
  40e35c:	cbz	w0, 40e36c <printf@plt+0xc5fc>
  40e360:	mov	w1, #0x4                   	// #4
  40e364:	mov	x0, x19
  40e368:	bl	40e674 <printf@plt+0xc904>
  40e36c:	mov	w1, #0x6                   	// #6
  40e370:	mov	x0, x19
  40e374:	bl	40d9c4 <printf@plt+0xbc54>
  40e378:	cbz	w0, 40e388 <printf@plt+0xc618>
  40e37c:	mov	w1, #0x6                   	// #6
  40e380:	mov	x0, x19
  40e384:	bl	40e674 <printf@plt+0xc904>
  40e388:	ldr	x19, [sp, #16]
  40e38c:	ldp	x29, x30, [sp], #32
  40e390:	ret
  40e394:	stp	x29, x30, [sp, #-80]!
  40e398:	stp	x26, x25, [sp, #16]
  40e39c:	stp	x24, x23, [sp, #32]
  40e3a0:	stp	x22, x21, [sp, #48]
  40e3a4:	stp	x20, x19, [sp, #64]
  40e3a8:	mov	x29, sp
  40e3ac:	mov	w19, w6
  40e3b0:	mov	x20, x2
  40e3b4:	mov	x21, x0
  40e3b8:	cbz	w3, 40e3f0 <printf@plt+0xc680>
  40e3bc:	mov	w0, #0x18                  	// #24
  40e3c0:	mov	w23, w5
  40e3c4:	mov	w24, w4
  40e3c8:	mov	w25, w3
  40e3cc:	mov	x26, x1
  40e3d0:	bl	417db0 <_Znwm@@Base>
  40e3d4:	mov	x22, x0
  40e3d8:	mov	x1, x26
  40e3dc:	mov	w2, w25
  40e3e0:	mov	w3, w24
  40e3e4:	mov	w4, w23
  40e3e8:	bl	40d234 <printf@plt+0xb4c4>
  40e3ec:	b	40e3f4 <printf@plt+0xc684>
  40e3f0:	mov	x22, xzr
  40e3f4:	mov	x0, x21
  40e3f8:	mov	x1, x20
  40e3fc:	mov	x2, x22
  40e400:	mov	w3, w19
  40e404:	bl	40e268 <printf@plt+0xc4f8>
  40e408:	ldp	x20, x19, [sp, #64]
  40e40c:	ldp	x22, x21, [sp, #48]
  40e410:	ldp	x24, x23, [sp, #32]
  40e414:	ldp	x26, x25, [sp, #16]
  40e418:	ldp	x29, x30, [sp], #80
  40e41c:	ret
  40e420:	mov	x19, x0
  40e424:	mov	x0, x22
  40e428:	bl	417e34 <_ZdlPv@@Base>
  40e42c:	mov	x0, x19
  40e430:	bl	401ce0 <_Unwind_Resume@plt>
  40e434:	str	wzr, [x0, #48]
  40e438:	ret
  40e43c:	stp	x29, x30, [sp, #-32]!
  40e440:	stp	x20, x19, [sp, #16]
  40e444:	mov	x29, sp
  40e448:	mov	x19, x0
  40e44c:	bl	40d64c <printf@plt+0xb8dc>
  40e450:	cbz	w0, 40e474 <printf@plt+0xc704>
  40e454:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40e458:	add	x1, x1, #0x256
  40e45c:	mov	x0, x19
  40e460:	mov	w2, wzr
  40e464:	bl	40e078 <printf@plt+0xc308>
  40e468:	ldr	x0, [x19, #16]
  40e46c:	bl	40eec0 <printf@plt+0xd150>
  40e470:	b	40e4a0 <printf@plt+0xc730>
  40e474:	mov	w1, #0x2                   	// #2
  40e478:	mov	x0, x19
  40e47c:	bl	40dd1c <printf@plt+0xbfac>
  40e480:	mov	x20, x0
  40e484:	mov	x0, x19
  40e488:	bl	40dd70 <printf@plt+0xc000>
  40e48c:	mov	x1, x0
  40e490:	mov	w3, #0x1                   	// #1
  40e494:	mov	x0, x19
  40e498:	mov	x2, x20
  40e49c:	bl	40e268 <printf@plt+0xc4f8>
  40e4a0:	mov	w8, #0x1                   	// #1
  40e4a4:	str	w8, [x19, #28]
  40e4a8:	ldp	x20, x19, [sp, #16]
  40e4ac:	ldp	x29, x30, [sp], #32
  40e4b0:	ret
  40e4b4:	stp	x29, x30, [sp, #-32]!
  40e4b8:	str	x19, [sp, #16]
  40e4bc:	mov	x29, sp
  40e4c0:	mov	w1, #0x6                   	// #6
  40e4c4:	mov	x19, x0
  40e4c8:	bl	40d9c4 <printf@plt+0xbc54>
  40e4cc:	cbz	w0, 40e4e4 <printf@plt+0xc774>
  40e4d0:	mov	w8, #0x1                   	// #1
  40e4d4:	str	w8, [x19, #28]
  40e4d8:	ldr	x19, [sp, #16]
  40e4dc:	ldp	x29, x30, [sp], #32
  40e4e0:	ret
  40e4e4:	mov	x0, x19
  40e4e8:	bl	40e510 <printf@plt+0xc7a0>
  40e4ec:	cbz	w0, 40e4d0 <printf@plt+0xc760>
  40e4f0:	mov	w1, #0x9                   	// #9
  40e4f4:	mov	x0, x19
  40e4f8:	bl	40d9c4 <printf@plt+0xbc54>
  40e4fc:	cbnz	w0, 40e4d0 <printf@plt+0xc760>
  40e500:	mov	w1, #0x9                   	// #9
  40e504:	mov	x0, x19
  40e508:	bl	40db10 <printf@plt+0xbda0>
  40e50c:	b	40e4d0 <printf@plt+0xc760>
  40e510:	ldr	w8, [x0, #28]
  40e514:	cmp	w8, #0x0
  40e518:	cset	w0, eq  // eq = none
  40e51c:	ret
  40e520:	stp	x29, x30, [sp, #-32]!
  40e524:	stp	x20, x19, [sp, #16]
  40e528:	mov	x29, sp
  40e52c:	mov	w1, #0x6                   	// #6
  40e530:	mov	x19, x0
  40e534:	bl	40d9c4 <printf@plt+0xbc54>
  40e538:	cbz	w0, 40e558 <printf@plt+0xc7e8>
  40e53c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40e540:	add	x1, x1, #0x255
  40e544:	mov	w2, #0x1                   	// #1
  40e548:	mov	x0, x19
  40e54c:	mov	w20, #0x1                   	// #1
  40e550:	bl	40e078 <printf@plt+0xc308>
  40e554:	str	w20, [x19, #28]
  40e558:	ldp	x20, x19, [sp, #16]
  40e55c:	ldp	x29, x30, [sp], #32
  40e560:	ret
  40e564:	ldr	w8, [x0, #44]
  40e568:	cmp	w8, #0x0
  40e56c:	cset	w0, eq  // eq = none
  40e570:	ret
  40e574:	ldr	w0, [x0, #48]
  40e578:	ret
  40e57c:	stp	x29, x30, [sp, #-32]!
  40e580:	str	x19, [sp, #16]
  40e584:	mov	x29, sp
  40e588:	mov	w1, #0x6                   	// #6
  40e58c:	mov	x19, x0
  40e590:	bl	40d9c4 <printf@plt+0xbc54>
  40e594:	cbz	w0, 40e5b0 <printf@plt+0xc840>
  40e598:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40e59c:	add	x1, x1, #0xb9c
  40e5a0:	mov	w2, #0x1                   	// #1
  40e5a4:	mov	x0, x19
  40e5a8:	bl	40e078 <printf@plt+0xc308>
  40e5ac:	b	40e5b8 <printf@plt+0xc848>
  40e5b0:	ldr	x0, [x19, #16]
  40e5b4:	bl	40ed10 <printf@plt+0xcfa0>
  40e5b8:	mov	w8, #0x1                   	// #1
  40e5bc:	str	w8, [x19, #28]
  40e5c0:	ldr	x19, [sp, #16]
  40e5c4:	ldp	x29, x30, [sp], #32
  40e5c8:	ret
  40e5cc:	stp	x29, x30, [sp, #-32]!
  40e5d0:	str	x19, [sp, #16]
  40e5d4:	mov	x29, sp
  40e5d8:	mov	x19, xzr
  40e5dc:	mov	x9, x0
  40e5e0:	mov	x8, x19
  40e5e4:	ldr	x19, [x9]
  40e5e8:	cbz	x19, 40e5f8 <printf@plt+0xc888>
  40e5ec:	cmp	x19, x1
  40e5f0:	add	x9, x19, #0x48
  40e5f4:	b.ne	40e5e0 <printf@plt+0xc870>  // b.any
  40e5f8:	cbz	x19, 40e668 <printf@plt+0xc8f8>
  40e5fc:	cmp	x19, x1
  40e600:	b.ne	40e668 <printf@plt+0xc8f8>  // b.any
  40e604:	ldr	x9, [x0]
  40e608:	cmp	x19, x9
  40e60c:	b.eq	40e628 <printf@plt+0xc8b8>  // b.none
  40e610:	cbz	x8, 40e63c <printf@plt+0xc8cc>
  40e614:	ldr	x9, [x19, #72]
  40e618:	str	x9, [x8, #72]
  40e61c:	cbnz	x9, 40e658 <printf@plt+0xc8e8>
  40e620:	str	x8, [x0, #8]
  40e624:	b	40e658 <printf@plt+0xc8e8>
  40e628:	ldr	x8, [x9, #72]
  40e62c:	str	x8, [x0]
  40e630:	cbnz	x8, 40e658 <printf@plt+0xc8e8>
  40e634:	str	xzr, [x0, #8]
  40e638:	b	40e658 <printf@plt+0xc8e8>
  40e63c:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40e640:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40e644:	add	x1, x1, #0xa90
  40e648:	add	x0, x0, #0x577
  40e64c:	mov	x2, x1
  40e650:	mov	x3, x1
  40e654:	bl	412c00 <printf@plt+0x10e90>
  40e658:	mov	x0, x19
  40e65c:	bl	40e86c <printf@plt+0xcafc>
  40e660:	mov	x0, x19
  40e664:	bl	417e34 <_ZdlPv@@Base>
  40e668:	ldr	x19, [sp, #16]
  40e66c:	ldp	x29, x30, [sp], #32
  40e670:	ret
  40e674:	stp	x29, x30, [sp, #-16]!
  40e678:	mov	x29, sp
  40e67c:	ldr	x8, [x0]
  40e680:	cbz	x8, 40e698 <printf@plt+0xc928>
  40e684:	ldr	w9, [x8]
  40e688:	cmp	w9, w1
  40e68c:	b.eq	40e6a0 <printf@plt+0xc930>  // b.none
  40e690:	ldr	x8, [x8, #72]
  40e694:	cbnz	x8, 40e684 <printf@plt+0xc914>
  40e698:	ldp	x29, x30, [sp], #16
  40e69c:	ret
  40e6a0:	mov	x1, x8
  40e6a4:	bl	40e5cc <printf@plt+0xc85c>
  40e6a8:	ldp	x29, x30, [sp], #16
  40e6ac:	ret
  40e6b0:	stp	x29, x30, [sp, #-48]!
  40e6b4:	str	x21, [sp, #16]
  40e6b8:	stp	x20, x19, [sp, #32]
  40e6bc:	mov	x29, sp
  40e6c0:	mov	w1, #0x2                   	// #2
  40e6c4:	mov	x19, x0
  40e6c8:	bl	40d9c4 <printf@plt+0xbc54>
  40e6cc:	cbz	w0, 40e734 <printf@plt+0xc9c4>
  40e6d0:	ldr	x8, [x19]
  40e6d4:	cbnz	x8, 40e6e4 <printf@plt+0xc974>
  40e6d8:	b	40e734 <printf@plt+0xc9c4>
  40e6dc:	ldr	x8, [x8, #72]
  40e6e0:	cbz	x8, 40e734 <printf@plt+0xc9c4>
  40e6e4:	ldr	w9, [x8]
  40e6e8:	cmp	w9, #0x2
  40e6ec:	b.ne	40e6dc <printf@plt+0xc96c>  // b.any
  40e6f0:	ldr	x9, [x8, #8]
  40e6f4:	cbz	x9, 40e6dc <printf@plt+0xc96c>
  40e6f8:	mov	w1, #0x2                   	// #2
  40e6fc:	mov	x0, x19
  40e700:	bl	40dd1c <printf@plt+0xbfac>
  40e704:	mov	x20, x0
  40e708:	mov	x0, x19
  40e70c:	bl	40dd4c <printf@plt+0xbfdc>
  40e710:	mov	w21, w0
  40e714:	mov	x0, x19
  40e718:	bl	40dd70 <printf@plt+0xc000>
  40e71c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  40e720:	add	x1, x1, #0x256
  40e724:	mov	x0, x19
  40e728:	mov	x2, x20
  40e72c:	mov	w3, w21
  40e730:	bl	40e268 <printf@plt+0xc4f8>
  40e734:	ldp	x20, x19, [sp, #32]
  40e738:	ldr	x21, [sp, #16]
  40e73c:	ldp	x29, x30, [sp], #48
  40e740:	ret
  40e744:	stp	x29, x30, [sp, #-32]!
  40e748:	mov	w1, #0x2                   	// #2
  40e74c:	str	x19, [sp, #16]
  40e750:	mov	x29, sp
  40e754:	mov	x19, x0
  40e758:	bl	40d9c4 <printf@plt+0xbc54>
  40e75c:	cbz	w0, 40e770 <printf@plt+0xca00>
  40e760:	ldr	x8, [x19]
  40e764:	cbnz	x8, 40e78c <printf@plt+0xca1c>
  40e768:	mov	w8, #0x1                   	// #1
  40e76c:	cbz	w8, 40e778 <printf@plt+0xca08>
  40e770:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  40e774:	add	x0, x0, #0x256
  40e778:	ldr	x19, [sp, #16]
  40e77c:	ldp	x29, x30, [sp], #32
  40e780:	ret
  40e784:	ldr	x8, [x8, #72]
  40e788:	cbz	x8, 40e768 <printf@plt+0xc9f8>
  40e78c:	ldr	w9, [x8]
  40e790:	cmp	w9, #0x2
  40e794:	b.ne	40e784 <printf@plt+0xca14>  // b.any
  40e798:	ldr	x0, [x8, #8]
  40e79c:	cbz	x0, 40e784 <printf@plt+0xca14>
  40e7a0:	mov	w8, wzr
  40e7a4:	cbnz	w8, 40e770 <printf@plt+0xca00>
  40e7a8:	b	40e778 <printf@plt+0xca08>
  40e7ac:	stp	x29, x30, [sp, #-32]!
  40e7b0:	str	x19, [sp, #16]
  40e7b4:	mov	x29, sp
  40e7b8:	mov	w1, #0x8                   	// #8
  40e7bc:	mov	x19, x0
  40e7c0:	bl	40d9c4 <printf@plt+0xbc54>
  40e7c4:	cbz	w0, 40e7d4 <printf@plt+0xca64>
  40e7c8:	mov	x0, x19
  40e7cc:	bl	40e018 <printf@plt+0xc2a8>
  40e7d0:	b	40e7e0 <printf@plt+0xca70>
  40e7d4:	mov	w1, #0x7                   	// #7
  40e7d8:	mov	x0, x19
  40e7dc:	bl	40db10 <printf@plt+0xbda0>
  40e7e0:	ldr	x19, [sp, #16]
  40e7e4:	ldp	x29, x30, [sp], #32
  40e7e8:	ret
  40e7ec:	stp	x29, x30, [sp, #-32]!
  40e7f0:	str	x19, [sp, #16]
  40e7f4:	mov	x29, sp
  40e7f8:	mov	w1, #0x7                   	// #7
  40e7fc:	mov	x19, x0
  40e800:	bl	40d9c4 <printf@plt+0xbc54>
  40e804:	cbz	w0, 40e814 <printf@plt+0xcaa4>
  40e808:	mov	x0, x19
  40e80c:	bl	40e000 <printf@plt+0xc290>
  40e810:	b	40e820 <printf@plt+0xcab0>
  40e814:	mov	w1, #0x8                   	// #8
  40e818:	mov	x0, x19
  40e81c:	bl	40db10 <printf@plt+0xbda0>
  40e820:	ldr	x19, [sp, #16]
  40e824:	ldp	x29, x30, [sp], #32
  40e828:	ret
  40e82c:	stp	x29, x30, [sp, #-16]!
  40e830:	mov	x29, sp
  40e834:	mov	w1, #0x4                   	// #4
  40e838:	bl	40db10 <printf@plt+0xbda0>
  40e83c:	ldp	x29, x30, [sp], #16
  40e840:	ret
  40e844:	stp	x29, x30, [sp, #-16]!
  40e848:	mov	x29, sp
  40e84c:	mov	w1, #0x3                   	// #3
  40e850:	bl	40db10 <printf@plt+0xbda0>
  40e854:	ldp	x29, x30, [sp], #16
  40e858:	ret
  40e85c:	ldr	w8, [x0]
  40e860:	cmp	w8, #0x0
  40e864:	cset	w0, eq  // eq = none
  40e868:	ret
  40e86c:	stp	x29, x30, [sp, #-16]!
  40e870:	add	x0, x0, #0x18
  40e874:	mov	x29, sp
  40e878:	bl	411950 <printf@plt+0xfbe0>
  40e87c:	ldp	x29, x30, [sp], #16
  40e880:	ret
  40e884:	stp	x29, x30, [sp, #-16]!
  40e888:	mov	x29, sp
  40e88c:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  40e890:	ldr	x1, [x8, #4072]
  40e894:	add	x0, x0, #0x18
  40e898:	bl	40bfe4 <printf@plt+0xa274>
  40e89c:	ldp	x29, x30, [sp], #16
  40e8a0:	ret
  40e8a4:	stp	x29, x30, [sp, #-48]!
  40e8a8:	str	x21, [sp, #16]
  40e8ac:	stp	x20, x19, [sp, #32]
  40e8b0:	mov	x29, sp
  40e8b4:	add	w8, w2, #0x1
  40e8b8:	mov	x21, x0
  40e8bc:	str	xzr, [x0, #8]
  40e8c0:	sxtw	x0, w8
  40e8c4:	mov	w19, w2
  40e8c8:	mov	x20, x1
  40e8cc:	bl	401900 <_Znam@plt>
  40e8d0:	sxtw	x19, w19
  40e8d4:	mov	x1, x20
  40e8d8:	mov	x2, x19
  40e8dc:	str	x0, [x21]
  40e8e0:	bl	401b30 <strncpy@plt>
  40e8e4:	ldr	x8, [x21]
  40e8e8:	ldr	x21, [sp, #16]
  40e8ec:	strb	wzr, [x8, x19]
  40e8f0:	ldp	x20, x19, [sp, #32]
  40e8f4:	ldp	x29, x30, [sp], #48
  40e8f8:	ret
  40e8fc:	stp	x29, x30, [sp, #-16]!
  40e900:	ldr	x0, [x0]
  40e904:	mov	x29, sp
  40e908:	cbz	x0, 40e910 <printf@plt+0xcba0>
  40e90c:	bl	401bd0 <_ZdaPv@plt>
  40e910:	ldp	x29, x30, [sp], #16
  40e914:	ret
  40e918:	str	wzr, [x0]
  40e91c:	stp	xzr, xzr, [x0, #8]
  40e920:	ret
  40e924:	stp	x29, x30, [sp, #-64]!
  40e928:	str	x23, [sp, #16]
  40e92c:	stp	x22, x21, [sp, #32]
  40e930:	stp	x20, x19, [sp, #48]
  40e934:	mov	x23, x0
  40e938:	ldr	w19, [x0]
  40e93c:	ldr	x22, [x23, #8]!
  40e940:	mov	x20, x0
  40e944:	mov	x29, sp
  40e948:	cbz	x22, 40e97c <printf@plt+0xcc0c>
  40e94c:	mov	x21, x1
  40e950:	ldr	x8, [x22, #8]
  40e954:	mov	x1, x21
  40e958:	str	x8, [x23]
  40e95c:	ldr	x0, [x22]
  40e960:	bl	401910 <fputs@plt>
  40e964:	mov	x0, x22
  40e968:	bl	40e8fc <printf@plt+0xcb8c>
  40e96c:	mov	x0, x22
  40e970:	bl	417e34 <_ZdlPv@@Base>
  40e974:	ldr	x22, [x23]
  40e978:	cbnz	x22, 40e950 <printf@plt+0xcbe0>
  40e97c:	str	wzr, [x20]
  40e980:	stp	xzr, xzr, [x23]
  40e984:	mov	w0, w19
  40e988:	ldp	x20, x19, [sp, #48]
  40e98c:	ldp	x22, x21, [sp, #32]
  40e990:	ldr	x23, [sp, #16]
  40e994:	ldp	x29, x30, [sp], #64
  40e998:	ret
  40e99c:	stp	x29, x30, [sp, #-64]!
  40e9a0:	str	x23, [sp, #16]
  40e9a4:	stp	x22, x21, [sp, #32]
  40e9a8:	stp	x20, x19, [sp, #48]
  40e9ac:	mov	x29, sp
  40e9b0:	ldr	x23, [x0, #8]
  40e9b4:	mov	x21, x0
  40e9b8:	mov	w0, #0x10                  	// #16
  40e9bc:	mov	w19, w2
  40e9c0:	mov	x22, x1
  40e9c4:	bl	417db0 <_Znwm@@Base>
  40e9c8:	mov	x20, x0
  40e9cc:	cbz	x23, 40e9ec <printf@plt+0xcc7c>
  40e9d0:	mov	x0, x20
  40e9d4:	mov	x1, x22
  40e9d8:	mov	w2, w19
  40e9dc:	bl	40e8a4 <printf@plt+0xcb34>
  40e9e0:	ldr	x8, [x21, #16]
  40e9e4:	str	x20, [x8, #8]
  40e9e8:	b	40ea00 <printf@plt+0xcc90>
  40e9ec:	mov	x0, x20
  40e9f0:	mov	x1, x22
  40e9f4:	mov	w2, w19
  40e9f8:	bl	40e8a4 <printf@plt+0xcb34>
  40e9fc:	str	x20, [x21, #8]
  40ea00:	ldr	w8, [x21]
  40ea04:	str	x20, [x21, #16]
  40ea08:	ldr	x23, [sp, #16]
  40ea0c:	add	w8, w8, w19
  40ea10:	str	w8, [x21]
  40ea14:	ldp	x20, x19, [sp, #48]
  40ea18:	ldp	x22, x21, [sp, #32]
  40ea1c:	ldp	x29, x30, [sp], #64
  40ea20:	ret
  40ea24:	b	40ea28 <printf@plt+0xccb8>
  40ea28:	mov	x19, x0
  40ea2c:	mov	x0, x20
  40ea30:	bl	417e34 <_ZdlPv@@Base>
  40ea34:	mov	x0, x19
  40ea38:	bl	401ce0 <_Unwind_Resume@plt>
  40ea3c:	ldr	w0, [x0]
  40ea40:	ret
  40ea44:	stp	x29, x30, [sp, #-16]!
  40ea48:	str	x1, [x0]
  40ea4c:	str	w2, [x0, #8]
  40ea50:	stur	xzr, [x0, #12]
  40ea54:	str	wzr, [x0, #20]
  40ea58:	add	x0, x0, #0x18
  40ea5c:	mov	x29, sp
  40ea60:	bl	40e918 <printf@plt+0xcba8>
  40ea64:	ldp	x29, x30, [sp], #16
  40ea68:	ret
  40ea6c:	stp	x29, x30, [sp, #-32]!
  40ea70:	stp	x20, x19, [sp, #16]
  40ea74:	mov	x19, x0
  40ea78:	ldr	x0, [x0]
  40ea7c:	mov	x20, x1
  40ea80:	mov	x29, sp
  40ea84:	cbz	x0, 40ea8c <printf@plt+0xcd1c>
  40ea88:	bl	401b90 <fflush@plt>
  40ea8c:	str	x20, [x19]
  40ea90:	mov	x0, x19
  40ea94:	ldp	x20, x19, [sp, #16]
  40ea98:	ldp	x29, x30, [sp], #32
  40ea9c:	ret
  40eaa0:	stp	x29, x30, [sp, #-32]!
  40eaa4:	stp	x20, x19, [sp, #16]
  40eaa8:	mov	x29, sp
  40eaac:	mov	x20, x1
  40eab0:	mov	x19, x0
  40eab4:	mov	x0, x1
  40eab8:	bl	401b00 <getc@plt>
  40eabc:	cmn	w0, #0x1
  40eac0:	b.eq	40ead4 <printf@plt+0xcd64>  // b.none
  40eac4:	ldr	x1, [x19]
  40eac8:	bl	4019a0 <putc@plt>
  40eacc:	mov	x0, x20
  40ead0:	b	40eab8 <printf@plt+0xcd48>
  40ead4:	mov	x0, x19
  40ead8:	ldp	x20, x19, [sp, #16]
  40eadc:	ldp	x29, x30, [sp], #32
  40eae0:	ret
  40eae4:	stp	x29, x30, [sp, #-32]!
  40eae8:	str	x19, [sp, #16]
  40eaec:	mov	x29, sp
  40eaf0:	mov	x19, x0
  40eaf4:	bl	40eb20 <printf@plt+0xcdb0>
  40eaf8:	ldr	w8, [x19, #12]
  40eafc:	cbz	w8, 40eb10 <printf@plt+0xcda0>
  40eb00:	ldr	x1, [x19]
  40eb04:	mov	w0, #0xa                   	// #10
  40eb08:	bl	4019a0 <putc@plt>
  40eb0c:	str	wzr, [x19, #12]
  40eb10:	mov	x0, x19
  40eb14:	ldr	x19, [sp, #16]
  40eb18:	ldp	x29, x30, [sp], #32
  40eb1c:	ret
  40eb20:	stp	x29, x30, [sp, #-32]!
  40eb24:	stp	x20, x19, [sp, #16]
  40eb28:	add	x20, x0, #0x18
  40eb2c:	mov	x19, x0
  40eb30:	mov	x0, x20
  40eb34:	mov	x29, sp
  40eb38:	bl	40ea3c <printf@plt+0xcccc>
  40eb3c:	cmp	w0, #0x1
  40eb40:	b.lt	40ebc4 <printf@plt+0xce54>  // b.tstop
  40eb44:	ldr	w8, [x19, #20]
  40eb48:	cbz	w8, 40eb74 <printf@plt+0xce04>
  40eb4c:	ldp	w9, w8, [x19, #8]
  40eb50:	ldr	x1, [x19]
  40eb54:	add	w8, w8, w0
  40eb58:	cmp	w8, w9
  40eb5c:	b.ge	40eba8 <printf@plt+0xce38>  // b.tcont
  40eb60:	mov	w0, #0x20                  	// #32
  40eb64:	bl	401b50 <fputc@plt>
  40eb68:	ldr	w8, [x19, #12]
  40eb6c:	add	w8, w8, #0x1
  40eb70:	b	40ebb4 <printf@plt+0xce44>
  40eb74:	ldr	x1, [x19]
  40eb78:	mov	w0, #0x20                  	// #32
  40eb7c:	bl	401b50 <fputc@plt>
  40eb80:	ldr	w8, [x19, #12]
  40eb84:	ldr	x1, [x19]
  40eb88:	mov	x0, x20
  40eb8c:	add	w8, w8, #0x1
  40eb90:	str	w8, [x19, #12]
  40eb94:	bl	40e924 <printf@plt+0xcbb4>
  40eb98:	ldr	w8, [x19, #12]
  40eb9c:	add	w8, w8, w0
  40eba0:	str	w8, [x19, #12]
  40eba4:	b	40ebc4 <printf@plt+0xce54>
  40eba8:	mov	w0, #0xa                   	// #10
  40ebac:	bl	401b50 <fputc@plt>
  40ebb0:	mov	w8, wzr
  40ebb4:	ldr	x1, [x19]
  40ebb8:	mov	x0, x20
  40ebbc:	str	w8, [x19, #12]
  40ebc0:	bl	40e924 <printf@plt+0xcbb4>
  40ebc4:	ldp	x20, x19, [sp, #16]
  40ebc8:	ldp	x29, x30, [sp], #32
  40ebcc:	ret
  40ebd0:	ret
  40ebd4:	stp	x29, x30, [sp, #-32]!
  40ebd8:	stp	x20, x19, [sp, #16]
  40ebdc:	mov	x29, sp
  40ebe0:	mov	x20, x1
  40ebe4:	mov	x19, x0
  40ebe8:	bl	40eb20 <printf@plt+0xcdb0>
  40ebec:	ldr	w8, [x19, #12]
  40ebf0:	cbz	w8, 40ec00 <printf@plt+0xce90>
  40ebf4:	ldr	x1, [x19]
  40ebf8:	mov	w0, #0xa                   	// #10
  40ebfc:	bl	4019a0 <putc@plt>
  40ec00:	ldr	x3, [x19]
  40ec04:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40ec08:	add	x0, x0, #0x595
  40ec0c:	mov	w1, #0x5                   	// #5
  40ec10:	mov	w2, #0x1                   	// #1
  40ec14:	bl	401cd0 <fwrite@plt>
  40ec18:	ldr	x1, [x19]
  40ec1c:	mov	x0, x20
  40ec20:	bl	401910 <fputs@plt>
  40ec24:	ldr	x3, [x19]
  40ec28:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40ec2c:	add	x0, x0, #0x59b
  40ec30:	mov	w1, #0x5                   	// #5
  40ec34:	mov	w2, #0x1                   	// #1
  40ec38:	bl	401cd0 <fwrite@plt>
  40ec3c:	str	wzr, [x19, #12]
  40ec40:	mov	x0, x19
  40ec44:	ldp	x20, x19, [sp, #16]
  40ec48:	ldp	x29, x30, [sp], #32
  40ec4c:	ret
  40ec50:	stp	x29, x30, [sp, #-48]!
  40ec54:	str	x21, [sp, #16]
  40ec58:	stp	x20, x19, [sp, #32]
  40ec5c:	mov	x29, sp
  40ec60:	mov	x20, x1
  40ec64:	mov	x19, x0
  40ec68:	bl	40eb20 <printf@plt+0xcdb0>
  40ec6c:	ldr	w8, [x19, #12]
  40ec70:	cbz	w8, 40ec80 <printf@plt+0xcf10>
  40ec74:	ldr	x1, [x19]
  40ec78:	mov	w0, #0xa                   	// #10
  40ec7c:	bl	4019a0 <putc@plt>
  40ec80:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40ec84:	add	x1, x1, #0x5a1
  40ec88:	mov	x0, x19
  40ec8c:	str	wzr, [x19, #12]
  40ec90:	bl	40ecc8 <printf@plt+0xcf58>
  40ec94:	bl	40ed10 <printf@plt+0xcfa0>
  40ec98:	mov	x0, x20
  40ec9c:	add	x21, x19, #0x18
  40eca0:	bl	401960 <strlen@plt>
  40eca4:	mov	x2, x0
  40eca8:	mov	x0, x21
  40ecac:	mov	x1, x20
  40ecb0:	bl	40e99c <printf@plt+0xcc2c>
  40ecb4:	mov	x0, x19
  40ecb8:	ldp	x20, x19, [sp, #32]
  40ecbc:	ldr	x21, [sp, #16]
  40ecc0:	ldp	x29, x30, [sp], #48
  40ecc4:	ret
  40ecc8:	stp	x29, x30, [sp, #-48]!
  40eccc:	str	x21, [sp, #16]
  40ecd0:	stp	x20, x19, [sp, #32]
  40ecd4:	mov	x29, sp
  40ecd8:	mov	x20, x0
  40ecdc:	add	x21, x0, #0x18
  40ece0:	mov	x0, x1
  40ece4:	mov	x19, x1
  40ece8:	bl	401960 <strlen@plt>
  40ecec:	mov	x2, x0
  40ecf0:	mov	x0, x21
  40ecf4:	mov	x1, x19
  40ecf8:	bl	40e99c <printf@plt+0xcc2c>
  40ecfc:	mov	x0, x20
  40ed00:	ldp	x20, x19, [sp, #32]
  40ed04:	ldr	x21, [sp, #16]
  40ed08:	ldp	x29, x30, [sp], #48
  40ed0c:	ret
  40ed10:	stp	x29, x30, [sp, #-48]!
  40ed14:	stp	x20, x19, [sp, #32]
  40ed18:	str	x21, [sp, #16]
  40ed1c:	ldr	w21, [x0, #12]
  40ed20:	add	x20, x0, #0x18
  40ed24:	mov	x19, x0
  40ed28:	mov	x0, x20
  40ed2c:	mov	x29, sp
  40ed30:	bl	40ea3c <printf@plt+0xcccc>
  40ed34:	ldr	w8, [x19, #8]
  40ed38:	add	w9, w0, w21
  40ed3c:	cmp	w9, w8
  40ed40:	b.lt	40ed78 <printf@plt+0xd008>  // b.tstop
  40ed44:	ldr	w8, [x19, #20]
  40ed48:	cbz	w8, 40ed78 <printf@plt+0xd008>
  40ed4c:	ldr	x1, [x19]
  40ed50:	mov	w0, #0xa                   	// #10
  40ed54:	bl	401b50 <fputc@plt>
  40ed58:	mov	x0, x20
  40ed5c:	bl	40ea3c <printf@plt+0xcccc>
  40ed60:	cmp	w0, #0x1
  40ed64:	b.lt	40edb4 <printf@plt+0xd044>  // b.tstop
  40ed68:	ldr	x1, [x19]
  40ed6c:	mov	x0, x20
  40ed70:	bl	40e924 <printf@plt+0xcbb4>
  40ed74:	b	40edb8 <printf@plt+0xd048>
  40ed78:	cbz	w0, 40edbc <printf@plt+0xd04c>
  40ed7c:	cmp	w21, #0x1
  40ed80:	b.lt	40ed9c <printf@plt+0xd02c>  // b.tstop
  40ed84:	ldr	x1, [x19]
  40ed88:	mov	w0, #0x20                  	// #32
  40ed8c:	bl	401b50 <fputc@plt>
  40ed90:	ldr	w8, [x19, #12]
  40ed94:	add	w8, w8, #0x1
  40ed98:	str	w8, [x19, #12]
  40ed9c:	ldr	x1, [x19]
  40eda0:	mov	x0, x20
  40eda4:	bl	40e924 <printf@plt+0xcbb4>
  40eda8:	ldr	w8, [x19, #12]
  40edac:	add	w0, w8, w0
  40edb0:	b	40edb8 <printf@plt+0xd048>
  40edb4:	mov	w0, wzr
  40edb8:	str	w0, [x19, #12]
  40edbc:	mov	x0, x19
  40edc0:	ldp	x20, x19, [sp, #32]
  40edc4:	ldr	x21, [sp, #16]
  40edc8:	ldp	x29, x30, [sp], #48
  40edcc:	ret
  40edd0:	stp	x29, x30, [sp, #-32]!
  40edd4:	str	x19, [sp, #16]
  40edd8:	mov	x29, sp
  40eddc:	mov	x19, x0
  40ede0:	bl	40eb20 <printf@plt+0xcdb0>
  40ede4:	mov	x0, x19
  40ede8:	bl	40ed10 <printf@plt+0xcfa0>
  40edec:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40edf0:	add	x1, x1, #0x5a6
  40edf4:	bl	40ecc8 <printf@plt+0xcf58>
  40edf8:	bl	40ee08 <printf@plt+0xd098>
  40edfc:	ldr	x19, [sp, #16]
  40ee00:	ldp	x29, x30, [sp], #32
  40ee04:	ret
  40ee08:	stp	x29, x30, [sp, #-32]!
  40ee0c:	str	x19, [sp, #16]
  40ee10:	mov	x29, sp
  40ee14:	mov	x19, x0
  40ee18:	bl	40ed10 <printf@plt+0xcfa0>
  40ee1c:	ldr	x1, [x0], #24
  40ee20:	bl	40e924 <printf@plt+0xcbb4>
  40ee24:	ldr	w8, [x19, #12]
  40ee28:	ldr	x1, [x19]
  40ee2c:	add	w8, w8, w0
  40ee30:	mov	w0, #0xa                   	// #10
  40ee34:	str	w8, [x19, #12]
  40ee38:	bl	401b50 <fputc@plt>
  40ee3c:	str	wzr, [x19, #12]
  40ee40:	mov	x0, x19
  40ee44:	ldr	x19, [sp, #16]
  40ee48:	ldp	x29, x30, [sp], #32
  40ee4c:	ret
  40ee50:	stp	x29, x30, [sp, #-48]!
  40ee54:	stp	x20, x19, [sp, #32]
  40ee58:	ldr	w8, [x0, #12]
  40ee5c:	add	x20, x0, #0x18
  40ee60:	mov	x19, x0
  40ee64:	mov	x0, x20
  40ee68:	str	x21, [sp, #16]
  40ee6c:	mov	x29, sp
  40ee70:	add	w21, w8, w1
  40ee74:	bl	40ea3c <printf@plt+0xcccc>
  40ee78:	ldr	w8, [x19, #8]
  40ee7c:	add	w9, w21, w0
  40ee80:	cmp	w9, w8
  40ee84:	b.lt	40eeac <printf@plt+0xd13c>  // b.tstop
  40ee88:	ldr	w8, [x19, #20]
  40ee8c:	cbz	w8, 40eeac <printf@plt+0xd13c>
  40ee90:	ldr	x1, [x19]
  40ee94:	mov	w0, #0xa                   	// #10
  40ee98:	bl	401b50 <fputc@plt>
  40ee9c:	ldr	x1, [x19]
  40eea0:	mov	x0, x20
  40eea4:	bl	40e924 <printf@plt+0xcbb4>
  40eea8:	str	w0, [x19, #12]
  40eeac:	mov	x0, x19
  40eeb0:	ldp	x20, x19, [sp, #32]
  40eeb4:	ldr	x21, [sp, #16]
  40eeb8:	ldp	x29, x30, [sp], #48
  40eebc:	ret
  40eec0:	stp	x29, x30, [sp, #-32]!
  40eec4:	str	x19, [sp, #16]
  40eec8:	mov	x29, sp
  40eecc:	mov	x19, x0
  40eed0:	bl	40ed10 <printf@plt+0xcfa0>
  40eed4:	ldr	x1, [x0], #24
  40eed8:	bl	40e924 <printf@plt+0xcbb4>
  40eedc:	ldr	w8, [x19, #12]
  40eee0:	ldr	x1, [x19]
  40eee4:	add	w8, w8, w0
  40eee8:	mov	w0, #0xa                   	// #10
  40eeec:	str	w8, [x19, #12]
  40eef0:	bl	401b50 <fputc@plt>
  40eef4:	str	wzr, [x19, #12]
  40eef8:	mov	x0, x19
  40eefc:	ldr	x19, [sp, #16]
  40ef00:	ldp	x29, x30, [sp], #32
  40ef04:	ret
  40ef08:	stp	x29, x30, [sp, #-32]!
  40ef0c:	stp	x20, x19, [sp, #16]
  40ef10:	mov	x29, sp
  40ef14:	cmp	w1, #0xb
  40ef18:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  40ef1c:	mov	w19, w1
  40ef20:	mov	x20, x0
  40ef24:	cset	w0, cc  // cc = lo, ul, last
  40ef28:	add	x2, x2, #0x5aa
  40ef2c:	mov	w1, #0x11b                 	// #283
  40ef30:	bl	40c2ec <printf@plt+0xa57c>
  40ef34:	str	w19, [x20, #16]
  40ef38:	mov	x0, x20
  40ef3c:	ldp	x20, x19, [sp, #16]
  40ef40:	ldp	x29, x30, [sp], #32
  40ef44:	ret
  40ef48:	stp	x29, x30, [sp, #-32]!
  40ef4c:	stp	x20, x19, [sp, #16]
  40ef50:	mov	w19, w1
  40ef54:	mov	x20, x0
  40ef58:	ldr	x1, [x0], #24
  40ef5c:	mov	x29, sp
  40ef60:	bl	40e924 <printf@plt+0xcbb4>
  40ef64:	ldr	w8, [x20, #12]
  40ef68:	ldr	x1, [x20]
  40ef6c:	add	w8, w8, w0
  40ef70:	and	w0, w19, #0xff
  40ef74:	str	w8, [x20, #12]
  40ef78:	bl	4019a0 <putc@plt>
  40ef7c:	ldr	w8, [x20, #12]
  40ef80:	mov	x0, x20
  40ef84:	add	w8, w8, #0x1
  40ef88:	str	w8, [x20, #12]
  40ef8c:	ldp	x20, x19, [sp, #16]
  40ef90:	ldp	x29, x30, [sp], #32
  40ef94:	ret
  40ef98:	stp	x29, x30, [sp, #-32]!
  40ef9c:	str	x19, [sp, #16]
  40efa0:	mov	x29, sp
  40efa4:	mov	x19, x0
  40efa8:	add	x0, x0, #0x18
  40efac:	bl	40e99c <printf@plt+0xcc2c>
  40efb0:	mov	x0, x19
  40efb4:	ldr	x19, [sp, #16]
  40efb8:	ldp	x29, x30, [sp], #32
  40efbc:	ret
  40efc0:	stp	x29, x30, [sp, #-48]!
  40efc4:	stp	x22, x21, [sp, #16]
  40efc8:	stp	x20, x19, [sp, #32]
  40efcc:	mov	x29, sp
  40efd0:	mov	x20, x0
  40efd4:	add	x21, x0, #0x18
  40efd8:	mov	x0, x1
  40efdc:	mov	x19, x1
  40efe0:	bl	40bff0 <printf@plt+0xa280>
  40efe4:	mov	x22, x0
  40efe8:	mov	x0, x19
  40efec:	bl	40bff8 <printf@plt+0xa288>
  40eff0:	mov	w2, w0
  40eff4:	mov	x0, x21
  40eff8:	mov	x1, x22
  40effc:	bl	40e99c <printf@plt+0xcc2c>
  40f000:	mov	x0, x20
  40f004:	ldp	x20, x19, [sp, #32]
  40f008:	ldp	x22, x21, [sp, #16]
  40f00c:	ldp	x29, x30, [sp], #48
  40f010:	ret
  40f014:	sub	sp, sp, #0x30
  40f018:	stp	x29, x30, [sp, #16]
  40f01c:	str	x19, [sp, #32]
  40f020:	add	x29, sp, #0x10
  40f024:	mov	w2, w1
  40f028:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  40f02c:	mov	x19, x0
  40f030:	add	x1, x1, #0x141
  40f034:	add	x0, sp, #0x4
  40f038:	bl	401a80 <sprintf@plt>
  40f03c:	add	x1, sp, #0x4
  40f040:	mov	x0, x19
  40f044:	bl	40ecc8 <printf@plt+0xcf58>
  40f048:	ldr	x19, [sp, #32]
  40f04c:	ldp	x29, x30, [sp, #16]
  40f050:	add	sp, sp, #0x30
  40f054:	ret
  40f058:	sub	sp, sp, #0xa0
  40f05c:	stp	x29, x30, [sp, #128]
  40f060:	str	x19, [sp, #144]
  40f064:	add	x29, sp, #0x80
  40f068:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  40f06c:	mov	x19, x0
  40f070:	add	x1, x1, #0x5c9
  40f074:	mov	x0, sp
  40f078:	bl	401a80 <sprintf@plt>
  40f07c:	mov	x1, sp
  40f080:	mov	x0, x19
  40f084:	bl	40ecc8 <printf@plt+0xcf58>
  40f088:	ldr	x19, [sp, #144]
  40f08c:	ldp	x29, x30, [sp, #128]
  40f090:	add	sp, sp, #0xa0
  40f094:	ret
  40f098:	stp	x29, x30, [sp, #-32]!
  40f09c:	str	x19, [sp, #16]
  40f0a0:	mov	w19, w1
  40f0a4:	mov	w1, wzr
  40f0a8:	mov	x29, sp
  40f0ac:	bl	40ee50 <printf@plt+0xd0e0>
  40f0b0:	mov	w1, wzr
  40f0b4:	str	w19, [x0, #20]
  40f0b8:	bl	40ee50 <printf@plt+0xd0e0>
  40f0bc:	ldr	x19, [sp, #16]
  40f0c0:	ldp	x29, x30, [sp], #32
  40f0c4:	ret
  40f0c8:	stp	x29, x30, [sp, #-32]!
  40f0cc:	str	x19, [sp, #16]
  40f0d0:	mov	x29, sp
  40f0d4:	mov	w8, #0x4                   	// #4
  40f0d8:	mov	x19, x0
  40f0dc:	str	x8, [x0]
  40f0e0:	mov	w0, #0x10                  	// #16
  40f0e4:	bl	401900 <_Znam@plt>
  40f0e8:	stp	xzr, x0, [x19, #8]
  40f0ec:	ldr	x19, [sp, #16]
  40f0f0:	ldp	x29, x30, [sp], #32
  40f0f4:	ret
  40f0f8:	stp	x29, x30, [sp, #-32]!
  40f0fc:	stp	x20, x19, [sp, #16]
  40f100:	mov	x29, sp
  40f104:	mov	x20, x1
  40f108:	mov	x19, x0
  40f10c:	cbnz	x1, 40f12c <printf@plt+0xd3bc>
  40f110:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40f114:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40f118:	add	x1, x1, #0xa90
  40f11c:	add	x0, x0, #0x74e
  40f120:	mov	x2, x1
  40f124:	mov	x3, x1
  40f128:	bl	412c94 <printf@plt+0x10f24>
  40f12c:	lsl	x8, x20, #2
  40f130:	cmp	xzr, x20, lsr #62
  40f134:	csinv	x0, x8, xzr, eq  // eq = none
  40f138:	str	x20, [x19]
  40f13c:	bl	401900 <_Znam@plt>
  40f140:	stp	xzr, x0, [x19, #8]
  40f144:	ldp	x20, x19, [sp, #16]
  40f148:	ldp	x29, x30, [sp], #32
  40f14c:	ret
  40f150:	stp	x29, x30, [sp, #-16]!
  40f154:	ldr	x0, [x0, #16]
  40f158:	mov	x29, sp
  40f15c:	cbz	x0, 40f164 <printf@plt+0xd3f4>
  40f160:	bl	401bd0 <_ZdaPv@plt>
  40f164:	ldp	x29, x30, [sp], #16
  40f168:	ret
  40f16c:	stp	x29, x30, [sp, #-48]!
  40f170:	stp	x22, x21, [sp, #16]
  40f174:	stp	x20, x19, [sp, #32]
  40f178:	mov	x29, sp
  40f17c:	ldp	x8, x22, [x0]
  40f180:	mov	x19, x0
  40f184:	mov	w20, w1
  40f188:	cmp	x22, x8
  40f18c:	b.cc	40f1d8 <printf@plt+0xd468>  // b.lo, b.ul, b.last
  40f190:	ldr	x21, [x19, #16]
  40f194:	lsl	x9, x8, #1
  40f198:	lsl	x8, x8, #3
  40f19c:	cmp	xzr, x9, lsr #62
  40f1a0:	csinv	x0, x8, xzr, eq  // eq = none
  40f1a4:	str	x9, [x19]
  40f1a8:	bl	401900 <_Znam@plt>
  40f1ac:	str	x0, [x19, #16]
  40f1b0:	cbz	x22, 40f1cc <printf@plt+0xd45c>
  40f1b4:	ldr	x8, [x19, #16]
  40f1b8:	mov	x9, x21
  40f1bc:	ldr	w10, [x9], #4
  40f1c0:	subs	x22, x22, #0x1
  40f1c4:	str	w10, [x8], #4
  40f1c8:	b.ne	40f1bc <printf@plt+0xd44c>  // b.any
  40f1cc:	cbz	x21, 40f1d8 <printf@plt+0xd468>
  40f1d0:	mov	x0, x21
  40f1d4:	bl	401bd0 <_ZdaPv@plt>
  40f1d8:	ldp	x9, x8, [x19, #8]
  40f1dc:	str	w20, [x8, x9, lsl #2]
  40f1e0:	add	x8, x9, #0x1
  40f1e4:	str	x8, [x19, #8]
  40f1e8:	ldp	x20, x19, [sp, #32]
  40f1ec:	ldp	x22, x21, [sp, #16]
  40f1f0:	ldp	x29, x30, [sp], #48
  40f1f4:	ret
  40f1f8:	stp	x29, x30, [sp, #-48]!
  40f1fc:	str	x21, [sp, #16]
  40f200:	stp	x20, x19, [sp, #32]
  40f204:	mov	x29, sp
  40f208:	mov	w8, #0x80                  	// #128
  40f20c:	mov	x19, x0
  40f210:	stp	x8, xzr, [x0]
  40f214:	mov	w0, #0x200                 	// #512
  40f218:	bl	401900 <_Znam@plt>
  40f21c:	mov	x20, x0
  40f220:	mov	x21, xzr
  40f224:	add	x0, x20, x21
  40f228:	bl	410fd8 <printf@plt+0xf268>
  40f22c:	add	x21, x21, #0x4
  40f230:	cmp	x21, #0x200
  40f234:	b.ne	40f224 <printf@plt+0xd4b4>  // b.any
  40f238:	str	x20, [x19, #16]
  40f23c:	ldp	x20, x19, [sp, #32]
  40f240:	ldr	x21, [sp, #16]
  40f244:	ldp	x29, x30, [sp], #48
  40f248:	ret
  40f24c:	stp	x29, x30, [sp, #-16]!
  40f250:	ldr	x0, [x0, #16]
  40f254:	mov	x29, sp
  40f258:	cbz	x0, 40f260 <printf@plt+0xd4f0>
  40f25c:	bl	401bd0 <_ZdaPv@plt>
  40f260:	ldp	x29, x30, [sp], #16
  40f264:	ret
  40f268:	stp	x29, x30, [sp, #-64]!
  40f26c:	stp	x24, x23, [sp, #16]
  40f270:	stp	x22, x21, [sp, #32]
  40f274:	stp	x20, x19, [sp, #48]
  40f278:	mov	x29, sp
  40f27c:	ldp	x8, x9, [x0]
  40f280:	mov	x19, x0
  40f284:	mov	x20, x1
  40f288:	cmp	x9, x8
  40f28c:	b.cc	40f304 <printf@plt+0xd594>  // b.lo, b.ul, b.last
  40f290:	ldr	x21, [x19, #16]
  40f294:	lsl	x23, x8, #1
  40f298:	lsl	x24, x8, #3
  40f29c:	cmp	xzr, x23, lsr #62
  40f2a0:	csinv	x0, x24, xzr, eq  // eq = none
  40f2a4:	str	x23, [x19]
  40f2a8:	bl	401900 <_Znam@plt>
  40f2ac:	mov	x22, x0
  40f2b0:	cbz	x23, 40f2cc <printf@plt+0xd55c>
  40f2b4:	mov	x23, x22
  40f2b8:	mov	x0, x23
  40f2bc:	bl	410fd8 <printf@plt+0xf268>
  40f2c0:	subs	x24, x24, #0x4
  40f2c4:	add	x23, x23, #0x4
  40f2c8:	b.ne	40f2b8 <printf@plt+0xd548>  // b.any
  40f2cc:	ldr	x8, [x19, #8]
  40f2d0:	str	x22, [x19, #16]
  40f2d4:	cbz	x8, 40f2f8 <printf@plt+0xd588>
  40f2d8:	ldp	x9, x8, [x19, #8]
  40f2dc:	mov	x10, xzr
  40f2e0:	lsl	x11, x10, #2
  40f2e4:	ldr	w12, [x21, x11]
  40f2e8:	add	x10, x10, #0x1
  40f2ec:	cmp	x10, x9
  40f2f0:	str	w12, [x8, x11]
  40f2f4:	b.cc	40f2e0 <printf@plt+0xd570>  // b.lo, b.ul, b.last
  40f2f8:	cbz	x21, 40f304 <printf@plt+0xd594>
  40f2fc:	mov	x0, x21
  40f300:	bl	401bd0 <_ZdaPv@plt>
  40f304:	ldp	x9, x8, [x19, #8]
  40f308:	str	w20, [x8, x9, lsl #2]
  40f30c:	ldr	x8, [x19, #8]
  40f310:	add	x8, x8, #0x1
  40f314:	str	x8, [x19, #8]
  40f318:	ldp	x20, x19, [sp, #48]
  40f31c:	ldp	x22, x21, [sp, #32]
  40f320:	ldp	x24, x23, [sp, #16]
  40f324:	ldp	x29, x30, [sp], #64
  40f328:	ret
  40f32c:	stp	x29, x30, [sp, #-64]!
  40f330:	str	x23, [sp, #16]
  40f334:	stp	x22, x21, [sp, #32]
  40f338:	stp	x20, x19, [sp, #48]
  40f33c:	mov	x29, sp
  40f340:	ldr	x21, [x0, #8]
  40f344:	mov	x20, x0
  40f348:	add	x0, x21, #0x1
  40f34c:	bl	401900 <_Znam@plt>
  40f350:	mov	x19, x0
  40f354:	cbz	x21, 40f384 <printf@plt+0xd614>
  40f358:	mov	x22, xzr
  40f35c:	mov	x23, xzr
  40f360:	ldr	x8, [x20, #16]
  40f364:	add	x0, x8, x22
  40f368:	bl	410fe0 <printf@plt+0xf270>
  40f36c:	strb	w0, [x19, x23]
  40f370:	ldr	x21, [x20, #8]
  40f374:	add	x23, x23, #0x1
  40f378:	add	x22, x22, #0x4
  40f37c:	cmp	x23, x21
  40f380:	b.cc	40f360 <printf@plt+0xd5f0>  // b.lo, b.ul, b.last
  40f384:	strb	wzr, [x19, x21]
  40f388:	mov	x0, x19
  40f38c:	ldp	x20, x19, [sp, #48]
  40f390:	ldp	x22, x21, [sp, #32]
  40f394:	ldr	x23, [sp, #16]
  40f398:	ldp	x29, x30, [sp], #64
  40f39c:	ret
  40f3a0:	str	xzr, [x0, #8]
  40f3a4:	ret
  40f3a8:	mov	w8, #0x3e80000             	// #65536000
  40f3ac:	mov	w9, #0x4dd3                	// #19923
  40f3b0:	sub	w8, w8, w0, lsl #16
  40f3b4:	movk	w9, #0x1062, lsl #16
  40f3b8:	umull	x8, w8, w9
  40f3bc:	lsr	x0, x8, #38
  40f3c0:	ret
  40f3c4:	stp	x29, x30, [sp, #-32]!
  40f3c8:	stp	x20, x19, [sp, #16]
  40f3cc:	adrp	x20, 437000 <stderr@@GLIBC_2.17+0x1168>
  40f3d0:	ldr	x8, [x20, #3920]
  40f3d4:	mov	x29, sp
  40f3d8:	ldr	x19, [x8, #24]
  40f3dc:	cbz	x19, 40f3f0 <printf@plt+0xd680>
  40f3e0:	mov	x0, x19
  40f3e4:	bl	411950 <printf@plt+0xfbe0>
  40f3e8:	mov	x0, x19
  40f3ec:	bl	417e34 <_ZdlPv@@Base>
  40f3f0:	ldr	x8, [x20, #3920]
  40f3f4:	ldr	x19, [x8, #32]
  40f3f8:	cbz	x19, 40f40c <printf@plt+0xd69c>
  40f3fc:	mov	x0, x19
  40f400:	bl	411950 <printf@plt+0xfbe0>
  40f404:	mov	x0, x19
  40f408:	bl	417e34 <_ZdlPv@@Base>
  40f40c:	ldr	x0, [x20, #3920]
  40f410:	cbz	x0, 40f418 <printf@plt+0xd6a8>
  40f414:	bl	417e34 <_ZdlPv@@Base>
  40f418:	str	xzr, [x20, #3920]
  40f41c:	ldp	x20, x19, [sp, #16]
  40f420:	ldp	x29, x30, [sp], #32
  40f424:	ret
  40f428:	sub	sp, sp, #0x20
  40f42c:	stp	x29, x30, [sp, #16]
  40f430:	add	x29, sp, #0x10
  40f434:	mov	w1, w0
  40f438:	mov	x0, sp
  40f43c:	bl	4129d8 <printf@plt+0x10c68>
  40f440:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  40f444:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40f448:	add	x2, x2, #0xa90
  40f44c:	add	x0, x0, #0x77d
  40f450:	mov	x1, sp
  40f454:	mov	x3, x2
  40f458:	bl	412c94 <printf@plt+0x10f24>
  40f45c:	ldp	x29, x30, [sp, #16]
  40f460:	add	sp, sp, #0x20
  40f464:	ret
  40f468:	stp	x29, x30, [sp, #-16]!
  40f46c:	mov	x29, sp
  40f470:	bl	40f4a4 <printf@plt+0xd734>
  40f474:	cmp	w0, #0x10, lsl #12
  40f478:	b.ls	40f49c <printf@plt+0xd72c>  // b.plast
  40f47c:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40f480:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40f484:	add	x1, x1, #0xa90
  40f488:	add	x0, x0, #0x7ab
  40f48c:	mov	x2, x1
  40f490:	mov	x3, x1
  40f494:	bl	412c00 <printf@plt+0x10e90>
  40f498:	mov	w0, wzr
  40f49c:	ldp	x29, x30, [sp], #16
  40f4a0:	ret
  40f4a4:	sub	sp, sp, #0x50
  40f4a8:	stp	x29, x30, [sp, #32]
  40f4ac:	str	x21, [sp, #48]
  40f4b0:	stp	x20, x19, [sp, #64]
  40f4b4:	add	x29, sp, #0x20
  40f4b8:	add	x0, sp, #0x8
  40f4bc:	bl	40f1f8 <printf@plt+0xd488>
  40f4c0:	bl	40fb4c <printf@plt+0xdddc>
  40f4c4:	str	w0, [x29, #24]
  40f4c8:	add	x0, x29, #0x18
  40f4cc:	bl	410ff8 <printf@plt+0xf288>
  40f4d0:	cmp	w0, #0x2d
  40f4d4:	b.ne	40f4ec <printf@plt+0xd77c>  // b.any
  40f4d8:	ldr	w1, [x29, #24]
  40f4dc:	add	x0, sp, #0x8
  40f4e0:	bl	40f268 <printf@plt+0xd4f8>
  40f4e4:	bl	411000 <printf@plt+0xf290>
  40f4e8:	str	w0, [x29, #24]
  40f4ec:	add	x0, x29, #0x18
  40f4f0:	bl	410ff8 <printf@plt+0xf288>
  40f4f4:	sub	w8, w0, #0x30
  40f4f8:	cmp	w8, #0xa
  40f4fc:	b.cc	40f51c <printf@plt+0xd7ac>  // b.lo, b.ul, b.last
  40f500:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40f504:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40f508:	add	x1, x1, #0xa90
  40f50c:	add	x0, x0, #0x843
  40f510:	mov	x2, x1
  40f514:	mov	x3, x1
  40f518:	bl	412c94 <printf@plt+0x10f24>
  40f51c:	add	x0, x29, #0x18
  40f520:	bl	410ff8 <printf@plt+0xf288>
  40f524:	ldr	w1, [x29, #24]
  40f528:	sub	w8, w0, #0x30
  40f52c:	cmp	w8, #0x9
  40f530:	b.hi	40f55c <printf@plt+0xd7ec>  // b.pmore
  40f534:	add	x0, sp, #0x8
  40f538:	bl	40f268 <printf@plt+0xd4f8>
  40f53c:	bl	411000 <printf@plt+0xf290>
  40f540:	str	w0, [x29, #24]
  40f544:	add	x0, x29, #0x18
  40f548:	bl	410ff8 <printf@plt+0xf288>
  40f54c:	ldr	w1, [x29, #24]
  40f550:	sub	w8, w0, #0x30
  40f554:	cmp	w8, #0xa
  40f558:	b.cc	40f534 <printf@plt+0xd7c4>  // b.lo, b.ul, b.last
  40f55c:	mov	x0, x1
  40f560:	bl	41103c <printf@plt+0xf2cc>
  40f564:	add	x0, sp, #0x8
  40f568:	bl	40f32c <printf@plt+0xd5bc>
  40f56c:	mov	x19, x0
  40f570:	bl	401be0 <__errno_location@plt>
  40f574:	mov	x21, x0
  40f578:	str	wzr, [x0]
  40f57c:	mov	w2, #0xa                   	// #10
  40f580:	mov	x0, x19
  40f584:	mov	x1, xzr
  40f588:	bl	4019f0 <strtol@plt>
  40f58c:	mov	w8, #0x7fffffff            	// #2147483647
  40f590:	add	x8, x0, x8
  40f594:	mov	w9, #0xfffffffe            	// #-2
  40f598:	cmp	x8, x9
  40f59c:	b.hi	40f5ac <printf@plt+0xd83c>  // b.pmore
  40f5a0:	ldr	w8, [x21]
  40f5a4:	mov	x20, x0
  40f5a8:	cbz	w8, 40f5cc <printf@plt+0xd85c>
  40f5ac:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40f5b0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40f5b4:	add	x1, x1, #0xa90
  40f5b8:	add	x0, x0, #0x85d
  40f5bc:	mov	x2, x1
  40f5c0:	mov	x3, x1
  40f5c4:	bl	412c00 <printf@plt+0x10e90>
  40f5c8:	mov	x20, xzr
  40f5cc:	mov	x0, x19
  40f5d0:	bl	401bd0 <_ZdaPv@plt>
  40f5d4:	add	x0, sp, #0x8
  40f5d8:	bl	40f24c <printf@plt+0xd4dc>
  40f5dc:	mov	w0, w20
  40f5e0:	ldp	x20, x19, [sp, #64]
  40f5e4:	ldr	x21, [sp, #48]
  40f5e8:	ldp	x29, x30, [sp, #32]
  40f5ec:	add	sp, sp, #0x50
  40f5f0:	ret
  40f5f4:	b	40f608 <printf@plt+0xd898>
  40f5f8:	b	40f608 <printf@plt+0xd898>
  40f5fc:	b	40f608 <printf@plt+0xd898>
  40f600:	b	40f608 <printf@plt+0xd898>
  40f604:	b	40f608 <printf@plt+0xd898>
  40f608:	mov	x19, x0
  40f60c:	add	x0, sp, #0x8
  40f610:	bl	40f24c <printf@plt+0xd4dc>
  40f614:	mov	x0, x19
  40f618:	bl	401ce0 <_Unwind_Resume@plt>
  40f61c:	stp	x29, x30, [sp, #-32]!
  40f620:	stp	x20, x19, [sp, #16]
  40f624:	mov	x29, sp
  40f628:	mov	x19, x0
  40f62c:	cbnz	x0, 40f64c <printf@plt+0xd8dc>
  40f630:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40f634:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40f638:	add	x1, x1, #0xa90
  40f63c:	add	x0, x0, #0x7d1
  40f640:	mov	x2, x1
  40f644:	mov	x3, x1
  40f648:	bl	412c94 <printf@plt+0x10f24>
  40f64c:	mov	w0, #0x18                  	// #24
  40f650:	bl	417db0 <_Znwm@@Base>
  40f654:	mov	x20, x0
  40f658:	mov	x1, x19
  40f65c:	bl	40f0f8 <printf@plt+0xd388>
  40f660:	cbz	x19, 40f67c <printf@plt+0xd90c>
  40f664:	bl	40f4a4 <printf@plt+0xd734>
  40f668:	mov	w1, w0
  40f66c:	mov	x0, x20
  40f670:	bl	40f16c <printf@plt+0xd3fc>
  40f674:	subs	x19, x19, #0x1
  40f678:	b.ne	40f664 <printf@plt+0xd8f4>  // b.any
  40f67c:	bl	40f6a4 <printf@plt+0xd934>
  40f680:	mov	x0, x20
  40f684:	ldp	x20, x19, [sp, #16]
  40f688:	ldp	x29, x30, [sp], #32
  40f68c:	ret
  40f690:	mov	x19, x0
  40f694:	mov	x0, x20
  40f698:	bl	417e34 <_ZdlPv@@Base>
  40f69c:	mov	x0, x19
  40f6a0:	bl	401ce0 <_Unwind_Resume@plt>
  40f6a4:	stp	x29, x30, [sp, #-16]!
  40f6a8:	mov	x29, sp
  40f6ac:	bl	4100b8 <printf@plt+0xe348>
  40f6b0:	ldp	x29, x30, [sp], #16
  40f6b4:	ret
  40f6b8:	stp	x29, x30, [sp, #-48]!
  40f6bc:	str	x21, [sp, #16]
  40f6c0:	stp	x20, x19, [sp, #32]
  40f6c4:	mov	x29, sp
  40f6c8:	mov	x20, x0
  40f6cc:	cbnz	x0, 40f6ec <printf@plt+0xd97c>
  40f6d0:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40f6d4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40f6d8:	add	x1, x1, #0xa90
  40f6dc:	add	x0, x0, #0x7d1
  40f6e0:	mov	x2, x1
  40f6e4:	mov	x3, x1
  40f6e8:	bl	412c94 <printf@plt+0x10f24>
  40f6ec:	mov	w0, #0x18                  	// #24
  40f6f0:	bl	417db0 <_Znwm@@Base>
  40f6f4:	mov	x19, x0
  40f6f8:	mov	x1, x20
  40f6fc:	bl	40f0f8 <printf@plt+0xd388>
  40f700:	cbz	x20, 40f720 <printf@plt+0xd9b0>
  40f704:	mov	x21, x20
  40f708:	bl	40f4a4 <printf@plt+0xd734>
  40f70c:	mov	w1, w0
  40f710:	mov	x0, x19
  40f714:	bl	40f16c <printf@plt+0xd3fc>
  40f718:	subs	x21, x21, #0x1
  40f71c:	b.ne	40f708 <printf@plt+0xd998>  // b.any
  40f720:	mov	w0, w20
  40f724:	bl	410fe8 <printf@plt+0xf278>
  40f728:	tbz	w0, #0, 40f76c <printf@plt+0xd9fc>
  40f72c:	bl	40f798 <printf@plt+0xda28>
  40f730:	mov	x20, x0
  40f734:	bl	410ff0 <printf@plt+0xf280>
  40f738:	cmp	x0, #0x2
  40f73c:	b.cc	40f75c <printf@plt+0xd9ec>  // b.lo, b.ul, b.last
  40f740:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40f744:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40f748:	add	x1, x1, #0xa90
  40f74c:	add	x0, x0, #0x7fb
  40f750:	mov	x2, x1
  40f754:	mov	x3, x1
  40f758:	bl	412c00 <printf@plt+0x10e90>
  40f75c:	mov	x0, x20
  40f760:	bl	40f150 <printf@plt+0xd3e0>
  40f764:	mov	x0, x20
  40f768:	bl	417e34 <_ZdlPv@@Base>
  40f76c:	bl	40f6a4 <printf@plt+0xd934>
  40f770:	mov	x0, x19
  40f774:	ldp	x20, x19, [sp, #32]
  40f778:	ldr	x21, [sp, #16]
  40f77c:	ldp	x29, x30, [sp], #48
  40f780:	ret
  40f784:	mov	x20, x0
  40f788:	mov	x0, x19
  40f78c:	bl	417e34 <_ZdlPv@@Base>
  40f790:	mov	x0, x20
  40f794:	bl	401ce0 <_Unwind_Resume@plt>
  40f798:	sub	sp, sp, #0x90
  40f79c:	stp	x29, x30, [sp, #48]
  40f7a0:	stp	x28, x27, [sp, #64]
  40f7a4:	stp	x26, x25, [sp, #80]
  40f7a8:	stp	x24, x23, [sp, #96]
  40f7ac:	stp	x22, x21, [sp, #112]
  40f7b0:	stp	x20, x19, [sp, #128]
  40f7b4:	add	x29, sp, #0x30
  40f7b8:	add	x0, sp, #0x18
  40f7bc:	bl	40f1f8 <printf@plt+0xd488>
  40f7c0:	bl	411000 <printf@plt+0xf290>
  40f7c4:	str	w0, [sp, #16]
  40f7c8:	mov	w0, #0x18                  	// #24
  40f7cc:	bl	417db0 <_Znwm@@Base>
  40f7d0:	mov	x19, x0
  40f7d4:	bl	40f0c8 <printf@plt+0xd358>
  40f7d8:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x41b4>
  40f7dc:	adrp	x21, 438000 <stderr@@GLIBC_2.17+0x2168>
  40f7e0:	adrp	x25, 41c000 <_ZdlPvm@@Base+0x41b4>
  40f7e4:	adrp	x22, 41c000 <_ZdlPvm@@Base+0x41b4>
  40f7e8:	mov	w28, wzr
  40f7ec:	add	x20, x20, #0x843
  40f7f0:	add	x21, x21, #0xa90
  40f7f4:	add	x25, x25, #0x5ce
  40f7f8:	mov	w26, #0x7fffffff            	// #2147483647
  40f7fc:	mov	w27, #0xfffffffe            	// #-2
  40f800:	add	x22, x22, #0x878
  40f804:	b	40f824 <printf@plt+0xdab4>
  40f808:	mov	x0, x20
  40f80c:	mov	x1, x21
  40f810:	mov	x2, x21
  40f814:	mov	x3, x21
  40f818:	bl	412c00 <printf@plt+0x10e90>
  40f81c:	mov	w28, #0x1                   	// #1
  40f820:	tbnz	w28, #0, 40f978 <printf@plt+0xdc08>
  40f824:	add	x0, sp, #0x18
  40f828:	bl	40f3a0 <printf@plt+0xd630>
  40f82c:	ldr	w0, [sp, #16]
  40f830:	bl	4110a0 <printf@plt+0xf330>
  40f834:	tbz	w0, #0, 40f844 <printf@plt+0xdad4>
  40f838:	bl	411000 <printf@plt+0xf290>
  40f83c:	str	w0, [sp, #16]
  40f840:	b	40f82c <printf@plt+0xdabc>
  40f844:	add	x0, sp, #0x10
  40f848:	mov	w1, #0x2d                  	// #45
  40f84c:	bl	4110fc <printf@plt+0xf38c>
  40f850:	tbz	w0, #0, 40f890 <printf@plt+0xdb20>
  40f854:	bl	411000 <printf@plt+0xf290>
  40f858:	str	w0, [sp, #8]
  40f85c:	add	x0, sp, #0x8
  40f860:	bl	410ff8 <printf@plt+0xf288>
  40f864:	sub	w8, w0, #0x30
  40f868:	cmp	w8, #0x9
  40f86c:	b.hi	40f888 <printf@plt+0xdb18>  // b.pmore
  40f870:	ldr	w1, [sp, #16]
  40f874:	add	x0, sp, #0x18
  40f878:	bl	40f268 <printf@plt+0xd4f8>
  40f87c:	ldr	w8, [sp, #8]
  40f880:	str	w8, [sp, #16]
  40f884:	b	40f890 <printf@plt+0xdb20>
  40f888:	ldr	w0, [sp, #8]
  40f88c:	bl	41103c <printf@plt+0xf2cc>
  40f890:	add	x0, sp, #0x10
  40f894:	bl	410ff8 <printf@plt+0xf288>
  40f898:	sub	w8, w0, #0x30
  40f89c:	cmp	w8, #0x9
  40f8a0:	b.hi	40f8cc <printf@plt+0xdb5c>  // b.pmore
  40f8a4:	ldr	w1, [sp, #16]
  40f8a8:	add	x0, sp, #0x18
  40f8ac:	bl	40f268 <printf@plt+0xd4f8>
  40f8b0:	bl	411000 <printf@plt+0xf290>
  40f8b4:	str	w0, [sp, #16]
  40f8b8:	add	x0, sp, #0x10
  40f8bc:	bl	410ff8 <printf@plt+0xf288>
  40f8c0:	sub	w8, w0, #0x30
  40f8c4:	cmp	w8, #0xa
  40f8c8:	b.cc	40f8a4 <printf@plt+0xdb34>  // b.lo, b.ul, b.last
  40f8cc:	add	x0, sp, #0x18
  40f8d0:	bl	41110c <printf@plt+0xf39c>
  40f8d4:	tbnz	w0, #0, 40f940 <printf@plt+0xdbd0>
  40f8d8:	add	x0, sp, #0x18
  40f8dc:	bl	40f32c <printf@plt+0xd5bc>
  40f8e0:	mov	x23, x0
  40f8e4:	bl	401be0 <__errno_location@plt>
  40f8e8:	mov	x24, x0
  40f8ec:	str	wzr, [x0]
  40f8f0:	mov	w2, #0xa                   	// #10
  40f8f4:	mov	x0, x23
  40f8f8:	mov	x1, xzr
  40f8fc:	bl	4019f0 <strtol@plt>
  40f900:	add	x8, x0, x26
  40f904:	cmp	x8, x27
  40f908:	b.hi	40f918 <printf@plt+0xdba8>  // b.pmore
  40f90c:	ldr	w8, [x24]
  40f910:	mov	x1, x0
  40f914:	cbz	w8, 40f930 <printf@plt+0xdbc0>
  40f918:	mov	x0, x22
  40f91c:	mov	x1, x21
  40f920:	mov	x2, x21
  40f924:	mov	x3, x21
  40f928:	bl	412c00 <printf@plt+0x10e90>
  40f92c:	mov	x1, xzr
  40f930:	mov	x0, x19
  40f934:	bl	40f16c <printf@plt+0xd3fc>
  40f938:	mov	x0, x23
  40f93c:	bl	401bd0 <_ZdaPv@plt>
  40f940:	add	x0, sp, #0x10
  40f944:	bl	410ff8 <printf@plt+0xf288>
  40f948:	add	w8, w0, #0x1
  40f94c:	cmp	w8, #0x24
  40f950:	b.hi	40f808 <printf@plt+0xda98>  // b.pmore
  40f954:	adr	x9, 40f808 <printf@plt+0xda98>
  40f958:	ldrb	w10, [x25, x8]
  40f95c:	add	x9, x9, x10, lsl #2
  40f960:	br	x9
  40f964:	ldr	w0, [sp, #16]
  40f968:	bl	41103c <printf@plt+0xf2cc>
  40f96c:	b	40f81c <printf@plt+0xdaac>
  40f970:	bl	40fbc0 <printf@plt+0xde50>
  40f974:	b	40f81c <printf@plt+0xdaac>
  40f978:	add	x0, sp, #0x18
  40f97c:	bl	40f24c <printf@plt+0xd4dc>
  40f980:	mov	x0, x19
  40f984:	ldp	x20, x19, [sp, #128]
  40f988:	ldp	x22, x21, [sp, #112]
  40f98c:	ldp	x24, x23, [sp, #96]
  40f990:	ldp	x26, x25, [sp, #80]
  40f994:	ldp	x28, x27, [sp, #64]
  40f998:	ldp	x29, x30, [sp, #48]
  40f99c:	add	sp, sp, #0x90
  40f9a0:	ret
  40f9a4:	mov	x20, x0
  40f9a8:	mov	x0, x19
  40f9ac:	bl	417e34 <_ZdlPv@@Base>
  40f9b0:	b	40f9dc <printf@plt+0xdc6c>
  40f9b4:	b	40f9d8 <printf@plt+0xdc68>
  40f9b8:	b	40f9d8 <printf@plt+0xdc68>
  40f9bc:	b	40f9d8 <printf@plt+0xdc68>
  40f9c0:	b	40f9d8 <printf@plt+0xdc68>
  40f9c4:	b	40f9d8 <printf@plt+0xdc68>
  40f9c8:	b	40f9d8 <printf@plt+0xdc68>
  40f9cc:	b	40f9d8 <printf@plt+0xdc68>
  40f9d0:	b	40f9d8 <printf@plt+0xdc68>
  40f9d4:	b	40f9d8 <printf@plt+0xdc68>
  40f9d8:	mov	x20, x0
  40f9dc:	add	x0, sp, #0x18
  40f9e0:	bl	40f24c <printf@plt+0xd4dc>
  40f9e4:	mov	x0, x20
  40f9e8:	bl	401ce0 <_Unwind_Resume@plt>
  40f9ec:	stp	x29, x30, [sp, #-32]!
  40f9f0:	stp	x20, x19, [sp, #16]
  40f9f4:	mov	x29, sp
  40f9f8:	bl	40f798 <printf@plt+0xda28>
  40f9fc:	mov	x19, x0
  40fa00:	bl	410ff0 <printf@plt+0xf280>
  40fa04:	mov	x20, x0
  40fa08:	cbnz	x0, 40fa28 <printf@plt+0xdcb8>
  40fa0c:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40fa10:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40fa14:	add	x1, x1, #0xa90
  40fa18:	add	x0, x0, #0x80e
  40fa1c:	mov	x2, x1
  40fa20:	mov	x3, x1
  40fa24:	bl	412c00 <printf@plt+0x10e90>
  40fa28:	mov	w0, w20
  40fa2c:	bl	410fe8 <printf@plt+0xf278>
  40fa30:	tbz	w0, #0, 40fa50 <printf@plt+0xdce0>
  40fa34:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40fa38:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40fa3c:	add	x1, x1, #0xa90
  40fa40:	add	x0, x0, #0x821
  40fa44:	mov	x2, x1
  40fa48:	mov	x3, x1
  40fa4c:	bl	412c00 <printf@plt+0x10e90>
  40fa50:	bl	40f6a4 <printf@plt+0xd934>
  40fa54:	mov	x0, x19
  40fa58:	ldp	x20, x19, [sp, #16]
  40fa5c:	ldp	x29, x30, [sp], #32
  40fa60:	ret
  40fa64:	sub	sp, sp, #0x40
  40fa68:	stp	x29, x30, [sp, #32]
  40fa6c:	str	x19, [sp, #48]
  40fa70:	add	x29, sp, #0x20
  40fa74:	add	x0, sp, #0x8
  40fa78:	bl	40f1f8 <printf@plt+0xd488>
  40fa7c:	bl	40fb4c <printf@plt+0xdddc>
  40fa80:	adrp	x19, 437000 <stderr@@GLIBC_2.17+0x1168>
  40fa84:	b	40fa98 <printf@plt+0xdd28>
  40fa88:	ldr	w1, [x29, #24]
  40fa8c:	add	x0, sp, #0x8
  40fa90:	bl	40f268 <printf@plt+0xd4f8>
  40fa94:	bl	411000 <printf@plt+0xf290>
  40fa98:	str	w0, [x29, #24]
  40fa9c:	add	x0, x29, #0x18
  40faa0:	bl	410ff8 <printf@plt+0xf288>
  40faa4:	cmn	w0, #0x1
  40faa8:	b.eq	40fb04 <printf@plt+0xdd94>  // b.none
  40faac:	add	x0, x29, #0x18
  40fab0:	bl	410ff8 <printf@plt+0xf288>
  40fab4:	cmp	w0, #0xa
  40fab8:	b.ne	40fa88 <printf@plt+0xdd18>  // b.any
  40fabc:	ldr	w8, [x19, #3880]
  40fac0:	add	w8, w8, #0x1
  40fac4:	str	w8, [x19, #3880]
  40fac8:	bl	411000 <printf@plt+0xf290>
  40facc:	str	w0, [x29, #24]
  40fad0:	add	x0, x29, #0x18
  40fad4:	bl	410ff8 <printf@plt+0xf288>
  40fad8:	cmp	w0, #0x2b
  40fadc:	b.ne	40fafc <printf@plt+0xdd8c>  // b.any
  40fae0:	mov	x0, sp
  40fae4:	mov	w1, #0xa                   	// #10
  40fae8:	bl	411034 <printf@plt+0xf2c4>
  40faec:	ldr	w1, [sp]
  40faf0:	add	x0, sp, #0x8
  40faf4:	bl	40f268 <printf@plt+0xd4f8>
  40faf8:	b	40fa94 <printf@plt+0xdd24>
  40fafc:	ldr	w0, [x29, #24]
  40fb00:	bl	41103c <printf@plt+0xf2cc>
  40fb04:	add	x0, sp, #0x8
  40fb08:	bl	40f32c <printf@plt+0xd5bc>
  40fb0c:	mov	x19, x0
  40fb10:	add	x0, sp, #0x8
  40fb14:	bl	40f24c <printf@plt+0xd4dc>
  40fb18:	mov	x0, x19
  40fb1c:	ldr	x19, [sp, #48]
  40fb20:	ldp	x29, x30, [sp, #32]
  40fb24:	add	sp, sp, #0x40
  40fb28:	ret
  40fb2c:	b	40fb38 <printf@plt+0xddc8>
  40fb30:	b	40fb38 <printf@plt+0xddc8>
  40fb34:	b	40fb38 <printf@plt+0xddc8>
  40fb38:	mov	x19, x0
  40fb3c:	add	x0, sp, #0x8
  40fb40:	bl	40f24c <printf@plt+0xd4dc>
  40fb44:	mov	x0, x19
  40fb48:	bl	401ce0 <_Unwind_Resume@plt>
  40fb4c:	stp	x29, x30, [sp, #-32]!
  40fb50:	str	x19, [sp, #16]
  40fb54:	mov	x29, sp
  40fb58:	add	x0, x29, #0x18
  40fb5c:	bl	410fd8 <printf@plt+0xf268>
  40fb60:	adrp	x19, 41c000 <_ZdlPvm@@Base+0x41b4>
  40fb64:	add	x19, x19, #0x5f3
  40fb68:	bl	411000 <printf@plt+0xf290>
  40fb6c:	str	w0, [x29, #24]
  40fb70:	add	x0, x29, #0x18
  40fb74:	bl	410ff8 <printf@plt+0xf288>
  40fb78:	add	w8, w0, #0x1
  40fb7c:	cmp	w8, #0x21
  40fb80:	b.hi	40fbb0 <printf@plt+0xde40>  // b.pmore
  40fb84:	adr	x9, 40fb68 <printf@plt+0xddf8>
  40fb88:	ldrb	w10, [x19, x8]
  40fb8c:	add	x9, x9, x10, lsl #2
  40fb90:	br	x9
  40fb94:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40fb98:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40fb9c:	add	x1, x1, #0xa90
  40fba0:	add	x0, x0, #0x89b
  40fba4:	mov	x2, x1
  40fba8:	mov	x3, x1
  40fbac:	bl	412c00 <printf@plt+0x10e90>
  40fbb0:	ldr	w0, [x29, #24]
  40fbb4:	ldr	x19, [sp, #16]
  40fbb8:	ldp	x29, x30, [sp], #32
  40fbbc:	ret
  40fbc0:	sub	sp, sp, #0x20
  40fbc4:	stp	x29, x30, [sp, #16]
  40fbc8:	add	x29, sp, #0x10
  40fbcc:	bl	411000 <printf@plt+0xf290>
  40fbd0:	str	w0, [sp, #8]
  40fbd4:	add	x0, sp, #0x8
  40fbd8:	mov	w1, #0xa                   	// #10
  40fbdc:	bl	4110fc <printf@plt+0xf38c>
  40fbe0:	tbnz	w0, #0, 40fbf8 <printf@plt+0xde88>
  40fbe4:	add	x0, sp, #0x8
  40fbe8:	mov	w1, #0xffffffff            	// #-1
  40fbec:	bl	411194 <printf@plt+0xf424>
  40fbf0:	tbz	w0, #0, 40fbcc <printf@plt+0xde5c>
  40fbf4:	b	40fc00 <printf@plt+0xde90>
  40fbf8:	ldr	w0, [sp, #8]
  40fbfc:	bl	41103c <printf@plt+0xf2cc>
  40fc00:	ldp	x29, x30, [sp, #16]
  40fc04:	add	sp, sp, #0x20
  40fc08:	ret
  40fc0c:	sub	sp, sp, #0x50
  40fc10:	stp	x29, x30, [sp, #48]
  40fc14:	str	x19, [sp, #64]
  40fc18:	add	x29, sp, #0x30
  40fc1c:	add	x0, sp, #0x18
  40fc20:	bl	40f1f8 <printf@plt+0xd488>
  40fc24:	bl	40fb4c <printf@plt+0xdddc>
  40fc28:	str	w0, [x29, #24]
  40fc2c:	and	x0, x0, #0xffffffff
  40fc30:	bl	4110a0 <printf@plt+0xf330>
  40fc34:	tbnz	w0, #0, 40fc84 <printf@plt+0xdf14>
  40fc38:	add	x0, sp, #0x10
  40fc3c:	mov	w1, #0xa                   	// #10
  40fc40:	bl	411034 <printf@plt+0xf2c4>
  40fc44:	ldr	w1, [sp, #16]
  40fc48:	add	x0, x29, #0x18
  40fc4c:	bl	41111c <printf@plt+0xf3ac>
  40fc50:	tbz	w0, #0, 40fc84 <printf@plt+0xdf14>
  40fc54:	add	x0, sp, #0x8
  40fc58:	mov	w1, #0xffffffff            	// #-1
  40fc5c:	bl	411034 <printf@plt+0xf2c4>
  40fc60:	ldr	w1, [sp, #8]
  40fc64:	add	x0, x29, #0x18
  40fc68:	bl	41111c <printf@plt+0xf3ac>
  40fc6c:	tbz	w0, #0, 40fc84 <printf@plt+0xdf14>
  40fc70:	ldr	w1, [x29, #24]
  40fc74:	add	x0, sp, #0x18
  40fc78:	bl	40f268 <printf@plt+0xd4f8>
  40fc7c:	bl	411000 <printf@plt+0xf290>
  40fc80:	b	40fc28 <printf@plt+0xdeb8>
  40fc84:	ldr	w0, [x29, #24]
  40fc88:	bl	41103c <printf@plt+0xf2cc>
  40fc8c:	add	x0, sp, #0x18
  40fc90:	bl	40f32c <printf@plt+0xd5bc>
  40fc94:	mov	x19, x0
  40fc98:	add	x0, sp, #0x18
  40fc9c:	bl	40f24c <printf@plt+0xd4dc>
  40fca0:	mov	x0, x19
  40fca4:	ldr	x19, [sp, #64]
  40fca8:	ldp	x29, x30, [sp, #48]
  40fcac:	add	sp, sp, #0x50
  40fcb0:	ret
  40fcb4:	b	40fcbc <printf@plt+0xdf4c>
  40fcb8:	b	40fcbc <printf@plt+0xdf4c>
  40fcbc:	mov	x19, x0
  40fcc0:	add	x0, sp, #0x18
  40fcc4:	bl	40f24c <printf@plt+0xd4dc>
  40fcc8:	mov	x0, x19
  40fccc:	bl	401ce0 <_Unwind_Resume@plt>
  40fcd0:	sub	sp, sp, #0x30
  40fcd4:	stp	x29, x30, [sp, #16]
  40fcd8:	stp	x20, x19, [sp, #32]
  40fcdc:	add	x29, sp, #0x10
  40fce0:	add	x0, sp, #0x8
  40fce4:	bl	410fd8 <printf@plt+0xf268>
  40fce8:	adrp	x19, 41c000 <_ZdlPvm@@Base+0x41b4>
  40fcec:	add	x19, x19, #0x615
  40fcf0:	adrp	x20, 437000 <stderr@@GLIBC_2.17+0x1168>
  40fcf4:	b	40fcfc <printf@plt+0xdf8c>
  40fcf8:	bl	40fd4c <printf@plt+0xdfdc>
  40fcfc:	bl	411000 <printf@plt+0xf290>
  40fd00:	str	w0, [sp, #8]
  40fd04:	add	x0, sp, #0x8
  40fd08:	bl	410ff8 <printf@plt+0xf288>
  40fd0c:	sub	w8, w0, #0x9
  40fd10:	cmp	w8, #0x1a
  40fd14:	b.hi	40fd38 <printf@plt+0xdfc8>  // b.pmore
  40fd18:	adr	x9, 40fcf8 <printf@plt+0xdf88>
  40fd1c:	ldrb	w10, [x19, x8]
  40fd20:	add	x9, x9, x10, lsl #2
  40fd24:	br	x9
  40fd28:	ldr	w8, [x20, #3880]
  40fd2c:	add	w8, w8, #0x1
  40fd30:	str	w8, [x20, #3880]
  40fd34:	b	40fcfc <printf@plt+0xdf8c>
  40fd38:	ldr	w0, [sp, #8]
  40fd3c:	ldp	x20, x19, [sp, #32]
  40fd40:	ldp	x29, x30, [sp, #16]
  40fd44:	add	sp, sp, #0x30
  40fd48:	ret
  40fd4c:	sub	sp, sp, #0x20
  40fd50:	stp	x29, x30, [sp, #16]
  40fd54:	add	x29, sp, #0x10
  40fd58:	bl	411000 <printf@plt+0xf290>
  40fd5c:	str	w0, [sp, #8]
  40fd60:	add	x0, sp, #0x8
  40fd64:	mov	w1, #0xa                   	// #10
  40fd68:	bl	4110fc <printf@plt+0xf38c>
  40fd6c:	tbnz	w0, #0, 40fd84 <printf@plt+0xe014>
  40fd70:	add	x0, sp, #0x8
  40fd74:	mov	w1, #0xffffffff            	// #-1
  40fd78:	bl	411194 <printf@plt+0xf424>
  40fd7c:	tbz	w0, #0, 40fd58 <printf@plt+0xdfe8>
  40fd80:	b	40fd94 <printf@plt+0xe024>
  40fd84:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  40fd88:	ldr	w9, [x8, #3880]
  40fd8c:	add	w9, w9, #0x1
  40fd90:	str	w9, [x8, #3880]
  40fd94:	ldp	x29, x30, [sp, #16]
  40fd98:	add	sp, sp, #0x20
  40fd9c:	ret
  40fda0:	stp	x29, x30, [sp, #-48]!
  40fda4:	stp	x22, x21, [sp, #16]
  40fda8:	stp	x20, x19, [sp, #32]
  40fdac:	mov	x29, sp
  40fdb0:	mov	x19, x0
  40fdb4:	bl	410ff0 <printf@plt+0xf280>
  40fdb8:	mov	x20, x0
  40fdbc:	adrp	x22, 437000 <stderr@@GLIBC_2.17+0x1168>
  40fdc0:	cbz	x0, 40fdf0 <printf@plt+0xe080>
  40fdc4:	mov	x21, xzr
  40fdc8:	mov	x0, x19
  40fdcc:	mov	x1, x21
  40fdd0:	bl	41113c <printf@plt+0xf3cc>
  40fdd4:	ldr	x8, [x22, #3920]
  40fdd8:	add	x21, x21, #0x2
  40fddc:	cmp	x21, x20
  40fde0:	ldr	w9, [x8, #8]
  40fde4:	add	w9, w9, w0
  40fde8:	str	w9, [x8, #8]
  40fdec:	b.cc	40fdc8 <printf@plt+0xe058>  // b.lo, b.ul, b.last
  40fdf0:	cmp	x20, #0x2
  40fdf4:	b.cc	40fe24 <printf@plt+0xe0b4>  // b.lo, b.ul, b.last
  40fdf8:	mov	w21, #0x1                   	// #1
  40fdfc:	mov	x0, x19
  40fe00:	mov	x1, x21
  40fe04:	bl	41113c <printf@plt+0xf3cc>
  40fe08:	ldr	x8, [x22, #3920]
  40fe0c:	add	x21, x21, #0x2
  40fe10:	cmp	x21, x20
  40fe14:	ldr	w9, [x8, #12]
  40fe18:	add	w9, w9, w0
  40fe1c:	str	w9, [x8, #12]
  40fe20:	b.cc	40fdfc <printf@plt+0xe08c>  // b.lo, b.ul, b.last
  40fe24:	ldp	x20, x19, [sp, #32]
  40fe28:	ldp	x22, x21, [sp, #16]
  40fe2c:	ldp	x29, x30, [sp], #48
  40fe30:	ret
  40fe34:	stp	x29, x30, [sp, #-48]!
  40fe38:	str	x21, [sp, #16]
  40fe3c:	stp	x20, x19, [sp, #32]
  40fe40:	mov	x29, sp
  40fe44:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  40fe48:	add	x1, x1, #0xa20
  40fe4c:	mov	x19, x0
  40fe50:	bl	401c10 <strcmp@plt>
  40fe54:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x31b4>
  40fe58:	add	x8, x8, #0x321
  40fe5c:	cmp	w0, #0x0
  40fe60:	csel	x19, x8, x19, eq  // eq = none
  40fe64:	mov	x0, x19
  40fe68:	bl	401960 <strlen@plt>
  40fe6c:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x1168>
  40fe70:	ldr	x8, [x21, #3864]
  40fe74:	add	x20, x0, #0x1
  40fe78:	cbz	x8, 40fe84 <printf@plt+0xe114>
  40fe7c:	mov	x0, x8
  40fe80:	bl	401a00 <free@plt>
  40fe84:	mov	x0, x20
  40fe88:	bl	401c40 <malloc@plt>
  40fe8c:	str	x0, [x21, #3864]
  40fe90:	cbnz	x0, 40feb0 <printf@plt+0xe140>
  40fe94:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40fe98:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40fe9c:	add	x1, x1, #0xa90
  40fea0:	add	x0, x0, #0x8ac
  40fea4:	mov	x2, x1
  40fea8:	mov	x3, x1
  40feac:	bl	412c94 <printf@plt+0x10f24>
  40feb0:	ldr	x0, [x21, #3864]
  40feb4:	mov	x1, x19
  40feb8:	mov	x2, x20
  40febc:	bl	401b30 <strncpy@plt>
  40fec0:	ldp	x20, x19, [sp, #32]
  40fec4:	ldr	x21, [sp, #16]
  40fec8:	ldp	x29, x30, [sp], #48
  40fecc:	ret
  40fed0:	stp	x29, x30, [sp, #-48]!
  40fed4:	str	x21, [sp, #16]
  40fed8:	stp	x20, x19, [sp, #32]
  40fedc:	mov	x29, sp
  40fee0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  40fee4:	add	x1, x1, #0xa20
  40fee8:	mov	x19, x0
  40feec:	bl	401c10 <strcmp@plt>
  40fef0:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x31b4>
  40fef4:	add	x8, x8, #0x321
  40fef8:	cmp	w0, #0x0
  40fefc:	csel	x19, x8, x19, eq  // eq = none
  40ff00:	mov	x0, x19
  40ff04:	bl	401960 <strlen@plt>
  40ff08:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x1168>
  40ff0c:	ldr	x8, [x21, #3872]
  40ff10:	add	x20, x0, #0x1
  40ff14:	cbz	x8, 40ff20 <printf@plt+0xe1b0>
  40ff18:	mov	x0, x8
  40ff1c:	bl	401a00 <free@plt>
  40ff20:	mov	x0, x20
  40ff24:	bl	401c40 <malloc@plt>
  40ff28:	str	x0, [x21, #3872]
  40ff2c:	cbnz	x0, 40ff4c <printf@plt+0xe1dc>
  40ff30:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  40ff34:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  40ff38:	add	x1, x1, #0xa90
  40ff3c:	add	x0, x0, #0x8ac
  40ff40:	mov	x2, x1
  40ff44:	mov	x3, x1
  40ff48:	bl	412c94 <printf@plt+0x10f24>
  40ff4c:	ldr	x0, [x21, #3872]
  40ff50:	mov	x1, x19
  40ff54:	mov	x2, x20
  40ff58:	bl	401b30 <strncpy@plt>
  40ff5c:	ldp	x20, x19, [sp, #32]
  40ff60:	ldr	x21, [sp, #16]
  40ff64:	ldp	x29, x30, [sp], #48
  40ff68:	ret
  40ff6c:	sub	sp, sp, #0x40
  40ff70:	stp	x29, x30, [sp, #16]
  40ff74:	stp	x22, x21, [sp, #32]
  40ff78:	stp	x20, x19, [sp, #48]
  40ff7c:	add	x29, sp, #0x10
  40ff80:	str	w0, [sp, #8]
  40ff84:	mov	x0, x1
  40ff88:	mov	x19, x1
  40ff8c:	bl	410ff0 <printf@plt+0xf280>
  40ff90:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  40ff94:	ldr	x20, [x8, #3896]
  40ff98:	mov	x21, x0
  40ff9c:	add	x0, sp, #0x8
  40ffa0:	bl	410ff8 <printf@plt+0xf288>
  40ffa4:	mov	w22, w0
  40ffa8:	mov	x0, x19
  40ffac:	bl	41118c <printf@plt+0xf41c>
  40ffb0:	ldr	x8, [x20]
  40ffb4:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x1168>
  40ffb8:	ldr	x4, [x9, #3920]
  40ffbc:	mov	x2, x0
  40ffc0:	ldr	x8, [x8, #24]
  40ffc4:	mov	x0, x20
  40ffc8:	mov	w1, w22
  40ffcc:	mov	w3, w21
  40ffd0:	blr	x8
  40ffd4:	ldp	x20, x19, [sp, #48]
  40ffd8:	ldp	x22, x21, [sp, #32]
  40ffdc:	ldp	x29, x30, [sp, #16]
  40ffe0:	add	sp, sp, #0x40
  40ffe4:	ret
  40ffe8:	sub	sp, sp, #0x20
  40ffec:	stp	x29, x30, [sp, #16]
  40fff0:	add	x29, sp, #0x10
  40fff4:	bl	411000 <printf@plt+0xf290>
  40fff8:	str	w0, [sp, #8]
  40fffc:	and	x0, x0, #0xffffffff
  410000:	bl	4110a0 <printf@plt+0xf330>
  410004:	tbnz	w0, #0, 40fff4 <printf@plt+0xe284>
  410008:	add	x0, sp, #0x8
  41000c:	bl	410ff8 <printf@plt+0xf288>
  410010:	cmn	w0, #0x1
  410014:	b.eq	41002c <printf@plt+0xe2bc>  // b.none
  410018:	cmp	w0, #0xa
  41001c:	b.eq	410034 <printf@plt+0xe2c4>  // b.none
  410020:	cmp	w0, #0x23
  410024:	b.ne	41004c <printf@plt+0xe2dc>  // b.any
  410028:	bl	40fd4c <printf@plt+0xdfdc>
  41002c:	mov	w0, #0x1                   	// #1
  410030:	b	410054 <printf@plt+0xe2e4>
  410034:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  410038:	ldr	w9, [x8, #3880]
  41003c:	mov	w0, #0x1                   	// #1
  410040:	add	w9, w9, #0x1
  410044:	str	w9, [x8, #3880]
  410048:	b	410054 <printf@plt+0xe2e4>
  41004c:	bl	40fd4c <printf@plt+0xdfdc>
  410050:	mov	w0, wzr
  410054:	ldp	x29, x30, [sp, #16]
  410058:	add	sp, sp, #0x20
  41005c:	ret
  410060:	stp	x29, x30, [sp, #-32]!
  410064:	str	x19, [sp, #16]
  410068:	mov	x29, sp
  41006c:	bl	40ffe8 <printf@plt+0xe278>
  410070:	tbnz	w0, #0, 4100ac <printf@plt+0xe33c>
  410074:	adrp	x19, 437000 <stderr@@GLIBC_2.17+0x1168>
  410078:	ldr	w8, [x19, #3880]
  41007c:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  410080:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  410084:	add	x1, x1, #0xa90
  410088:	sub	w8, w8, #0x1
  41008c:	add	x0, x0, #0x7fb
  410090:	mov	x2, x1
  410094:	mov	x3, x1
  410098:	str	w8, [x19, #3880]
  41009c:	bl	412c00 <printf@plt+0x10e90>
  4100a0:	ldr	w8, [x19, #3880]
  4100a4:	add	w8, w8, #0x1
  4100a8:	str	w8, [x19, #3880]
  4100ac:	ldr	x19, [sp, #16]
  4100b0:	ldp	x29, x30, [sp], #32
  4100b4:	ret
  4100b8:	stp	x29, x30, [sp, #-32]!
  4100bc:	str	x19, [sp, #16]
  4100c0:	mov	x29, sp
  4100c4:	bl	40ffe8 <printf@plt+0xe278>
  4100c8:	tbnz	w0, #0, 410104 <printf@plt+0xe394>
  4100cc:	adrp	x19, 437000 <stderr@@GLIBC_2.17+0x1168>
  4100d0:	ldr	w8, [x19, #3880]
  4100d4:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  4100d8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4100dc:	add	x1, x1, #0xa90
  4100e0:	sub	w8, w8, #0x1
  4100e4:	add	x0, x0, #0x8cc
  4100e8:	mov	x2, x1
  4100ec:	mov	x3, x1
  4100f0:	str	w8, [x19, #3880]
  4100f4:	bl	412c6c <printf@plt+0x10efc>
  4100f8:	ldr	w8, [x19, #3880]
  4100fc:	add	w8, w8, #0x1
  410100:	str	w8, [x19, #3880]
  410104:	ldr	x19, [sp, #16]
  410108:	ldp	x29, x30, [sp], #32
  41010c:	ret
  410110:	stp	x29, x30, [sp, #-16]!
  410114:	mov	x29, sp
  410118:	bl	4100b8 <printf@plt+0xe348>
  41011c:	ldp	x29, x30, [sp], #16
  410120:	ret
  410124:	sub	sp, sp, #0x50
  410128:	stp	x29, x30, [sp, #32]
  41012c:	stp	x22, x21, [sp, #48]
  410130:	stp	x20, x19, [sp, #64]
  410134:	add	x29, sp, #0x20
  410138:	mov	x19, x0
  41013c:	bl	40fb4c <printf@plt+0xdddc>
  410140:	stur	w0, [x29, #-8]
  410144:	sub	x0, x29, #0x8
  410148:	bl	410ff8 <printf@plt+0xf288>
  41014c:	sub	w8, w0, #0x63
  410150:	cmp	w8, #0xf
  410154:	b.hi	4101a8 <printf@plt+0xe438>  // b.pmore
  410158:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x41b4>
  41015c:	add	x9, x9, #0x630
  410160:	adr	x10, 410170 <printf@plt+0xe400>
  410164:	ldrb	w11, [x9, x8]
  410168:	add	x10, x10, x11, lsl #2
  41016c:	br	x10
  410170:	bl	40f468 <printf@plt+0xd6f8>
  410174:	mov	w20, w0
  410178:	bl	40f468 <printf@plt+0xd6f8>
  41017c:	mov	w21, w0
  410180:	bl	40f468 <printf@plt+0xd6f8>
  410184:	mov	w3, w0
  410188:	mov	x0, x19
  41018c:	mov	w1, w20
  410190:	mov	w2, w21
  410194:	bl	411b14 <printf@plt+0xfda4>
  410198:	b	410250 <printf@plt+0xe4e0>
  41019c:	mov	x0, x19
  4101a0:	bl	411aa0 <printf@plt+0xfd30>
  4101a4:	b	410250 <printf@plt+0xe4e0>
  4101a8:	sub	x0, x29, #0x8
  4101ac:	bl	410ff8 <printf@plt+0xf288>
  4101b0:	mov	w1, w0
  4101b4:	add	x0, sp, #0x8
  4101b8:	bl	4129b8 <printf@plt+0x10c48>
  4101bc:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  4101c0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4101c4:	add	x2, x2, #0xa90
  4101c8:	add	x0, x0, #0x8ef
  4101cc:	add	x1, sp, #0x8
  4101d0:	mov	x3, x2
  4101d4:	bl	412c00 <printf@plt+0x10e90>
  4101d8:	b	410250 <printf@plt+0xe4e0>
  4101dc:	bl	40f468 <printf@plt+0xd6f8>
  4101e0:	mov	w1, w0
  4101e4:	mov	x0, x19
  4101e8:	bl	411be8 <printf@plt+0xfe78>
  4101ec:	b	410250 <printf@plt+0xe4e0>
  4101f0:	bl	40f468 <printf@plt+0xd6f8>
  4101f4:	mov	w20, w0
  4101f8:	bl	40f468 <printf@plt+0xd6f8>
  4101fc:	mov	w21, w0
  410200:	bl	40f468 <printf@plt+0xd6f8>
  410204:	mov	w22, w0
  410208:	bl	40f468 <printf@plt+0xd6f8>
  41020c:	mov	w4, w0
  410210:	mov	x0, x19
  410214:	mov	w1, w20
  410218:	mov	w2, w21
  41021c:	mov	w3, w22
  410220:	bl	411b74 <printf@plt+0xfe04>
  410224:	b	410250 <printf@plt+0xe4e0>
  410228:	bl	40f468 <printf@plt+0xd6f8>
  41022c:	mov	w20, w0
  410230:	bl	40f468 <printf@plt+0xd6f8>
  410234:	mov	w21, w0
  410238:	bl	40f468 <printf@plt+0xd6f8>
  41023c:	mov	w3, w0
  410240:	mov	x0, x19
  410244:	mov	w1, w20
  410248:	mov	w2, w21
  41024c:	bl	411aa8 <printf@plt+0xfd38>
  410250:	ldp	x20, x19, [sp, #64]
  410254:	ldp	x22, x21, [sp, #48]
  410258:	ldp	x29, x30, [sp, #32]
  41025c:	add	sp, sp, #0x50
  410260:	ret
  410264:	stp	x29, x30, [sp, #-48]!
  410268:	str	x21, [sp, #16]
  41026c:	stp	x20, x19, [sp, #32]
  410270:	mov	x29, sp
  410274:	bl	40fb4c <printf@plt+0xdddc>
  410278:	str	w0, [x29, #24]
  41027c:	add	x0, x29, #0x18
  410280:	bl	410ff8 <printf@plt+0xf288>
  410284:	sub	w8, w0, #0x43
  410288:	cmp	w8, #0x31
  41028c:	b.hi	4102a8 <printf@plt+0xe538>  // b.pmore
  410290:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x41b4>
  410294:	add	x9, x9, #0x640
  410298:	adr	x10, 4102a8 <printf@plt+0xe538>
  41029c:	ldrb	w11, [x9, x8]
  4102a0:	add	x10, x10, x11, lsl #2
  4102a4:	br	x10
  4102a8:	bl	40f9ec <printf@plt+0xdc7c>
  4102ac:	b	410350 <printf@plt+0xe5e0>
  4102b0:	mov	w0, #0x2                   	// #2
  4102b4:	b	4102bc <printf@plt+0xe54c>
  4102b8:	mov	w0, #0x1                   	// #1
  4102bc:	bl	40f61c <printf@plt+0xd8ac>
  4102c0:	b	4102e0 <printf@plt+0xe570>
  4102c4:	mov	w0, #0x2                   	// #2
  4102c8:	b	41034c <printf@plt+0xe5dc>
  4102cc:	mov	w0, #0x1                   	// #1
  4102d0:	bl	40f6b8 <printf@plt+0xd948>
  4102d4:	b	410350 <printf@plt+0xe5e0>
  4102d8:	mov	w0, #0x1                   	// #1
  4102dc:	bl	40f6b8 <printf@plt+0xd948>
  4102e0:	ldr	w8, [x29, #24]
  4102e4:	mov	x19, x0
  4102e8:	mov	x1, x19
  4102ec:	mov	x0, x8
  4102f0:	bl	40ff6c <printf@plt+0xe1fc>
  4102f4:	mov	x0, x19
  4102f8:	mov	x1, xzr
  4102fc:	bl	41113c <printf@plt+0xf3cc>
  410300:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  410304:	ldr	x8, [x8, #3920]
  410308:	ldr	w9, [x8, #8]
  41030c:	add	w9, w9, w0
  410310:	str	w9, [x8, #8]
  410314:	b	41036c <printf@plt+0xe5fc>
  410318:	adrp	x19, 437000 <stderr@@GLIBC_2.17+0x1168>
  41031c:	ldr	x8, [x19, #3920]
  410320:	ldr	x0, [x8, #32]
  410324:	bl	410124 <printf@plt+0xe3b4>
  410328:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  41032c:	ldr	x0, [x8, #3896]
  410330:	ldr	x1, [x19, #3920]
  410334:	ldr	x8, [x0]
  410338:	ldr	x8, [x8, #40]
  41033c:	blr	x8
  410340:	bl	410110 <printf@plt+0xe3a0>
  410344:	b	41037c <printf@plt+0xe60c>
  410348:	mov	w0, #0x4                   	// #4
  41034c:	bl	40f61c <printf@plt+0xd8ac>
  410350:	ldr	w8, [x29, #24]
  410354:	mov	x19, x0
  410358:	mov	x1, x19
  41035c:	mov	x0, x8
  410360:	bl	40ff6c <printf@plt+0xe1fc>
  410364:	mov	x0, x19
  410368:	bl	40fda0 <printf@plt+0xe030>
  41036c:	mov	x0, x19
  410370:	bl	40f150 <printf@plt+0xd3e0>
  410374:	mov	x0, x19
  410378:	bl	417e34 <_ZdlPv@@Base>
  41037c:	ldp	x20, x19, [sp, #32]
  410380:	ldr	x21, [sp, #16]
  410384:	ldp	x29, x30, [sp], #48
  410388:	ret
  41038c:	bl	40f4a4 <printf@plt+0xd734>
  410390:	mov	w19, w0
  410394:	cmp	w0, #0x3e8
  410398:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x1168>
  41039c:	b.hi	4103c0 <printf@plt+0xe650>  // b.pmore
  4103a0:	mov	w0, w19
  4103a4:	bl	40f3a8 <printf@plt+0xd638>
  4103a8:	ldr	x8, [x21, #3920]
  4103ac:	mov	w1, w0
  4103b0:	ldr	x8, [x8, #32]
  4103b4:	mov	x0, x8
  4103b8:	bl	411be8 <printf@plt+0xfe78>
  4103bc:	b	4103fc <printf@plt+0xe68c>
  4103c0:	ldr	x8, [x21, #3920]
  4103c4:	ldr	x20, [x8, #32]
  4103c8:	cbz	x20, 4103dc <printf@plt+0xe66c>
  4103cc:	mov	x0, x20
  4103d0:	bl	411950 <printf@plt+0xfbe0>
  4103d4:	mov	x0, x20
  4103d8:	bl	417e34 <_ZdlPv@@Base>
  4103dc:	mov	w0, #0x28                  	// #40
  4103e0:	bl	417db0 <_Znwm@@Base>
  4103e4:	ldr	x8, [x21, #3920]
  4103e8:	mov	x20, x0
  4103ec:	ldr	x1, [x8, #24]
  4103f0:	bl	4118f8 <printf@plt+0xfb88>
  4103f4:	ldr	x8, [x21, #3920]
  4103f8:	str	x20, [x8, #32]
  4103fc:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  410400:	ldr	x0, [x8, #3896]
  410404:	ldr	x1, [x21, #3920]
  410408:	ldr	x8, [x0]
  41040c:	ldr	x8, [x8, #40]
  410410:	blr	x8
  410414:	bl	40f4a4 <printf@plt+0xd734>
  410418:	ldr	x8, [x21, #3920]
  41041c:	ldr	w9, [x8, #8]
  410420:	add	w9, w9, w19
  410424:	str	w9, [x8, #8]
  410428:	bl	410110 <printf@plt+0xe3a0>
  41042c:	b	41037c <printf@plt+0xe60c>
  410430:	mov	x19, x0
  410434:	mov	x0, x20
  410438:	bl	417e34 <_ZdlPv@@Base>
  41043c:	mov	x0, x19
  410440:	bl	401ce0 <_Unwind_Resume@plt>
  410444:	sub	sp, sp, #0x40
  410448:	stp	x29, x30, [sp, #16]
  41044c:	str	x21, [sp, #32]
  410450:	stp	x20, x19, [sp, #48]
  410454:	add	x29, sp, #0x10
  410458:	bl	40fc0c <printf@plt+0xde9c>
  41045c:	ldrb	w1, [x0]
  410460:	mov	x19, x0
  410464:	sub	w8, w1, #0x46
  410468:	cmp	w8, #0x2f
  41046c:	b.hi	410498 <printf@plt+0xe728>  // b.pmore
  410470:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x41b4>
  410474:	add	x9, x9, #0x672
  410478:	adr	x10, 410488 <printf@plt+0xe718>
  41047c:	ldrb	w11, [x9, x8]
  410480:	add	x10, x10, x11, lsl #2
  410484:	br	x10
  410488:	bl	40fa64 <printf@plt+0xdcf4>
  41048c:	mov	x20, x0
  410490:	bl	40fed0 <printf@plt+0xe160>
  410494:	b	41064c <printf@plt+0xe8dc>
  410498:	mov	x0, sp
  41049c:	bl	4129d8 <printf@plt+0x10c68>
  4104a0:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  4104a4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4104a8:	add	x2, x2, #0xa90
  4104ac:	add	x0, x0, #0x985
  4104b0:	mov	x1, sp
  4104b4:	mov	x3, x2
  4104b8:	bl	412c6c <printf@plt+0x10efc>
  4104bc:	b	410518 <printf@plt+0xe7a8>
  4104c0:	bl	40f4a4 <printf@plt+0xd734>
  4104c4:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  4104c8:	ldr	x8, [x8, #3920]
  4104cc:	ldr	w9, [x8, #4]
  4104d0:	cmp	w0, w9
  4104d4:	csel	w9, wzr, w0, eq  // eq = none
  4104d8:	str	w9, [x8, #16]
  4104dc:	bl	410110 <printf@plt+0xe3a0>
  4104e0:	b	410654 <printf@plt+0xe8e4>
  4104e4:	bl	40f4a4 <printf@plt+0xd734>
  4104e8:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  4104ec:	ldr	x8, [x8, #3920]
  4104f0:	str	w0, [x8, #20]
  4104f4:	bl	410110 <printf@plt+0xe3a0>
  4104f8:	b	410654 <printf@plt+0xe8e4>
  4104fc:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  410500:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  410504:	add	x1, x1, #0xa90
  410508:	add	x0, x0, #0x93e
  41050c:	mov	x2, x1
  410510:	mov	x3, x1
  410514:	bl	412c00 <printf@plt+0x10e90>
  410518:	bl	40fd4c <printf@plt+0xdfdc>
  41051c:	b	410654 <printf@plt+0xe8e4>
  410520:	bl	40fa64 <printf@plt+0xdcf4>
  410524:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  410528:	ldr	w8, [x8, #3912]
  41052c:	mov	x20, x0
  410530:	cmp	w8, #0x0
  410534:	b.le	410618 <printf@plt+0xe8a8>
  410538:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x21b4>
  41053c:	add	x1, x1, #0xcda
  410540:	mov	w2, #0x7                   	// #7
  410544:	mov	x0, x20
  410548:	bl	401b10 <strncmp@plt>
  41054c:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  410550:	ldr	x8, [x8, #3896]
  410554:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x1168>
  410558:	ldr	x2, [x9, #3920]
  41055c:	ldr	x9, [x8]
  410560:	cbz	w0, 410638 <printf@plt+0xe8c8>
  410564:	ldr	x9, [x9, #80]
  410568:	b	41063c <printf@plt+0xe8cc>
  41056c:	bl	40f4a4 <printf@plt+0xd734>
  410570:	mov	w20, w0
  410574:	bl	40fc0c <printf@plt+0xde9c>
  410578:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  41057c:	ldr	x8, [x8, #3896]
  410580:	mov	x21, x0
  410584:	mov	w1, w20
  410588:	mov	x2, x21
  41058c:	mov	x0, x8
  410590:	bl	4112c4 <printf@plt+0xf554>
  410594:	mov	x0, x21
  410598:	b	41060c <printf@plt+0xe89c>
  41059c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4105a0:	add	x0, x0, #0x909
  4105a4:	b	4105b0 <printf@plt+0xe840>
  4105a8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4105ac:	add	x0, x0, #0x924
  4105b0:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  4105b4:	add	x1, x1, #0xa90
  4105b8:	mov	x2, x1
  4105bc:	mov	x3, x1
  4105c0:	bl	412c00 <printf@plt+0x10e90>
  4105c4:	bl	410110 <printf@plt+0xe3a0>
  4105c8:	b	410654 <printf@plt+0xe8e4>
  4105cc:	bl	410110 <printf@plt+0xe3a0>
  4105d0:	mov	w20, #0x1                   	// #1
  4105d4:	b	410658 <printf@plt+0xe8e8>
  4105d8:	bl	40fc0c <printf@plt+0xde9c>
  4105dc:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  4105e0:	ldr	x8, [x8, #3896]
  4105e4:	adrp	x10, 437000 <stderr@@GLIBC_2.17+0x1168>
  4105e8:	ldr	x2, [x10, #3920]
  4105ec:	mov	x20, x0
  4105f0:	ldr	x9, [x8]
  4105f4:	mov	w3, #0x75                  	// #117
  4105f8:	mov	x0, x8
  4105fc:	mov	x1, x20
  410600:	ldr	x9, [x9, #80]
  410604:	blr	x9
  410608:	mov	x0, x20
  41060c:	bl	401bd0 <_ZdaPv@plt>
  410610:	bl	410110 <printf@plt+0xe3a0>
  410614:	b	410654 <printf@plt+0xe8e4>
  410618:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  41061c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  410620:	add	x1, x1, #0xa90
  410624:	add	x0, x0, #0x956
  410628:	mov	x2, x1
  41062c:	mov	x3, x1
  410630:	bl	412c00 <printf@plt+0x10e90>
  410634:	b	41064c <printf@plt+0xe8dc>
  410638:	ldr	x9, [x9, #88]
  41063c:	mov	w3, #0x70                  	// #112
  410640:	mov	x0, x8
  410644:	mov	x1, x20
  410648:	blr	x9
  41064c:	mov	x0, x20
  410650:	bl	401bd0 <_ZdaPv@plt>
  410654:	mov	w20, wzr
  410658:	mov	x0, x19
  41065c:	bl	401bd0 <_ZdaPv@plt>
  410660:	mov	w0, w20
  410664:	ldp	x20, x19, [sp, #48]
  410668:	ldr	x21, [sp, #32]
  41066c:	ldp	x29, x30, [sp, #16]
  410670:	add	sp, sp, #0x40
  410674:	ret
  410678:	sub	sp, sp, #0x80
  41067c:	stp	x29, x30, [sp, #32]
  410680:	stp	x28, x27, [sp, #48]
  410684:	stp	x26, x25, [sp, #64]
  410688:	stp	x24, x23, [sp, #80]
  41068c:	stp	x22, x21, [sp, #96]
  410690:	stp	x20, x19, [sp, #112]
  410694:	add	x29, sp, #0x20
  410698:	mov	x19, x0
  41069c:	sub	x0, x29, #0x8
  4106a0:	bl	410fd8 <printf@plt+0xf268>
  4106a4:	adrp	x25, 437000 <stderr@@GLIBC_2.17+0x1168>
  4106a8:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  4106ac:	mov	w9, #0x1                   	// #1
  4106b0:	str	wzr, [x25, #3912]
  4106b4:	str	w9, [x8, #3880]
  4106b8:	ldrb	w8, [x19]
  4106bc:	adrp	x27, 437000 <stderr@@GLIBC_2.17+0x1168>
  4106c0:	cmp	w8, #0x2d
  4106c4:	b.ne	4106d0 <printf@plt+0xe960>  // b.any
  4106c8:	ldrb	w8, [x19, #1]
  4106cc:	cbz	w8, 410728 <printf@plt+0xe9b8>
  4106d0:	bl	401be0 <__errno_location@plt>
  4106d4:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4106d8:	mov	x20, x0
  4106dc:	str	wzr, [x0]
  4106e0:	add	x1, x1, #0xe6d
  4106e4:	mov	x0, x19
  4106e8:	bl	401c00 <fopen@plt>
  4106ec:	str	x0, [x27, #3904]
  4106f0:	cbz	x0, 4106fc <printf@plt+0xe98c>
  4106f4:	ldr	w8, [x20]
  4106f8:	cbz	w8, 410734 <printf@plt+0xe9c4>
  4106fc:	add	x0, sp, #0x8
  410700:	mov	x1, x19
  410704:	bl	412990 <printf@plt+0x10c20>
  410708:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  41070c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  410710:	add	x2, x2, #0xa90
  410714:	add	x0, x0, #0x99c
  410718:	add	x1, sp, #0x8
  41071c:	mov	x3, x2
  410720:	bl	412c00 <printf@plt+0x10e90>
  410724:	b	410fb8 <printf@plt+0xf248>
  410728:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41072c:	ldr	x8, [x8, #3720]
  410730:	str	x8, [x27, #3904]
  410734:	mov	x0, x19
  410738:	bl	40fe34 <printf@plt+0xe0c4>
  41073c:	adrp	x20, 437000 <stderr@@GLIBC_2.17+0x1168>
  410740:	ldr	x8, [x20, #3920]
  410744:	cbz	x8, 41074c <printf@plt+0xe9dc>
  410748:	bl	40f3c4 <printf@plt+0xd654>
  41074c:	mov	w0, #0x28                  	// #40
  410750:	bl	417db0 <_Znwm@@Base>
  410754:	str	x0, [x20, #3920]
  410758:	mov	w0, #0x28                  	// #40
  41075c:	bl	417db0 <_Znwm@@Base>
  410760:	adrp	x21, 439000 <stderr@@GLIBC_2.17+0x3168>
  410764:	ldr	x1, [x21, #4072]
  410768:	mov	x19, x0
  41076c:	bl	40bfe4 <printf@plt+0xa274>
  410770:	ldr	x8, [x20, #3920]
  410774:	mov	w0, #0x28                  	// #40
  410778:	str	x19, [x8, #24]
  41077c:	bl	417db0 <_Znwm@@Base>
  410780:	ldr	x1, [x21, #4072]
  410784:	mov	x19, x0
  410788:	bl	40bfe4 <printf@plt+0xa274>
  41078c:	ldr	x8, [x20, #3920]
  410790:	mov	w9, #0xffffffff            	// #-1
  410794:	mov	x10, #0xffffffff00000000    	// #-4294967296
  410798:	str	x19, [x8, #32]
  41079c:	str	w9, [x8]
  4107a0:	str	wzr, [x8, #20]
  4107a4:	stur	x10, [x8, #4]
  4107a8:	stur	x9, [x8, #12]
  4107ac:	bl	40fcd0 <printf@plt+0xdf60>
  4107b0:	stur	w0, [x29, #-8]
  4107b4:	sub	x0, x29, #0x8
  4107b8:	bl	410ff8 <printf@plt+0xf288>
  4107bc:	cmn	w0, #0x1
  4107c0:	b.eq	410fb8 <printf@plt+0xf248>  // b.none
  4107c4:	sub	x0, x29, #0x8
  4107c8:	bl	410ff8 <printf@plt+0xf288>
  4107cc:	cmp	w0, #0x78
  4107d0:	b.eq	4107f0 <printf@plt+0xea80>  // b.none
  4107d4:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  4107d8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4107dc:	add	x1, x1, #0xa90
  4107e0:	add	x0, x0, #0x9b1
  4107e4:	mov	x2, x1
  4107e8:	mov	x3, x1
  4107ec:	bl	412c94 <printf@plt+0x10f24>
  4107f0:	bl	40fc0c <printf@plt+0xde9c>
  4107f4:	ldrb	w8, [x0]
  4107f8:	mov	x19, x0
  4107fc:	cmp	w8, #0x54
  410800:	b.eq	410820 <printf@plt+0xeab0>  // b.none
  410804:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  410808:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  41080c:	add	x1, x1, #0xa90
  410810:	add	x0, x0, #0x9b1
  410814:	mov	x2, x1
  410818:	mov	x3, x1
  41081c:	bl	412c94 <printf@plt+0x10f24>
  410820:	mov	x0, x19
  410824:	bl	401bd0 <_ZdaPv@plt>
  410828:	bl	40fc0c <printf@plt+0xde9c>
  41082c:	adrp	x24, 437000 <stderr@@GLIBC_2.17+0x1168>
  410830:	ldr	x9, [x24, #3896]
  410834:	mov	x19, x0
  410838:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  41083c:	cbz	x9, 41087c <printf@plt+0xeb0c>
  410840:	ldr	x0, [x8, #3888]
  410844:	cbz	x0, 410854 <printf@plt+0xeae4>
  410848:	mov	x1, x19
  41084c:	bl	401c10 <strcmp@plt>
  410850:	cbz	w0, 410870 <printf@plt+0xeb00>
  410854:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  410858:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  41085c:	add	x1, x1, #0xa90
  410860:	add	x0, x0, #0x9f9
  410864:	mov	x2, x1
  410868:	mov	x3, x1
  41086c:	bl	412c94 <printf@plt+0x10f24>
  410870:	mov	x0, x19
  410874:	bl	401bd0 <_ZdaPv@plt>
  410878:	b	4108a4 <printf@plt+0xeb34>
  41087c:	str	x19, [x8, #3888]
  410880:	bl	415318 <printf@plt+0x135a8>
  410884:	cbnz	w0, 4108a4 <printf@plt+0xeb34>
  410888:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  41088c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  410890:	add	x1, x1, #0xa90
  410894:	add	x0, x0, #0x9d1
  410898:	mov	x2, x1
  41089c:	mov	x3, x1
  4108a0:	bl	412c94 <printf@plt+0x10f24>
  4108a4:	bl	410110 <printf@plt+0xe3a0>
  4108a8:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  4108ac:	ldr	w8, [x8, #608]
  4108b0:	ldr	x9, [x20, #3920]
  4108b4:	add	w8, w8, w8, lsl #2
  4108b8:	lsl	w8, w8, #1
  4108bc:	str	w8, [x9, #4]
  4108c0:	bl	40fcd0 <printf@plt+0xdf60>
  4108c4:	stur	w0, [x29, #-8]
  4108c8:	sub	x0, x29, #0x8
  4108cc:	bl	410ff8 <printf@plt+0xf288>
  4108d0:	cmp	w0, #0x78
  4108d4:	b.eq	4108f4 <printf@plt+0xeb84>  // b.none
  4108d8:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  4108dc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4108e0:	add	x1, x1, #0xa90
  4108e4:	add	x0, x0, #0xa1c
  4108e8:	mov	x2, x1
  4108ec:	mov	x3, x1
  4108f0:	bl	412c94 <printf@plt+0x10f24>
  4108f4:	bl	40fc0c <printf@plt+0xde9c>
  4108f8:	ldrb	w8, [x0]
  4108fc:	mov	x19, x0
  410900:	cmp	w8, #0x72
  410904:	b.eq	410924 <printf@plt+0xebb4>  // b.none
  410908:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  41090c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  410910:	add	x1, x1, #0xa90
  410914:	add	x0, x0, #0xa1c
  410918:	mov	x2, x1
  41091c:	mov	x3, x1
  410920:	bl	412c94 <printf@plt+0x10f24>
  410924:	mov	x0, x19
  410928:	bl	401bd0 <_ZdaPv@plt>
  41092c:	bl	40f4a4 <printf@plt+0xd734>
  410930:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  410934:	ldr	w8, [x8, #2744]
  410938:	cmp	w0, w8
  41093c:	b.eq	41095c <printf@plt+0xebec>  // b.none
  410940:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  410944:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  410948:	add	x1, x1, #0xa90
  41094c:	add	x0, x0, #0xa3f
  410950:	mov	x2, x1
  410954:	mov	x3, x1
  410958:	bl	412c94 <printf@plt+0x10f24>
  41095c:	bl	40f4a4 <printf@plt+0xd734>
  410960:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  410964:	ldr	w8, [x8, #600]
  410968:	cmp	w0, w8
  41096c:	b.eq	41098c <printf@plt+0xec1c>  // b.none
  410970:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  410974:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  410978:	add	x1, x1, #0xa90
  41097c:	add	x0, x0, #0xa59
  410980:	mov	x2, x1
  410984:	mov	x3, x1
  410988:	bl	412c94 <printf@plt+0x10f24>
  41098c:	bl	40f4a4 <printf@plt+0xd734>
  410990:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  410994:	ldr	w8, [x8, #604]
  410998:	cmp	w0, w8
  41099c:	b.eq	4109bc <printf@plt+0xec4c>  // b.none
  4109a0:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  4109a4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4109a8:	add	x1, x1, #0xa90
  4109ac:	add	x0, x0, #0xa82
  4109b0:	mov	x2, x1
  4109b4:	mov	x3, x1
  4109b8:	bl	412c94 <printf@plt+0x10f24>
  4109bc:	bl	410110 <printf@plt+0xe3a0>
  4109c0:	bl	40fcd0 <printf@plt+0xdf60>
  4109c4:	stur	w0, [x29, #-8]
  4109c8:	sub	x0, x29, #0x8
  4109cc:	mov	w1, #0x78                  	// #120
  4109d0:	bl	4111a4 <printf@plt+0xf434>
  4109d4:	tbz	w0, #0, 4109f4 <printf@plt+0xec84>
  4109d8:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  4109dc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4109e0:	add	x1, x1, #0xa90
  4109e4:	add	x0, x0, #0xaa9
  4109e8:	mov	x2, x1
  4109ec:	mov	x3, x1
  4109f0:	bl	412c94 <printf@plt+0x10f24>
  4109f4:	bl	40fc0c <printf@plt+0xde9c>
  4109f8:	ldrb	w8, [x0]
  4109fc:	mov	x19, x0
  410a00:	cmp	w8, #0x69
  410a04:	b.eq	410a24 <printf@plt+0xecb4>  // b.none
  410a08:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  410a0c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  410a10:	add	x1, x1, #0xa90
  410a14:	add	x0, x0, #0xaa9
  410a18:	mov	x2, x1
  410a1c:	mov	x3, x1
  410a20:	bl	412c94 <printf@plt+0x10f24>
  410a24:	mov	x0, x19
  410a28:	bl	401bd0 <_ZdaPv@plt>
  410a2c:	bl	410110 <printf@plt+0xe3a0>
  410a30:	ldr	x8, [x24, #3896]
  410a34:	cbnz	x8, 410a40 <printf@plt+0xecd0>
  410a38:	bl	404dc4 <printf@plt+0x3054>
  410a3c:	str	x0, [x24, #3896]
  410a40:	adrp	x21, 438000 <stderr@@GLIBC_2.17+0x2168>
  410a44:	adrp	x28, 41c000 <_ZdlPvm@@Base+0x41b4>
  410a48:	adrp	x23, 41c000 <_ZdlPvm@@Base+0x41b4>
  410a4c:	adrp	x22, 41c000 <_ZdlPvm@@Base+0x41b4>
  410a50:	mov	w19, wzr
  410a54:	add	x21, x21, #0xa90
  410a58:	add	x28, x28, #0x6a2
  410a5c:	add	x23, x23, #0xaf5
  410a60:	add	x22, x22, #0xadb
  410a64:	b	410a9c <printf@plt+0xed2c>
  410a68:	add	x0, sp, #0x8
  410a6c:	bl	410ff8 <printf@plt+0xf288>
  410a70:	cmn	w0, #0x1
  410a74:	b.eq	410bb8 <printf@plt+0xee48>  // b.none
  410a78:	ldr	x26, [x24, #3896]
  410a7c:	add	x0, sp, #0x8
  410a80:	bl	4111c0 <printf@plt+0xf450>
  410a84:	ldr	x2, [x20, #3920]
  410a88:	mov	w1, w0
  410a8c:	mov	x0, x26
  410a90:	mov	x3, xzr
  410a94:	bl	411500 <printf@plt+0xf790>
  410a98:	tbnz	w19, #0, 410f50 <printf@plt+0xf1e0>
  410a9c:	bl	40fcd0 <printf@plt+0xdf60>
  410aa0:	stur	w0, [x29, #-8]
  410aa4:	sub	x0, x29, #0x8
  410aa8:	mov	w1, #0xffffffff            	// #-1
  410aac:	bl	411194 <printf@plt+0xf424>
  410ab0:	tbnz	w0, #0, 410f50 <printf@plt+0xf1e0>
  410ab4:	sub	x0, x29, #0x8
  410ab8:	bl	410ff8 <printf@plt+0xf288>
  410abc:	sub	w8, w0, #0x23
  410ac0:	cmp	w8, #0x55
  410ac4:	b.hi	410bd0 <printf@plt+0xee60>  // b.pmore
  410ac8:	adr	x9, 410a98 <printf@plt+0xed28>
  410acc:	ldrh	w10, [x28, x8, lsl #1]
  410ad0:	add	x9, x9, x10, lsl #2
  410ad4:	br	x9
  410ad8:	bl	40fb4c <printf@plt+0xdddc>
  410adc:	ldr	w8, [x25, #3912]
  410ae0:	str	w0, [sp, #8]
  410ae4:	cmp	w8, #0x0
  410ae8:	b.gt	410af8 <printf@plt+0xed88>
  410aec:	sub	x0, x29, #0x8
  410af0:	bl	410fe0 <printf@plt+0xf270>
  410af4:	bl	40f428 <printf@plt+0xd6b8>
  410af8:	add	x0, sp, #0x8
  410afc:	bl	410ff8 <printf@plt+0xf288>
  410b00:	sub	w8, w0, #0x30
  410b04:	cmp	w8, #0xa
  410b08:	b.cc	410b38 <printf@plt+0xedc8>  // b.lo, b.ul, b.last
  410b0c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  410b10:	add	x0, x0, #0xacc
  410b14:	mov	x1, x21
  410b18:	mov	x2, x21
  410b1c:	mov	x3, x21
  410b20:	bl	412c00 <printf@plt+0x10e90>
  410b24:	mov	x0, sp
  410b28:	mov	w1, wzr
  410b2c:	bl	411034 <printf@plt+0xf2c4>
  410b30:	ldr	w8, [sp]
  410b34:	str	w8, [sp, #8]
  410b38:	sub	x0, x29, #0x8
  410b3c:	bl	410fe0 <printf@plt+0xf270>
  410b40:	strb	w0, [sp, #4]
  410b44:	add	x0, sp, #0x8
  410b48:	bl	410fe0 <printf@plt+0xf270>
  410b4c:	strb	w0, [sp, #5]
  410b50:	strb	wzr, [sp, #6]
  410b54:	bl	401be0 <__errno_location@plt>
  410b58:	mov	x26, x0
  410b5c:	str	wzr, [x0]
  410b60:	add	x0, sp, #0x4
  410b64:	mov	w2, #0xa                   	// #10
  410b68:	mov	x1, xzr
  410b6c:	bl	4019f0 <strtol@plt>
  410b70:	ldr	w8, [x26]
  410b74:	mov	x26, x0
  410b78:	cbz	w8, 410b90 <printf@plt+0xee20>
  410b7c:	mov	x0, x22
  410b80:	mov	x1, x21
  410b84:	mov	x2, x21
  410b88:	mov	x3, x21
  410b8c:	bl	412c00 <printf@plt+0x10e90>
  410b90:	ldr	x8, [x20, #3920]
  410b94:	ldr	w9, [x8, #8]
  410b98:	add	w9, w9, w26
  410b9c:	str	w9, [x8, #8]
  410ba0:	bl	40fb4c <printf@plt+0xdddc>
  410ba4:	str	w0, [sp, #8]
  410ba8:	add	x0, sp, #0x8
  410bac:	bl	410ff8 <printf@plt+0xf288>
  410bb0:	cmp	w0, #0xa
  410bb4:	b.ne	410a68 <printf@plt+0xecf8>  // b.any
  410bb8:	mov	x0, x23
  410bbc:	mov	x1, x21
  410bc0:	mov	x2, x21
  410bc4:	mov	x3, x21
  410bc8:	bl	412c00 <printf@plt+0x10e90>
  410bcc:	b	410a98 <printf@plt+0xed28>
  410bd0:	sub	x0, x29, #0x8
  410bd4:	bl	4111c0 <printf@plt+0xf450>
  410bd8:	mov	w1, w0
  410bdc:	add	x0, sp, #0x8
  410be0:	bl	4129e8 <printf@plt+0x10c78>
  410be4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  410be8:	add	x1, sp, #0x8
  410bec:	add	x0, x0, #0xb31
  410bf0:	mov	x2, x21
  410bf4:	mov	x3, x21
  410bf8:	bl	412c6c <printf@plt+0x10efc>
  410bfc:	bl	40fd4c <printf@plt+0xdfdc>
  410c00:	b	410a98 <printf@plt+0xed28>
  410c04:	ldr	w8, [x25, #3912]
  410c08:	cmp	w8, #0x0
  410c0c:	b.gt	410c1c <printf@plt+0xeeac>
  410c10:	sub	x0, x29, #0x8
  410c14:	bl	410fe0 <printf@plt+0xf270>
  410c18:	bl	40f428 <printf@plt+0xd6b8>
  410c1c:	bl	40fc0c <printf@plt+0xde9c>
  410c20:	ldr	x8, [x24, #3896]
  410c24:	ldr	x2, [x20, #3920]
  410c28:	mov	x26, x0
  410c2c:	mov	x1, x26
  410c30:	mov	x0, x8
  410c34:	mov	x3, xzr
  410c38:	bl	4116d0 <printf@plt+0xf960>
  410c3c:	b	410c6c <printf@plt+0xeefc>
  410c40:	ldr	w8, [x25, #3912]
  410c44:	cmp	w8, #0x0
  410c48:	b.gt	410c58 <printf@plt+0xeee8>
  410c4c:	sub	x0, x29, #0x8
  410c50:	bl	410fe0 <printf@plt+0xf270>
  410c54:	bl	40f428 <printf@plt+0xd6b8>
  410c58:	bl	410264 <printf@plt+0xe4f4>
  410c5c:	b	410a98 <printf@plt+0xed28>
  410c60:	bl	40fa64 <printf@plt+0xdcf4>
  410c64:	mov	x26, x0
  410c68:	bl	40fed0 <printf@plt+0xe160>
  410c6c:	mov	x0, x26
  410c70:	bl	401bd0 <_ZdaPv@plt>
  410c74:	b	410a98 <printf@plt+0xed28>
  410c78:	bl	40f4a4 <printf@plt+0xd734>
  410c7c:	ldr	x8, [x20, #3920]
  410c80:	str	w0, [x8, #8]
  410c84:	b	410a98 <printf@plt+0xed28>
  410c88:	ldr	w8, [x25, #3912]
  410c8c:	cmp	w8, #0x0
  410c90:	b.gt	410ca0 <printf@plt+0xef30>
  410c94:	sub	x0, x29, #0x8
  410c98:	bl	410fe0 <printf@plt+0xf270>
  410c9c:	bl	40f428 <printf@plt+0xd6b8>
  410ca0:	ldr	x26, [x24, #3896]
  410ca4:	bl	40f4a4 <printf@plt+0xd734>
  410ca8:	ldr	x8, [x26]
  410cac:	ldr	x2, [x20, #3920]
  410cb0:	mov	w1, w0
  410cb4:	mov	x0, x26
  410cb8:	ldr	x8, [x8, #16]
  410cbc:	mov	x3, xzr
  410cc0:	blr	x8
  410cc4:	b	410a98 <printf@plt+0xed28>
  410cc8:	bl	40f4a4 <printf@plt+0xd734>
  410ccc:	ldr	x8, [x20, #3920]
  410cd0:	str	w0, [x8, #12]
  410cd4:	b	410a98 <printf@plt+0xed28>
  410cd8:	ldr	w8, [x25, #3912]
  410cdc:	cmp	w8, #0x0
  410ce0:	b.gt	410cf0 <printf@plt+0xef80>
  410ce4:	sub	x0, x29, #0x8
  410ce8:	bl	410fe0 <printf@plt+0xf270>
  410cec:	bl	40f428 <printf@plt+0xd6b8>
  410cf0:	bl	40fb4c <printf@plt+0xdddc>
  410cf4:	str	w0, [sp, #8]
  410cf8:	add	x0, sp, #0x8
  410cfc:	mov	w1, #0xa                   	// #10
  410d00:	bl	4110fc <printf@plt+0xf38c>
  410d04:	tbnz	w0, #0, 410d18 <printf@plt+0xefa8>
  410d08:	add	x0, sp, #0x8
  410d0c:	mov	w1, #0xffffffff            	// #-1
  410d10:	bl	411194 <printf@plt+0xf424>
  410d14:	tbz	w0, #0, 410a78 <printf@plt+0xed08>
  410d18:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  410d1c:	add	x0, x0, #0xb11
  410d20:	b	410bbc <printf@plt+0xee4c>
  410d24:	bl	40f4a4 <printf@plt+0xd734>
  410d28:	ldr	x8, [x20, #3920]
  410d2c:	str	w0, [x8]
  410d30:	b	410a98 <printf@plt+0xed28>
  410d34:	bl	40f4a4 <printf@plt+0xd734>
  410d38:	ldr	x8, [x20, #3920]
  410d3c:	ldr	w9, [x8, #8]
  410d40:	add	w9, w9, w0
  410d44:	str	w9, [x8, #8]
  410d48:	b	410a98 <printf@plt+0xed28>
  410d4c:	ldr	x8, [x20, #3920]
  410d50:	ldr	x0, [x8, #24]
  410d54:	bl	410124 <printf@plt+0xe3b4>
  410d58:	ldr	x0, [x24, #3896]
  410d5c:	ldr	x1, [x20, #3920]
  410d60:	ldr	x8, [x0]
  410d64:	ldr	x8, [x8, #32]
  410d68:	blr	x8
  410d6c:	b	410a98 <printf@plt+0xed28>
  410d70:	ldr	w8, [x25, #3912]
  410d74:	cmp	w8, #0x0
  410d78:	b.gt	410d88 <printf@plt+0xf018>
  410d7c:	sub	x0, x29, #0x8
  410d80:	bl	410fe0 <printf@plt+0xf270>
  410d84:	bl	40f428 <printf@plt+0xd6b8>
  410d88:	ldr	x0, [x24, #3896]
  410d8c:	ldr	x8, [x0]
  410d90:	ldr	x8, [x8, #72]
  410d94:	blr	x8
  410d98:	bl	40f4a4 <printf@plt+0xd734>
  410d9c:	bl	40f4a4 <printf@plt+0xd734>
  410da0:	b	410a98 <printf@plt+0xed28>
  410da4:	ldr	w8, [x25, #3912]
  410da8:	cmp	w8, #0x1
  410dac:	b.lt	410dc8 <printf@plt+0xf058>  // b.tstop
  410db0:	ldr	x0, [x24, #3896]
  410db4:	ldr	x8, [x20, #3920]
  410db8:	ldr	x9, [x0]
  410dbc:	ldr	w1, [x8, #12]
  410dc0:	ldr	x8, [x9, #56]
  410dc4:	blr	x8
  410dc8:	ldr	w8, [x25, #3912]
  410dcc:	ldr	x26, [x24, #3896]
  410dd0:	add	w8, w8, #0x1
  410dd4:	str	w8, [x25, #3912]
  410dd8:	bl	40f4a4 <printf@plt+0xd734>
  410ddc:	ldr	x8, [x26]
  410de0:	mov	w1, w0
  410de4:	mov	x0, x26
  410de8:	ldr	x8, [x8, #48]
  410dec:	blr	x8
  410df0:	ldr	x8, [x20, #3920]
  410df4:	str	wzr, [x8, #12]
  410df8:	b	410a98 <printf@plt+0xed28>
  410dfc:	bl	40f4a4 <printf@plt+0xd734>
  410e00:	ldr	x8, [x20, #3920]
  410e04:	ldr	w9, [x8, #16]
  410e08:	str	w0, [x8, #4]
  410e0c:	cmp	w9, w0
  410e10:	b.ne	410a98 <printf@plt+0xed28>  // b.any
  410e14:	str	wzr, [x8, #16]
  410e18:	b	410a98 <printf@plt+0xed28>
  410e1c:	ldr	w8, [x25, #3912]
  410e20:	mov	x28, x27
  410e24:	mov	x27, x22
  410e28:	mov	x22, x23
  410e2c:	cmp	w8, #0x0
  410e30:	b.gt	410e40 <printf@plt+0xf0d0>
  410e34:	sub	x0, x29, #0x8
  410e38:	bl	410fe0 <printf@plt+0xf270>
  410e3c:	bl	40f428 <printf@plt+0xd6b8>
  410e40:	bl	40fc0c <printf@plt+0xde9c>
  410e44:	ldrb	w1, [x0]
  410e48:	mov	x26, x0
  410e4c:	cbz	w1, 410e80 <printf@plt+0xf110>
  410e50:	add	x23, x26, #0x1
  410e54:	ldr	x0, [x24, #3896]
  410e58:	ldr	x2, [x20, #3920]
  410e5c:	add	x3, sp, #0x8
  410e60:	bl	411500 <printf@plt+0xf790>
  410e64:	ldr	x8, [x20, #3920]
  410e68:	ldr	w9, [sp, #8]
  410e6c:	ldr	w10, [x8, #8]
  410e70:	add	w9, w10, w9
  410e74:	str	w9, [x8, #8]
  410e78:	ldrb	w1, [x23], #1
  410e7c:	cbnz	w1, 410e54 <printf@plt+0xf0e4>
  410e80:	mov	x0, x26
  410e84:	bl	401bd0 <_ZdaPv@plt>
  410e88:	mov	x23, x22
  410e8c:	mov	x22, x27
  410e90:	mov	x27, x28
  410e94:	adrp	x28, 41c000 <_ZdlPvm@@Base+0x41b4>
  410e98:	add	x28, x28, #0x6a2
  410e9c:	b	410a98 <printf@plt+0xed28>
  410ea0:	mov	x8, x25
  410ea4:	ldr	w8, [x25, #3912]
  410ea8:	mov	x22, x27
  410eac:	cmp	w8, #0x0
  410eb0:	b.gt	410ec0 <printf@plt+0xf150>
  410eb4:	sub	x0, x29, #0x8
  410eb8:	bl	410fe0 <printf@plt+0xf270>
  410ebc:	bl	40f428 <printf@plt+0xd6b8>
  410ec0:	bl	40f4a4 <printf@plt+0xd734>
  410ec4:	mov	w26, w0
  410ec8:	bl	40fc0c <printf@plt+0xde9c>
  410ecc:	ldrb	w1, [x0]
  410ed0:	mov	x27, x0
  410ed4:	cbz	w1, 410f0c <printf@plt+0xf19c>
  410ed8:	add	x23, x27, #0x1
  410edc:	ldr	x0, [x24, #3896]
  410ee0:	ldr	x2, [x20, #3920]
  410ee4:	add	x3, sp, #0x8
  410ee8:	bl	411500 <printf@plt+0xf790>
  410eec:	ldr	x8, [x20, #3920]
  410ef0:	ldr	w9, [sp, #8]
  410ef4:	ldr	w10, [x8, #8]
  410ef8:	add	w9, w9, w26
  410efc:	add	w9, w9, w10
  410f00:	str	w9, [x8, #8]
  410f04:	ldrb	w1, [x23], #1
  410f08:	cbnz	w1, 410edc <printf@plt+0xf16c>
  410f0c:	mov	x0, x27
  410f10:	bl	401bd0 <_ZdaPv@plt>
  410f14:	mov	x27, x22
  410f18:	adrp	x23, 41c000 <_ZdlPvm@@Base+0x41b4>
  410f1c:	adrp	x22, 41c000 <_ZdlPvm@@Base+0x41b4>
  410f20:	add	x23, x23, #0xaf5
  410f24:	add	x22, x22, #0xadb
  410f28:	b	410a98 <printf@plt+0xed28>
  410f2c:	bl	40f4a4 <printf@plt+0xd734>
  410f30:	ldr	x8, [x20, #3920]
  410f34:	ldr	w9, [x8, #12]
  410f38:	add	w9, w9, w0
  410f3c:	str	w9, [x8, #12]
  410f40:	b	410a98 <printf@plt+0xed28>
  410f44:	bl	410444 <printf@plt+0xe6d4>
  410f48:	mov	w19, w0
  410f4c:	b	410a98 <printf@plt+0xed28>
  410f50:	ldr	w8, [x25, #3912]
  410f54:	cmp	w8, #0x1
  410f58:	b.lt	410f74 <printf@plt+0xf204>  // b.tstop
  410f5c:	ldr	x0, [x24, #3896]
  410f60:	ldr	x8, [x20, #3920]
  410f64:	ldr	x9, [x0]
  410f68:	ldr	w1, [x8, #12]
  410f6c:	ldr	x8, [x9, #56]
  410f70:	blr	x8
  410f74:	ldr	x0, [x24, #3896]
  410f78:	cbz	x0, 410f88 <printf@plt+0xf218>
  410f7c:	ldr	x8, [x0]
  410f80:	ldr	x8, [x8, #8]
  410f84:	blr	x8
  410f88:	ldr	x0, [x27, #3904]
  410f8c:	str	xzr, [x24, #3896]
  410f90:	bl	4019c0 <fclose@plt>
  410f94:	tbnz	w19, #0, 410fb4 <printf@plt+0xf244>
  410f98:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  410f9c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  410fa0:	add	x1, x1, #0xa90
  410fa4:	add	x0, x0, #0xb4b
  410fa8:	mov	x2, x1
  410fac:	mov	x3, x1
  410fb0:	bl	412c6c <printf@plt+0x10efc>
  410fb4:	bl	40f3c4 <printf@plt+0xd654>
  410fb8:	ldp	x20, x19, [sp, #112]
  410fbc:	ldp	x22, x21, [sp, #96]
  410fc0:	ldp	x24, x23, [sp, #80]
  410fc4:	ldp	x26, x25, [sp, #64]
  410fc8:	ldp	x28, x27, [sp, #48]
  410fcc:	ldp	x29, x30, [sp, #32]
  410fd0:	add	sp, sp, #0x80
  410fd4:	ret
  410fd8:	str	wzr, [x0]
  410fdc:	ret
  410fe0:	ldr	w0, [x0]
  410fe4:	ret
  410fe8:	and	w0, w0, #0x1
  410fec:	ret
  410ff0:	ldr	x0, [x0, #8]
  410ff4:	ret
  410ff8:	ldr	w0, [x0]
  410ffc:	ret
  411000:	sub	sp, sp, #0x20
  411004:	stp	x29, x30, [sp, #16]
  411008:	add	x29, sp, #0x10
  41100c:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  411010:	ldr	x0, [x8, #3904]
  411014:	bl	401b00 <getc@plt>
  411018:	mov	w1, w0
  41101c:	add	x0, sp, #0x8
  411020:	bl	411034 <printf@plt+0xf2c4>
  411024:	ldr	w0, [sp, #8]
  411028:	ldp	x29, x30, [sp, #16]
  41102c:	add	sp, sp, #0x20
  411030:	ret
  411034:	str	w1, [x0]
  411038:	ret
  41103c:	sub	sp, sp, #0x20
  411040:	stp	x29, x30, [sp, #16]
  411044:	add	x29, sp, #0x10
  411048:	str	w0, [sp, #8]
  41104c:	add	x0, sp, #0x8
  411050:	mov	w1, #0xffffffff            	// #-1
  411054:	bl	4111d8 <printf@plt+0xf468>
  411058:	tbz	w0, #0, 411094 <printf@plt+0xf324>
  41105c:	add	x0, sp, #0x8
  411060:	bl	410ff8 <printf@plt+0xf288>
  411064:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  411068:	ldr	x1, [x8, #3904]
  41106c:	bl	401930 <ungetc@plt>
  411070:	cmn	w0, #0x1
  411074:	b.ne	411094 <printf@plt+0xf324>  // b.any
  411078:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  41107c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  411080:	add	x1, x1, #0xa90
  411084:	add	x0, x0, #0xb78
  411088:	mov	x2, x1
  41108c:	mov	x3, x1
  411090:	bl	412c94 <printf@plt+0x10f24>
  411094:	ldp	x29, x30, [sp, #16]
  411098:	add	sp, sp, #0x20
  41109c:	ret
  4110a0:	sub	sp, sp, #0x30
  4110a4:	stp	x29, x30, [sp, #32]
  4110a8:	add	x29, sp, #0x20
  4110ac:	stur	w0, [x29, #-8]
  4110b0:	add	x0, sp, #0x10
  4110b4:	mov	w1, #0x20                  	// #32
  4110b8:	bl	411034 <printf@plt+0xf2c4>
  4110bc:	ldr	w1, [sp, #16]
  4110c0:	sub	x0, x29, #0x8
  4110c4:	bl	4111c8 <printf@plt+0xf458>
  4110c8:	tbz	w0, #0, 4110d4 <printf@plt+0xf364>
  4110cc:	mov	w0, #0x1                   	// #1
  4110d0:	b	4110ec <printf@plt+0xf37c>
  4110d4:	add	x0, sp, #0x8
  4110d8:	mov	w1, #0x9                   	// #9
  4110dc:	bl	411034 <printf@plt+0xf2c4>
  4110e0:	ldr	w1, [sp, #8]
  4110e4:	sub	x0, x29, #0x8
  4110e8:	bl	4111c8 <printf@plt+0xf458>
  4110ec:	ldp	x29, x30, [sp, #32]
  4110f0:	and	w0, w0, #0x1
  4110f4:	add	sp, sp, #0x30
  4110f8:	ret
  4110fc:	ldr	w8, [x0]
  411100:	cmp	w8, w1, uxtb
  411104:	cset	w0, eq  // eq = none
  411108:	ret
  41110c:	ldr	x8, [x0, #8]
  411110:	cmp	x8, #0x0
  411114:	cset	w0, eq  // eq = none
  411118:	ret
  41111c:	stp	x29, x30, [sp, #-16]!
  411120:	mov	x29, sp
  411124:	and	x1, x1, #0xffffffff
  411128:	bl	4111c8 <printf@plt+0xf458>
  41112c:	mvn	w8, w0
  411130:	and	w0, w8, #0x1
  411134:	ldp	x29, x30, [sp], #16
  411138:	ret
  41113c:	stp	x29, x30, [sp, #-32]!
  411140:	stp	x20, x19, [sp, #16]
  411144:	mov	x29, sp
  411148:	ldr	x8, [x0, #8]
  41114c:	mov	x19, x0
  411150:	mov	x20, x1
  411154:	cmp	x8, x1
  411158:	b.hi	411178 <printf@plt+0xf408>  // b.pmore
  41115c:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  411160:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  411164:	add	x1, x1, #0xa90
  411168:	add	x0, x0, #0xb65
  41116c:	mov	x2, x1
  411170:	mov	x3, x1
  411174:	bl	412c94 <printf@plt+0x10f24>
  411178:	ldr	x8, [x19, #16]
  41117c:	ldr	w0, [x8, x20, lsl #2]
  411180:	ldp	x20, x19, [sp, #16]
  411184:	ldp	x29, x30, [sp], #32
  411188:	ret
  41118c:	ldr	x0, [x0, #16]
  411190:	ret
  411194:	ldr	w8, [x0]
  411198:	cmp	w8, w1
  41119c:	cset	w0, eq  // eq = none
  4111a0:	ret
  4111a4:	stp	x29, x30, [sp, #-16]!
  4111a8:	mov	x29, sp
  4111ac:	bl	4110fc <printf@plt+0xf38c>
  4111b0:	mvn	w8, w0
  4111b4:	and	w0, w8, #0x1
  4111b8:	ldp	x29, x30, [sp], #16
  4111bc:	ret
  4111c0:	ldr	w0, [x0]
  4111c4:	ret
  4111c8:	ldr	w8, [x0]
  4111cc:	cmp	w8, w1
  4111d0:	cset	w0, eq  // eq = none
  4111d4:	ret
  4111d8:	stp	x29, x30, [sp, #-16]!
  4111dc:	mov	x29, sp
  4111e0:	bl	411194 <printf@plt+0xf424>
  4111e4:	mvn	w8, w0
  4111e8:	and	w0, w8, #0x1
  4111ec:	ldp	x29, x30, [sp], #16
  4111f0:	ret
  4111f4:	stp	x1, x2, [x0]
  4111f8:	ret
  4111fc:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x41b4>
  411200:	add	x8, x8, #0xba8
  411204:	stp	xzr, xzr, [x0, #8]
  411208:	str	x8, [x0]
  41120c:	str	wzr, [x0, #24]
  411210:	ret
  411214:	stp	x29, x30, [sp, #-32]!
  411218:	stp	x20, x19, [sp, #16]
  41121c:	mov	x29, sp
  411220:	mov	x19, x0
  411224:	ldr	x0, [x0, #16]
  411228:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x41b4>
  41122c:	add	x8, x8, #0xba8
  411230:	str	x8, [x19]
  411234:	cbz	x0, 411248 <printf@plt+0xf4d8>
  411238:	bl	401bd0 <_ZdaPv@plt>
  41123c:	b	411248 <printf@plt+0xf4d8>
  411240:	mov	x0, x20
  411244:	bl	417e34 <_ZdlPv@@Base>
  411248:	ldr	x20, [x19, #8]
  41124c:	cbz	x20, 411270 <printf@plt+0xf500>
  411250:	ldr	x8, [x20, #8]
  411254:	str	x8, [x19, #8]
  411258:	ldr	x0, [x20]
  41125c:	cbz	x0, 411240 <printf@plt+0xf4d0>
  411260:	ldr	x8, [x0]
  411264:	ldr	x8, [x8, #8]
  411268:	blr	x8
  41126c:	b	411240 <printf@plt+0xf4d0>
  411270:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411274:	ldr	x19, [x8, #3728]
  411278:	mov	x0, x19
  41127c:	bl	401cf0 <ferror@plt>
  411280:	cbz	w0, 4112a4 <printf@plt+0xf534>
  411284:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  411288:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  41128c:	add	x1, x1, #0xa90
  411290:	add	x0, x0, #0xc30
  411294:	mov	x2, x1
  411298:	mov	x3, x1
  41129c:	bl	412c94 <printf@plt+0x10f24>
  4112a0:	b	4112b0 <printf@plt+0xf540>
  4112a4:	mov	x0, x19
  4112a8:	bl	401b90 <fflush@plt>
  4112ac:	tbnz	w0, #31, 411284 <printf@plt+0xf514>
  4112b0:	ldp	x20, x19, [sp, #16]
  4112b4:	ldp	x29, x30, [sp], #32
  4112b8:	ret
  4112bc:	bl	40c2e0 <printf@plt+0xa570>
  4112c0:	brk	#0x1
  4112c4:	stp	x29, x30, [sp, #-64]!
  4112c8:	stp	x24, x23, [sp, #16]
  4112cc:	stp	x22, x21, [sp, #32]
  4112d0:	stp	x20, x19, [sp, #48]
  4112d4:	mov	x29, sp
  4112d8:	mov	x21, x2
  4112dc:	mvn	w8, w1
  4112e0:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  4112e4:	mov	w19, w1
  4112e8:	mov	x20, x0
  4112ec:	lsr	w0, w8, #31
  4112f0:	add	x2, x2, #0xc3d
  4112f4:	mov	w1, #0x64                  	// #100
  4112f8:	bl	40c2ec <printf@plt+0xa57c>
  4112fc:	ldr	w23, [x20, #24]
  411300:	cmp	w23, w19
  411304:	b.gt	4113e4 <printf@plt+0xf674>
  411308:	cbz	w23, 411394 <printf@plt+0xf624>
  41130c:	lsl	w8, w23, #1
  411310:	cmp	w8, w19
  411314:	csinc	w24, w8, w19, gt
  411318:	ldr	x22, [x20, #16]
  41131c:	sxtw	x8, w24
  411320:	sbfiz	x9, x24, #3, #32
  411324:	cmp	xzr, x8, lsr #61
  411328:	csinv	x0, x9, xzr, eq  // eq = none
  41132c:	str	w24, [x20, #24]
  411330:	bl	401900 <_Znam@plt>
  411334:	cmp	w23, #0x1
  411338:	str	x0, [x20, #16]
  41133c:	b.lt	411360 <printf@plt+0xf5f0>  // b.tstop
  411340:	mov	x8, xzr
  411344:	lsl	x9, x23, #3
  411348:	ldr	x10, [x22, x8]
  41134c:	ldr	x11, [x20, #16]
  411350:	str	x10, [x11, x8]
  411354:	add	x8, x8, #0x8
  411358:	cmp	x9, x8
  41135c:	b.ne	411348 <printf@plt+0xf5d8>  // b.any
  411360:	cmp	w23, w24
  411364:	b.ge	411384 <printf@plt+0xf614>  // b.tcont
  411368:	sxtw	x8, w23
  41136c:	sxtw	x9, w24
  411370:	ldr	x10, [x20, #16]
  411374:	str	xzr, [x10, x8, lsl #3]
  411378:	add	x8, x8, #0x1
  41137c:	cmp	x9, x8
  411380:	b.ne	411370 <printf@plt+0xf600>  // b.any
  411384:	cbz	x22, 4113e4 <printf@plt+0xf674>
  411388:	mov	x0, x22
  41138c:	bl	401bd0 <_ZdaPv@plt>
  411390:	b	4113e4 <printf@plt+0xf674>
  411394:	cmp	w19, #0xa
  411398:	mov	w8, #0xa                   	// #10
  41139c:	csinc	w22, w8, w19, lt  // lt = tstop
  4113a0:	sxtw	x8, w22
  4113a4:	sbfiz	x9, x22, #3, #32
  4113a8:	cmp	xzr, x8, lsr #61
  4113ac:	csinv	x0, x9, xzr, eq  // eq = none
  4113b0:	str	w22, [x20, #24]
  4113b4:	bl	401900 <_Znam@plt>
  4113b8:	cmp	w22, #0x1
  4113bc:	str	x0, [x20, #16]
  4113c0:	b.lt	4113e4 <printf@plt+0xf674>  // b.tstop
  4113c4:	mov	w9, w22
  4113c8:	mov	x8, xzr
  4113cc:	lsl	x9, x9, #3
  4113d0:	ldr	x10, [x20, #16]
  4113d4:	str	xzr, [x10, x8]
  4113d8:	add	x8, x8, #0x8
  4113dc:	cmp	x9, x8
  4113e0:	b.ne	4113d0 <printf@plt+0xf660>  // b.any
  4113e4:	mov	x0, x20
  4113e8:	mov	x1, x21
  4113ec:	bl	41140c <printf@plt+0xf69c>
  4113f0:	ldr	x8, [x20, #16]
  4113f4:	str	x0, [x8, w19, sxtw #3]
  4113f8:	ldp	x20, x19, [sp, #48]
  4113fc:	ldp	x22, x21, [sp, #32]
  411400:	ldp	x24, x23, [sp, #16]
  411404:	ldp	x29, x30, [sp], #64
  411408:	ret
  41140c:	stp	x29, x30, [sp, #-48]!
  411410:	str	x21, [sp, #16]
  411414:	stp	x20, x19, [sp, #32]
  411418:	mov	x29, sp
  41141c:	ldr	x21, [x0, #8]
  411420:	mov	x19, x0
  411424:	mov	x20, x1
  411428:	cbz	x21, 411448 <printf@plt+0xf6d8>
  41142c:	ldr	x0, [x21]
  411430:	bl	413ea8 <printf@plt+0x12138>
  411434:	mov	x1, x20
  411438:	bl	401c10 <strcmp@plt>
  41143c:	cbz	w0, 411454 <printf@plt+0xf6e4>
  411440:	ldr	x21, [x21, #8]
  411444:	cbnz	x21, 41142c <printf@plt+0xf6bc>
  411448:	mov	w8, #0x1                   	// #1
  41144c:	cbnz	w8, 411460 <printf@plt+0xf6f0>
  411450:	b	4114b4 <printf@plt+0xf744>
  411454:	ldr	x21, [x21]
  411458:	mov	w8, wzr
  41145c:	cbz	w8, 4114b4 <printf@plt+0xf744>
  411460:	ldr	x8, [x19]
  411464:	mov	x0, x19
  411468:	mov	x1, x20
  41146c:	ldr	x8, [x8, #64]
  411470:	blr	x8
  411474:	mov	x21, x0
  411478:	cbnz	x0, 411498 <printf@plt+0xf728>
  41147c:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  411480:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  411484:	add	x1, x1, #0xa90
  411488:	add	x0, x0, #0xc5c
  41148c:	mov	x2, x1
  411490:	mov	x3, x1
  411494:	bl	412c94 <printf@plt+0x10f24>
  411498:	mov	w0, #0x10                  	// #16
  41149c:	bl	417db0 <_Znwm@@Base>
  4114a0:	ldr	x2, [x19, #8]
  4114a4:	mov	x1, x21
  4114a8:	mov	x20, x0
  4114ac:	bl	4111f4 <printf@plt+0xf484>
  4114b0:	str	x20, [x19, #8]
  4114b4:	mov	x0, x21
  4114b8:	ldp	x20, x19, [sp, #32]
  4114bc:	ldr	x21, [sp, #16]
  4114c0:	ldp	x29, x30, [sp], #48
  4114c4:	ret
  4114c8:	stp	x29, x30, [sp, #-16]!
  4114cc:	mov	x29, sp
  4114d0:	mov	x0, x1
  4114d4:	mov	x1, xzr
  4114d8:	mov	w2, wzr
  4114dc:	bl	414328 <printf@plt+0x125b8>
  4114e0:	ldp	x29, x30, [sp], #16
  4114e4:	ret
  4114e8:	ret
  4114ec:	ret
  4114f0:	ret
  4114f4:	ret
  4114f8:	ret
  4114fc:	ret
  411500:	sub	sp, sp, #0x40
  411504:	stp	x29, x30, [sp, #16]
  411508:	str	x21, [sp, #32]
  41150c:	stp	x20, x19, [sp, #48]
  411510:	add	x29, sp, #0x10
  411514:	mov	x19, x3
  411518:	strb	w1, [x29, #28]
  41151c:	add	x1, x29, #0x1c
  411520:	add	x3, x29, #0x18
  411524:	add	x4, sp, #0x8
  411528:	mov	x20, x2
  41152c:	mov	x21, x0
  411530:	strb	wzr, [x29, #29]
  411534:	bl	41157c <printf@plt+0xf80c>
  411538:	ldr	x8, [x21]
  41153c:	ldr	x2, [sp, #8]
  411540:	ldr	w4, [x29, #24]
  411544:	mov	x1, x0
  411548:	ldr	x8, [x8, #96]
  41154c:	mov	x0, x21
  411550:	mov	x3, x20
  411554:	mov	x5, xzr
  411558:	blr	x8
  41155c:	cbz	x19, 411568 <printf@plt+0xf7f8>
  411560:	ldr	w8, [x29, #24]
  411564:	str	w8, [x19]
  411568:	ldp	x20, x19, [sp, #48]
  41156c:	ldr	x21, [sp, #32]
  411570:	ldp	x29, x30, [sp, #16]
  411574:	add	sp, sp, #0x40
  411578:	ret
  41157c:	sub	sp, sp, #0x60
  411580:	stp	x29, x30, [sp, #32]
  411584:	stp	x24, x23, [sp, #48]
  411588:	stp	x22, x21, [sp, #64]
  41158c:	stp	x20, x19, [sp, #80]
  411590:	add	x29, sp, #0x20
  411594:	mov	x24, x0
  411598:	mov	x0, x1
  41159c:	mov	x22, x4
  4115a0:	mov	x21, x3
  4115a4:	mov	x23, x2
  4115a8:	mov	x19, x1
  4115ac:	bl	417b7c <printf@plt+0x15e0c>
  4115b0:	ldrsw	x1, [x23]
  4115b4:	tbnz	w1, #31, 411600 <printf@plt+0xf890>
  4115b8:	ldr	w8, [x24, #24]
  4115bc:	cmp	w1, w8
  4115c0:	b.ge	411600 <printf@plt+0xf890>  // b.tcont
  4115c4:	ldr	x8, [x24, #16]
  4115c8:	mov	x20, x0
  4115cc:	ldr	x0, [x8, x1, lsl #3]
  4115d0:	str	x0, [x22]
  4115d4:	cbz	x0, 411644 <printf@plt+0xf8d4>
  4115d8:	mov	x1, x20
  4115dc:	bl	4135c4 <printf@plt+0x11854>
  4115e0:	cbz	w0, 411658 <printf@plt+0xf8e8>
  4115e4:	ldr	x0, [x22]
  4115e8:	ldr	w2, [x23, #4]
  4115ec:	mov	x1, x20
  4115f0:	bl	4136d8 <printf@plt+0x11968>
  4115f4:	cbz	x21, 411628 <printf@plt+0xf8b8>
  4115f8:	str	w0, [x21]
  4115fc:	b	411628 <printf@plt+0xf8b8>
  411600:	add	x0, sp, #0x10
  411604:	bl	4129b8 <printf@plt+0x10c48>
  411608:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  41160c:	add	x0, x0, #0x132
  411610:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  411614:	add	x2, x2, #0xa90
  411618:	add	x1, sp, #0x10
  41161c:	mov	x3, x2
  411620:	bl	412c00 <printf@plt+0x10e90>
  411624:	mov	x20, xzr
  411628:	mov	x0, x20
  41162c:	ldp	x20, x19, [sp, #80]
  411630:	ldp	x22, x21, [sp, #64]
  411634:	ldp	x24, x23, [sp, #48]
  411638:	ldp	x29, x30, [sp, #32]
  41163c:	add	sp, sp, #0x60
  411640:	ret
  411644:	add	x0, sp, #0x10
  411648:	bl	4129b8 <printf@plt+0x10c48>
  41164c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  411650:	add	x0, x0, #0x149
  411654:	b	411610 <printf@plt+0xf8a0>
  411658:	ldrb	w8, [x19]
  41165c:	cbz	w8, 411668 <printf@plt+0xf8f8>
  411660:	ldrb	w8, [x19, #1]
  411664:	cbz	w8, 411694 <printf@plt+0xf924>
  411668:	ldr	x0, [x22]
  41166c:	bl	413ea8 <printf@plt+0x12138>
  411670:	mov	x1, x0
  411674:	add	x0, sp, #0x10
  411678:	bl	412990 <printf@plt+0x10c20>
  41167c:	mov	x0, sp
  411680:	mov	x1, x19
  411684:	bl	412990 <printf@plt+0x10c20>
  411688:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  41168c:	add	x0, x0, #0x1c2
  411690:	b	4116bc <printf@plt+0xf94c>
  411694:	ldr	x0, [x22]
  411698:	bl	413ea8 <printf@plt+0x12138>
  41169c:	mov	x1, x0
  4116a0:	add	x0, sp, #0x10
  4116a4:	bl	412990 <printf@plt+0x10c20>
  4116a8:	ldrb	w1, [x19]
  4116ac:	mov	x0, sp
  4116b0:	bl	4129d8 <printf@plt+0x10c68>
  4116b4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4116b8:	add	x0, x0, #0x192
  4116bc:	adrp	x3, 438000 <stderr@@GLIBC_2.17+0x2168>
  4116c0:	add	x3, x3, #0xa90
  4116c4:	add	x1, sp, #0x10
  4116c8:	mov	x2, sp
  4116cc:	b	411620 <printf@plt+0xf8b0>
  4116d0:	sub	sp, sp, #0x40
  4116d4:	stp	x29, x30, [sp, #16]
  4116d8:	stp	x22, x21, [sp, #32]
  4116dc:	stp	x20, x19, [sp, #48]
  4116e0:	add	x29, sp, #0x10
  4116e4:	mov	x19, x3
  4116e8:	add	x3, sp, #0x4
  4116ec:	add	x4, sp, #0x8
  4116f0:	mov	x21, x2
  4116f4:	mov	x20, x1
  4116f8:	mov	x22, x0
  4116fc:	bl	41157c <printf@plt+0xf80c>
  411700:	cbz	x0, 411734 <printf@plt+0xf9c4>
  411704:	ldr	x8, [x22]
  411708:	ldr	x2, [sp, #8]
  41170c:	ldr	w4, [sp, #4]
  411710:	mov	x1, x0
  411714:	ldr	x8, [x8, #96]
  411718:	mov	x0, x22
  41171c:	mov	x3, x21
  411720:	mov	x5, x20
  411724:	blr	x8
  411728:	cbz	x19, 411734 <printf@plt+0xf9c4>
  41172c:	ldr	w8, [sp, #4]
  411730:	str	w8, [x19]
  411734:	ldp	x20, x19, [sp, #48]
  411738:	ldp	x22, x21, [sp, #32]
  41173c:	ldp	x29, x30, [sp, #16]
  411740:	add	sp, sp, #0x40
  411744:	ret
  411748:	sub	sp, sp, #0x60
  41174c:	stp	x29, x30, [sp, #32]
  411750:	stp	x24, x23, [sp, #48]
  411754:	stp	x22, x21, [sp, #64]
  411758:	stp	x20, x19, [sp, #80]
  41175c:	add	x29, sp, #0x20
  411760:	mov	x20, x0
  411764:	mov	w0, w1
  411768:	mov	x22, x3
  41176c:	mov	x19, x2
  411770:	mov	w21, w1
  411774:	bl	417b5c <printf@plt+0x15dec>
  411778:	ldrsw	x1, [x19]
  41177c:	tbnz	w1, #31, 4117ec <printf@plt+0xfa7c>
  411780:	ldr	w8, [x20, #24]
  411784:	cmp	w1, w8
  411788:	b.ge	4117ec <printf@plt+0xfa7c>  // b.tcont
  41178c:	ldr	x8, [x20, #16]
  411790:	ldr	x24, [x8, x1, lsl #3]
  411794:	cbz	x24, 411828 <printf@plt+0xfab8>
  411798:	mov	x23, x0
  41179c:	mov	x0, x24
  4117a0:	mov	x1, x23
  4117a4:	bl	4135c4 <printf@plt+0x11854>
  4117a8:	cbz	w0, 41183c <printf@plt+0xfacc>
  4117ac:	ldr	w2, [x19, #4]
  4117b0:	mov	x0, x24
  4117b4:	mov	x1, x23
  4117b8:	bl	4136d8 <printf@plt+0x11968>
  4117bc:	mov	w4, w0
  4117c0:	cbz	x22, 4117c8 <printf@plt+0xfa58>
  4117c4:	str	w4, [x22]
  4117c8:	ldr	x8, [x20]
  4117cc:	mov	x0, x20
  4117d0:	mov	x1, x23
  4117d4:	mov	x2, x24
  4117d8:	ldr	x8, [x8, #96]
  4117dc:	mov	x3, x19
  4117e0:	mov	x5, xzr
  4117e4:	blr	x8
  4117e8:	b	411810 <printf@plt+0xfaa0>
  4117ec:	add	x0, sp, #0x10
  4117f0:	bl	4129b8 <printf@plt+0x10c48>
  4117f4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  4117f8:	add	x0, x0, #0x132
  4117fc:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  411800:	add	x2, x2, #0xa90
  411804:	add	x1, sp, #0x10
  411808:	mov	x3, x2
  41180c:	bl	412c00 <printf@plt+0x10e90>
  411810:	ldp	x20, x19, [sp, #80]
  411814:	ldp	x22, x21, [sp, #64]
  411818:	ldp	x24, x23, [sp, #48]
  41181c:	ldp	x29, x30, [sp, #32]
  411820:	add	sp, sp, #0x60
  411824:	ret
  411828:	add	x0, sp, #0x10
  41182c:	bl	4129b8 <printf@plt+0x10c48>
  411830:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  411834:	add	x0, x0, #0x149
  411838:	b	4117fc <printf@plt+0xfa8c>
  41183c:	mov	x0, x24
  411840:	bl	413ea8 <printf@plt+0x12138>
  411844:	mov	x1, x0
  411848:	add	x0, sp, #0x10
  41184c:	bl	412990 <printf@plt+0x10c20>
  411850:	mov	x0, sp
  411854:	mov	w1, w21
  411858:	bl	4129b8 <printf@plt+0x10c48>
  41185c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  411860:	adrp	x3, 438000 <stderr@@GLIBC_2.17+0x2168>
  411864:	add	x0, x0, #0x161
  411868:	add	x3, x3, #0xa90
  41186c:	add	x1, sp, #0x10
  411870:	mov	x2, sp
  411874:	b	41180c <printf@plt+0xfa9c>
  411878:	tbnz	w1, #31, 411894 <printf@plt+0xfb24>
  41187c:	ldr	w8, [x0, #24]
  411880:	cmp	w8, w1
  411884:	b.le	411894 <printf@plt+0xfb24>
  411888:	ldr	x8, [x0, #16]
  41188c:	ldr	x0, [x8, w1, sxtw #3]
  411890:	ret
  411894:	mov	x0, xzr
  411898:	ret
  41189c:	stp	x29, x30, [sp, #-48]!
  4118a0:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  4118a4:	ldr	x2, [x8, #4000]
  4118a8:	str	x21, [sp, #16]
  4118ac:	stp	x20, x19, [sp, #32]
  4118b0:	mov	x19, x1
  4118b4:	mov	w20, w0
  4118b8:	adrp	x21, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4118bc:	mov	x29, sp
  4118c0:	cbz	x2, 4118d4 <printf@plt+0xfb64>
  4118c4:	ldr	x0, [x21, #3736]
  4118c8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  4118cc:	add	x1, x1, #0xc74
  4118d0:	bl	401970 <fprintf@plt>
  4118d4:	ldr	x0, [x21, #3736]
  4118d8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  4118dc:	add	x1, x1, #0xc79
  4118e0:	mov	w2, w20
  4118e4:	mov	x3, x19
  4118e8:	bl	401970 <fprintf@plt>
  4118ec:	ldr	x0, [x21, #3736]
  4118f0:	bl	401b90 <fflush@plt>
  4118f4:	bl	401c70 <abort@plt>
  4118f8:	stp	x29, x30, [sp, #-32]!
  4118fc:	stp	x20, x19, [sp, #16]
  411900:	mov	x20, x0
  411904:	add	x0, x0, #0x20
  411908:	mov	x29, sp
  41190c:	mov	x19, x1
  411910:	bl	41254c <printf@plt+0x107dc>
  411914:	ldr	x8, [x19, #32]
  411918:	str	x8, [x20, #32]
  41191c:	ldr	w8, [x19]
  411920:	str	w8, [x20]
  411924:	ldr	w8, [x19, #4]
  411928:	str	w8, [x20, #4]
  41192c:	ldr	w8, [x19, #8]
  411930:	str	w8, [x20, #8]
  411934:	ldr	w8, [x19, #12]
  411938:	str	w8, [x20, #12]
  41193c:	ldr	w8, [x19, #16]
  411940:	str	w8, [x20, #16]
  411944:	ldp	x20, x19, [sp, #16]
  411948:	ldp	x29, x30, [sp], #32
  41194c:	ret
  411950:	ret
  411954:	ldr	w8, [x0]
  411958:	ldr	w9, [x1]
  41195c:	cmp	w8, w9
  411960:	b.ne	411a54 <printf@plt+0xfce4>  // b.any
  411964:	sub	w8, w8, #0x1
  411968:	cmp	w8, #0x3
  41196c:	b.hi	411a04 <printf@plt+0xfc94>  // b.pmore
  411970:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x41b4>
  411974:	add	x9, x9, #0xca2
  411978:	adr	x10, 411988 <printf@plt+0xfc18>
  41197c:	ldrb	w11, [x9, x8]
  411980:	add	x10, x10, x11, lsl #2
  411984:	br	x10
  411988:	ldr	w8, [x0, #4]
  41198c:	ldr	w9, [x1, #4]
  411990:	cmp	w8, w9
  411994:	b.ne	411a54 <printf@plt+0xfce4>  // b.any
  411998:	ldr	w8, [x0, #8]
  41199c:	ldr	w9, [x1, #8]
  4119a0:	cmp	w8, w9
  4119a4:	b.ne	411a54 <printf@plt+0xfce4>  // b.any
  4119a8:	ldr	w8, [x0, #12]
  4119ac:	ldr	w9, [x1, #12]
  4119b0:	cmp	w8, w9
  4119b4:	b.eq	411a04 <printf@plt+0xfc94>  // b.none
  4119b8:	b	411a54 <printf@plt+0xfce4>
  4119bc:	ldr	w8, [x0, #4]
  4119c0:	ldr	w9, [x1, #4]
  4119c4:	cmp	w8, w9
  4119c8:	b.ne	411a54 <printf@plt+0xfce4>  // b.any
  4119cc:	ldr	w8, [x0, #8]
  4119d0:	ldr	w9, [x1, #8]
  4119d4:	cmp	w8, w9
  4119d8:	b.ne	411a54 <printf@plt+0xfce4>  // b.any
  4119dc:	ldr	w8, [x0, #12]
  4119e0:	ldr	w9, [x1, #12]
  4119e4:	cmp	w8, w9
  4119e8:	b.eq	411a04 <printf@plt+0xfc94>  // b.none
  4119ec:	mov	w0, wzr
  4119f0:	ret
  4119f4:	ldr	w8, [x0, #4]
  4119f8:	ldr	w9, [x1, #4]
  4119fc:	cmp	w8, w9
  411a00:	b.ne	411a54 <printf@plt+0xfce4>  // b.any
  411a04:	mov	w0, #0x1                   	// #1
  411a08:	ret
  411a0c:	ldr	w8, [x0, #4]
  411a10:	ldr	w9, [x1, #4]
  411a14:	cmp	w8, w9
  411a18:	b.ne	411a54 <printf@plt+0xfce4>  // b.any
  411a1c:	ldr	w8, [x0, #8]
  411a20:	ldr	w9, [x1, #8]
  411a24:	cmp	w8, w9
  411a28:	b.ne	411a54 <printf@plt+0xfce4>  // b.any
  411a2c:	ldr	w8, [x0, #12]
  411a30:	ldr	w9, [x1, #12]
  411a34:	cmp	w8, w9
  411a38:	b.ne	411a54 <printf@plt+0xfce4>  // b.any
  411a3c:	ldr	w8, [x0, #16]
  411a40:	ldr	w9, [x1, #16]
  411a44:	cmp	w8, w9
  411a48:	b.eq	411a04 <printf@plt+0xfc94>  // b.none
  411a4c:	mov	w0, wzr
  411a50:	ret
  411a54:	mov	w0, wzr
  411a58:	ret
  411a5c:	stp	x29, x30, [sp, #-16]!
  411a60:	mov	x29, sp
  411a64:	bl	411954 <printf@plt+0xfbe4>
  411a68:	cmp	w0, #0x0
  411a6c:	cset	w0, eq  // eq = none
  411a70:	ldp	x29, x30, [sp], #16
  411a74:	ret
  411a78:	ldr	w8, [x0, #4]
  411a7c:	str	w8, [x1]
  411a80:	ldr	w8, [x0, #8]
  411a84:	str	w8, [x1, #4]
  411a88:	ldr	w8, [x0, #12]
  411a8c:	str	w8, [x1, #8]
  411a90:	ldr	w8, [x0, #16]
  411a94:	str	w8, [x1, #12]
  411a98:	ldr	w0, [x0]
  411a9c:	ret
  411aa0:	str	wzr, [x0]
  411aa4:	ret
  411aa8:	stp	x29, x30, [sp, #-48]!
  411aac:	mov	w8, #0x3                   	// #3
  411ab0:	str	x21, [sp, #16]
  411ab4:	stp	x20, x19, [sp, #32]
  411ab8:	mov	x21, x0
  411abc:	str	w8, [x0]
  411ac0:	mov	w0, #0xffff                	// #65535
  411ac4:	mov	x29, sp
  411ac8:	mov	w19, w3
  411acc:	mov	w20, w2
  411ad0:	bl	411b08 <printf@plt+0xfd98>
  411ad4:	str	w0, [x21, #4]
  411ad8:	mov	w0, #0xffff                	// #65535
  411adc:	mov	w1, w20
  411ae0:	bl	411b08 <printf@plt+0xfd98>
  411ae4:	str	w0, [x21, #8]
  411ae8:	mov	w0, #0xffff                	// #65535
  411aec:	mov	w1, w19
  411af0:	bl	411b08 <printf@plt+0xfd98>
  411af4:	str	w0, [x21, #12]
  411af8:	ldp	x20, x19, [sp, #32]
  411afc:	ldr	x21, [sp, #16]
  411b00:	ldp	x29, x30, [sp], #48
  411b04:	ret
  411b08:	cmp	w0, w1
  411b0c:	csel	w0, w0, w1, cc  // cc = lo, ul, last
  411b10:	ret
  411b14:	stp	x29, x30, [sp, #-48]!
  411b18:	mov	w8, #0x1                   	// #1
  411b1c:	str	x21, [sp, #16]
  411b20:	stp	x20, x19, [sp, #32]
  411b24:	mov	x21, x0
  411b28:	str	w8, [x0]
  411b2c:	mov	w0, #0xffff                	// #65535
  411b30:	mov	x29, sp
  411b34:	mov	w19, w3
  411b38:	mov	w20, w2
  411b3c:	bl	411b08 <printf@plt+0xfd98>
  411b40:	str	w0, [x21, #4]
  411b44:	mov	w0, #0xffff                	// #65535
  411b48:	mov	w1, w20
  411b4c:	bl	411b08 <printf@plt+0xfd98>
  411b50:	str	w0, [x21, #8]
  411b54:	mov	w0, #0xffff                	// #65535
  411b58:	mov	w1, w19
  411b5c:	bl	411b08 <printf@plt+0xfd98>
  411b60:	str	w0, [x21, #12]
  411b64:	ldp	x20, x19, [sp, #32]
  411b68:	ldr	x21, [sp, #16]
  411b6c:	ldp	x29, x30, [sp], #48
  411b70:	ret
  411b74:	stp	x29, x30, [sp, #-48]!
  411b78:	mov	w8, #0x2                   	// #2
  411b7c:	stp	x22, x21, [sp, #16]
  411b80:	stp	x20, x19, [sp, #32]
  411b84:	mov	x22, x0
  411b88:	str	w8, [x0]
  411b8c:	mov	w0, #0xffff                	// #65535
  411b90:	mov	x29, sp
  411b94:	mov	w19, w4
  411b98:	mov	w20, w3
  411b9c:	mov	w21, w2
  411ba0:	bl	411b08 <printf@plt+0xfd98>
  411ba4:	str	w0, [x22, #4]
  411ba8:	mov	w0, #0xffff                	// #65535
  411bac:	mov	w1, w21
  411bb0:	bl	411b08 <printf@plt+0xfd98>
  411bb4:	str	w0, [x22, #8]
  411bb8:	mov	w0, #0xffff                	// #65535
  411bbc:	mov	w1, w20
  411bc0:	bl	411b08 <printf@plt+0xfd98>
  411bc4:	str	w0, [x22, #12]
  411bc8:	mov	w0, #0xffff                	// #65535
  411bcc:	mov	w1, w19
  411bd0:	bl	411b08 <printf@plt+0xfd98>
  411bd4:	str	w0, [x22, #16]
  411bd8:	ldp	x20, x19, [sp, #32]
  411bdc:	ldp	x22, x21, [sp, #16]
  411be0:	ldp	x29, x30, [sp], #48
  411be4:	ret
  411be8:	stp	x29, x30, [sp, #-32]!
  411bec:	mov	w8, #0x4                   	// #4
  411bf0:	str	x19, [sp, #16]
  411bf4:	mov	x19, x0
  411bf8:	str	w8, [x0]
  411bfc:	mov	w0, #0xffff                	// #65535
  411c00:	mov	x29, sp
  411c04:	bl	411b08 <printf@plt+0xfd98>
  411c08:	str	w0, [x19, #4]
  411c0c:	ldr	x19, [sp, #16]
  411c10:	ldp	x29, x30, [sp], #32
  411c14:	ret
  411c18:	stp	x29, x30, [sp, #-64]!
  411c1c:	str	x23, [sp, #16]
  411c20:	stp	x22, x21, [sp, #32]
  411c24:	stp	x20, x19, [sp, #48]
  411c28:	str	w1, [x0]
  411c2c:	mov	x8, x2
  411c30:	ldrb	w23, [x8, #1]!
  411c34:	mov	w9, #0x2                   	// #2
  411c38:	mov	w10, #0x4                   	// #4
  411c3c:	mov	x29, sp
  411c40:	cmp	w23, #0x23
  411c44:	csel	x20, x10, x9, eq  // eq = none
  411c48:	cbz	x3, 411ca0 <printf@plt+0xff30>
  411c4c:	add	x9, x2, #0x2
  411c50:	cmp	w23, #0x23
  411c54:	mov	x19, x3
  411c58:	csel	x21, x9, x8, eq  // eq = none
  411c5c:	add	x22, x0, #0x4
  411c60:	b	411c74 <printf@plt+0xff04>
  411c64:	add	x21, x21, x20
  411c68:	subs	x19, x19, #0x1
  411c6c:	add	x22, x22, #0x4
  411c70:	b.eq	411ca0 <printf@plt+0xff30>  // b.none
  411c74:	mov	x0, x22
  411c78:	mov	x1, x21
  411c7c:	mov	x2, x20
  411c80:	bl	411cb8 <printf@plt+0xff48>
  411c84:	cbz	w0, 411ca4 <printf@plt+0xff34>
  411c88:	cmp	w23, #0x23
  411c8c:	b.eq	411c64 <printf@plt+0xfef4>  // b.none
  411c90:	ldr	w8, [x22]
  411c94:	add	w8, w8, w8, lsl #8
  411c98:	str	w8, [x22]
  411c9c:	b	411c64 <printf@plt+0xfef4>
  411ca0:	mov	w0, #0x1                   	// #1
  411ca4:	ldp	x20, x19, [sp, #48]
  411ca8:	ldp	x22, x21, [sp, #32]
  411cac:	ldr	x23, [sp, #16]
  411cb0:	ldp	x29, x30, [sp], #64
  411cb4:	ret
  411cb8:	stp	x29, x30, [sp, #-80]!
  411cbc:	stp	x20, x19, [sp, #64]
  411cc0:	mov	x20, x2
  411cc4:	mov	x19, x0
  411cc8:	stp	x26, x25, [sp, #16]
  411ccc:	stp	x24, x23, [sp, #32]
  411cd0:	stp	x22, x21, [sp, #48]
  411cd4:	mov	x29, sp
  411cd8:	cbz	x2, 411d64 <printf@plt+0xfff4>
  411cdc:	adrp	x22, 438000 <stderr@@GLIBC_2.17+0x2168>
  411ce0:	adrp	x23, 438000 <stderr@@GLIBC_2.17+0x2168>
  411ce4:	adrp	x24, 438000 <stderr@@GLIBC_2.17+0x2168>
  411ce8:	mov	x21, x1
  411cec:	mov	w26, wzr
  411cf0:	mov	x25, xzr
  411cf4:	add	x22, x22, #0x388
  411cf8:	add	x23, x23, #0x288
  411cfc:	add	x24, x24, #0x88
  411d00:	b	411d1c <printf@plt+0xffac>
  411d04:	ldrb	w8, [x21, x25]
  411d08:	add	w8, w8, w26, lsl #4
  411d0c:	sub	w26, w8, #0x30
  411d10:	add	x25, x25, #0x1
  411d14:	cmp	x20, x25
  411d18:	b.eq	411d80 <printf@plt+0x10010>  // b.none
  411d1c:	ldrb	w1, [x21, x25]
  411d20:	mov	x0, x22
  411d24:	bl	412554 <printf@plt+0x107e4>
  411d28:	cbz	w0, 411d6c <printf@plt+0xfffc>
  411d2c:	ldrb	w1, [x21, x25]
  411d30:	mov	x0, x23
  411d34:	bl	412554 <printf@plt+0x107e4>
  411d38:	cbnz	w0, 411d04 <printf@plt+0xff94>
  411d3c:	ldrb	w1, [x21, x25]
  411d40:	mov	x0, x24
  411d44:	bl	412554 <printf@plt+0x107e4>
  411d48:	ldrb	w8, [x21, x25]
  411d4c:	add	w8, w8, w26, lsl #4
  411d50:	cbz	w0, 411d5c <printf@plt+0xffec>
  411d54:	sub	w26, w8, #0x37
  411d58:	b	411d10 <printf@plt+0xffa0>
  411d5c:	sub	w26, w8, #0x57
  411d60:	b	411d10 <printf@plt+0xffa0>
  411d64:	mov	x25, xzr
  411d68:	mov	w26, wzr
  411d6c:	cmp	x25, x20
  411d70:	b.ne	411d8c <printf@plt+0x1001c>  // b.any
  411d74:	mov	w0, #0x1                   	// #1
  411d78:	str	w26, [x19]
  411d7c:	b	411d90 <printf@plt+0x10020>
  411d80:	mov	x25, x20
  411d84:	cmp	x25, x20
  411d88:	b.eq	411d74 <printf@plt+0x10004>  // b.none
  411d8c:	mov	w0, wzr
  411d90:	ldp	x20, x19, [sp, #64]
  411d94:	ldp	x22, x21, [sp, #48]
  411d98:	ldp	x24, x23, [sp, #32]
  411d9c:	ldp	x26, x25, [sp, #16]
  411da0:	ldp	x29, x30, [sp], #80
  411da4:	ret
  411da8:	stp	x29, x30, [sp, #-16]!
  411dac:	mov	x2, x1
  411db0:	mov	w1, #0x3                   	// #3
  411db4:	mov	w3, #0x3                   	// #3
  411db8:	mov	x29, sp
  411dbc:	bl	411c18 <printf@plt+0xfea8>
  411dc0:	ldp	x29, x30, [sp], #16
  411dc4:	ret
  411dc8:	stp	x29, x30, [sp, #-16]!
  411dcc:	mov	x2, x1
  411dd0:	mov	w1, #0x1                   	// #1
  411dd4:	mov	w3, #0x3                   	// #3
  411dd8:	mov	x29, sp
  411ddc:	bl	411c18 <printf@plt+0xfea8>
  411de0:	ldp	x29, x30, [sp], #16
  411de4:	ret
  411de8:	stp	x29, x30, [sp, #-16]!
  411dec:	mov	x2, x1
  411df0:	mov	w1, #0x2                   	// #2
  411df4:	mov	w3, #0x4                   	// #4
  411df8:	mov	x29, sp
  411dfc:	bl	411c18 <printf@plt+0xfea8>
  411e00:	ldp	x29, x30, [sp], #16
  411e04:	ret
  411e08:	stp	x29, x30, [sp, #-16]!
  411e0c:	mov	x2, x1
  411e10:	mov	w1, #0x4                   	// #4
  411e14:	mov	w3, #0x1                   	// #1
  411e18:	mov	x29, sp
  411e1c:	bl	411c18 <printf@plt+0xfea8>
  411e20:	ldp	x29, x30, [sp], #16
  411e24:	ret
  411e28:	stp	x29, x30, [sp, #-64]!
  411e2c:	stp	x24, x23, [sp, #16]
  411e30:	stp	x22, x21, [sp, #32]
  411e34:	stp	x20, x19, [sp, #48]
  411e38:	mov	x29, sp
  411e3c:	ldr	w8, [x0]
  411e40:	sub	w8, w8, #0x1
  411e44:	cmp	w8, #0x3
  411e48:	b.hi	411ea0 <printf@plt+0x10130>  // b.pmore
  411e4c:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x41b4>
  411e50:	add	x9, x9, #0xca6
  411e54:	adr	x10, 411e74 <printf@plt+0x10104>
  411e58:	ldrb	w11, [x9, x8]
  411e5c:	add	x10, x10, x11, lsl #2
  411e60:	mov	x19, x3
  411e64:	mov	x21, x2
  411e68:	mov	x20, x0
  411e6c:	mov	x22, x1
  411e70:	br	x10
  411e74:	ldr	w8, [x20, #4]
  411e78:	mov	w9, #0xffff                	// #65535
  411e7c:	sub	w8, w9, w8
  411e80:	str	w8, [x22]
  411e84:	ldr	w8, [x20, #8]
  411e88:	sub	w8, w9, w8
  411e8c:	str	w8, [x21]
  411e90:	ldr	w8, [x20, #12]
  411e94:	sub	w8, w9, w8
  411e98:	str	w8, [x19]
  411e9c:	b	411f74 <printf@plt+0x10204>
  411ea0:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  411ea4:	add	x2, x2, #0xcbb
  411ea8:	mov	w1, #0x100                 	// #256
  411eac:	mov	w0, wzr
  411eb0:	bl	40c2ec <printf@plt+0xa57c>
  411eb4:	b	411f74 <printf@plt+0x10204>
  411eb8:	ldr	w8, [x20, #16]
  411ebc:	ldr	w9, [x20, #4]
  411ec0:	mov	w23, #0xffff                	// #65535
  411ec4:	mov	w24, #0x8001                	// #32769
  411ec8:	sub	w10, w23, w8
  411ecc:	mul	w9, w10, w9
  411ed0:	movk	w24, #0x8000, lsl #16
  411ed4:	umull	x9, w9, w24
  411ed8:	lsr	x9, x9, #47
  411edc:	add	w1, w9, w8
  411ee0:	mov	w0, #0xffff                	// #65535
  411ee4:	bl	411b08 <printf@plt+0xfd98>
  411ee8:	sub	w8, w23, w0
  411eec:	str	w8, [x22]
  411ef0:	ldr	w8, [x20, #16]
  411ef4:	ldr	w9, [x20, #8]
  411ef8:	mov	w0, #0xffff                	// #65535
  411efc:	sub	w10, w23, w8
  411f00:	mul	w9, w10, w9
  411f04:	umull	x9, w9, w24
  411f08:	lsr	x9, x9, #47
  411f0c:	add	w1, w9, w8
  411f10:	bl	411b08 <printf@plt+0xfd98>
  411f14:	sub	w8, w23, w0
  411f18:	str	w8, [x21]
  411f1c:	ldp	w9, w8, [x20, #12]
  411f20:	mov	w0, #0xffff                	// #65535
  411f24:	sub	w10, w23, w8
  411f28:	mul	w9, w10, w9
  411f2c:	umull	x9, w9, w24
  411f30:	lsr	x9, x9, #47
  411f34:	add	w1, w9, w8
  411f38:	bl	411b08 <printf@plt+0xfd98>
  411f3c:	sub	w8, w23, w0
  411f40:	str	w8, [x19]
  411f44:	b	411f74 <printf@plt+0x10204>
  411f48:	ldr	w8, [x20, #4]
  411f4c:	str	w8, [x22]
  411f50:	ldr	w8, [x20, #8]
  411f54:	str	w8, [x21]
  411f58:	ldr	w8, [x20, #12]
  411f5c:	str	w8, [x19]
  411f60:	b	411f74 <printf@plt+0x10204>
  411f64:	ldr	w8, [x20, #4]
  411f68:	str	w8, [x19]
  411f6c:	str	w8, [x21]
  411f70:	str	w8, [x22]
  411f74:	ldp	x20, x19, [sp, #48]
  411f78:	ldp	x22, x21, [sp, #32]
  411f7c:	ldp	x24, x23, [sp, #16]
  411f80:	ldp	x29, x30, [sp], #64
  411f84:	ret
  411f88:	stp	x29, x30, [sp, #-64]!
  411f8c:	stp	x24, x23, [sp, #16]
  411f90:	stp	x22, x21, [sp, #32]
  411f94:	stp	x20, x19, [sp, #48]
  411f98:	mov	x29, sp
  411f9c:	ldr	w8, [x0]
  411fa0:	sub	w8, w8, #0x1
  411fa4:	cmp	w8, #0x3
  411fa8:	b.hi	411ff0 <printf@plt+0x10280>  // b.pmore
  411fac:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x41b4>
  411fb0:	add	x9, x9, #0xcaa
  411fb4:	adr	x10, 411fd4 <printf@plt+0x10264>
  411fb8:	ldrb	w11, [x9, x8]
  411fbc:	add	x10, x10, x11, lsl #2
  411fc0:	mov	x19, x3
  411fc4:	mov	x20, x2
  411fc8:	mov	x21, x0
  411fcc:	mov	x22, x1
  411fd0:	br	x10
  411fd4:	ldr	w8, [x21, #4]
  411fd8:	str	w8, [x22]
  411fdc:	ldr	w8, [x21, #8]
  411fe0:	str	w8, [x20]
  411fe4:	ldr	w8, [x21, #12]
  411fe8:	str	w8, [x19]
  411fec:	b	4120d0 <printf@plt+0x10360>
  411ff0:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  411ff4:	add	x2, x2, #0xcbb
  411ff8:	mov	w1, #0x11f                 	// #287
  411ffc:	mov	w0, wzr
  412000:	bl	40c2ec <printf@plt+0xa57c>
  412004:	b	4120d0 <printf@plt+0x10360>
  412008:	ldr	w8, [x21, #16]
  41200c:	ldr	w9, [x21, #4]
  412010:	mov	w23, #0xffff                	// #65535
  412014:	mov	w24, #0x8001                	// #32769
  412018:	sub	w10, w23, w8
  41201c:	mul	w9, w10, w9
  412020:	movk	w24, #0x8000, lsl #16
  412024:	umull	x9, w9, w24
  412028:	lsr	x9, x9, #47
  41202c:	add	w1, w9, w8
  412030:	mov	w0, #0xffff                	// #65535
  412034:	bl	411b08 <printf@plt+0xfd98>
  412038:	str	w0, [x22]
  41203c:	ldr	w8, [x21, #16]
  412040:	ldr	w9, [x21, #8]
  412044:	mov	w0, #0xffff                	// #65535
  412048:	sub	w10, w23, w8
  41204c:	mul	w9, w10, w9
  412050:	umull	x9, w9, w24
  412054:	lsr	x9, x9, #47
  412058:	add	w1, w9, w8
  41205c:	bl	411b08 <printf@plt+0xfd98>
  412060:	str	w0, [x20]
  412064:	ldp	w9, w8, [x21, #12]
  412068:	mov	w0, #0xffff                	// #65535
  41206c:	sub	w10, w23, w8
  412070:	mul	w9, w10, w9
  412074:	umull	x9, w9, w24
  412078:	lsr	x9, x9, #47
  41207c:	add	w1, w9, w8
  412080:	bl	411b08 <printf@plt+0xfd98>
  412084:	str	w0, [x19]
  412088:	b	4120d0 <printf@plt+0x10360>
  41208c:	ldr	w8, [x21, #4]
  412090:	mov	w9, #0xffff                	// #65535
  412094:	sub	w8, w9, w8
  412098:	str	w8, [x22]
  41209c:	ldr	w8, [x21, #8]
  4120a0:	sub	w8, w9, w8
  4120a4:	str	w8, [x20]
  4120a8:	ldr	w8, [x21, #12]
  4120ac:	sub	w8, w9, w8
  4120b0:	str	w8, [x19]
  4120b4:	b	4120d0 <printf@plt+0x10360>
  4120b8:	ldr	w8, [x21, #4]
  4120bc:	mov	w9, #0xffff                	// #65535
  4120c0:	sub	w8, w9, w8
  4120c4:	str	w8, [x19]
  4120c8:	str	w8, [x20]
  4120cc:	str	w8, [x22]
  4120d0:	ldp	x20, x19, [sp, #48]
  4120d4:	ldp	x22, x21, [sp, #32]
  4120d8:	ldp	x24, x23, [sp, #16]
  4120dc:	ldp	x29, x30, [sp], #64
  4120e0:	ret
  4120e4:	stp	x29, x30, [sp, #-80]!
  4120e8:	str	x25, [sp, #16]
  4120ec:	stp	x24, x23, [sp, #32]
  4120f0:	stp	x22, x21, [sp, #48]
  4120f4:	stp	x20, x19, [sp, #64]
  4120f8:	mov	x29, sp
  4120fc:	ldr	w8, [x0]
  412100:	sub	w8, w8, #0x1
  412104:	cmp	w8, #0x3
  412108:	b.hi	4121d0 <printf@plt+0x10460>  // b.pmore
  41210c:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x41b4>
  412110:	add	x9, x9, #0xcae
  412114:	adr	x10, 412138 <printf@plt+0x103c8>
  412118:	ldrb	w11, [x9, x8]
  41211c:	add	x10, x10, x11, lsl #2
  412120:	mov	x20, x4
  412124:	mov	x19, x3
  412128:	mov	x22, x2
  41212c:	mov	x21, x0
  412130:	mov	x23, x1
  412134:	br	x10
  412138:	ldp	w24, w0, [x21, #4]
  41213c:	ldr	w1, [x21, #12]
  412140:	bl	411b08 <printf@plt+0xfd98>
  412144:	mov	w1, w0
  412148:	mov	w0, w24
  41214c:	bl	411b08 <printf@plt+0xfd98>
  412150:	mov	w8, #0xffff                	// #65535
  412154:	cmp	w0, w8
  412158:	str	w0, [x20]
  41215c:	b.ne	41220c <printf@plt+0x1049c>  // b.any
  412160:	str	w8, [x23]
  412164:	str	w8, [x22]
  412168:	b	4122c8 <printf@plt+0x10558>
  41216c:	ldp	w8, w9, [x21, #4]
  412170:	ldr	w10, [x21, #12]
  412174:	mov	w25, #0xffff                	// #65535
  412178:	sub	w0, w25, w9
  41217c:	sub	w1, w25, w10
  412180:	sub	w24, w25, w8
  412184:	bl	411b08 <printf@plt+0xfd98>
  412188:	mov	w1, w0
  41218c:	mov	w0, w24
  412190:	bl	411b08 <printf@plt+0xfd98>
  412194:	cmp	w0, w25
  412198:	str	w0, [x20]
  41219c:	b.ne	412268 <printf@plt+0x104f8>  // b.any
  4121a0:	str	w25, [x23]
  4121a4:	str	w25, [x22]
  4121a8:	str	w25, [x19]
  4121ac:	b	4122cc <printf@plt+0x1055c>
  4121b0:	str	wzr, [x19]
  4121b4:	str	wzr, [x22]
  4121b8:	str	wzr, [x23]
  4121bc:	ldr	w8, [x21, #4]
  4121c0:	mov	w9, #0xffff                	// #65535
  4121c4:	sub	w8, w9, w8
  4121c8:	str	w8, [x20]
  4121cc:	b	4122cc <printf@plt+0x1055c>
  4121d0:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  4121d4:	add	x2, x2, #0xcbb
  4121d8:	mov	w1, #0x151                 	// #337
  4121dc:	mov	w0, wzr
  4121e0:	bl	40c2ec <printf@plt+0xa57c>
  4121e4:	b	4122cc <printf@plt+0x1055c>
  4121e8:	ldr	w8, [x21, #4]
  4121ec:	str	w8, [x23]
  4121f0:	ldr	w8, [x21, #8]
  4121f4:	str	w8, [x22]
  4121f8:	ldr	w8, [x21, #12]
  4121fc:	str	w8, [x19]
  412200:	ldr	w8, [x21, #16]
  412204:	str	w8, [x20]
  412208:	b	4122cc <printf@plt+0x1055c>
  41220c:	ldr	w9, [x21, #4]
  412210:	sub	w10, w8, w0
  412214:	sub	w9, w9, w0
  412218:	lsl	w11, w9, #16
  41221c:	sub	w9, w11, w9
  412220:	udiv	w9, w9, w10
  412224:	str	w9, [x23]
  412228:	ldr	w9, [x21, #8]
  41222c:	ldr	w10, [x20]
  412230:	sub	w9, w9, w10
  412234:	lsl	w11, w9, #16
  412238:	sub	w10, w8, w10
  41223c:	sub	w9, w11, w9
  412240:	udiv	w9, w9, w10
  412244:	str	w9, [x22]
  412248:	ldr	w9, [x21, #12]
  41224c:	ldr	w10, [x20]
  412250:	sub	w9, w9, w10
  412254:	lsl	w11, w9, #16
  412258:	sub	w9, w11, w9
  41225c:	sub	w8, w8, w10
  412260:	udiv	w8, w9, w8
  412264:	b	4122c8 <printf@plt+0x10558>
  412268:	ldr	w8, [x21, #4]
  41226c:	sub	w9, w25, w0
  412270:	sub	w8, w9, w8
  412274:	lsl	w10, w8, #16
  412278:	sub	w8, w10, w8
  41227c:	udiv	w8, w8, w9
  412280:	str	w8, [x23]
  412284:	ldr	w8, [x21, #8]
  412288:	ldr	w9, [x20]
  41228c:	add	w8, w8, w9
  412290:	sub	w8, w25, w8
  412294:	lsl	w10, w8, #16
  412298:	sub	w9, w25, w9
  41229c:	sub	w8, w10, w8
  4122a0:	udiv	w8, w8, w9
  4122a4:	str	w8, [x22]
  4122a8:	ldr	w8, [x21, #12]
  4122ac:	ldr	w9, [x20]
  4122b0:	add	w8, w8, w9
  4122b4:	sub	w8, w25, w8
  4122b8:	lsl	w10, w8, #16
  4122bc:	sub	w8, w10, w8
  4122c0:	sub	w9, w25, w9
  4122c4:	udiv	w8, w8, w9
  4122c8:	str	w8, [x19]
  4122cc:	ldp	x20, x19, [sp, #64]
  4122d0:	ldp	x22, x21, [sp, #48]
  4122d4:	ldp	x24, x23, [sp, #32]
  4122d8:	ldr	x25, [sp, #16]
  4122dc:	ldp	x29, x30, [sp], #80
  4122e0:	ret
  4122e4:	stp	x29, x30, [sp, #-16]!
  4122e8:	mov	x29, sp
  4122ec:	ldr	w8, [x0]
  4122f0:	sub	w8, w8, #0x1
  4122f4:	cmp	w8, #0x3
  4122f8:	b.hi	412350 <printf@plt+0x105e0>  // b.pmore
  4122fc:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x41b4>
  412300:	add	x9, x9, #0xcb2
  412304:	adr	x10, 412314 <printf@plt+0x105a4>
  412308:	ldrb	w11, [x9, x8]
  41230c:	add	x10, x10, x11, lsl #2
  412310:	br	x10
  412314:	ldp	w9, w10, [x0, #4]
  412318:	ldr	w12, [x0, #12]
  41231c:	mov	w8, #0xde                  	// #222
  412320:	mov	w11, #0x2c3                 	// #707
  412324:	mul	w8, w9, w8
  412328:	mov	w13, #0x47                  	// #71
  41232c:	mov	w14, #0x4dd3                	// #19923
  412330:	madd	w8, w10, w11, w8
  412334:	movk	w14, #0x1062, lsl #16
  412338:	madd	w8, w12, w13, w8
  41233c:	umull	x8, w8, w14
  412340:	lsr	x8, x8, #38
  412344:	mov	w9, #0xffff                	// #65535
  412348:	sub	w8, w9, w8
  41234c:	b	4123f0 <printf@plt+0x10680>
  412350:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  412354:	add	x2, x2, #0xcbb
  412358:	mov	w1, #0x16a                 	// #362
  41235c:	mov	w0, wzr
  412360:	bl	40c2ec <printf@plt+0xa57c>
  412364:	ldp	x29, x30, [sp], #16
  412368:	ret
  41236c:	ldp	w8, w10, [x0, #4]
  412370:	mov	w9, #0xde                  	// #222
  412374:	mov	w11, #0x2c3                 	// #707
  412378:	mul	w8, w8, w9
  41237c:	madd	w8, w10, w11, w8
  412380:	ldp	w9, w11, [x0, #12]
  412384:	mov	w10, #0x47                  	// #71
  412388:	madd	w8, w9, w10, w8
  41238c:	mov	w9, #0x4dd3                	// #19923
  412390:	movk	w9, #0x1062, lsl #16
  412394:	umull	x8, w8, w9
  412398:	mov	w10, #0xffff                	// #65535
  41239c:	lsr	x8, x8, #38
  4123a0:	sub	w8, w10, w8
  4123a4:	sub	w9, w10, w11
  4123a8:	mul	w8, w8, w9
  4123ac:	b	4123f0 <printf@plt+0x10680>
  4123b0:	ldp	w9, w10, [x0, #4]
  4123b4:	ldr	w12, [x0, #12]
  4123b8:	mov	w8, #0xde                  	// #222
  4123bc:	mov	w11, #0x2c3                 	// #707
  4123c0:	mul	w8, w9, w8
  4123c4:	mov	w13, #0x47                  	// #71
  4123c8:	madd	w8, w10, w11, w8
  4123cc:	mov	w9, #0x4dd3                	// #19923
  4123d0:	madd	w8, w12, w13, w8
  4123d4:	movk	w9, #0x1062, lsl #16
  4123d8:	umull	x8, w8, w9
  4123dc:	lsr	x8, x8, #38
  4123e0:	str	w8, [x1]
  4123e4:	ldp	x29, x30, [sp], #16
  4123e8:	ret
  4123ec:	ldr	w8, [x0, #4]
  4123f0:	str	w8, [x1]
  4123f4:	ldp	x29, x30, [sp], #16
  4123f8:	ret
  4123fc:	stp	x29, x30, [sp, #-32]!
  412400:	stp	x20, x19, [sp, #16]
  412404:	mov	x29, sp
  412408:	mov	x20, x0
  41240c:	mov	w0, #0x1e                  	// #30
  412410:	bl	401900 <_Znam@plt>
  412414:	ldr	w8, [x20]
  412418:	mov	x19, x0
  41241c:	cmp	w8, #0x4
  412420:	b.hi	41253c <printf@plt+0x107cc>  // b.pmore
  412424:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x41b4>
  412428:	add	x9, x9, #0xcb6
  41242c:	adr	x10, 41243c <printf@plt+0x106cc>
  412430:	ldrb	w11, [x9, x8]
  412434:	add	x10, x10, x11, lsl #2
  412438:	br	x10
  41243c:	mov	x8, #0x6564                	// #25956
  412440:	movk	x8, #0x6166, lsl #16
  412444:	movk	x8, #0x6c75, lsl #32
  412448:	movk	x8, #0x74, lsl #48
  41244c:	str	x8, [x19]
  412450:	b	41253c <printf@plt+0x107cc>
  412454:	ldp	s0, s1, [x20, #4]
  412458:	ldr	s2, [x20, #12]
  41245c:	mov	x8, #0xffe000000000        	// #281337537757184
  412460:	movk	x8, #0x40ef, lsl #48
  412464:	fmov	d3, x8
  412468:	ucvtf	d0, d0
  41246c:	ucvtf	d1, d1
  412470:	ucvtf	d2, d2
  412474:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  412478:	fdiv	d0, d0, d3
  41247c:	fdiv	d1, d1, d3
  412480:	fdiv	d2, d2, d3
  412484:	add	x1, x1, #0xced
  412488:	b	412508 <printf@plt+0x10798>
  41248c:	ldp	s0, s1, [x20, #4]
  412490:	ldp	s2, s3, [x20, #12]
  412494:	mov	x8, #0xffe000000000        	// #281337537757184
  412498:	movk	x8, #0x40ef, lsl #48
  41249c:	fmov	d4, x8
  4124a0:	ucvtf	d0, d0
  4124a4:	ucvtf	d1, d1
  4124a8:	ucvtf	d2, d2
  4124ac:	ucvtf	d3, d3
  4124b0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  4124b4:	fdiv	d0, d0, d4
  4124b8:	fdiv	d1, d1, d4
  4124bc:	fdiv	d2, d2, d4
  4124c0:	fdiv	d3, d3, d4
  4124c4:	add	x1, x1, #0xd03
  4124c8:	mov	x0, x19
  4124cc:	bl	401a80 <sprintf@plt>
  4124d0:	b	41253c <printf@plt+0x107cc>
  4124d4:	ldp	s0, s1, [x20, #4]
  4124d8:	ldr	s2, [x20, #12]
  4124dc:	mov	x8, #0xffe000000000        	// #281337537757184
  4124e0:	movk	x8, #0x40ef, lsl #48
  4124e4:	fmov	d3, x8
  4124e8:	ucvtf	d0, d0
  4124ec:	ucvtf	d1, d1
  4124f0:	ucvtf	d2, d2
  4124f4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  4124f8:	fdiv	d0, d0, d3
  4124fc:	fdiv	d1, d1, d3
  412500:	fdiv	d2, d2, d3
  412504:	add	x1, x1, #0xcd7
  412508:	mov	x0, x19
  41250c:	bl	401a80 <sprintf@plt>
  412510:	b	41253c <printf@plt+0x107cc>
  412514:	ldr	s0, [x20, #4]
  412518:	mov	x8, #0xffe000000000        	// #281337537757184
  41251c:	movk	x8, #0x40ef, lsl #48
  412520:	fmov	d1, x8
  412524:	ucvtf	d0, d0
  412528:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  41252c:	fdiv	d0, d0, d1
  412530:	add	x1, x1, #0xd20
  412534:	mov	x0, x19
  412538:	bl	401a80 <sprintf@plt>
  41253c:	mov	x0, x19
  412540:	ldp	x20, x19, [sp, #16]
  412544:	ldp	x29, x30, [sp], #32
  412548:	ret
  41254c:	str	xzr, [x0]
  412550:	ret
  412554:	and	x8, x1, #0xff
  412558:	ldrb	w0, [x0, x8]
  41255c:	ret
  412560:	movi	v0.2d, #0x0
  412564:	stp	q0, q0, [x0, #224]
  412568:	stp	q0, q0, [x0, #192]
  41256c:	stp	q0, q0, [x0, #160]
  412570:	stp	q0, q0, [x0, #128]
  412574:	stp	q0, q0, [x0, #96]
  412578:	stp	q0, q0, [x0, #64]
  41257c:	stp	q0, q0, [x0, #32]
  412580:	stp	q0, q0, [x0]
  412584:	ret
  412588:	stp	x29, x30, [sp, #-16]!
  41258c:	mov	x29, sp
  412590:	bl	412560 <printf@plt+0x107f0>
  412594:	ldp	x29, x30, [sp], #16
  412598:	ret
  41259c:	stp	x29, x30, [sp, #-32]!
  4125a0:	stp	x20, x19, [sp, #16]
  4125a4:	mov	x29, sp
  4125a8:	mov	x20, x1
  4125ac:	mov	x19, x0
  4125b0:	bl	412560 <printf@plt+0x107f0>
  4125b4:	ldrb	w8, [x20]
  4125b8:	cbz	w8, 4125d4 <printf@plt+0x10864>
  4125bc:	add	x9, x20, #0x1
  4125c0:	mov	w10, #0x1                   	// #1
  4125c4:	and	x8, x8, #0xff
  4125c8:	strb	w10, [x19, x8]
  4125cc:	ldrb	w8, [x9], #1
  4125d0:	cbnz	w8, 4125c4 <printf@plt+0x10854>
  4125d4:	ldp	x20, x19, [sp, #16]
  4125d8:	ldp	x29, x30, [sp], #32
  4125dc:	ret
  4125e0:	stp	x29, x30, [sp, #-32]!
  4125e4:	stp	x20, x19, [sp, #16]
  4125e8:	mov	x29, sp
  4125ec:	mov	x20, x1
  4125f0:	mov	x19, x0
  4125f4:	bl	412560 <printf@plt+0x107f0>
  4125f8:	ldrb	w8, [x20]
  4125fc:	cbz	w8, 412618 <printf@plt+0x108a8>
  412600:	add	x9, x20, #0x1
  412604:	mov	w10, #0x1                   	// #1
  412608:	and	x8, x8, #0xff
  41260c:	strb	w10, [x19, x8]
  412610:	ldrb	w8, [x9], #1
  412614:	cbnz	w8, 412608 <printf@plt+0x10898>
  412618:	ldp	x20, x19, [sp, #16]
  41261c:	ldp	x29, x30, [sp], #32
  412620:	ret
  412624:	ret
  412628:	mov	x8, xzr
  41262c:	mov	w9, #0x1                   	// #1
  412630:	b	412640 <printf@plt+0x108d0>
  412634:	add	x8, x8, #0x1
  412638:	cmp	x8, #0x100
  41263c:	b.eq	412650 <printf@plt+0x108e0>  // b.none
  412640:	ldrb	w10, [x1, x8]
  412644:	cbz	w10, 412634 <printf@plt+0x108c4>
  412648:	strb	w9, [x0, x8]
  41264c:	b	412634 <printf@plt+0x108c4>
  412650:	ret
  412654:	stp	x29, x30, [sp, #-96]!
  412658:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  41265c:	ldr	w9, [x8, #2696]
  412660:	stp	x28, x27, [sp, #16]
  412664:	stp	x26, x25, [sp, #32]
  412668:	stp	x24, x23, [sp, #48]
  41266c:	stp	x22, x21, [sp, #64]
  412670:	stp	x20, x19, [sp, #80]
  412674:	mov	x29, sp
  412678:	cbz	w9, 412698 <printf@plt+0x10928>
  41267c:	ldp	x20, x19, [sp, #80]
  412680:	ldp	x22, x21, [sp, #64]
  412684:	ldp	x24, x23, [sp, #48]
  412688:	ldp	x26, x25, [sp, #32]
  41268c:	ldp	x28, x27, [sp, #16]
  412690:	ldp	x29, x30, [sp], #96
  412694:	ret
  412698:	adrp	x23, 438000 <stderr@@GLIBC_2.17+0x2168>
  41269c:	adrp	x24, 438000 <stderr@@GLIBC_2.17+0x2168>
  4126a0:	adrp	x25, 438000 <stderr@@GLIBC_2.17+0x2168>
  4126a4:	adrp	x26, 438000 <stderr@@GLIBC_2.17+0x2168>
  4126a8:	adrp	x27, 438000 <stderr@@GLIBC_2.17+0x2168>
  4126ac:	adrp	x28, 438000 <stderr@@GLIBC_2.17+0x2168>
  4126b0:	adrp	x20, 438000 <stderr@@GLIBC_2.17+0x2168>
  4126b4:	adrp	x21, 438000 <stderr@@GLIBC_2.17+0x2168>
  4126b8:	mov	x19, xzr
  4126bc:	mov	w9, #0x1                   	// #1
  4126c0:	add	x23, x23, #0x288
  4126c4:	add	x24, x24, #0x388
  4126c8:	add	x25, x25, #0x488
  4126cc:	add	x26, x26, #0x588
  4126d0:	add	x27, x27, #0x688
  4126d4:	add	x28, x28, #0x788
  4126d8:	add	x20, x20, #0x888
  4126dc:	add	x21, x21, #0x988
  4126e0:	str	w9, [x8, #2696]
  4126e4:	b	412700 <printf@plt+0x10990>
  4126e8:	mov	w8, wzr
  4126ec:	strb	wzr, [x20, x19]
  4126f0:	strb	w8, [x21, x19]
  4126f4:	add	x19, x19, #0x1
  4126f8:	cmp	x19, #0x100
  4126fc:	b.eq	41267c <printf@plt+0x1090c>  // b.none
  412700:	ands	x22, x19, #0x7fffff80
  412704:	b.eq	412728 <printf@plt+0x109b8>  // b.none
  412708:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x1168>
  41270c:	add	x9, x9, #0xf88
  412710:	strb	wzr, [x9, x19]
  412714:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x2168>
  412718:	mov	w8, wzr
  41271c:	add	x9, x9, #0x88
  412720:	strb	wzr, [x9, x19]
  412724:	b	412770 <printf@plt+0x10a00>
  412728:	mov	w0, w19
  41272c:	bl	401bb0 <isalpha@plt>
  412730:	cmp	w0, #0x0
  412734:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x1168>
  412738:	cset	w8, ne  // ne = any
  41273c:	add	x9, x9, #0xf88
  412740:	mov	w0, w19
  412744:	strb	w8, [x9, x19]
  412748:	bl	401b40 <isupper@plt>
  41274c:	cmp	w0, #0x0
  412750:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x2168>
  412754:	cset	w8, ne  // ne = any
  412758:	add	x9, x9, #0x88
  41275c:	mov	w0, w19
  412760:	strb	w8, [x9, x19]
  412764:	bl	4019b0 <islower@plt>
  412768:	cmp	w0, #0x0
  41276c:	cset	w8, ne  // ne = any
  412770:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x2168>
  412774:	add	x9, x9, #0x188
  412778:	strb	w8, [x9, x19]
  41277c:	cbz	x22, 4127b4 <printf@plt+0x10a44>
  412780:	mov	w8, wzr
  412784:	strb	wzr, [x23, x19]
  412788:	strb	w8, [x24, x19]
  41278c:	cbz	x22, 4127e0 <printf@plt+0x10a70>
  412790:	mov	w8, wzr
  412794:	strb	wzr, [x25, x19]
  412798:	strb	w8, [x26, x19]
  41279c:	cbz	x22, 41280c <printf@plt+0x10a9c>
  4127a0:	mov	w8, wzr
  4127a4:	strb	wzr, [x27, x19]
  4127a8:	strb	w8, [x28, x19]
  4127ac:	cbnz	x22, 4126e8 <printf@plt+0x10978>
  4127b0:	b	412838 <printf@plt+0x10ac8>
  4127b4:	mov	w0, w19
  4127b8:	bl	401c20 <isdigit@plt>
  4127bc:	cmp	w0, #0x0
  4127c0:	cset	w8, ne  // ne = any
  4127c4:	mov	w0, w19
  4127c8:	strb	w8, [x23, x19]
  4127cc:	bl	401a90 <isxdigit@plt>
  4127d0:	cmp	w0, #0x0
  4127d4:	cset	w8, ne  // ne = any
  4127d8:	strb	w8, [x24, x19]
  4127dc:	cbnz	x22, 412790 <printf@plt+0x10a20>
  4127e0:	mov	w0, w19
  4127e4:	bl	4019d0 <isspace@plt>
  4127e8:	cmp	w0, #0x0
  4127ec:	cset	w8, ne  // ne = any
  4127f0:	mov	w0, w19
  4127f4:	strb	w8, [x25, x19]
  4127f8:	bl	401c50 <ispunct@plt>
  4127fc:	cmp	w0, #0x0
  412800:	cset	w8, ne  // ne = any
  412804:	strb	w8, [x26, x19]
  412808:	cbnz	x22, 4127a0 <printf@plt+0x10a30>
  41280c:	mov	w0, w19
  412810:	bl	401950 <isalnum@plt>
  412814:	cmp	w0, #0x0
  412818:	cset	w8, ne  // ne = any
  41281c:	mov	w0, w19
  412820:	strb	w8, [x27, x19]
  412824:	bl	401b20 <isprint@plt>
  412828:	cmp	w0, #0x0
  41282c:	cset	w8, ne  // ne = any
  412830:	strb	w8, [x28, x19]
  412834:	cbnz	x22, 4126e8 <printf@plt+0x10978>
  412838:	mov	w0, w19
  41283c:	bl	401af0 <isgraph@plt>
  412840:	cmp	w0, #0x0
  412844:	cset	w8, ne  // ne = any
  412848:	mov	w0, w19
  41284c:	strb	w8, [x20, x19]
  412850:	bl	401c60 <iscntrl@plt>
  412854:	cmp	w0, #0x0
  412858:	cset	w8, ne  // ne = any
  41285c:	b	4126f0 <printf@plt+0x10980>
  412860:	sub	sp, sp, #0x40
  412864:	stp	x29, x30, [sp, #16]
  412868:	str	x21, [sp, #32]
  41286c:	stp	x20, x19, [sp, #48]
  412870:	add	x29, sp, #0x10
  412874:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  412878:	add	x0, x0, #0xd2b
  41287c:	bl	401c80 <getenv@plt>
  412880:	cbz	x0, 412914 <printf@plt+0x10ba4>
  412884:	mov	x20, x0
  412888:	bl	401be0 <__errno_location@plt>
  41288c:	mov	x21, x0
  412890:	str	wzr, [x0]
  412894:	add	x1, x29, #0x18
  412898:	mov	w2, #0xa                   	// #10
  41289c:	mov	x0, x20
  4128a0:	bl	4019f0 <strtol@plt>
  4128a4:	ldr	w8, [x21]
  4128a8:	mov	x19, x0
  4128ac:	cmp	w8, #0x22
  4128b0:	b.ne	4128c4 <printf@plt+0x10b54>  // b.any
  4128b4:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  4128b8:	add	x9, x19, x9
  4128bc:	cmp	x9, #0x2
  4128c0:	b.cc	4128cc <printf@plt+0x10b5c>  // b.lo, b.ul, b.last
  4128c4:	cbnz	x19, 4128fc <printf@plt+0x10b8c>
  4128c8:	cbz	w8, 4128fc <printf@plt+0x10b8c>
  4128cc:	ldr	w0, [x21]
  4128d0:	bl	401a50 <strerror@plt>
  4128d4:	mov	x1, x0
  4128d8:	mov	x0, sp
  4128dc:	bl	412990 <printf@plt+0x10c20>
  4128e0:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  4128e4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4128e8:	add	x2, x2, #0xa90
  4128ec:	add	x0, x0, #0xd3d
  4128f0:	mov	x1, sp
  4128f4:	mov	x3, x2
  4128f8:	bl	412c94 <printf@plt+0x10f24>
  4128fc:	ldr	x21, [x29, #24]
  412900:	cmp	x21, x20
  412904:	b.eq	412920 <printf@plt+0x10bb0>  // b.none
  412908:	ldrb	w8, [x21]
  41290c:	cbnz	w8, 412950 <printf@plt+0x10be0>
  412910:	b	412978 <printf@plt+0x10c08>
  412914:	bl	401bc0 <time@plt>
  412918:	mov	x19, x0
  41291c:	b	412978 <printf@plt+0x10c08>
  412920:	mov	x0, sp
  412924:	mov	x1, x21
  412928:	bl	412990 <printf@plt+0x10c20>
  41292c:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  412930:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  412934:	add	x2, x2, #0xa90
  412938:	add	x0, x0, #0xd5c
  41293c:	mov	x1, sp
  412940:	mov	x3, x2
  412944:	bl	412c94 <printf@plt+0x10f24>
  412948:	ldrb	w8, [x21]
  41294c:	cbz	w8, 412978 <printf@plt+0x10c08>
  412950:	mov	x0, sp
  412954:	mov	x1, x21
  412958:	bl	412990 <printf@plt+0x10c20>
  41295c:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  412960:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  412964:	add	x2, x2, #0xa90
  412968:	add	x0, x0, #0xd84
  41296c:	mov	x1, sp
  412970:	mov	x3, x2
  412974:	bl	412c94 <printf@plt+0x10f24>
  412978:	mov	x0, x19
  41297c:	ldp	x20, x19, [sp, #48]
  412980:	ldr	x21, [sp, #32]
  412984:	ldp	x29, x30, [sp, #16]
  412988:	add	sp, sp, #0x40
  41298c:	ret
  412990:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x41b4>
  412994:	mov	w8, #0x1                   	// #1
  412998:	add	x9, x9, #0xdc1
  41299c:	cmp	x1, #0x0
  4129a0:	str	w8, [x0]
  4129a4:	csel	x8, x9, x1, eq  // eq = none
  4129a8:	str	x8, [x0, #8]
  4129ac:	ret
  4129b0:	str	wzr, [x0]
  4129b4:	ret
  4129b8:	mov	w8, #0x3                   	// #3
  4129bc:	str	w8, [x0]
  4129c0:	str	w1, [x0, #8]
  4129c4:	ret
  4129c8:	mov	w8, #0x4                   	// #4
  4129cc:	str	w8, [x0]
  4129d0:	str	w1, [x0, #8]
  4129d4:	ret
  4129d8:	mov	w8, #0x2                   	// #2
  4129dc:	str	w8, [x0]
  4129e0:	strb	w1, [x0, #8]
  4129e4:	ret
  4129e8:	mov	w8, #0x2                   	// #2
  4129ec:	str	w8, [x0]
  4129f0:	strb	w1, [x0, #8]
  4129f4:	ret
  4129f8:	mov	w8, #0x5                   	// #5
  4129fc:	str	w8, [x0]
  412a00:	str	d0, [x0, #8]
  412a04:	ret
  412a08:	ldr	w8, [x0]
  412a0c:	cmp	w8, #0x0
  412a10:	cset	w0, eq  // eq = none
  412a14:	ret
  412a18:	stp	x29, x30, [sp, #-16]!
  412a1c:	mov	x29, sp
  412a20:	ldr	w8, [x0]
  412a24:	sub	w8, w8, #0x1
  412a28:	cmp	w8, #0x4
  412a2c:	b.hi	412aac <printf@plt+0x10d3c>  // b.pmore
  412a30:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x41b4>
  412a34:	add	x9, x9, #0xdad
  412a38:	adr	x10, 412a48 <printf@plt+0x10cd8>
  412a3c:	ldrb	w11, [x9, x8]
  412a40:	add	x10, x10, x11, lsl #2
  412a44:	br	x10
  412a48:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412a4c:	ldrb	w0, [x0, #8]
  412a50:	ldr	x1, [x8, #3736]
  412a54:	bl	4019a0 <putc@plt>
  412a58:	ldp	x29, x30, [sp], #16
  412a5c:	ret
  412a60:	ldr	x0, [x0, #8]
  412a64:	b	412a7c <printf@plt+0x10d0c>
  412a68:	ldr	w0, [x0, #8]
  412a6c:	bl	417138 <printf@plt+0x153c8>
  412a70:	b	412a7c <printf@plt+0x10d0c>
  412a74:	ldr	w0, [x0, #8]
  412a78:	bl	4171d4 <printf@plt+0x15464>
  412a7c:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412a80:	ldr	x1, [x8, #3736]
  412a84:	bl	401910 <fputs@plt>
  412a88:	ldp	x29, x30, [sp], #16
  412a8c:	ret
  412a90:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412a94:	ldr	x8, [x8, #3736]
  412a98:	ldr	d0, [x0, #8]
  412a9c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  412aa0:	add	x1, x1, #0xdc8
  412aa4:	mov	x0, x8
  412aa8:	bl	401970 <fprintf@plt>
  412aac:	ldp	x29, x30, [sp], #16
  412ab0:	ret
  412ab4:	stp	x29, x30, [sp, #-80]!
  412ab8:	stp	x26, x25, [sp, #16]
  412abc:	stp	x24, x23, [sp, #32]
  412ac0:	stp	x22, x21, [sp, #48]
  412ac4:	stp	x20, x19, [sp, #64]
  412ac8:	mov	x29, sp
  412acc:	adrp	x22, 41c000 <_ZdlPvm@@Base+0x41b4>
  412ad0:	cmp	x0, #0x0
  412ad4:	add	x22, x22, #0xdcb
  412ad8:	mov	x20, x2
  412adc:	mov	x21, x1
  412ae0:	mov	x23, x0
  412ae4:	cset	w0, ne  // ne = any
  412ae8:	mov	w1, #0x62                  	// #98
  412aec:	mov	x2, x22
  412af0:	mov	x19, x3
  412af4:	bl	40c2ec <printf@plt+0xa57c>
  412af8:	adrp	x24, 41c000 <_ZdlPvm@@Base+0x41b4>
  412afc:	add	x24, x24, #0xdb2
  412b00:	adrp	x25, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412b04:	b	412b2c <printf@plt+0x10dbc>
  412b08:	mov	x0, x19
  412b0c:	bl	412a08 <printf@plt+0x10c98>
  412b10:	cmp	w0, #0x0
  412b14:	cset	w0, eq  // eq = none
  412b18:	mov	w1, #0x74                  	// #116
  412b1c:	mov	x2, x22
  412b20:	bl	40c2ec <printf@plt+0xa57c>
  412b24:	mov	x0, x19
  412b28:	bl	412a18 <printf@plt+0x10ca8>
  412b2c:	mov	x26, x23
  412b30:	ldrb	w0, [x26], #1
  412b34:	cmp	w0, #0x25
  412b38:	b.eq	412b50 <printf@plt+0x10de0>  // b.none
  412b3c:	cbz	w0, 412be8 <printf@plt+0x10e78>
  412b40:	ldr	x1, [x25, #3736]
  412b44:	bl	4019a0 <putc@plt>
  412b48:	mov	x23, x26
  412b4c:	b	412b2c <printf@plt+0x10dbc>
  412b50:	ldrb	w8, [x23, #1]
  412b54:	add	x23, x23, #0x2
  412b58:	sub	w8, w8, #0x25
  412b5c:	cmp	w8, #0xe
  412b60:	b.hi	412b9c <printf@plt+0x10e2c>  // b.pmore
  412b64:	adr	x9, 412b08 <printf@plt+0x10d98>
  412b68:	ldrb	w10, [x24, x8]
  412b6c:	add	x9, x9, x10, lsl #2
  412b70:	br	x9
  412b74:	mov	x0, x21
  412b78:	bl	412a08 <printf@plt+0x10c98>
  412b7c:	cmp	w0, #0x0
  412b80:	cset	w0, eq  // eq = none
  412b84:	mov	w1, #0x6c                  	// #108
  412b88:	mov	x2, x22
  412b8c:	bl	40c2ec <printf@plt+0xa57c>
  412b90:	mov	x0, x21
  412b94:	bl	412a18 <printf@plt+0x10ca8>
  412b98:	b	412b2c <printf@plt+0x10dbc>
  412b9c:	mov	w1, #0x78                  	// #120
  412ba0:	mov	w0, wzr
  412ba4:	mov	x2, x22
  412ba8:	bl	40c2ec <printf@plt+0xa57c>
  412bac:	b	412b2c <printf@plt+0x10dbc>
  412bb0:	mov	x0, x20
  412bb4:	bl	412a08 <printf@plt+0x10c98>
  412bb8:	cmp	w0, #0x0
  412bbc:	cset	w0, eq  // eq = none
  412bc0:	mov	w1, #0x70                  	// #112
  412bc4:	mov	x2, x22
  412bc8:	bl	40c2ec <printf@plt+0xa57c>
  412bcc:	mov	x0, x20
  412bd0:	bl	412a18 <printf@plt+0x10ca8>
  412bd4:	b	412b2c <printf@plt+0x10dbc>
  412bd8:	ldr	x1, [x25, #3736]
  412bdc:	mov	w0, #0x25                  	// #37
  412be0:	bl	401b50 <fputc@plt>
  412be4:	b	412b2c <printf@plt+0x10dbc>
  412be8:	ldp	x20, x19, [sp, #64]
  412bec:	ldp	x22, x21, [sp, #48]
  412bf0:	ldp	x24, x23, [sp, #32]
  412bf4:	ldp	x26, x25, [sp, #16]
  412bf8:	ldp	x29, x30, [sp], #80
  412bfc:	ret
  412c00:	stp	x29, x30, [sp, #-16]!
  412c04:	mov	x29, sp
  412c08:	mov	x4, x3
  412c0c:	mov	x3, x2
  412c10:	mov	x2, x1
  412c14:	mov	x1, x0
  412c18:	mov	w0, #0x1                   	// #1
  412c1c:	bl	412c28 <printf@plt+0x10eb8>
  412c20:	ldp	x29, x30, [sp], #16
  412c24:	ret
  412c28:	stp	x29, x30, [sp, #-16]!
  412c2c:	mov	x29, sp
  412c30:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  412c34:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x1168>
  412c38:	adrp	x10, 437000 <stderr@@GLIBC_2.17+0x1168>
  412c3c:	ldr	x8, [x8, #3864]
  412c40:	mov	x7, x4
  412c44:	mov	x5, x2
  412c48:	mov	x4, x1
  412c4c:	ldr	x1, [x9, #3872]
  412c50:	ldr	w2, [x10, #3880]
  412c54:	mov	x6, x3
  412c58:	mov	w3, w0
  412c5c:	mov	x0, x8
  412c60:	bl	412cec <printf@plt+0x10f7c>
  412c64:	ldp	x29, x30, [sp], #16
  412c68:	ret
  412c6c:	stp	x29, x30, [sp, #-16]!
  412c70:	mov	x29, sp
  412c74:	mov	x4, x3
  412c78:	mov	x3, x2
  412c7c:	mov	x2, x1
  412c80:	mov	x1, x0
  412c84:	mov	w0, wzr
  412c88:	bl	412c28 <printf@plt+0x10eb8>
  412c8c:	ldp	x29, x30, [sp], #16
  412c90:	ret
  412c94:	stp	x29, x30, [sp, #-16]!
  412c98:	mov	x29, sp
  412c9c:	mov	x4, x3
  412ca0:	mov	x3, x2
  412ca4:	mov	x2, x1
  412ca8:	mov	x1, x0
  412cac:	mov	w0, #0x2                   	// #2
  412cb0:	bl	412c28 <printf@plt+0x10eb8>
  412cb4:	ldp	x29, x30, [sp], #16
  412cb8:	ret
  412cbc:	stp	x29, x30, [sp, #-16]!
  412cc0:	mov	x29, sp
  412cc4:	mov	x7, x5
  412cc8:	mov	x6, x4
  412ccc:	mov	x5, x3
  412cd0:	mov	x4, x2
  412cd4:	mov	w2, w1
  412cd8:	mov	w3, #0x1                   	// #1
  412cdc:	mov	x1, xzr
  412ce0:	bl	412cec <printf@plt+0x10f7c>
  412ce4:	ldp	x29, x30, [sp], #16
  412ce8:	ret
  412cec:	stp	x29, x30, [sp, #-96]!
  412cf0:	str	x27, [sp, #16]
  412cf4:	stp	x26, x25, [sp, #32]
  412cf8:	stp	x24, x23, [sp, #48]
  412cfc:	stp	x22, x21, [sp, #64]
  412d00:	stp	x20, x19, [sp, #80]
  412d04:	mov	x29, sp
  412d08:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  412d0c:	mov	w24, w2
  412d10:	ldr	x2, [x8, #4000]
  412d14:	mov	x20, x7
  412d18:	mov	x21, x6
  412d1c:	mov	x22, x5
  412d20:	mov	x23, x4
  412d24:	mov	w19, w3
  412d28:	mov	x25, x1
  412d2c:	mov	x26, x0
  412d30:	adrp	x27, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412d34:	cbnz	x2, 412d44 <printf@plt+0x10fd4>
  412d38:	mov	w8, wzr
  412d3c:	cbnz	x26, 412d5c <printf@plt+0x10fec>
  412d40:	b	412db8 <printf@plt+0x11048>
  412d44:	ldr	x0, [x27, #3736]
  412d48:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  412d4c:	add	x1, x1, #0xde8
  412d50:	bl	401970 <fprintf@plt>
  412d54:	mov	w8, #0x1                   	// #1
  412d58:	cbz	x26, 412db8 <printf@plt+0x11048>
  412d5c:	tbnz	w24, #31, 412db8 <printf@plt+0x11048>
  412d60:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  412d64:	add	x1, x1, #0xa20
  412d68:	mov	x0, x26
  412d6c:	bl	401c10 <strcmp@plt>
  412d70:	mov	w8, w0
  412d74:	ldr	x0, [x27, #3736]
  412d78:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x31b4>
  412d7c:	add	x9, x9, #0x321
  412d80:	cmp	w8, #0x0
  412d84:	csel	x2, x9, x26, eq  // eq = none
  412d88:	cbnz	x25, 412da0 <printf@plt+0x11030>
  412d8c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  412d90:	add	x1, x1, #0xdf8
  412d94:	mov	w3, w24
  412d98:	bl	401970 <fprintf@plt>
  412d9c:	b	412db4 <printf@plt+0x11044>
  412da0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  412da4:	add	x1, x1, #0xdec
  412da8:	mov	x3, x25
  412dac:	mov	w4, w24
  412db0:	bl	401970 <fprintf@plt>
  412db4:	mov	w8, #0x1                   	// #1
  412db8:	cbz	w8, 412dc8 <printf@plt+0x11058>
  412dbc:	ldr	x1, [x27, #3736]
  412dc0:	mov	w0, #0x20                  	// #32
  412dc4:	bl	401b50 <fputc@plt>
  412dc8:	cbz	w19, 412de8 <printf@plt+0x11078>
  412dcc:	cmp	w19, #0x2
  412dd0:	b.ne	412e0c <printf@plt+0x1109c>  // b.any
  412dd4:	ldr	x3, [x27, #3736]
  412dd8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  412ddc:	add	x0, x0, #0xdff
  412de0:	mov	w1, #0xc                   	// #12
  412de4:	b	412df8 <printf@plt+0x11088>
  412de8:	ldr	x3, [x27, #3736]
  412dec:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  412df0:	add	x0, x0, #0xe0c
  412df4:	mov	w1, #0x8                   	// #8
  412df8:	mov	w2, #0x1                   	// #1
  412dfc:	bl	401cd0 <fwrite@plt>
  412e00:	ldr	x1, [x27, #3736]
  412e04:	mov	w0, #0x20                  	// #32
  412e08:	bl	401b50 <fputc@plt>
  412e0c:	mov	x0, x23
  412e10:	mov	x1, x22
  412e14:	mov	x2, x21
  412e18:	mov	x3, x20
  412e1c:	bl	412ab4 <printf@plt+0x10d44>
  412e20:	ldr	x1, [x27, #3736]
  412e24:	mov	w0, #0xa                   	// #10
  412e28:	bl	401b50 <fputc@plt>
  412e2c:	ldr	x0, [x27, #3736]
  412e30:	bl	401b90 <fflush@plt>
  412e34:	cmp	w19, #0x2
  412e38:	b.ne	412e40 <printf@plt+0x110d0>  // b.any
  412e3c:	bl	412ebc <printf@plt+0x1114c>
  412e40:	ldp	x20, x19, [sp, #80]
  412e44:	ldp	x22, x21, [sp, #64]
  412e48:	ldp	x24, x23, [sp, #48]
  412e4c:	ldp	x26, x25, [sp, #32]
  412e50:	ldr	x27, [sp, #16]
  412e54:	ldp	x29, x30, [sp], #96
  412e58:	ret
  412e5c:	stp	x29, x30, [sp, #-16]!
  412e60:	mov	x29, sp
  412e64:	mov	x7, x5
  412e68:	mov	x6, x4
  412e6c:	mov	x5, x3
  412e70:	mov	x4, x2
  412e74:	mov	w2, w1
  412e78:	mov	x1, xzr
  412e7c:	mov	w3, wzr
  412e80:	bl	412cec <printf@plt+0x10f7c>
  412e84:	ldp	x29, x30, [sp], #16
  412e88:	ret
  412e8c:	stp	x29, x30, [sp, #-16]!
  412e90:	mov	x29, sp
  412e94:	mov	x7, x5
  412e98:	mov	x6, x4
  412e9c:	mov	x5, x3
  412ea0:	mov	x4, x2
  412ea4:	mov	w2, w1
  412ea8:	mov	w3, #0x2                   	// #2
  412eac:	mov	x1, xzr
  412eb0:	bl	412cec <printf@plt+0x10f7c>
  412eb4:	ldp	x29, x30, [sp], #16
  412eb8:	ret
  412ebc:	stp	x29, x30, [sp, #-16]!
  412ec0:	mov	w0, #0x3                   	// #3
  412ec4:	mov	x29, sp
  412ec8:	bl	401cc0 <exit@plt>
  412ecc:	mov	w8, #0x1                   	// #1
  412ed0:	stp	x1, x2, [x0]
  412ed4:	stp	xzr, x8, [x0, #16]
  412ed8:	str	xzr, [x0, #32]
  412edc:	ret
  412ee0:	stp	x29, x30, [sp, #-32]!
  412ee4:	str	x19, [sp, #16]
  412ee8:	mov	x29, sp
  412eec:	mov	x19, x0
  412ef0:	ldr	x0, [x0, #32]
  412ef4:	cbz	x0, 412efc <printf@plt+0x1118c>
  412ef8:	bl	401bd0 <_ZdaPv@plt>
  412efc:	ldr	x0, [x19, #8]
  412f00:	bl	401a00 <free@plt>
  412f04:	ldr	x0, [x19]
  412f08:	cbz	x0, 412f10 <printf@plt+0x111a0>
  412f0c:	bl	4019c0 <fclose@plt>
  412f10:	ldr	x19, [sp, #16]
  412f14:	ldp	x29, x30, [sp], #32
  412f18:	ret
  412f1c:	sub	sp, sp, #0x70
  412f20:	stp	x29, x30, [sp, #16]
  412f24:	str	x27, [sp, #32]
  412f28:	stp	x26, x25, [sp, #48]
  412f2c:	stp	x24, x23, [sp, #64]
  412f30:	stp	x22, x21, [sp, #80]
  412f34:	stp	x20, x19, [sp, #96]
  412f38:	add	x29, sp, #0x10
  412f3c:	ldr	x8, [x0]
  412f40:	cbz	x8, 41309c <printf@plt+0x1132c>
  412f44:	ldr	x8, [x0, #32]
  412f48:	mov	x19, x0
  412f4c:	cbnz	x8, 412f64 <printf@plt+0x111f4>
  412f50:	mov	w0, #0x80                  	// #128
  412f54:	mov	w20, #0x80                  	// #128
  412f58:	bl	401900 <_Znam@plt>
  412f5c:	str	x0, [x19, #32]
  412f60:	str	w20, [x19, #20]
  412f64:	adrp	x20, 438000 <stderr@@GLIBC_2.17+0x2168>
  412f68:	adrp	x21, 41c000 <_ZdlPvm@@Base+0x41b4>
  412f6c:	adrp	x22, 438000 <stderr@@GLIBC_2.17+0x2168>
  412f70:	mov	w23, wzr
  412f74:	add	x20, x20, #0x488
  412f78:	add	x21, x21, #0xf30
  412f7c:	add	x22, x22, #0xa90
  412f80:	ldr	x0, [x19]
  412f84:	bl	401b00 <getc@plt>
  412f88:	cmn	w0, #0x1
  412f8c:	b.eq	412fc4 <printf@plt+0x11254>  // b.none
  412f90:	mov	w24, w0
  412f94:	bl	415e08 <printf@plt+0x14098>
  412f98:	cbz	w0, 412fcc <printf@plt+0x1125c>
  412f9c:	mov	x0, sp
  412fa0:	mov	w1, w24
  412fa4:	bl	4129b8 <printf@plt+0x10c48>
  412fa8:	mov	x2, sp
  412fac:	mov	x0, x19
  412fb0:	mov	x1, x21
  412fb4:	mov	x3, x22
  412fb8:	mov	x4, x22
  412fbc:	bl	4130c4 <printf@plt+0x11354>
  412fc0:	b	413030 <printf@plt+0x112c0>
  412fc4:	mov	w8, wzr
  412fc8:	b	413034 <printf@plt+0x112c4>
  412fcc:	ldrsw	x26, [x19, #20]
  412fd0:	add	w27, w23, #0x1
  412fd4:	cmp	w27, w26
  412fd8:	b.lt	413010 <printf@plt+0x112a0>  // b.tstop
  412fdc:	ldr	x25, [x19, #32]
  412fe0:	lsl	x0, x26, #1
  412fe4:	bl	401900 <_Znam@plt>
  412fe8:	mov	x1, x25
  412fec:	mov	x2, x26
  412ff0:	str	x0, [x19, #32]
  412ff4:	bl	401920 <memcpy@plt>
  412ff8:	cbz	x25, 413004 <printf@plt+0x11294>
  412ffc:	mov	x0, x25
  413000:	bl	401bd0 <_ZdaPv@plt>
  413004:	ldr	w8, [x19, #20]
  413008:	lsl	w8, w8, #1
  41300c:	str	w8, [x19, #20]
  413010:	ldr	x8, [x19, #32]
  413014:	cmp	w24, #0xa
  413018:	strb	w24, [x8, w23, sxtw]
  41301c:	b.ne	41302c <printf@plt+0x112bc>  // b.any
  413020:	mov	w8, wzr
  413024:	mov	w23, w27
  413028:	b	413034 <printf@plt+0x112c4>
  41302c:	mov	w23, w27
  413030:	mov	w8, #0x1                   	// #1
  413034:	tbnz	w8, #0, 412f80 <printf@plt+0x11210>
  413038:	cbz	w23, 41308c <printf@plt+0x1131c>
  41303c:	ldr	x8, [x19, #32]
  413040:	strb	wzr, [x8, w23, sxtw]
  413044:	ldr	w8, [x19, #16]
  413048:	ldr	x23, [x19, #32]
  41304c:	add	w8, w8, #0x1
  413050:	str	w8, [x19, #16]
  413054:	ldrb	w1, [x23], #1
  413058:	mov	x0, x20
  41305c:	bl	412554 <printf@plt+0x107e4>
  413060:	cbnz	w0, 413054 <printf@plt+0x112e4>
  413064:	ldurb	w8, [x23, #-1]
  413068:	cbz	w8, 413080 <printf@plt+0x11310>
  41306c:	cmp	w8, #0x23
  413070:	mov	w23, #0x1                   	// #1
  413074:	b.ne	413084 <printf@plt+0x11314>  // b.any
  413078:	ldr	w8, [x19, #24]
  41307c:	cbz	w8, 413084 <printf@plt+0x11314>
  413080:	mov	w23, wzr
  413084:	cbnz	w23, 413094 <printf@plt+0x11324>
  413088:	b	412f80 <printf@plt+0x11210>
  41308c:	mov	w23, #0x2                   	// #2
  413090:	cbz	w23, 412f80 <printf@plt+0x11210>
  413094:	cmp	w23, #0x1
  413098:	b.eq	4130a0 <printf@plt+0x11330>  // b.none
  41309c:	mov	w23, wzr
  4130a0:	mov	w0, w23
  4130a4:	ldp	x20, x19, [sp, #96]
  4130a8:	ldp	x22, x21, [sp, #80]
  4130ac:	ldp	x24, x23, [sp, #64]
  4130b0:	ldp	x26, x25, [sp, #48]
  4130b4:	ldr	x27, [sp, #32]
  4130b8:	ldp	x29, x30, [sp, #16]
  4130bc:	add	sp, sp, #0x70
  4130c0:	ret
  4130c4:	stp	x29, x30, [sp, #-16]!
  4130c8:	mov	x29, sp
  4130cc:	ldr	w8, [x0, #28]
  4130d0:	cbz	w8, 4130dc <printf@plt+0x1136c>
  4130d4:	ldp	x29, x30, [sp], #16
  4130d8:	ret
  4130dc:	ldr	x8, [x0, #8]
  4130e0:	mov	x5, x4
  4130e4:	mov	x4, x3
  4130e8:	mov	x3, x2
  4130ec:	mov	x2, x1
  4130f0:	ldr	w1, [x0, #16]
  4130f4:	mov	x0, x8
  4130f8:	bl	412cbc <printf@plt+0x10f4c>
  4130fc:	ldp	x29, x30, [sp], #16
  413100:	ret
  413104:	sub	sp, sp, #0x30
  413108:	stp	x29, x30, [sp, #16]
  41310c:	stp	x20, x19, [sp, #32]
  413110:	add	x29, sp, #0x10
  413114:	bl	417bf0 <printf@plt+0x15e80>
  413118:	cbz	x0, 41324c <printf@plt+0x114dc>
  41311c:	ldrb	w8, [x0]
  413120:	mov	x20, x0
  413124:	cmp	w8, #0x63
  413128:	b.ne	4131c4 <printf@plt+0x11454>  // b.any
  41312c:	ldrb	w8, [x20, #1]
  413130:	cmp	w8, #0x68
  413134:	b.ne	4131c4 <printf@plt+0x11454>  // b.any
  413138:	ldrb	w8, [x20, #2]
  41313c:	cmp	w8, #0x61
  413140:	b.ne	4131c4 <printf@plt+0x11454>  // b.any
  413144:	ldrb	w8, [x20, #3]
  413148:	cmp	w8, #0x72
  41314c:	b.ne	4131c4 <printf@plt+0x11454>  // b.any
  413150:	ldrb	w9, [x20, #4]
  413154:	sub	w19, w9, #0x30
  413158:	cmp	w19, #0x9
  41315c:	b.hi	4131c4 <printf@plt+0x11454>  // b.pmore
  413160:	ldrb	w8, [x20, #5]
  413164:	cbz	w8, 4131c0 <printf@plt+0x11450>
  413168:	cmp	w9, #0x31
  41316c:	b.cc	4131bc <printf@plt+0x1144c>  // b.lo, b.ul, b.last
  413170:	sub	w9, w8, #0x30
  413174:	and	w9, w9, #0xff
  413178:	cmp	w9, #0x9
  41317c:	b.hi	4131bc <printf@plt+0x1144c>  // b.pmore
  413180:	ldrb	w9, [x20, #6]
  413184:	mov	w10, #0xa                   	// #10
  413188:	madd	w8, w19, w10, w8
  41318c:	sub	w19, w8, #0x30
  413190:	cbz	w9, 413264 <printf@plt+0x114f4>
  413194:	sub	w8, w9, #0x30
  413198:	cmp	w8, #0x9
  41319c:	b.hi	4131bc <printf@plt+0x1144c>  // b.pmore
  4131a0:	mov	w8, #0xa                   	// #10
  4131a4:	madd	w8, w19, w8, w9
  4131a8:	sub	w19, w8, #0x30
  4131ac:	cmp	w19, #0x7f
  4131b0:	b.gt	4131bc <printf@plt+0x1144c>
  4131b4:	ldrb	w8, [x20, #7]
  4131b8:	cbz	w8, 4131c0 <printf@plt+0x11450>
  4131bc:	mov	w8, #0x1                   	// #1
  4131c0:	cbz	w8, 413250 <printf@plt+0x114e0>
  4131c4:	mov	x0, x20
  4131c8:	bl	419b9c <_ZdlPvm@@Base+0x1d50>
  4131cc:	cbz	x0, 4131e8 <printf@plt+0x11478>
  4131d0:	add	x0, x20, #0x1
  4131d4:	add	x1, sp, #0x8
  4131d8:	mov	w2, #0x10                  	// #16
  4131dc:	bl	4019f0 <strtol@plt>
  4131e0:	mov	x19, x0
  4131e4:	b	413250 <printf@plt+0x114e0>
  4131e8:	mov	w8, #0x5c                  	// #92
  4131ec:	strb	wzr, [sp, #6]
  4131f0:	strh	w8, [sp, #4]
  4131f4:	ldrb	w8, [x20, #1]
  4131f8:	cbnz	w8, 413208 <printf@plt+0x11498>
  4131fc:	ldrb	w8, [x20]
  413200:	add	x20, sp, #0x4
  413204:	strb	w8, [sp, #5]
  413208:	mov	x0, x20
  41320c:	bl	417110 <printf@plt+0x153a0>
  413210:	cbz	x0, 413224 <printf@plt+0x114b4>
  413214:	mov	w1, #0x5f                  	// #95
  413218:	mov	x20, x0
  41321c:	bl	401a20 <strchr@plt>
  413220:	cbz	x0, 413230 <printf@plt+0x114c0>
  413224:	mov	w8, #0x1                   	// #1
  413228:	cbnz	w8, 41324c <printf@plt+0x114dc>
  41322c:	b	413250 <printf@plt+0x114e0>
  413230:	add	x1, sp, #0x8
  413234:	mov	w2, #0x10                  	// #16
  413238:	mov	x0, x20
  41323c:	bl	4019f0 <strtol@plt>
  413240:	mov	x19, x0
  413244:	mov	w8, wzr
  413248:	cbz	w8, 413250 <printf@plt+0x114e0>
  41324c:	mov	w19, #0xffffffff            	// #-1
  413250:	mov	w0, w19
  413254:	ldp	x20, x19, [sp, #32]
  413258:	ldp	x29, x30, [sp, #16]
  41325c:	add	sp, sp, #0x30
  413260:	ret
  413264:	mov	w8, wzr
  413268:	cbnz	w8, 4131c4 <printf@plt+0x11454>
  41326c:	b	413250 <printf@plt+0x114e0>
  413270:	stp	x29, x30, [sp, #-32]!
  413274:	stp	x20, x19, [sp, #16]
  413278:	mov	x29, sp
  41327c:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x41b4>
  413280:	add	x8, x8, #0xe60
  413284:	mov	x20, x0
  413288:	str	wzr, [x0, #8]
  41328c:	str	xzr, [x0, #64]
  413290:	str	wzr, [x0, #72]
  413294:	stp	xzr, xzr, [x0, #16]
  413298:	stp	xzr, xzr, [x0, #88]
  41329c:	str	x8, [x0]
  4132a0:	str	xzr, [x0, #80]
  4132a4:	mov	x0, x1
  4132a8:	mov	x19, x1
  4132ac:	bl	401960 <strlen@plt>
  4132b0:	add	x0, x0, #0x1
  4132b4:	bl	401900 <_Znam@plt>
  4132b8:	mov	x1, x19
  4132bc:	str	x0, [x20, #32]
  4132c0:	bl	401a60 <strcpy@plt>
  4132c4:	stp	xzr, xzr, [x20, #40]
  4132c8:	str	wzr, [x20, #56]
  4132cc:	ldp	x20, x19, [sp, #16]
  4132d0:	ldp	x29, x30, [sp], #32
  4132d4:	ret
  4132d8:	stp	x29, x30, [sp, #-48]!
  4132dc:	stp	x20, x19, [sp, #32]
  4132e0:	ldr	w8, [x0, #88]
  4132e4:	mov	x19, x0
  4132e8:	ldr	x0, [x0, #80]
  4132ec:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x41b4>
  4132f0:	add	x9, x9, #0xe60
  4132f4:	cmp	w8, #0x1
  4132f8:	str	x21, [sp, #16]
  4132fc:	mov	x29, sp
  413300:	str	x9, [x19]
  413304:	b.lt	41333c <printf@plt+0x115cc>  // b.tstop
  413308:	mov	x20, xzr
  41330c:	mov	w21, #0x20                  	// #32
  413310:	b	41332c <printf@plt+0x115bc>
  413314:	ldrsw	x8, [x19, #88]
  413318:	ldr	x0, [x19, #80]
  41331c:	add	x20, x20, #0x1
  413320:	add	x21, x21, #0x28
  413324:	cmp	x20, x8
  413328:	b.ge	41333c <printf@plt+0x115cc>  // b.tcont
  41332c:	ldr	x0, [x0, x21]
  413330:	cbz	x0, 413314 <printf@plt+0x115a4>
  413334:	bl	401bd0 <_ZdaPv@plt>
  413338:	b	413314 <printf@plt+0x115a4>
  41333c:	cbz	x0, 413344 <printf@plt+0x115d4>
  413340:	bl	401bd0 <_ZdaPv@plt>
  413344:	ldr	x0, [x19, #64]
  413348:	cbz	x0, 413350 <printf@plt+0x115e0>
  41334c:	bl	401bd0 <_ZdaPv@plt>
  413350:	ldr	x8, [x19, #16]
  413354:	cbz	x8, 413398 <printf@plt+0x11628>
  413358:	ldr	x0, [x19, #16]
  41335c:	mov	x20, xzr
  413360:	b	413374 <printf@plt+0x11604>
  413364:	ldr	x0, [x19, #16]
  413368:	add	x20, x20, #0x1
  41336c:	cmp	x20, #0x1f7
  413370:	b.eq	413390 <printf@plt+0x11620>  // b.none
  413374:	ldr	x0, [x0, x20, lsl #3]
  413378:	cbz	x0, 413364 <printf@plt+0x115f4>
  41337c:	ldr	x21, [x0, #24]
  413380:	bl	417e34 <_ZdlPv@@Base>
  413384:	mov	x0, x21
  413388:	cbnz	x21, 41337c <printf@plt+0x1160c>
  41338c:	b	413364 <printf@plt+0x115f4>
  413390:	cbz	x0, 413398 <printf@plt+0x11628>
  413394:	bl	401bd0 <_ZdaPv@plt>
  413398:	ldr	x0, [x19, #32]
  41339c:	cbz	x0, 4133a4 <printf@plt+0x11634>
  4133a0:	bl	401bd0 <_ZdaPv@plt>
  4133a4:	ldr	x0, [x19, #40]
  4133a8:	cbz	x0, 4133cc <printf@plt+0x1165c>
  4133ac:	bl	401bd0 <_ZdaPv@plt>
  4133b0:	b	4133cc <printf@plt+0x1165c>
  4133b4:	ldr	x8, [x20]
  4133b8:	mov	x0, x20
  4133bc:	str	x8, [x19, #96]
  4133c0:	bl	4136bc <printf@plt+0x1194c>
  4133c4:	mov	x0, x20
  4133c8:	bl	417e34 <_ZdlPv@@Base>
  4133cc:	ldr	x20, [x19, #96]
  4133d0:	cbnz	x20, 4133b4 <printf@plt+0x11644>
  4133d4:	ldp	x20, x19, [sp, #32]
  4133d8:	ldr	x21, [sp, #16]
  4133dc:	ldp	x29, x30, [sp], #48
  4133e0:	ret
  4133e4:	stp	x29, x30, [sp, #-32]!
  4133e8:	str	x19, [sp, #16]
  4133ec:	mov	x29, sp
  4133f0:	mov	x19, x0
  4133f4:	bl	4132d8 <printf@plt+0x11568>
  4133f8:	mov	x0, x19
  4133fc:	bl	417e34 <_ZdlPv@@Base>
  413400:	ldr	x19, [sp, #16]
  413404:	ldp	x29, x30, [sp], #32
  413408:	ret
  41340c:	stp	x29, x30, [sp, #-32]!
  413410:	str	x19, [sp, #16]
  413414:	mov	x29, sp
  413418:	and	w8, w1, #0xff
  41341c:	sub	w8, w8, #0x50
  413420:	cmp	w8, #0x20
  413424:	mov	x19, x0
  413428:	b.hi	413458 <printf@plt+0x116e8>  // b.pmore
  41342c:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x41b4>
  413430:	add	x9, x9, #0xe28
  413434:	adr	x10, 413448 <printf@plt+0x116d8>
  413438:	ldrb	w11, [x9, x8]
  41343c:	add	x10, x10, x11, lsl #2
  413440:	fmov	d0, #1.000000000000000000e+00
  413444:	br	x10
  413448:	fmov	d0, #6.000000000000000000e+00
  41344c:	fcmp	d0, #0.0
  413450:	b.ne	41348c <printf@plt+0x1171c>  // b.any
  413454:	b	4134b0 <printf@plt+0x11740>
  413458:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  41345c:	add	x2, x2, #0xf52
  413460:	mov	w1, #0x11f                 	// #287
  413464:	mov	w0, wzr
  413468:	bl	40c2ec <printf@plt+0xa57c>
  41346c:	fmov	d0, xzr
  413470:	fcmp	d0, #0.0
  413474:	b.ne	41348c <printf@plt+0x1171c>  // b.any
  413478:	b	4134b0 <printf@plt+0x11740>
  41347c:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x41b4>
  413480:	ldr	d0, [x8, #3608]
  413484:	fcmp	d0, #0.0
  413488:	b.eq	4134b0 <printf@plt+0x11740>  // b.none
  41348c:	ldr	d1, [x19]
  413490:	mov	w0, #0x1                   	// #1
  413494:	fdiv	d0, d1, d0
  413498:	str	d0, [x19]
  41349c:	b	4134b4 <printf@plt+0x11744>
  4134a0:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  4134a4:	fmov	d0, x8
  4134a8:	fcmp	d0, #0.0
  4134ac:	b.ne	41348c <printf@plt+0x1171c>  // b.any
  4134b0:	mov	w0, wzr
  4134b4:	ldr	x19, [sp, #16]
  4134b8:	ldp	x29, x30, [sp], #32
  4134bc:	ret
  4134c0:	str	d8, [sp, #-48]!
  4134c4:	stp	x29, x30, [sp, #16]
  4134c8:	stp	x20, x19, [sp, #32]
  4134cc:	mov	x29, sp
  4134d0:	mov	w19, w3
  4134d4:	mov	x20, x0
  4134d8:	bl	41352c <printf@plt+0x117bc>
  4134dc:	ldr	d0, [x20, #48]
  4134e0:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x41b4>
  4134e4:	ldr	d1, [x8, #3616]
  4134e8:	scvtf	d2, w19
  4134ec:	mov	x8, #0x800000000000        	// #140737488355328
  4134f0:	fadd	d0, d0, d2
  4134f4:	movk	x8, #0x4066, lsl #48
  4134f8:	fmul	d0, d0, d1
  4134fc:	fmov	d1, x8
  413500:	fdiv	d0, d0, d1
  413504:	scvtf	d8, w0
  413508:	bl	401cb0 <tan@plt>
  41350c:	ldp	x20, x19, [sp, #32]
  413510:	ldp	x29, x30, [sp, #16]
  413514:	fmul	d0, d0, d8
  413518:	fmov	d1, #5.000000000000000000e-01
  41351c:	fadd	d0, d0, d1
  413520:	fcvtzs	w0, d0
  413524:	ldr	d8, [sp], #48
  413528:	ret
  41352c:	stp	x29, x30, [sp, #-48]!
  413530:	str	x21, [sp, #16]
  413534:	stp	x20, x19, [sp, #32]
  413538:	mov	x29, sp
  41353c:	mov	x20, x0
  413540:	mov	x0, x1
  413544:	mov	w19, w2
  413548:	bl	415e2c <printf@plt+0x140bc>
  41354c:	mvn	w8, w0
  413550:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  413554:	mov	w21, w0
  413558:	lsr	w0, w8, #31
  41355c:	add	x2, x2, #0xf52
  413560:	mov	w1, #0x190                 	// #400
  413564:	bl	40c2ec <printf@plt+0xa57c>
  413568:	ldr	w8, [x20, #72]
  41356c:	cmp	w21, w8
  413570:	b.ge	4135a0 <printf@plt+0x11830>  // b.tcont
  413574:	ldr	x8, [x20, #64]
  413578:	ldrsw	x8, [x8, w21, sxtw #2]
  41357c:	tbnz	w8, #31, 4135a0 <printf@plt+0x11830>
  413580:	ldr	x9, [x20, #80]
  413584:	mov	w10, #0x28                  	// #40
  413588:	mov	x0, x20
  41358c:	mov	w2, w19
  413590:	madd	x8, x8, x10, x9
  413594:	ldr	w1, [x8, #12]
  413598:	bl	415e3c <printf@plt+0x140cc>
  41359c:	b	4135b0 <printf@plt+0x11840>
  4135a0:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  4135a4:	ldr	w8, [x8, #2792]
  4135a8:	cbz	w8, 4135c0 <printf@plt+0x11850>
  4135ac:	mov	w0, wzr
  4135b0:	ldp	x20, x19, [sp, #32]
  4135b4:	ldr	x21, [sp, #16]
  4135b8:	ldp	x29, x30, [sp], #48
  4135bc:	ret
  4135c0:	bl	401c70 <abort@plt>
  4135c4:	stp	x29, x30, [sp, #-48]!
  4135c8:	str	x21, [sp, #16]
  4135cc:	stp	x20, x19, [sp, #32]
  4135d0:	mov	x29, sp
  4135d4:	mov	x20, x0
  4135d8:	mov	x0, x1
  4135dc:	mov	x19, x1
  4135e0:	bl	415e2c <printf@plt+0x140bc>
  4135e4:	mvn	w8, w0
  4135e8:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  4135ec:	mov	w21, w0
  4135f0:	lsr	w0, w8, #31
  4135f4:	add	x2, x2, #0xf52
  4135f8:	mov	w1, #0x132                 	// #306
  4135fc:	bl	40c2ec <printf@plt+0xa57c>
  413600:	ldr	w8, [x20, #72]
  413604:	cmp	w21, w8
  413608:	b.ge	413618 <printf@plt+0x118a8>  // b.tcont
  41360c:	ldr	x8, [x20, #64]
  413610:	ldr	w8, [x8, w21, sxtw #2]
  413614:	tbz	w8, #31, 41363c <printf@plt+0x118cc>
  413618:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  41361c:	ldr	w8, [x8, #2792]
  413620:	cbz	w8, 413644 <printf@plt+0x118d4>
  413624:	mov	x0, x19
  413628:	bl	413104 <printf@plt+0x11394>
  41362c:	tbz	w0, #31, 41363c <printf@plt+0x118cc>
  413630:	mov	x0, x19
  413634:	bl	415e34 <printf@plt+0x140c4>
  413638:	tbnz	w0, #31, 413644 <printf@plt+0x118d4>
  41363c:	mov	w0, #0x1                   	// #1
  413640:	b	413648 <printf@plt+0x118d8>
  413644:	mov	w0, wzr
  413648:	ldp	x20, x19, [sp, #32]
  41364c:	ldr	x21, [sp, #16]
  413650:	ldp	x29, x30, [sp], #48
  413654:	ret
  413658:	ldr	w0, [x0, #28]
  41365c:	ret
  413660:	stp	x29, x30, [sp, #-32]!
  413664:	stp	x20, x19, [sp, #16]
  413668:	mov	x29, sp
  41366c:	mov	w19, w2
  413670:	sxtw	x8, w19
  413674:	sbfiz	x9, x19, #2, #32
  413678:	cmp	xzr, x8, lsr #62
  41367c:	mov	x20, x0
  413680:	str	x3, [x0]
  413684:	str	w1, [x0, #8]
  413688:	csinv	x0, x9, xzr, eq  // eq = none
  41368c:	bl	401900 <_Znam@plt>
  413690:	cmp	w19, #0x1
  413694:	str	x0, [x20, #16]
  413698:	b.lt	4136b0 <printf@plt+0x11940>  // b.tstop
  41369c:	ldr	x0, [x20, #16]
  4136a0:	mov	w8, w19
  4136a4:	lsl	x2, x8, #2
  4136a8:	mov	w1, #0xff                  	// #255
  4136ac:	bl	401a10 <memset@plt>
  4136b0:	ldp	x20, x19, [sp, #16]
  4136b4:	ldp	x29, x30, [sp], #32
  4136b8:	ret
  4136bc:	stp	x29, x30, [sp, #-16]!
  4136c0:	ldr	x0, [x0, #16]
  4136c4:	mov	x29, sp
  4136c8:	cbz	x0, 4136d0 <printf@plt+0x11960>
  4136cc:	bl	401bd0 <_ZdaPv@plt>
  4136d0:	ldp	x29, x30, [sp], #16
  4136d4:	ret
  4136d8:	stp	x29, x30, [sp, #-80]!
  4136dc:	str	x25, [sp, #16]
  4136e0:	stp	x24, x23, [sp, #32]
  4136e4:	stp	x22, x21, [sp, #48]
  4136e8:	stp	x20, x19, [sp, #64]
  4136ec:	mov	x29, sp
  4136f0:	mov	x20, x0
  4136f4:	mov	x0, x1
  4136f8:	mov	w19, w2
  4136fc:	mov	x22, x1
  413700:	bl	415e2c <printf@plt+0x140bc>
  413704:	mvn	w8, w0
  413708:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  41370c:	mov	w23, w0
  413710:	lsr	w0, w8, #31
  413714:	add	x2, x2, #0xf52
  413718:	mov	w1, #0x158                 	// #344
  41371c:	bl	40c2ec <printf@plt+0xa57c>
  413720:	ldr	w8, [x20, #56]
  413724:	mov	w21, w19
  413728:	cbz	w8, 41378c <printf@plt+0x11a1c>
  41372c:	mov	w9, #0xfe0b                	// #65035
  413730:	movk	w9, #0x7fff, lsl #16
  413734:	sdiv	w9, w9, w8
  413738:	cmp	w9, w19
  41373c:	b.ge	41376c <printf@plt+0x119fc>  // b.tcont
  413740:	scvtf	d1, w8
  413744:	mov	x8, #0x400000000000        	// #70368744177664
  413748:	scvtf	d0, w19
  41374c:	movk	x8, #0x408f, lsl #48
  413750:	fmul	d0, d0, d1
  413754:	fmov	d1, x8
  413758:	fdiv	d0, d0, d1
  41375c:	fmov	d1, #5.000000000000000000e-01
  413760:	fadd	d0, d0, d1
  413764:	fcvtzs	w21, d0
  413768:	b	41378c <printf@plt+0x11a1c>
  41376c:	mul	w8, w8, w19
  413770:	mov	w9, #0x4dd3                	// #19923
  413774:	movk	w9, #0x1062, lsl #16
  413778:	add	w8, w8, #0x1f4
  41377c:	smull	x8, w8, w9
  413780:	lsr	x9, x8, #63
  413784:	asr	x8, x8, #38
  413788:	add	w21, w8, w9
  41378c:	ldr	w8, [x20, #72]
  413790:	cmp	w23, w8
  413794:	b.ge	4137fc <printf@plt+0x11a8c>  // b.tcont
  413798:	ldr	x8, [x20, #64]
  41379c:	ldrsw	x24, [x8, w23, sxtw #2]
  4137a0:	tbnz	w24, #31, 4137fc <printf@plt+0x11a8c>
  4137a4:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  4137a8:	ldr	w8, [x8, #2748]
  4137ac:	cmp	w21, w8
  4137b0:	b.eq	4138a0 <printf@plt+0x11b30>  // b.none
  4137b4:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  4137b8:	ldr	w8, [x8, #2784]
  4137bc:	cbnz	w8, 4138a0 <printf@plt+0x11b30>
  4137c0:	mov	x25, x20
  4137c4:	ldr	x22, [x25, #96]!
  4137c8:	cbz	x22, 4138b4 <printf@plt+0x11b44>
  4137cc:	ldr	w8, [x22, #8]
  4137d0:	cmp	w8, w21
  4137d4:	b.eq	4138d4 <printf@plt+0x11b64>  // b.none
  4137d8:	ldr	x8, [x25]
  4137dc:	cmp	x8, #0x0
  4137e0:	cset	w9, eq  // eq = none
  4137e4:	cbz	x8, 413880 <printf@plt+0x11b10>
  4137e8:	ldr	w10, [x8, #8]
  4137ec:	cmp	w10, w21
  4137f0:	b.ne	41385c <printf@plt+0x11aec>  // b.any
  4137f4:	mov	x10, x25
  4137f8:	b	41387c <printf@plt+0x11b0c>
  4137fc:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  413800:	ldr	w8, [x8, #2792]
  413804:	cbz	w8, 413940 <printf@plt+0x11bd0>
  413808:	mov	x0, x20
  41380c:	mov	x1, x22
  413810:	bl	41395c <printf@plt+0x11bec>
  413814:	bl	401bf0 <wcwidth@plt>
  413818:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x2168>
  41381c:	ldr	w9, [x9, #2748]
  413820:	add	w8, w0, w0, lsl #1
  413824:	lsl	w8, w8, #3
  413828:	cmp	w0, #0x1
  41382c:	mov	w10, #0x18                  	// #24
  413830:	csel	w1, w8, w10, gt
  413834:	cmp	w21, w9
  413838:	b.eq	41390c <printf@plt+0x11b9c>  // b.none
  41383c:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  413840:	ldr	w8, [x8, #2784]
  413844:	cbnz	w8, 41390c <printf@plt+0x11b9c>
  413848:	mov	x0, x20
  41384c:	mov	w2, w19
  413850:	bl	415e3c <printf@plt+0x140cc>
  413854:	mov	w1, w0
  413858:	b	41390c <printf@plt+0x11b9c>
  41385c:	mov	x10, x8
  413860:	ldr	x8, [x8]
  413864:	cmp	x8, #0x0
  413868:	cset	w9, eq  // eq = none
  41386c:	cbz	x8, 413880 <printf@plt+0x11b10>
  413870:	ldr	w11, [x8, #8]
  413874:	cmp	w11, w21
  413878:	b.ne	41385c <printf@plt+0x11aec>  // b.any
  41387c:	tbz	w9, #0, 413928 <printf@plt+0x11bb8>
  413880:	mov	w0, #0x18                  	// #24
  413884:	bl	417db0 <_Znwm@@Base>
  413888:	ldr	w2, [x20, #92]
  41388c:	mov	x23, x0
  413890:	mov	w1, w21
  413894:	mov	x3, x22
  413898:	bl	413660 <printf@plt+0x118f0>
  41389c:	b	4138d0 <printf@plt+0x11b60>
  4138a0:	ldr	x8, [x20, #80]
  4138a4:	mov	w9, #0x28                  	// #40
  4138a8:	madd	x8, x24, x9, x8
  4138ac:	add	x21, x8, #0x8
  4138b0:	b	413908 <printf@plt+0x11b98>
  4138b4:	mov	w0, #0x18                  	// #24
  4138b8:	bl	417db0 <_Znwm@@Base>
  4138bc:	ldr	w2, [x20, #92]
  4138c0:	mov	x23, x0
  4138c4:	mov	w1, w21
  4138c8:	mov	x3, xzr
  4138cc:	bl	413660 <printf@plt+0x118f0>
  4138d0:	str	x23, [x25]
  4138d4:	ldr	x8, [x25]
  4138d8:	ldr	x8, [x8, #16]
  4138dc:	add	x21, x8, x24, lsl #2
  4138e0:	ldr	w8, [x21]
  4138e4:	tbz	w8, #31, 413908 <printf@plt+0x11b98>
  4138e8:	ldr	x8, [x20, #80]
  4138ec:	mov	w9, #0x28                  	// #40
  4138f0:	mov	x0, x20
  4138f4:	mov	w2, w19
  4138f8:	madd	x8, x24, x9, x8
  4138fc:	ldr	w1, [x8, #8]
  413900:	bl	415e3c <printf@plt+0x140cc>
  413904:	str	w0, [x21]
  413908:	ldr	w1, [x21]
  41390c:	ldp	x20, x19, [sp, #64]
  413910:	ldp	x22, x21, [sp, #48]
  413914:	ldp	x24, x23, [sp, #32]
  413918:	ldr	x25, [sp, #16]
  41391c:	mov	w0, w1
  413920:	ldp	x29, x30, [sp], #80
  413924:	ret
  413928:	ldr	x9, [x8]
  41392c:	str	x9, [x10]
  413930:	ldr	x9, [x25]
  413934:	str	x9, [x8]
  413938:	str	x8, [x25]
  41393c:	b	4138d4 <printf@plt+0x11b64>
  413940:	bl	401c70 <abort@plt>
  413944:	b	413948 <printf@plt+0x11bd8>
  413948:	mov	x19, x0
  41394c:	mov	x0, x23
  413950:	bl	417e34 <_ZdlPv@@Base>
  413954:	mov	x0, x19
  413958:	bl	401ce0 <_Unwind_Resume@plt>
  41395c:	stp	x29, x30, [sp, #-48]!
  413960:	str	x21, [sp, #16]
  413964:	stp	x20, x19, [sp, #32]
  413968:	mov	x29, sp
  41396c:	mov	x20, x0
  413970:	mov	x0, x1
  413974:	mov	x19, x1
  413978:	bl	415e2c <printf@plt+0x140bc>
  41397c:	mvn	w8, w0
  413980:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  413984:	mov	w21, w0
  413988:	lsr	w0, w8, #31
  41398c:	add	x2, x2, #0xf52
  413990:	mov	w1, #0x224                 	// #548
  413994:	bl	40c2ec <printf@plt+0xa57c>
  413998:	ldr	w8, [x20, #72]
  41399c:	cmp	w21, w8
  4139a0:	b.ge	4139c4 <printf@plt+0x11c54>  // b.tcont
  4139a4:	ldr	x8, [x20, #64]
  4139a8:	ldrsw	x8, [x8, w21, sxtw #2]
  4139ac:	tbnz	w8, #31, 4139c4 <printf@plt+0x11c54>
  4139b0:	ldr	x9, [x20, #80]
  4139b4:	mov	w10, #0x28                  	// #40
  4139b8:	madd	x8, x8, x10, x9
  4139bc:	ldr	w0, [x8, #4]
  4139c0:	b	4139e4 <printf@plt+0x11c74>
  4139c4:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  4139c8:	ldr	w8, [x8, #2792]
  4139cc:	cbz	w8, 413a04 <printf@plt+0x11c94>
  4139d0:	mov	x0, x19
  4139d4:	bl	413104 <printf@plt+0x11394>
  4139d8:	tbnz	w0, #31, 4139f4 <printf@plt+0x11c84>
  4139dc:	mov	w8, wzr
  4139e0:	cbnz	w8, 413a04 <printf@plt+0x11c94>
  4139e4:	ldp	x20, x19, [sp, #32]
  4139e8:	ldr	x21, [sp, #16]
  4139ec:	ldp	x29, x30, [sp], #48
  4139f0:	ret
  4139f4:	mov	x0, x19
  4139f8:	bl	415e34 <printf@plt+0x140c4>
  4139fc:	lsr	w8, w0, #31
  413a00:	cbz	w8, 4139e4 <printf@plt+0x11c74>
  413a04:	bl	401c70 <abort@plt>
  413a08:	stp	x29, x30, [sp, #-48]!
  413a0c:	str	x21, [sp, #16]
  413a10:	stp	x20, x19, [sp, #32]
  413a14:	mov	x29, sp
  413a18:	mov	x20, x0
  413a1c:	mov	x0, x1
  413a20:	mov	w19, w2
  413a24:	bl	415e2c <printf@plt+0x140bc>
  413a28:	mvn	w8, w0
  413a2c:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  413a30:	mov	w21, w0
  413a34:	lsr	w0, w8, #31
  413a38:	add	x2, x2, #0xf52
  413a3c:	mov	w1, #0x19f                 	// #415
  413a40:	bl	40c2ec <printf@plt+0xa57c>
  413a44:	ldr	w8, [x20, #72]
  413a48:	cmp	w21, w8
  413a4c:	b.ge	413a7c <printf@plt+0x11d0c>  // b.tcont
  413a50:	ldr	x8, [x20, #64]
  413a54:	ldrsw	x8, [x8, w21, sxtw #2]
  413a58:	tbnz	w8, #31, 413a7c <printf@plt+0x11d0c>
  413a5c:	ldr	x9, [x20, #80]
  413a60:	mov	w10, #0x28                  	// #40
  413a64:	mov	x0, x20
  413a68:	mov	w2, w19
  413a6c:	madd	x8, x8, x10, x9
  413a70:	ldr	w1, [x8, #16]
  413a74:	bl	415e3c <printf@plt+0x140cc>
  413a78:	b	413a8c <printf@plt+0x11d1c>
  413a7c:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  413a80:	ldr	w8, [x8, #2792]
  413a84:	cbz	w8, 413a9c <printf@plt+0x11d2c>
  413a88:	mov	w0, wzr
  413a8c:	ldp	x20, x19, [sp, #32]
  413a90:	ldr	x21, [sp, #16]
  413a94:	ldp	x29, x30, [sp], #48
  413a98:	ret
  413a9c:	bl	401c70 <abort@plt>
  413aa0:	stp	x29, x30, [sp, #-48]!
  413aa4:	str	x21, [sp, #16]
  413aa8:	stp	x20, x19, [sp, #32]
  413aac:	mov	x29, sp
  413ab0:	mov	x20, x0
  413ab4:	mov	x0, x1
  413ab8:	mov	w19, w2
  413abc:	bl	415e2c <printf@plt+0x140bc>
  413ac0:	mvn	w8, w0
  413ac4:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  413ac8:	mov	w21, w0
  413acc:	lsr	w0, w8, #31
  413ad0:	add	x2, x2, #0xf52
  413ad4:	mov	w1, #0x1ae                 	// #430
  413ad8:	bl	40c2ec <printf@plt+0xa57c>
  413adc:	ldr	w8, [x20, #72]
  413ae0:	cmp	w21, w8
  413ae4:	b.ge	413b14 <printf@plt+0x11da4>  // b.tcont
  413ae8:	ldr	x8, [x20, #64]
  413aec:	ldrsw	x8, [x8, w21, sxtw #2]
  413af0:	tbnz	w8, #31, 413b14 <printf@plt+0x11da4>
  413af4:	ldr	x9, [x20, #80]
  413af8:	mov	w10, #0x28                  	// #40
  413afc:	mov	x0, x20
  413b00:	mov	w2, w19
  413b04:	madd	x8, x8, x10, x9
  413b08:	ldr	w1, [x8, #24]
  413b0c:	bl	415e3c <printf@plt+0x140cc>
  413b10:	b	413b24 <printf@plt+0x11db4>
  413b14:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  413b18:	ldr	w8, [x8, #2792]
  413b1c:	cbz	w8, 413b34 <printf@plt+0x11dc4>
  413b20:	mov	w0, wzr
  413b24:	ldp	x20, x19, [sp, #32]
  413b28:	ldr	x21, [sp, #16]
  413b2c:	ldp	x29, x30, [sp], #48
  413b30:	ret
  413b34:	bl	401c70 <abort@plt>
  413b38:	stp	x29, x30, [sp, #-48]!
  413b3c:	str	x21, [sp, #16]
  413b40:	stp	x20, x19, [sp, #32]
  413b44:	mov	x29, sp
  413b48:	mov	x20, x0
  413b4c:	mov	x0, x1
  413b50:	mov	w19, w2
  413b54:	bl	415e2c <printf@plt+0x140bc>
  413b58:	mvn	w8, w0
  413b5c:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  413b60:	mov	w21, w0
  413b64:	lsr	w0, w8, #31
  413b68:	add	x2, x2, #0xf52
  413b6c:	mov	w1, #0x1bd                 	// #445
  413b70:	bl	40c2ec <printf@plt+0xa57c>
  413b74:	ldr	w8, [x20, #72]
  413b78:	cmp	w21, w8
  413b7c:	b.ge	413bac <printf@plt+0x11e3c>  // b.tcont
  413b80:	ldr	x8, [x20, #64]
  413b84:	ldrsw	x8, [x8, w21, sxtw #2]
  413b88:	tbnz	w8, #31, 413bac <printf@plt+0x11e3c>
  413b8c:	ldr	x9, [x20, #80]
  413b90:	mov	w10, #0x28                  	// #40
  413b94:	mov	x0, x20
  413b98:	mov	w2, w19
  413b9c:	madd	x8, x8, x10, x9
  413ba0:	ldr	w1, [x8, #20]
  413ba4:	bl	415e3c <printf@plt+0x140cc>
  413ba8:	b	413bbc <printf@plt+0x11e4c>
  413bac:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  413bb0:	ldr	w8, [x8, #2792]
  413bb4:	cbz	w8, 413bcc <printf@plt+0x11e5c>
  413bb8:	mov	w0, wzr
  413bbc:	ldp	x20, x19, [sp, #32]
  413bc0:	ldr	x21, [sp, #16]
  413bc4:	ldp	x29, x30, [sp], #48
  413bc8:	ret
  413bcc:	bl	401c70 <abort@plt>
  413bd0:	stp	x29, x30, [sp, #-48]!
  413bd4:	str	x21, [sp, #16]
  413bd8:	stp	x20, x19, [sp, #32]
  413bdc:	mov	x29, sp
  413be0:	mov	x20, x0
  413be4:	mov	x0, x1
  413be8:	mov	w19, w2
  413bec:	bl	415e2c <printf@plt+0x140bc>
  413bf0:	mvn	w8, w0
  413bf4:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  413bf8:	mov	w21, w0
  413bfc:	lsr	w0, w8, #31
  413c00:	add	x2, x2, #0xf52
  413c04:	mov	w1, #0x1cc                 	// #460
  413c08:	bl	40c2ec <printf@plt+0xa57c>
  413c0c:	ldr	w8, [x20, #72]
  413c10:	cmp	w21, w8
  413c14:	b.ge	413c44 <printf@plt+0x11ed4>  // b.tcont
  413c18:	ldr	x8, [x20, #64]
  413c1c:	ldrsw	x8, [x8, w21, sxtw #2]
  413c20:	tbnz	w8, #31, 413c44 <printf@plt+0x11ed4>
  413c24:	ldr	x9, [x20, #80]
  413c28:	mov	w10, #0x28                  	// #40
  413c2c:	mov	x0, x20
  413c30:	mov	w2, w19
  413c34:	madd	x8, x8, x10, x9
  413c38:	ldr	w1, [x8, #28]
  413c3c:	bl	415e3c <printf@plt+0x140cc>
  413c40:	b	413c54 <printf@plt+0x11ee4>
  413c44:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  413c48:	ldr	w8, [x8, #2792]
  413c4c:	cbz	w8, 413c64 <printf@plt+0x11ef4>
  413c50:	mov	w0, wzr
  413c54:	ldp	x20, x19, [sp, #32]
  413c58:	ldr	x21, [sp, #16]
  413c5c:	ldp	x29, x30, [sp], #48
  413c60:	ret
  413c64:	bl	401c70 <abort@plt>
  413c68:	stp	x29, x30, [sp, #-32]!
  413c6c:	stp	x20, x19, [sp, #16]
  413c70:	mov	x29, sp
  413c74:	mvn	w8, w1
  413c78:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  413c7c:	mov	w19, w1
  413c80:	mov	x20, x0
  413c84:	lsr	w0, w8, #31
  413c88:	add	x2, x2, #0xf52
  413c8c:	mov	w1, #0x1da                 	// #474
  413c90:	bl	40c2ec <printf@plt+0xa57c>
  413c94:	cmp	w19, #0x3e8
  413c98:	csel	w8, wzr, w19, eq  // eq = none
  413c9c:	str	w8, [x20, #56]
  413ca0:	ldp	x20, x19, [sp, #16]
  413ca4:	ldp	x29, x30, [sp], #32
  413ca8:	ret
  413cac:	ldr	w0, [x0, #56]
  413cb0:	ret
  413cb4:	stp	x29, x30, [sp, #-16]!
  413cb8:	mov	x29, sp
  413cbc:	ldr	w8, [x0, #24]
  413cc0:	mov	w2, w1
  413cc4:	mov	w1, w8
  413cc8:	bl	415e3c <printf@plt+0x140cc>
  413ccc:	ldp	x29, x30, [sp], #16
  413cd0:	ret
  413cd4:	stp	x1, x2, [x0]
  413cd8:	str	w3, [x0, #16]
  413cdc:	str	x4, [x0, #24]
  413ce0:	ret
  413ce4:	stp	x29, x30, [sp, #-64]!
  413ce8:	stp	x24, x23, [sp, #16]
  413cec:	stp	x22, x21, [sp, #32]
  413cf0:	stp	x20, x19, [sp, #48]
  413cf4:	mov	x29, sp
  413cf8:	ldr	x8, [x0, #16]
  413cfc:	mov	w19, w3
  413d00:	mov	x20, x2
  413d04:	mov	x22, x0
  413d08:	mov	x21, x1
  413d0c:	cbnz	x8, 413d34 <printf@plt+0x11fc4>
  413d10:	mov	w0, #0xfb8                 	// #4024
  413d14:	bl	401900 <_Znam@plt>
  413d18:	mov	x8, xzr
  413d1c:	str	x0, [x22, #16]
  413d20:	ldr	x9, [x22, #16]
  413d24:	str	xzr, [x9, x8]
  413d28:	add	x8, x8, #0x8
  413d2c:	cmp	x8, #0xfb8
  413d30:	b.ne	413d20 <printf@plt+0x11fb0>  // b.any
  413d34:	ldr	x23, [x22, #16]
  413d38:	mov	x0, x21
  413d3c:	mov	x1, x20
  413d40:	bl	415e88 <printf@plt+0x14118>
  413d44:	sbfiz	x24, x0, #3, #32
  413d48:	mov	w0, #0x20                  	// #32
  413d4c:	bl	417db0 <_Znwm@@Base>
  413d50:	ldr	x4, [x23, x24]
  413d54:	mov	x1, x21
  413d58:	mov	x2, x20
  413d5c:	mov	w3, w19
  413d60:	mov	x22, x0
  413d64:	bl	413cd4 <printf@plt+0x11f64>
  413d68:	str	x22, [x23, x24]
  413d6c:	ldp	x20, x19, [sp, #48]
  413d70:	ldp	x22, x21, [sp, #32]
  413d74:	ldp	x24, x23, [sp, #16]
  413d78:	ldp	x29, x30, [sp], #64
  413d7c:	ret
  413d80:	stp	x29, x30, [sp, #-64]!
  413d84:	str	x23, [sp, #16]
  413d88:	stp	x22, x21, [sp, #32]
  413d8c:	stp	x20, x19, [sp, #48]
  413d90:	mov	x29, sp
  413d94:	ldr	x23, [x0, #16]
  413d98:	cbz	x23, 413dc8 <printf@plt+0x12058>
  413d9c:	mov	x20, x0
  413da0:	mov	x22, x1
  413da4:	mov	x0, x1
  413da8:	mov	x1, x2
  413dac:	mov	w19, w3
  413db0:	mov	x21, x2
  413db4:	bl	415e88 <printf@plt+0x14118>
  413db8:	ldr	x8, [x23, w0, sxtw #3]
  413dbc:	cbnz	x8, 413de8 <printf@plt+0x12078>
  413dc0:	mov	w8, #0x1                   	// #1
  413dc4:	cbz	w8, 413dcc <printf@plt+0x1205c>
  413dc8:	mov	w0, wzr
  413dcc:	ldp	x20, x19, [sp, #48]
  413dd0:	ldp	x22, x21, [sp, #32]
  413dd4:	ldr	x23, [sp, #16]
  413dd8:	ldp	x29, x30, [sp], #64
  413ddc:	ret
  413de0:	ldr	x8, [x8, #24]
  413de4:	cbz	x8, 413dc0 <printf@plt+0x12050>
  413de8:	ldr	x9, [x8]
  413dec:	cmp	x9, x22
  413df0:	b.ne	413de0 <printf@plt+0x12070>  // b.any
  413df4:	ldr	x9, [x8, #8]
  413df8:	cmp	x9, x21
  413dfc:	b.ne	413de0 <printf@plt+0x12070>  // b.any
  413e00:	ldr	w1, [x8, #16]
  413e04:	mov	x0, x20
  413e08:	mov	w2, w19
  413e0c:	bl	415e3c <printf@plt+0x140cc>
  413e10:	mov	w8, wzr
  413e14:	cbnz	w8, 413dc8 <printf@plt+0x12058>
  413e18:	b	413dcc <printf@plt+0x1205c>
  413e1c:	ldr	w8, [x0, #8]
  413e20:	and	w0, w8, w1
  413e24:	ret
  413e28:	stp	x29, x30, [sp, #-32]!
  413e2c:	stp	x20, x19, [sp, #16]
  413e30:	mov	x29, sp
  413e34:	mov	x19, x0
  413e38:	mov	x0, x1
  413e3c:	bl	415e2c <printf@plt+0x140bc>
  413e40:	mvn	w8, w0
  413e44:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  413e48:	mov	w20, w0
  413e4c:	lsr	w0, w8, #31
  413e50:	add	x2, x2, #0xf52
  413e54:	mov	w1, #0x215                 	// #533
  413e58:	bl	40c2ec <printf@plt+0xa57c>
  413e5c:	ldr	w8, [x19, #72]
  413e60:	cmp	w20, w8
  413e64:	b.ge	413e88 <printf@plt+0x12118>  // b.tcont
  413e68:	ldr	x8, [x19, #64]
  413e6c:	ldrsw	x8, [x8, w20, sxtw #2]
  413e70:	tbnz	w8, #31, 413e88 <printf@plt+0x12118>
  413e74:	ldr	x9, [x19, #80]
  413e78:	mov	w10, #0x28                  	// #40
  413e7c:	mul	x8, x8, x10
  413e80:	ldrb	w0, [x9, x8]
  413e84:	b	413e98 <printf@plt+0x12128>
  413e88:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  413e8c:	ldr	w8, [x8, #2792]
  413e90:	cbz	w8, 413ea4 <printf@plt+0x12134>
  413e94:	mov	w0, wzr
  413e98:	ldp	x20, x19, [sp, #16]
  413e9c:	ldp	x29, x30, [sp], #32
  413ea0:	ret
  413ea4:	bl	401c70 <abort@plt>
  413ea8:	ldr	x0, [x0, #32]
  413eac:	ret
  413eb0:	ldr	x0, [x0, #40]
  413eb4:	ret
  413eb8:	stp	x29, x30, [sp, #-32]!
  413ebc:	stp	x20, x19, [sp, #16]
  413ec0:	mov	x29, sp
  413ec4:	mov	x19, x0
  413ec8:	mov	x0, x1
  413ecc:	bl	415e2c <printf@plt+0x140bc>
  413ed0:	mvn	w8, w0
  413ed4:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  413ed8:	mov	w20, w0
  413edc:	lsr	w0, w8, #31
  413ee0:	add	x2, x2, #0xf52
  413ee4:	mov	w1, #0x245                 	// #581
  413ee8:	bl	40c2ec <printf@plt+0xa57c>
  413eec:	ldr	w8, [x19, #72]
  413ef0:	cmp	w20, w8
  413ef4:	b.ge	413f18 <printf@plt+0x121a8>  // b.tcont
  413ef8:	ldr	x8, [x19, #64]
  413efc:	ldrsw	x8, [x8, w20, sxtw #2]
  413f00:	tbnz	w8, #31, 413f18 <printf@plt+0x121a8>
  413f04:	ldr	x9, [x19, #80]
  413f08:	mov	w10, #0x28                  	// #40
  413f0c:	madd	x8, x8, x10, x9
  413f10:	ldr	x0, [x8, #32]
  413f14:	b	413f28 <printf@plt+0x121b8>
  413f18:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  413f1c:	ldr	w8, [x8, #2792]
  413f20:	cbz	w8, 413f34 <printf@plt+0x121c4>
  413f24:	mov	x0, xzr
  413f28:	ldp	x20, x19, [sp, #16]
  413f2c:	ldp	x29, x30, [sp], #32
  413f30:	ret
  413f34:	bl	401c70 <abort@plt>
  413f38:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  413f3c:	ldr	x0, [x8, #2800]
  413f40:	ret
  413f44:	stp	x29, x30, [sp, #-48]!
  413f48:	str	x21, [sp, #16]
  413f4c:	stp	x20, x19, [sp, #32]
  413f50:	mov	x29, sp
  413f54:	ldrsw	x21, [x0, #72]
  413f58:	mov	x19, x0
  413f5c:	cbz	w21, 413fd4 <printf@plt+0x12264>
  413f60:	lsl	w8, w21, #1
  413f64:	add	w9, w1, #0xa
  413f68:	cmp	w8, w1
  413f6c:	csel	w8, w8, w9, gt
  413f70:	ldr	x20, [x19, #64]
  413f74:	sxtw	x9, w8
  413f78:	str	w8, [x19, #72]
  413f7c:	sbfiz	x8, x8, #2, #32
  413f80:	cmp	xzr, x9, lsr #62
  413f84:	csinv	x0, x8, xzr, eq  // eq = none
  413f88:	bl	401900 <_Znam@plt>
  413f8c:	lsl	x2, x21, #2
  413f90:	mov	x1, x20
  413f94:	str	x0, [x19, #64]
  413f98:	bl	401920 <memcpy@plt>
  413f9c:	ldr	w8, [x19, #72]
  413fa0:	cmp	w21, w8
  413fa4:	b.ge	413fc4 <printf@plt+0x12254>  // b.tcont
  413fa8:	ldr	x8, [x19, #64]
  413fac:	mov	w9, #0xffffffff            	// #-1
  413fb0:	str	w9, [x8, x21, lsl #2]
  413fb4:	ldrsw	x10, [x19, #72]
  413fb8:	add	x21, x21, #0x1
  413fbc:	cmp	x21, x10
  413fc0:	b.lt	413fb0 <printf@plt+0x12240>  // b.tstop
  413fc4:	cbz	x20, 41402c <printf@plt+0x122bc>
  413fc8:	mov	x0, x20
  413fcc:	bl	401bd0 <_ZdaPv@plt>
  413fd0:	b	41402c <printf@plt+0x122bc>
  413fd4:	add	w8, w1, #0xa
  413fd8:	cmp	w1, #0x80
  413fdc:	mov	w9, #0x80                  	// #128
  413fe0:	csel	w8, w9, w8, lt  // lt = tstop
  413fe4:	sxtw	x9, w8
  413fe8:	str	w8, [x19, #72]
  413fec:	sbfiz	x8, x8, #2, #32
  413ff0:	cmp	xzr, x9, lsr #62
  413ff4:	csinv	x0, x8, xzr, eq  // eq = none
  413ff8:	bl	401900 <_Znam@plt>
  413ffc:	ldr	w8, [x19, #72]
  414000:	str	x0, [x19, #64]
  414004:	cmp	w8, #0x1
  414008:	b.lt	41402c <printf@plt+0x122bc>  // b.tstop
  41400c:	ldr	x9, [x19, #64]
  414010:	mov	x8, xzr
  414014:	mov	w10, #0xffffffff            	// #-1
  414018:	str	w10, [x9, x8, lsl #2]
  41401c:	ldrsw	x11, [x19, #72]
  414020:	add	x8, x8, #0x1
  414024:	cmp	x8, x11
  414028:	b.lt	414018 <printf@plt+0x122a8>  // b.tstop
  41402c:	ldp	x20, x19, [sp, #32]
  414030:	ldr	x21, [sp, #16]
  414034:	ldp	x29, x30, [sp], #48
  414038:	ret
  41403c:	stp	x29, x30, [sp, #-48]!
  414040:	str	x21, [sp, #16]
  414044:	stp	x20, x19, [sp, #32]
  414048:	mov	x29, sp
  41404c:	ldr	x20, [x0, #80]
  414050:	mov	x19, x0
  414054:	cbz	x20, 41409c <printf@plt+0x1232c>
  414058:	ldrsw	x8, [x19, #92]
  41405c:	mov	w9, #0x28                  	// #40
  414060:	lsl	x10, x8, #1
  414064:	add	x21, x8, x8, lsl #2
  414068:	umulh	x8, x10, x9
  41406c:	lsl	x9, x21, #4
  414070:	cmp	xzr, x8
  414074:	csinv	x0, x9, xzr, eq  // eq = none
  414078:	str	w10, [x19, #92]
  41407c:	bl	401900 <_Znam@plt>
  414080:	lsl	x2, x21, #3
  414084:	mov	x1, x20
  414088:	str	x0, [x19, #80]
  41408c:	bl	401920 <memcpy@plt>
  414090:	mov	x0, x20
  414094:	bl	401bd0 <_ZdaPv@plt>
  414098:	b	4140b0 <printf@plt+0x12340>
  41409c:	mov	w8, #0x10                  	// #16
  4140a0:	mov	w0, #0x280                 	// #640
  4140a4:	str	w8, [x19, #92]
  4140a8:	bl	401900 <_Znam@plt>
  4140ac:	str	x0, [x19, #80]
  4140b0:	ldp	x20, x19, [sp, #32]
  4140b4:	ldr	x21, [sp, #16]
  4140b8:	ldp	x29, x30, [sp], #48
  4140bc:	ret
  4140c0:	stp	x29, x30, [sp, #-48]!
  4140c4:	stp	x22, x21, [sp, #16]
  4140c8:	stp	x20, x19, [sp, #32]
  4140cc:	mov	x29, sp
  4140d0:	ldrsw	x8, [x0, #72]
  4140d4:	mov	x19, x0
  4140d8:	mov	x10, #0xffffffff00000000    	// #-4294967296
  4140dc:	lsl	x12, x8, #32
  4140e0:	mov	x11, x8
  4140e4:	mov	x22, x11
  4140e8:	subs	x11, x11, #0x1
  4140ec:	mov	x9, x12
  4140f0:	b.lt	414108 <printf@plt+0x12398>  // b.tstop
  4140f4:	ldr	x12, [x19, #64]
  4140f8:	add	x12, x12, x22, lsl #2
  4140fc:	ldur	w13, [x12, #-4]
  414100:	add	x12, x9, x10
  414104:	tbnz	w13, #31, 4140e4 <printf@plt+0x12374>
  414108:	cmp	w8, w22
  41410c:	b.le	414148 <printf@plt+0x123d8>
  414110:	ldr	x20, [x19, #64]
  414114:	asr	x8, x9, #32
  414118:	cmp	xzr, x8, lsr #62
  41411c:	asr	x21, x9, #30
  414120:	csinv	x0, x21, xzr, eq  // eq = none
  414124:	bl	401900 <_Znam@plt>
  414128:	mov	x1, x20
  41412c:	mov	x2, x21
  414130:	str	x0, [x19, #64]
  414134:	bl	401920 <memcpy@plt>
  414138:	cbz	x20, 414144 <printf@plt+0x123d4>
  41413c:	mov	x0, x20
  414140:	bl	401bd0 <_ZdaPv@plt>
  414144:	str	w22, [x19, #72]
  414148:	ldp	w8, w9, [x19, #88]
  41414c:	sxtw	x8, w8
  414150:	cmp	w8, w9
  414154:	b.ge	41419c <printf@plt+0x1242c>  // b.tcont
  414158:	mov	w9, #0x28                  	// #40
  41415c:	ldr	x20, [x19, #80]
  414160:	add	x10, x8, x8, lsl #2
  414164:	umulh	x8, x8, x9
  414168:	cmp	xzr, x8
  41416c:	lsl	x21, x10, #3
  414170:	csinv	x0, x21, xzr, eq  // eq = none
  414174:	bl	401900 <_Znam@plt>
  414178:	mov	x1, x20
  41417c:	mov	x2, x21
  414180:	str	x0, [x19, #80]
  414184:	bl	401920 <memcpy@plt>
  414188:	cbz	x20, 414194 <printf@plt+0x12424>
  41418c:	mov	x0, x20
  414190:	bl	401bd0 <_ZdaPv@plt>
  414194:	ldr	w8, [x19, #88]
  414198:	str	w8, [x19, #92]
  41419c:	ldp	x20, x19, [sp, #32]
  4141a0:	ldp	x22, x21, [sp, #16]
  4141a4:	ldp	x29, x30, [sp], #48
  4141a8:	ret
  4141ac:	stp	x29, x30, [sp, #-48]!
  4141b0:	str	x21, [sp, #16]
  4141b4:	stp	x20, x19, [sp, #32]
  4141b8:	mov	x29, sp
  4141bc:	mov	x20, x0
  4141c0:	mov	x0, x1
  4141c4:	mov	x19, x2
  4141c8:	bl	415e2c <printf@plt+0x140bc>
  4141cc:	mvn	w8, w0
  4141d0:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  4141d4:	mov	w21, w0
  4141d8:	lsr	w0, w8, #31
  4141dc:	add	x2, x2, #0xf52
  4141e0:	mov	w1, #0x296                 	// #662
  4141e4:	bl	40c2ec <printf@plt+0xa57c>
  4141e8:	ldr	w8, [x20, #72]
  4141ec:	cmp	w21, w8
  4141f0:	b.lt	414200 <printf@plt+0x12490>  // b.tstop
  4141f4:	mov	x0, x20
  4141f8:	mov	w1, w21
  4141fc:	bl	413f44 <printf@plt+0x121d4>
  414200:	ldr	w8, [x20, #72]
  414204:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  414208:	add	x2, x2, #0xf52
  41420c:	mov	w1, #0x299                 	// #665
  414210:	cmp	w21, w8
  414214:	cset	w0, lt  // lt = tstop
  414218:	bl	40c2ec <printf@plt+0xa57c>
  41421c:	ldp	w8, w9, [x20, #88]
  414220:	add	w8, w8, #0x1
  414224:	cmp	w8, w9
  414228:	b.lt	414234 <printf@plt+0x124c4>  // b.tstop
  41422c:	mov	x0, x20
  414230:	bl	41403c <printf@plt+0x122cc>
  414234:	ldp	w8, w9, [x20, #88]
  414238:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  41423c:	add	x2, x2, #0xf52
  414240:	mov	w1, #0x29c                 	// #668
  414244:	add	w8, w8, #0x1
  414248:	cmp	w8, w9
  41424c:	cset	w0, lt  // lt = tstop
  414250:	bl	40c2ec <printf@plt+0xa57c>
  414254:	ldr	w8, [x20, #88]
  414258:	ldr	x9, [x20, #64]
  41425c:	mov	w11, #0x28                  	// #40
  414260:	str	w8, [x9, w21, sxtw #2]
  414264:	ldrsw	x8, [x20, #88]
  414268:	ldr	x9, [x20, #80]
  41426c:	add	w10, w8, #0x1
  414270:	str	w10, [x20, #88]
  414274:	ldr	x10, [x19, #32]
  414278:	ldp	q0, q1, [x19]
  41427c:	madd	x8, x8, x11, x9
  414280:	str	x10, [x8, #32]
  414284:	stp	q0, q1, [x8]
  414288:	ldp	x20, x19, [sp, #32]
  41428c:	ldr	x21, [sp, #16]
  414290:	ldp	x29, x30, [sp], #48
  414294:	ret
  414298:	stp	x29, x30, [sp, #-48]!
  41429c:	str	x21, [sp, #16]
  4142a0:	stp	x20, x19, [sp, #32]
  4142a4:	mov	x29, sp
  4142a8:	mov	x19, x0
  4142ac:	mov	x0, x1
  4142b0:	mov	x21, x2
  4142b4:	bl	415e2c <printf@plt+0x140bc>
  4142b8:	mov	w20, w0
  4142bc:	mov	x0, x21
  4142c0:	bl	415e2c <printf@plt+0x140bc>
  4142c4:	mov	w21, w0
  4142c8:	orr	w8, w0, w20
  4142cc:	tbnz	w8, #31, 4142e0 <printf@plt+0x12570>
  4142d0:	ldr	w8, [x19, #72]
  4142d4:	cmp	w21, w8
  4142d8:	cset	w0, lt  // lt = tstop
  4142dc:	b	4142e4 <printf@plt+0x12574>
  4142e0:	mov	w0, wzr
  4142e4:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  4142e8:	add	x2, x2, #0xf52
  4142ec:	mov	w1, #0x2a5                 	// #677
  4142f0:	bl	40c2ec <printf@plt+0xa57c>
  4142f4:	ldr	w8, [x19, #72]
  4142f8:	cmp	w20, w8
  4142fc:	b.lt	41430c <printf@plt+0x1259c>  // b.tstop
  414300:	mov	x0, x19
  414304:	mov	w1, w20
  414308:	bl	413f44 <printf@plt+0x121d4>
  41430c:	ldr	x8, [x19, #64]
  414310:	ldr	w9, [x8, w21, sxtw #2]
  414314:	ldr	x21, [sp, #16]
  414318:	str	w9, [x8, w20, sxtw #2]
  41431c:	ldp	x20, x19, [sp, #32]
  414320:	ldp	x29, x30, [sp], #48
  414324:	ret
  414328:	stp	x29, x30, [sp, #-48]!
  41432c:	stp	x22, x21, [sp, #16]
  414330:	stp	x20, x19, [sp, #32]
  414334:	mov	x29, sp
  414338:	mov	x22, x0
  41433c:	mov	w0, #0x68                  	// #104
  414340:	mov	w20, w2
  414344:	mov	x21, x1
  414348:	bl	417db0 <_Znwm@@Base>
  41434c:	mov	x19, x0
  414350:	mov	x1, x22
  414354:	bl	413270 <printf@plt+0x11500>
  414358:	mov	x0, x19
  41435c:	mov	x1, x21
  414360:	mov	w2, w20
  414364:	bl	4143a8 <printf@plt+0x12638>
  414368:	cbnz	w0, 414380 <printf@plt+0x12610>
  41436c:	ldr	x8, [x19]
  414370:	mov	x0, x19
  414374:	ldr	x8, [x8, #8]
  414378:	blr	x8
  41437c:	mov	x19, xzr
  414380:	mov	x0, x19
  414384:	ldp	x20, x19, [sp, #32]
  414388:	ldp	x22, x21, [sp, #16]
  41438c:	ldp	x29, x30, [sp], #48
  414390:	ret
  414394:	mov	x20, x0
  414398:	mov	x0, x19
  41439c:	bl	417e34 <_ZdlPv@@Base>
  4143a0:	mov	x0, x20
  4143a4:	bl	401ce0 <_Unwind_Resume@plt>
  4143a8:	sub	sp, sp, #0x120
  4143ac:	stp	x29, x30, [sp, #192]
  4143b0:	stp	x28, x27, [sp, #208]
  4143b4:	stp	x26, x25, [sp, #224]
  4143b8:	stp	x24, x23, [sp, #240]
  4143bc:	stp	x22, x21, [sp, #256]
  4143c0:	stp	x20, x19, [sp, #272]
  4143c4:	add	x29, sp, #0xc0
  4143c8:	ldr	x20, [x0, #32]
  4143cc:	mov	x21, x1
  4143d0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  4143d4:	mov	x19, x0
  4143d8:	add	x1, x1, #0xf8c
  4143dc:	mov	x0, x20
  4143e0:	mov	w27, w2
  4143e4:	bl	401c10 <strcmp@plt>
  4143e8:	cbz	w0, 4146dc <printf@plt+0x1296c>
  4143ec:	sub	x1, x29, #0x10
  4143f0:	mov	x0, x20
  4143f4:	bl	415f04 <printf@plt+0x14194>
  4143f8:	cbz	x0, 4146fc <printf@plt+0x1298c>
  4143fc:	ldur	x2, [x29, #-16]
  414400:	mov	x1, x0
  414404:	sub	x0, x29, #0x38
  414408:	bl	412ecc <printf@plt+0x1115c>
  41440c:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x41b4>
  414410:	adrp	x22, 41c000 <_ZdlPvm@@Base+0x41b4>
  414414:	adrp	x23, 41c000 <_ZdlPvm@@Base+0x41b4>
  414418:	adrp	x25, 41d000 <_ZdlPvm@@Base+0x51b4>
  41441c:	adrp	x28, 41c000 <_ZdlPvm@@Base+0x41b4>
  414420:	adrp	x26, 41c000 <_ZdlPvm@@Base+0x41b4>
  414424:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x21b4>
  414428:	adrp	x21, 41d000 <_ZdlPvm@@Base+0x51b4>
  41442c:	mov	w8, #0x1                   	// #1
  414430:	add	x20, x20, #0xfd0
  414434:	add	x22, x22, #0xfb1
  414438:	add	x23, x23, #0xfd5
  41443c:	add	x25, x25, #0x6
  414440:	add	x28, x28, #0x77b
  414444:	add	x26, x26, #0xcea
  414448:	add	x24, x24, #0xc2b
  41444c:	add	x21, x21, #0x40
  414450:	stp	w8, w27, [x29, #-32]
  414454:	str	w27, [sp, #12]
  414458:	sub	x0, x29, #0x38
  41445c:	bl	412f1c <printf@plt+0x111ac>
  414460:	cbz	w0, 414710 <printf@plt+0x129a0>
  414464:	ldur	x0, [x29, #-24]
  414468:	mov	x1, x20
  41446c:	bl	401a70 <strtok@plt>
  414470:	mov	x1, x22
  414474:	mov	x27, x0
  414478:	bl	401c10 <strcmp@plt>
  41447c:	cbz	w0, 414458 <printf@plt+0x126e8>
  414480:	mov	x0, x27
  414484:	mov	x1, x23
  414488:	bl	401c10 <strcmp@plt>
  41448c:	cbz	w0, 41453c <printf@plt+0x127cc>
  414490:	mov	x0, x27
  414494:	mov	x1, x25
  414498:	bl	401c10 <strcmp@plt>
  41449c:	cbz	w0, 414578 <printf@plt+0x12808>
  4144a0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4144a4:	mov	x0, x27
  4144a8:	add	x1, x1, #0x31
  4144ac:	bl	401c10 <strcmp@plt>
  4144b0:	cbz	w0, 4145dc <printf@plt+0x1286c>
  4144b4:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4144b8:	mov	x0, x27
  4144bc:	add	x1, x1, #0x5e
  4144c0:	bl	401c10 <strcmp@plt>
  4144c4:	cbz	w0, 4146a0 <printf@plt+0x12930>
  4144c8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4144cc:	mov	x0, x27
  4144d0:	add	x1, x1, #0x422
  4144d4:	bl	401c10 <strcmp@plt>
  4144d8:	cbz	w0, 4146d0 <printf@plt+0x12960>
  4144dc:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4144e0:	mov	x0, x27
  4144e4:	add	x1, x1, #0x94
  4144e8:	bl	401c10 <strcmp@plt>
  4144ec:	cbz	w0, 414714 <printf@plt+0x129a4>
  4144f0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4144f4:	mov	x0, x27
  4144f8:	add	x1, x1, #0x9e
  4144fc:	bl	401c10 <strcmp@plt>
  414500:	cbz	w0, 414714 <printf@plt+0x129a4>
  414504:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  414508:	mov	x0, xzr
  41450c:	add	x1, x1, #0x255
  414510:	bl	401a70 <strtok@plt>
  414514:	bl	415104 <printf@plt+0x13394>
  414518:	ldr	x8, [x19]
  41451c:	ldur	x3, [x29, #-48]
  414520:	ldur	w4, [x29, #-40]
  414524:	mov	x2, x0
  414528:	ldr	x8, [x8, #16]
  41452c:	mov	x0, x19
  414530:	mov	x1, x27
  414534:	blr	x8
  414538:	b	414458 <printf@plt+0x126e8>
  41453c:	mov	x0, xzr
  414540:	mov	x1, x20
  414544:	bl	401a70 <strtok@plt>
  414548:	cbz	x0, 414cc4 <printf@plt+0x12f54>
  41454c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414550:	add	x2, sp, #0x60
  414554:	add	x1, x1, #0x141
  414558:	bl	401b70 <__isoc99_sscanf@plt>
  41455c:	cmp	w0, #0x1
  414560:	b.ne	414cc4 <printf@plt+0x12f54>  // b.any
  414564:	ldr	w8, [sp, #96]
  414568:	cmp	w8, #0x0
  41456c:	b.le	414cc4 <printf@plt+0x12f54>
  414570:	str	w8, [x19, #24]
  414574:	b	414458 <printf@plt+0x126e8>
  414578:	mov	x0, xzr
  41457c:	mov	x1, x20
  414580:	bl	401a70 <strtok@plt>
  414584:	mov	x27, x0
  414588:	cbz	x0, 414ce8 <printf@plt+0x12f78>
  41458c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414590:	add	x2, sp, #0x50
  414594:	mov	x0, x27
  414598:	add	x1, x1, #0xc
  41459c:	bl	401b70 <__isoc99_sscanf@plt>
  4145a0:	ldr	d0, [sp, #80]
  4145a4:	mov	x8, #0x800000000000        	// #140737488355328
  4145a8:	movk	x8, #0xc056, lsl #48
  4145ac:	fmov	d1, x8
  4145b0:	fcmp	d0, d1
  4145b4:	b.ls	414ce8 <printf@plt+0x12f78>  // b.plast
  4145b8:	cmp	w0, #0x1
  4145bc:	b.ne	414ce8 <printf@plt+0x12f78>  // b.any
  4145c0:	mov	x8, #0x800000000000        	// #140737488355328
  4145c4:	movk	x8, #0x4056, lsl #48
  4145c8:	fmov	d1, x8
  4145cc:	fcmp	d0, d1
  4145d0:	b.ge	414ce8 <printf@plt+0x12f78>  // b.tcont
  4145d4:	str	d0, [x19, #48]
  4145d8:	b	414458 <printf@plt+0x126e8>
  4145dc:	mov	x0, xzr
  4145e0:	mov	x1, x20
  4145e4:	bl	401a70 <strtok@plt>
  4145e8:	cbz	x0, 414458 <printf@plt+0x126e8>
  4145ec:	mov	x27, x0
  4145f0:	b	414618 <printf@plt+0x128a8>
  4145f4:	mov	w8, #0x1                   	// #1
  4145f8:	ldr	w9, [x19, #8]
  4145fc:	mov	x0, xzr
  414600:	mov	x1, x20
  414604:	orr	w8, w9, w8
  414608:	str	w8, [x19, #8]
  41460c:	bl	401a70 <strtok@plt>
  414610:	mov	x27, x0
  414614:	cbz	x0, 414458 <printf@plt+0x126e8>
  414618:	mov	x0, x27
  41461c:	mov	x1, x28
  414620:	bl	401c10 <strcmp@plt>
  414624:	cbz	w0, 414458 <printf@plt+0x126e8>
  414628:	mov	x0, x27
  41462c:	mov	x1, x26
  414630:	bl	401c10 <strcmp@plt>
  414634:	cbz	w0, 4145f4 <printf@plt+0x12884>
  414638:	mov	x0, x27
  41463c:	mov	x1, x24
  414640:	bl	401c10 <strcmp@plt>
  414644:	cbz	w0, 414688 <printf@plt+0x12918>
  414648:	mov	x0, x27
  41464c:	mov	x1, x21
  414650:	bl	401c10 <strcmp@plt>
  414654:	cbz	w0, 414690 <printf@plt+0x12920>
  414658:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  41465c:	mov	x0, x27
  414660:	add	x1, x1, #0x3b
  414664:	bl	401c10 <strcmp@plt>
  414668:	cbz	w0, 414698 <printf@plt+0x12928>
  41466c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414670:	mov	x0, x27
  414674:	add	x1, x1, #0x3f
  414678:	bl	401c10 <strcmp@plt>
  41467c:	cbnz	w0, 414dc8 <printf@plt+0x13058>
  414680:	mov	w8, #0x10                  	// #16
  414684:	b	4145f8 <printf@plt+0x12888>
  414688:	mov	w8, #0x2                   	// #2
  41468c:	b	4145f8 <printf@plt+0x12888>
  414690:	mov	w8, #0x4                   	// #4
  414694:	b	4145f8 <printf@plt+0x12888>
  414698:	mov	w8, #0x8                   	// #8
  41469c:	b	4145f8 <printf@plt+0x12888>
  4146a0:	mov	x0, xzr
  4146a4:	mov	x1, x20
  4146a8:	bl	401a70 <strtok@plt>
  4146ac:	cbz	x0, 414e48 <printf@plt+0x130d8>
  4146b0:	mov	x27, x0
  4146b4:	bl	401960 <strlen@plt>
  4146b8:	add	x0, x0, #0x1
  4146bc:	bl	401900 <_Znam@plt>
  4146c0:	mov	x1, x27
  4146c4:	str	x0, [x19, #40]
  4146c8:	bl	401a60 <strcpy@plt>
  4146cc:	b	414458 <printf@plt+0x126e8>
  4146d0:	mov	w8, #0x1                   	// #1
  4146d4:	str	w8, [x19, #28]
  4146d8:	b	414458 <printf@plt+0x126e8>
  4146dc:	cbnz	x21, 414700 <printf@plt+0x12990>
  4146e0:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  4146e4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  4146e8:	add	x1, x1, #0xa90
  4146ec:	add	x0, x0, #0xf91
  4146f0:	mov	x2, x1
  4146f4:	mov	x3, x1
  4146f8:	b	414cb8 <printf@plt+0x12f48>
  4146fc:	cbz	x21, 414c94 <printf@plt+0x12f24>
  414700:	mov	w20, wzr
  414704:	mov	w8, #0x1                   	// #1
  414708:	str	w8, [x21]
  41470c:	b	414e74 <printf@plt+0x13104>
  414710:	mov	x27, xzr
  414714:	adrp	x21, 438000 <stderr@@GLIBC_2.17+0x2168>
  414718:	cbz	x27, 414c84 <printf@plt+0x12f14>
  41471c:	add	x8, sp, #0x60
  414720:	add	x9, x8, #0x10
  414724:	str	x9, [sp, #40]
  414728:	add	x9, x8, #0x14
  41472c:	adrp	x23, 41c000 <_ZdlPvm@@Base+0x41b4>
  414730:	adrp	x25, 438000 <stderr@@GLIBC_2.17+0x2168>
  414734:	str	x9, [sp, #32]
  414738:	add	x9, x8, #0x18
  41473c:	mov	w26, wzr
  414740:	add	x23, x23, #0xfd0
  414744:	add	x25, x25, #0xa90
  414748:	add	x24, x8, #0xc
  41474c:	str	x9, [sp, #24]
  414750:	add	x9, x8, #0x1c
  414754:	add	x20, x8, #0x8
  414758:	stur	wzr, [x29, #-32]
  41475c:	str	x9, [sp, #16]
  414760:	b	414774 <printf@plt+0x12a04>
  414764:	mov	w8, wzr
  414768:	mov	w26, #0x1                   	// #1
  41476c:	cbnz	w8, 414d54 <printf@plt+0x12fe4>
  414770:	cbz	x27, 414d48 <printf@plt+0x12fd8>
  414774:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414778:	mov	x0, x27
  41477c:	add	x1, x1, #0x94
  414780:	bl	401c10 <strcmp@plt>
  414784:	cbz	w0, 414b20 <printf@plt+0x12db0>
  414788:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  41478c:	mov	x0, x27
  414790:	add	x1, x1, #0x9e
  414794:	bl	401c10 <strcmp@plt>
  414798:	cbnz	w0, 414df8 <printf@plt+0x13088>
  41479c:	ldr	w8, [sp, #12]
  4147a0:	cbnz	w8, 414d3c <printf@plt+0x12fcc>
  4147a4:	adrp	x26, 41d000 <_ZdlPvm@@Base+0x51b4>
  4147a8:	mov	x22, xzr
  4147ac:	add	x26, x26, #0x108
  4147b0:	sub	x0, x29, #0x38
  4147b4:	bl	412f1c <printf@plt+0x111ac>
  4147b8:	cbz	w0, 414c34 <printf@plt+0x12ec4>
  4147bc:	ldur	x0, [x29, #-24]
  4147c0:	mov	x1, x23
  4147c4:	bl	401a70 <strtok@plt>
  4147c8:	cbz	x0, 41481c <printf@plt+0x12aac>
  4147cc:	mov	x21, x0
  4147d0:	mov	x0, xzr
  4147d4:	mov	x1, x23
  4147d8:	bl	401a70 <strtok@plt>
  4147dc:	cbz	x0, 414824 <printf@plt+0x12ab4>
  4147e0:	ldrb	w8, [x0]
  4147e4:	cmp	w8, #0x22
  4147e8:	b.ne	414830 <printf@plt+0x12ac0>  // b.any
  4147ec:	cbz	x22, 4148b8 <printf@plt+0x12b48>
  4147f0:	mov	x0, x21
  4147f4:	mov	x1, x26
  4147f8:	bl	401c10 <strcmp@plt>
  4147fc:	cbz	w0, 41490c <printf@plt+0x12b9c>
  414800:	mov	x0, x21
  414804:	bl	417b7c <printf@plt+0x15e0c>
  414808:	mov	x1, x0
  41480c:	mov	x0, x19
  414810:	mov	x2, x22
  414814:	bl	414298 <printf@plt+0x12528>
  414818:	b	414960 <printf@plt+0x12bf0>
  41481c:	mov	w8, #0xb                   	// #11
  414820:	b	414964 <printf@plt+0x12bf4>
  414824:	mov	w8, #0xa                   	// #10
  414828:	mov	x27, x21
  41482c:	b	414964 <printf@plt+0x12bf4>
  414830:	ldp	x6, x4, [sp, #32]
  414834:	ldp	x7, x5, [sp, #16]
  414838:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  41483c:	add	x1, x1, #0x132
  414840:	mov	x2, x20
  414844:	mov	x3, x24
  414848:	stp	xzr, xzr, [x24]
  41484c:	str	wzr, [x24, #16]
  414850:	bl	401b70 <__isoc99_sscanf@plt>
  414854:	cmp	w0, #0x0
  414858:	b.le	4148e0 <printf@plt+0x12b70>
  41485c:	mov	x0, xzr
  414860:	mov	x1, x23
  414864:	bl	401a70 <strtok@plt>
  414868:	cbz	x0, 414930 <printf@plt+0x12bc0>
  41486c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414870:	add	x2, sp, #0x4c
  414874:	add	x1, x1, #0x141
  414878:	bl	401b70 <__isoc99_sscanf@plt>
  41487c:	cmp	w0, #0x1
  414880:	b.ne	414974 <printf@plt+0x12c04>  // b.any
  414884:	ldr	w1, [sp, #76]
  414888:	cmp	w1, #0x100
  41488c:	b.cc	4149a8 <printf@plt+0x12c38>  // b.lo, b.ul, b.last
  414890:	add	x0, sp, #0x50
  414894:	bl	4129b8 <printf@plt+0x10c48>
  414898:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  41489c:	sub	x0, x29, #0x38
  4148a0:	add	x2, sp, #0x50
  4148a4:	add	x1, x1, #0x193
  4148a8:	mov	x3, x25
  4148ac:	mov	x4, x25
  4148b0:	bl	4130c4 <printf@plt+0x11354>
  4148b4:	b	41499c <printf@plt+0x12c2c>
  4148b8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4148bc:	sub	x0, x29, #0x38
  4148c0:	add	x1, x1, #0xe7
  4148c4:	mov	x2, x25
  4148c8:	mov	x3, x25
  4148cc:	mov	x4, x25
  4148d0:	bl	4130c4 <printf@plt+0x11354>
  4148d4:	mov	x22, xzr
  4148d8:	mov	w8, #0x1                   	// #1
  4148dc:	b	414964 <printf@plt+0x12bf4>
  4148e0:	add	x0, sp, #0x50
  4148e4:	mov	x1, x21
  4148e8:	bl	412990 <printf@plt+0x10c20>
  4148ec:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4148f0:	sub	x0, x29, #0x38
  4148f4:	add	x2, sp, #0x50
  4148f8:	add	x1, x1, #0x144
  4148fc:	mov	x3, x25
  414900:	mov	x4, x25
  414904:	bl	4130c4 <printf@plt+0x11354>
  414908:	b	414958 <printf@plt+0x12be8>
  41490c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414910:	sub	x0, x29, #0x38
  414914:	add	x1, x1, #0x10c
  414918:	mov	x2, x25
  41491c:	mov	x3, x25
  414920:	mov	x4, x25
  414924:	bl	4130c4 <printf@plt+0x11354>
  414928:	mov	w8, #0x1                   	// #1
  41492c:	b	414964 <printf@plt+0x12bf4>
  414930:	add	x0, sp, #0x50
  414934:	mov	x1, x21
  414938:	bl	412990 <printf@plt+0x10c20>
  41493c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414940:	sub	x0, x29, #0x38
  414944:	add	x2, sp, #0x50
  414948:	add	x1, x1, #0x157
  41494c:	mov	x3, x25
  414950:	mov	x4, x25
  414954:	bl	4130c4 <printf@plt+0x11354>
  414958:	mov	w8, #0x1                   	// #1
  41495c:	cbnz	w8, 414964 <printf@plt+0x12bf4>
  414960:	mov	w8, wzr
  414964:	cbz	w8, 4147b0 <printf@plt+0x12a40>
  414968:	cmp	w8, #0xb
  41496c:	b.eq	4147b0 <printf@plt+0x12a40>  // b.none
  414970:	b	414c3c <printf@plt+0x12ecc>
  414974:	add	x0, sp, #0x50
  414978:	mov	x1, x21
  41497c:	bl	412990 <printf@plt+0x10c20>
  414980:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414984:	sub	x0, x29, #0x38
  414988:	add	x2, sp, #0x50
  41498c:	add	x1, x1, #0x177
  414990:	mov	x3, x25
  414994:	mov	x4, x25
  414998:	bl	4130c4 <printf@plt+0x11354>
  41499c:	mov	w8, #0x1                   	// #1
  4149a0:	cbnz	w8, 414964 <printf@plt+0x12bf4>
  4149a4:	b	414960 <printf@plt+0x12bf0>
  4149a8:	strb	w1, [sp, #96]
  4149ac:	mov	x0, xzr
  4149b0:	mov	x1, x23
  4149b4:	bl	401a70 <strtok@plt>
  4149b8:	cbz	x0, 414a18 <printf@plt+0x12ca8>
  4149bc:	add	x1, sp, #0x40
  4149c0:	mov	w2, wzr
  4149c4:	mov	x28, x0
  4149c8:	bl	4019f0 <strtol@plt>
  4149cc:	str	w0, [sp, #100]
  4149d0:	cbnz	w0, 414a44 <printf@plt+0x12cd4>
  4149d4:	ldr	x8, [sp, #64]
  4149d8:	cmp	x8, x28
  4149dc:	b.ne	414a44 <printf@plt+0x12cd4>  // b.any
  4149e0:	add	x0, sp, #0x50
  4149e4:	mov	x1, x28
  4149e8:	bl	412990 <printf@plt+0x10c20>
  4149ec:	add	x0, sp, #0x30
  4149f0:	mov	x1, x21
  4149f4:	bl	412990 <printf@plt+0x10c20>
  4149f8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4149fc:	sub	x0, x29, #0x38
  414a00:	add	x2, sp, #0x50
  414a04:	add	x3, sp, #0x30
  414a08:	add	x1, x1, #0x1ca
  414a0c:	mov	x4, x25
  414a10:	bl	4130c4 <printf@plt+0x11354>
  414a14:	b	41499c <printf@plt+0x12c2c>
  414a18:	add	x0, sp, #0x50
  414a1c:	mov	x1, x21
  414a20:	bl	412990 <printf@plt+0x10c20>
  414a24:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414a28:	sub	x0, x29, #0x38
  414a2c:	add	x2, sp, #0x50
  414a30:	add	x1, x1, #0x1b4
  414a34:	mov	x3, x25
  414a38:	mov	x4, x25
  414a3c:	bl	4130c4 <printf@plt+0x11354>
  414a40:	b	41499c <printf@plt+0x12c2c>
  414a44:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  414a48:	ldr	w8, [x8, #2792]
  414a4c:	cbz	w8, 414a68 <printf@plt+0x12cf8>
  414a50:	bl	401bf0 <wcwidth@plt>
  414a54:	cmp	w0, #0x2
  414a58:	b.lt	414a68 <printf@plt+0x12cf8>  // b.tstop
  414a5c:	ldr	w8, [sp, #104]
  414a60:	mul	w8, w8, w0
  414a64:	str	w8, [sp, #104]
  414a68:	mov	x0, xzr
  414a6c:	mov	x1, x23
  414a70:	bl	401a70 <strtok@plt>
  414a74:	cbz	x0, 414aac <printf@plt+0x12d3c>
  414a78:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  414a7c:	add	x1, x1, #0x5a3
  414a80:	mov	x22, x0
  414a84:	bl	401c10 <strcmp@plt>
  414a88:	cbz	w0, 414aac <printf@plt+0x12d3c>
  414a8c:	mov	x0, x22
  414a90:	bl	401960 <strlen@plt>
  414a94:	add	x0, x0, #0x1
  414a98:	bl	401900 <_Znam@plt>
  414a9c:	mov	x1, x22
  414aa0:	bl	401a60 <strcpy@plt>
  414aa4:	str	x0, [sp, #128]
  414aa8:	b	414ab0 <printf@plt+0x12d40>
  414aac:	str	xzr, [sp, #128]
  414ab0:	mov	x0, x21
  414ab4:	mov	x1, x26
  414ab8:	bl	401c10 <strcmp@plt>
  414abc:	cbz	w0, 414af8 <printf@plt+0x12d88>
  414ac0:	mov	x0, x21
  414ac4:	bl	417b7c <printf@plt+0x15e0c>
  414ac8:	mov	x22, x0
  414acc:	add	x2, sp, #0x60
  414ad0:	mov	x0, x19
  414ad4:	mov	x1, x22
  414ad8:	bl	4141ac <printf@plt+0x1243c>
  414adc:	ldr	w0, [sp, #100]
  414ae0:	bl	417b5c <printf@plt+0x15dec>
  414ae4:	mov	x1, x0
  414ae8:	mov	x0, x19
  414aec:	mov	x2, x22
  414af0:	bl	414298 <printf@plt+0x12528>
  414af4:	b	414b14 <printf@plt+0x12da4>
  414af8:	ldr	w0, [sp, #100]
  414afc:	bl	417b5c <printf@plt+0x15dec>
  414b00:	mov	x22, x0
  414b04:	add	x2, sp, #0x60
  414b08:	mov	x0, x19
  414b0c:	mov	x1, x22
  414b10:	bl	4141ac <printf@plt+0x1243c>
  414b14:	mov	w8, wzr
  414b18:	cbnz	w8, 414964 <printf@plt+0x12bf4>
  414b1c:	b	414960 <printf@plt+0x12bf0>
  414b20:	ldr	w8, [sp, #12]
  414b24:	cbz	w8, 414b3c <printf@plt+0x12dcc>
  414b28:	b	414d3c <printf@plt+0x12fcc>
  414b2c:	mov	w8, #0x9                   	// #9
  414b30:	cbz	w8, 414b3c <printf@plt+0x12dcc>
  414b34:	cmp	w8, #0x9
  414b38:	b.ne	414c78 <printf@plt+0x12f08>  // b.any
  414b3c:	sub	x0, x29, #0x38
  414b40:	bl	412f1c <printf@plt+0x111ac>
  414b44:	cbz	w0, 414c6c <printf@plt+0x12efc>
  414b48:	ldur	x0, [x29, #-24]
  414b4c:	mov	x1, x23
  414b50:	bl	401a70 <strtok@plt>
  414b54:	cbz	x0, 414b2c <printf@plt+0x12dbc>
  414b58:	mov	x21, x0
  414b5c:	mov	x0, xzr
  414b60:	mov	x1, x23
  414b64:	bl	401a70 <strtok@plt>
  414b68:	cbz	x0, 414bd0 <printf@plt+0x12e60>
  414b6c:	mov	x22, x0
  414b70:	mov	x0, xzr
  414b74:	mov	x1, x23
  414b78:	bl	401a70 <strtok@plt>
  414b7c:	cbz	x0, 414be0 <printf@plt+0x12e70>
  414b80:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414b84:	add	x2, sp, #0x50
  414b88:	add	x1, x1, #0x141
  414b8c:	mov	x28, x0
  414b90:	bl	401b70 <__isoc99_sscanf@plt>
  414b94:	cmp	w0, #0x1
  414b98:	b.ne	414c00 <printf@plt+0x12e90>  // b.any
  414b9c:	mov	x0, x21
  414ba0:	bl	417b7c <printf@plt+0x15e0c>
  414ba4:	mov	x21, x0
  414ba8:	mov	x0, x22
  414bac:	bl	417b7c <printf@plt+0x15e0c>
  414bb0:	ldr	w3, [sp, #80]
  414bb4:	mov	x2, x0
  414bb8:	mov	x0, x19
  414bbc:	mov	x1, x21
  414bc0:	bl	413ce4 <printf@plt+0x11f74>
  414bc4:	mov	w8, wzr
  414bc8:	cbnz	w8, 414b34 <printf@plt+0x12dc4>
  414bcc:	b	414b3c <printf@plt+0x12dcc>
  414bd0:	mov	w8, #0x8                   	// #8
  414bd4:	mov	x27, x21
  414bd8:	cbnz	w8, 414b34 <printf@plt+0x12dc4>
  414bdc:	b	414b3c <printf@plt+0x12dcc>
  414be0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414be4:	sub	x0, x29, #0x38
  414be8:	add	x1, x1, #0xbe
  414bec:	mov	x2, x25
  414bf0:	mov	x3, x25
  414bf4:	mov	x4, x25
  414bf8:	bl	4130c4 <printf@plt+0x11354>
  414bfc:	b	414c28 <printf@plt+0x12eb8>
  414c00:	add	x0, sp, #0x60
  414c04:	mov	x1, x28
  414c08:	bl	412990 <printf@plt+0x10c20>
  414c0c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414c10:	sub	x0, x29, #0x38
  414c14:	add	x2, sp, #0x60
  414c18:	add	x1, x1, #0xd2
  414c1c:	mov	x3, x25
  414c20:	mov	x4, x25
  414c24:	bl	4130c4 <printf@plt+0x11354>
  414c28:	mov	w8, #0x1                   	// #1
  414c2c:	cbnz	w8, 414b34 <printf@plt+0x12dc4>
  414c30:	b	414b3c <printf@plt+0x12dcc>
  414c34:	mov	x27, xzr
  414c38:	b	414c44 <printf@plt+0x12ed4>
  414c3c:	cmp	w8, #0xa
  414c40:	b.ne	414768 <printf@plt+0x129f8>  // b.any
  414c44:	cbnz	x22, 414764 <printf@plt+0x129f4>
  414c48:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414c4c:	sub	x0, x29, #0x38
  414c50:	add	x1, x1, #0x1eb
  414c54:	mov	x2, x25
  414c58:	mov	x3, x25
  414c5c:	mov	x4, x25
  414c60:	bl	4130c4 <printf@plt+0x11354>
  414c64:	mov	w8, #0x1                   	// #1
  414c68:	b	414768 <printf@plt+0x129f8>
  414c6c:	mov	x27, xzr
  414c70:	cbnz	x27, 414774 <printf@plt+0x12a04>
  414c74:	b	414d48 <printf@plt+0x12fd8>
  414c78:	cmp	w8, #0x8
  414c7c:	b.ne	414d54 <printf@plt+0x12fe4>  // b.any
  414c80:	b	414770 <printf@plt+0x12a00>
  414c84:	ldr	w8, [x21, #2792]
  414c88:	cbz	w8, 414d18 <printf@plt+0x12fa8>
  414c8c:	mov	w26, wzr
  414c90:	b	414d60 <printf@plt+0x12ff0>
  414c94:	ldr	x1, [x19, #32]
  414c98:	sub	x0, x29, #0x38
  414c9c:	bl	412990 <printf@plt+0x10c20>
  414ca0:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  414ca4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  414ca8:	add	x2, x2, #0xa90
  414cac:	add	x0, x0, #0xfb6
  414cb0:	sub	x1, x29, #0x38
  414cb4:	mov	x3, x2
  414cb8:	bl	412c00 <printf@plt+0x10e90>
  414cbc:	mov	w20, wzr
  414cc0:	b	414e74 <printf@plt+0x13104>
  414cc4:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  414cc8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  414ccc:	add	x2, x2, #0xa90
  414cd0:	add	x1, x1, #0xfe0
  414cd4:	sub	x0, x29, #0x38
  414cd8:	mov	x3, x2
  414cdc:	mov	x4, x2
  414ce0:	bl	4130c4 <printf@plt+0x11354>
  414ce4:	b	414e68 <printf@plt+0x130f8>
  414ce8:	add	x0, sp, #0x60
  414cec:	mov	x1, x27
  414cf0:	bl	412990 <printf@plt+0x10c20>
  414cf4:	adrp	x3, 438000 <stderr@@GLIBC_2.17+0x2168>
  414cf8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414cfc:	add	x3, x3, #0xa90
  414d00:	add	x1, x1, #0x10
  414d04:	sub	x0, x29, #0x38
  414d08:	add	x2, sp, #0x60
  414d0c:	mov	x4, x3
  414d10:	bl	4130c4 <printf@plt+0x11354>
  414d14:	b	414e68 <printf@plt+0x130f8>
  414d18:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  414d1c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414d20:	add	x2, x2, #0xa90
  414d24:	add	x1, x1, #0xa6
  414d28:	sub	x0, x29, #0x38
  414d2c:	mov	x3, x2
  414d30:	mov	x4, x2
  414d34:	bl	4130c4 <printf@plt+0x11354>
  414d38:	b	414e68 <printf@plt+0x130f8>
  414d3c:	mov	w8, #0x1                   	// #1
  414d40:	mov	w20, #0x1                   	// #1
  414d44:	b	414d58 <printf@plt+0x12fe8>
  414d48:	mov	x0, x19
  414d4c:	bl	4140c0 <printf@plt+0x12350>
  414d50:	mov	w8, wzr
  414d54:	mov	w20, wzr
  414d58:	adrp	x21, 438000 <stderr@@GLIBC_2.17+0x2168>
  414d5c:	cbnz	w8, 414e6c <printf@plt+0x130fc>
  414d60:	ldr	w8, [x21, #2792]
  414d64:	orr	w8, w8, w26
  414d68:	cbz	w8, 414da4 <printf@plt+0x13034>
  414d6c:	ldr	w8, [x19, #24]
  414d70:	cbnz	w8, 414e40 <printf@plt+0x130d0>
  414d74:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  414d78:	adrp	x10, 434000 <_Znam@GLIBCXX_3.4>
  414d7c:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x2168>
  414d80:	ldr	w0, [x8, #2748]
  414d84:	ldr	w8, [x10, #608]
  414d88:	ldr	w3, [x19, #56]
  414d8c:	ldr	w1, [x9, #2744]
  414d90:	mov	w9, #0xd8                  	// #216
  414d94:	mul	w2, w8, w9
  414d98:	cbz	w3, 414e38 <printf@plt+0x130c8>
  414d9c:	bl	415188 <printf@plt+0x13418>
  414da0:	b	414e3c <printf@plt+0x130cc>
  414da4:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  414da8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414dac:	add	x2, x2, #0xa90
  414db0:	add	x1, x1, #0x251
  414db4:	sub	x0, x29, #0x38
  414db8:	mov	x3, x2
  414dbc:	mov	x4, x2
  414dc0:	bl	4130c4 <printf@plt+0x11354>
  414dc4:	b	414e68 <printf@plt+0x130f8>
  414dc8:	add	x0, sp, #0x60
  414dcc:	mov	x1, x27
  414dd0:	bl	412990 <printf@plt+0x10c20>
  414dd4:	adrp	x3, 438000 <stderr@@GLIBC_2.17+0x2168>
  414dd8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414ddc:	add	x3, x3, #0xa90
  414de0:	add	x1, x1, #0x43
  414de4:	sub	x0, x29, #0x38
  414de8:	add	x2, sp, #0x60
  414dec:	mov	x4, x3
  414df0:	bl	4130c4 <printf@plt+0x11354>
  414df4:	b	414e68 <printf@plt+0x130f8>
  414df8:	add	x0, sp, #0x60
  414dfc:	mov	x1, x27
  414e00:	bl	412990 <printf@plt+0x10c20>
  414e04:	adrp	x21, 438000 <stderr@@GLIBC_2.17+0x2168>
  414e08:	adrp	x3, 438000 <stderr@@GLIBC_2.17+0x2168>
  414e0c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414e10:	add	x3, x3, #0xa90
  414e14:	add	x1, x1, #0x210
  414e18:	sub	x0, x29, #0x38
  414e1c:	add	x2, sp, #0x60
  414e20:	mov	x4, x3
  414e24:	bl	4130c4 <printf@plt+0x11354>
  414e28:	mov	w20, wzr
  414e2c:	mov	w8, #0x1                   	// #1
  414e30:	cbnz	w8, 414e6c <printf@plt+0x130fc>
  414e34:	b	414d60 <printf@plt+0x12ff0>
  414e38:	bl	415238 <printf@plt+0x134c8>
  414e3c:	str	w0, [x19, #24]
  414e40:	mov	w20, #0x1                   	// #1
  414e44:	b	414e6c <printf@plt+0x130fc>
  414e48:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  414e4c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414e50:	add	x2, x2, #0xa90
  414e54:	add	x1, x1, #0x6b
  414e58:	sub	x0, x29, #0x38
  414e5c:	mov	x3, x2
  414e60:	mov	x4, x2
  414e64:	bl	4130c4 <printf@plt+0x11354>
  414e68:	mov	w20, wzr
  414e6c:	sub	x0, x29, #0x38
  414e70:	bl	412ee0 <printf@plt+0x11170>
  414e74:	mov	w0, w20
  414e78:	ldp	x20, x19, [sp, #272]
  414e7c:	ldp	x22, x21, [sp, #256]
  414e80:	ldp	x24, x23, [sp, #240]
  414e84:	ldp	x26, x25, [sp, #224]
  414e88:	ldp	x28, x27, [sp, #208]
  414e8c:	ldp	x29, x30, [sp, #192]
  414e90:	add	sp, sp, #0x120
  414e94:	ret
  414e98:	b	414f00 <printf@plt+0x13190>
  414e9c:	b	414f00 <printf@plt+0x13190>
  414ea0:	b	414f00 <printf@plt+0x13190>
  414ea4:	b	414f00 <printf@plt+0x13190>
  414ea8:	b	414f00 <printf@plt+0x13190>
  414eac:	b	414f00 <printf@plt+0x13190>
  414eb0:	b	414f00 <printf@plt+0x13190>
  414eb4:	b	414f00 <printf@plt+0x13190>
  414eb8:	b	414f00 <printf@plt+0x13190>
  414ebc:	b	414f00 <printf@plt+0x13190>
  414ec0:	b	414f00 <printf@plt+0x13190>
  414ec4:	b	414f00 <printf@plt+0x13190>
  414ec8:	b	414f00 <printf@plt+0x13190>
  414ecc:	b	414f00 <printf@plt+0x13190>
  414ed0:	b	414f00 <printf@plt+0x13190>
  414ed4:	b	414f00 <printf@plt+0x13190>
  414ed8:	b	414f00 <printf@plt+0x13190>
  414edc:	b	414f00 <printf@plt+0x13190>
  414ee0:	b	414f00 <printf@plt+0x13190>
  414ee4:	b	414f00 <printf@plt+0x13190>
  414ee8:	b	414f00 <printf@plt+0x13190>
  414eec:	b	414f00 <printf@plt+0x13190>
  414ef0:	b	414f00 <printf@plt+0x13190>
  414ef4:	b	414f00 <printf@plt+0x13190>
  414ef8:	b	414f00 <printf@plt+0x13190>
  414efc:	b	414f00 <printf@plt+0x13190>
  414f00:	mov	x19, x0
  414f04:	sub	x0, x29, #0x38
  414f08:	bl	412ee0 <printf@plt+0x11170>
  414f0c:	mov	x0, x19
  414f10:	bl	401ce0 <_Unwind_Resume@plt>
  414f14:	sub	sp, sp, #0x180
  414f18:	stp	x29, x30, [sp, #288]
  414f1c:	stp	x28, x27, [sp, #304]
  414f20:	stp	x26, x25, [sp, #320]
  414f24:	stp	x24, x23, [sp, #336]
  414f28:	stp	x22, x21, [sp, #352]
  414f2c:	stp	x20, x19, [sp, #368]
  414f30:	add	x29, sp, #0x120
  414f34:	mov	x8, sp
  414f38:	adrp	x24, 438000 <stderr@@GLIBC_2.17+0x2168>
  414f3c:	adrp	x27, 439000 <stderr@@GLIBC_2.17+0x3168>
  414f40:	mov	x20, x3
  414f44:	mov	x21, x2
  414f48:	mov	x19, x1
  414f4c:	mov	x22, x0
  414f50:	mov	w25, #0x1                   	// #1
  414f54:	add	x24, x24, #0x288
  414f58:	add	x27, x27, #0xbc0
  414f5c:	sub	x28, x8, #0x1
  414f60:	mov	x23, x0
  414f64:	b	414f74 <printf@plt+0x13204>
  414f68:	mov	w0, wzr
  414f6c:	cmp	w0, #0x2
  414f70:	b.ne	4150dc <printf@plt+0x1336c>  // b.any
  414f74:	ldrb	w1, [x23]
  414f78:	mov	x0, x24
  414f7c:	bl	412554 <printf@plt+0x107e4>
  414f80:	cbnz	w0, 41504c <printf@plt+0x132dc>
  414f84:	mov	x26, xzr
  414f88:	ldr	x0, [x27, x26]
  414f8c:	mov	x1, x23
  414f90:	bl	401c90 <strcasecmp@plt>
  414f94:	cbz	w0, 415000 <printf@plt+0x13290>
  414f98:	add	x26, x26, #0x18
  414f9c:	cmp	x26, #0x3d8
  414fa0:	b.ne	414f88 <printf@plt+0x13218>  // b.any
  414fa4:	cbz	w25, 414f68 <printf@plt+0x131f8>
  414fa8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  414fac:	mov	x0, x22
  414fb0:	add	x1, x1, #0xe6d
  414fb4:	bl	401c00 <fopen@plt>
  414fb8:	cbz	x0, 415044 <printf@plt+0x132d4>
  414fbc:	mov	x26, x0
  414fc0:	mov	x0, sp
  414fc4:	mov	w1, #0xfe                  	// #254
  414fc8:	mov	x2, x26
  414fcc:	mov	x23, sp
  414fd0:	bl	401b60 <fgets_unlocked@plt>
  414fd4:	mov	x0, x26
  414fd8:	bl	4019c0 <fclose@plt>
  414fdc:	mov	x0, sp
  414fe0:	bl	401960 <strlen@plt>
  414fe4:	ldrb	w8, [x28, x0]
  414fe8:	cmp	w8, #0xa
  414fec:	b.ne	41503c <printf@plt+0x132cc>  // b.any
  414ff0:	mov	w25, wzr
  414ff4:	mov	x23, sp
  414ff8:	strb	wzr, [x28, x0]
  414ffc:	b	415040 <printf@plt+0x132d0>
  415000:	cbz	x21, 415010 <printf@plt+0x132a0>
  415004:	add	x8, x27, x26
  415008:	ldr	x8, [x8, #8]
  41500c:	str	x8, [x21]
  415010:	cbz	x20, 415020 <printf@plt+0x132b0>
  415014:	add	x8, x27, x26
  415018:	ldr	x8, [x8, #16]
  41501c:	str	x8, [x20]
  415020:	cbz	x19, 415034 <printf@plt+0x132c4>
  415024:	ldr	x8, [x27, x26]
  415028:	mov	w0, #0x1                   	// #1
  41502c:	str	x8, [x19]
  415030:	b	414f6c <printf@plt+0x131fc>
  415034:	mov	w0, #0x1                   	// #1
  415038:	b	414f6c <printf@plt+0x131fc>
  41503c:	mov	w25, wzr
  415040:	mov	w0, #0x2                   	// #2
  415044:	cbnz	w0, 414f6c <printf@plt+0x131fc>
  415048:	b	414f68 <printf@plt+0x131f8>
  41504c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  415050:	add	x1, x1, #0xf6d
  415054:	sub	x2, x29, #0x10
  415058:	sub	x3, x29, #0x1c
  41505c:	sub	x4, x29, #0x18
  415060:	sub	x5, x29, #0x20
  415064:	mov	x0, x23
  415068:	bl	401b70 <__isoc99_sscanf@plt>
  41506c:	cmp	w0, #0x4
  415070:	mov	w0, wzr
  415074:	b.ne	4150e4 <printf@plt+0x13374>  // b.any
  415078:	ldur	d0, [x29, #-16]
  41507c:	fcmp	d0, #0.0
  415080:	b.le	4150e4 <printf@plt+0x13374>
  415084:	ldur	d0, [x29, #-24]
  415088:	fcmp	d0, #0.0
  41508c:	b.le	4150e4 <printf@plt+0x13374>
  415090:	ldurb	w1, [x29, #-28]
  415094:	sub	x0, x29, #0x10
  415098:	bl	41340c <printf@plt+0x1169c>
  41509c:	cbz	w0, 4150e4 <printf@plt+0x13374>
  4150a0:	ldurb	w1, [x29, #-32]
  4150a4:	sub	x0, x29, #0x18
  4150a8:	bl	41340c <printf@plt+0x1169c>
  4150ac:	cbz	w0, 4150e4 <printf@plt+0x13374>
  4150b0:	cbz	x21, 4150bc <printf@plt+0x1334c>
  4150b4:	ldur	x8, [x29, #-16]
  4150b8:	str	x8, [x21]
  4150bc:	cbz	x20, 4150c8 <printf@plt+0x13358>
  4150c0:	ldur	x8, [x29, #-24]
  4150c4:	str	x8, [x20]
  4150c8:	cbz	x19, 4150e0 <printf@plt+0x13370>
  4150cc:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x41b4>
  4150d0:	add	x8, x8, #0xf85
  4150d4:	str	x8, [x19]
  4150d8:	b	4150e0 <printf@plt+0x13370>
  4150dc:	cbz	w0, 4150e4 <printf@plt+0x13374>
  4150e0:	mov	w0, #0x1                   	// #1
  4150e4:	ldp	x20, x19, [sp, #368]
  4150e8:	ldp	x22, x21, [sp, #352]
  4150ec:	ldp	x24, x23, [sp, #336]
  4150f0:	ldp	x26, x25, [sp, #320]
  4150f4:	ldp	x28, x27, [sp, #304]
  4150f8:	ldp	x29, x30, [sp, #288]
  4150fc:	add	sp, sp, #0x180
  415100:	ret
  415104:	stp	x29, x30, [sp, #-48]!
  415108:	stp	x22, x21, [sp, #16]
  41510c:	stp	x20, x19, [sp, #32]
  415110:	mov	x29, sp
  415114:	cbz	x0, 415170 <printf@plt+0x13400>
  415118:	adrp	x20, 438000 <stderr@@GLIBC_2.17+0x2168>
  41511c:	sub	x19, x0, #0x1
  415120:	add	x20, x20, #0x488
  415124:	ldrb	w1, [x19, #1]!
  415128:	mov	x0, x20
  41512c:	bl	412554 <printf@plt+0x107e4>
  415130:	cbnz	w0, 415124 <printf@plt+0x133b4>
  415134:	mov	x0, x19
  415138:	bl	401960 <strlen@plt>
  41513c:	adrp	x20, 438000 <stderr@@GLIBC_2.17+0x2168>
  415140:	add	x22, x19, x0
  415144:	add	x20, x20, #0x488
  415148:	mov	x21, x22
  41514c:	cmp	x22, x19
  415150:	b.ls	415168 <printf@plt+0x133f8>  // b.plast
  415154:	mov	x22, x21
  415158:	ldrb	w1, [x22, #-1]!
  41515c:	mov	x0, x20
  415160:	bl	412554 <printf@plt+0x107e4>
  415164:	cbnz	w0, 415148 <printf@plt+0x133d8>
  415168:	strb	wzr, [x21]
  41516c:	b	415174 <printf@plt+0x13404>
  415170:	mov	x19, xzr
  415174:	mov	x0, x19
  415178:	ldp	x20, x19, [sp, #32]
  41517c:	ldp	x22, x21, [sp, #16]
  415180:	ldp	x29, x30, [sp], #48
  415184:	ret
  415188:	stp	x29, x30, [sp, #-48]!
  41518c:	stp	x22, x21, [sp, #16]
  415190:	stp	x20, x19, [sp, #32]
  415194:	mov	x29, sp
  415198:	cmp	w1, #0x0
  41519c:	cset	w8, ge  // ge = tcont
  4151a0:	cmp	w2, #0x0
  4151a4:	cset	w9, gt
  4151a8:	cmp	w3, #0x0
  4151ac:	mov	w21, w2
  4151b0:	and	w8, w8, w9
  4151b4:	cset	w9, gt
  4151b8:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  4151bc:	mov	w22, w1
  4151c0:	mov	w19, w0
  4151c4:	and	w0, w8, w9
  4151c8:	add	x2, x2, #0xf52
  4151cc:	mov	w1, #0xfc                  	// #252
  4151d0:	mov	w20, w3
  4151d4:	bl	40c2ec <printf@plt+0xa57c>
  4151d8:	cbz	w22, 415214 <printf@plt+0x134a4>
  4151dc:	mov	x8, #0x400000000000        	// #70368744177664
  4151e0:	scvtf	d0, w19
  4151e4:	scvtf	d1, w22
  4151e8:	movk	x8, #0x408f, lsl #48
  4151ec:	scvtf	d2, w21
  4151f0:	scvtf	d3, w20
  4151f4:	fmul	d0, d0, d1
  4151f8:	fmov	d1, x8
  4151fc:	fdiv	d0, d0, d2
  415200:	fdiv	d1, d3, d1
  415204:	fmul	d0, d0, d1
  415208:	tbnz	w19, #31, 41521c <printf@plt+0x134ac>
  41520c:	fmov	d1, #5.000000000000000000e-01
  415210:	b	415220 <printf@plt+0x134b0>
  415214:	mov	w0, wzr
  415218:	b	415228 <printf@plt+0x134b8>
  41521c:	fmov	d1, #-5.000000000000000000e-01
  415220:	fadd	d0, d0, d1
  415224:	fcvtzs	w0, d0
  415228:	ldp	x20, x19, [sp, #32]
  41522c:	ldp	x22, x21, [sp, #16]
  415230:	ldp	x29, x30, [sp], #48
  415234:	ret
  415238:	stp	x29, x30, [sp, #-48]!
  41523c:	stp	x22, x21, [sp, #16]
  415240:	stp	x20, x19, [sp, #32]
  415244:	mov	x29, sp
  415248:	cmp	w1, #0x0
  41524c:	cset	w8, ge  // ge = tcont
  415250:	cmp	w2, #0x0
  415254:	mov	w19, w2
  415258:	cset	w9, gt
  41525c:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x41b4>
  415260:	mov	w20, w1
  415264:	mov	w21, w0
  415268:	and	w0, w8, w9
  41526c:	add	x2, x2, #0xf52
  415270:	mov	w1, #0xea                  	// #234
  415274:	cinc	w22, w19, lt  // lt = tstop
  415278:	bl	40c2ec <printf@plt+0xa57c>
  41527c:	cbz	w20, 4152b8 <printf@plt+0x13548>
  415280:	asr	w8, w22, #1
  415284:	tbnz	w21, #31, 4152c0 <printf@plt+0x13550>
  415288:	mov	w9, #0x7fffffff            	// #2147483647
  41528c:	sub	w9, w9, w8
  415290:	sdiv	w9, w9, w20
  415294:	cmp	w9, w21
  415298:	b.ge	415300 <printf@plt+0x13590>  // b.tcont
  41529c:	scvtf	d0, w21
  4152a0:	scvtf	d1, w20
  4152a4:	scvtf	d2, w19
  4152a8:	fmul	d0, d0, d1
  4152ac:	fdiv	d0, d0, d2
  4152b0:	fmov	d1, #5.000000000000000000e-01
  4152b4:	b	4152f0 <printf@plt+0x13580>
  4152b8:	mov	w0, wzr
  4152bc:	b	415308 <printf@plt+0x13598>
  4152c0:	mov	w10, #0x80000000            	// #-2147483648
  4152c4:	sub	w10, w10, w8
  4152c8:	neg	w9, w21
  4152cc:	udiv	w10, w10, w20
  4152d0:	cmp	w10, w9
  4152d4:	b.cs	4152fc <printf@plt+0x1358c>  // b.hs, b.nlast
  4152d8:	scvtf	d0, w21
  4152dc:	scvtf	d1, w20
  4152e0:	scvtf	d2, w19
  4152e4:	fmul	d0, d0, d1
  4152e8:	fdiv	d0, d0, d2
  4152ec:	fmov	d1, #-5.000000000000000000e-01
  4152f0:	fadd	d0, d0, d1
  4152f4:	fcvtzs	w0, d0
  4152f8:	b	415308 <printf@plt+0x13598>
  4152fc:	neg	w8, w8
  415300:	madd	w8, w20, w21, w8
  415304:	sdiv	w0, w8, w19
  415308:	ldp	x20, x19, [sp, #32]
  41530c:	ldp	x22, x21, [sp, #16]
  415310:	ldp	x29, x30, [sp], #48
  415314:	ret
  415318:	sub	sp, sp, #0xc0
  41531c:	str	d8, [sp, #80]
  415320:	stp	x29, x30, [sp, #96]
  415324:	stp	x28, x27, [sp, #112]
  415328:	stp	x26, x25, [sp, #128]
  41532c:	stp	x24, x23, [sp, #144]
  415330:	stp	x22, x21, [sp, #160]
  415334:	stp	x20, x19, [sp, #176]
  415338:	add	x29, sp, #0x50
  41533c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x41b4>
  415340:	add	x0, x0, #0xf8c
  415344:	sub	x1, x29, #0x8
  415348:	str	wzr, [x29, #12]
  41534c:	bl	415f04 <printf@plt+0x14194>
  415350:	cbz	x0, 41539c <printf@plt+0x1362c>
  415354:	ldur	x2, [x29, #-8]
  415358:	mov	x1, x0
  41535c:	add	x0, sp, #0x20
  415360:	bl	412ecc <printf@plt+0x1115c>
  415364:	adrp	x19, 41c000 <_ZdlPvm@@Base+0x41b4>
  415368:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x41b4>
  41536c:	adrp	x21, 438000 <stderr@@GLIBC_2.17+0x2168>
  415370:	mov	w9, #0x1                   	// #1
  415374:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  415378:	add	x19, x19, #0xfd0
  41537c:	add	x20, x20, #0xe78
  415380:	add	x21, x21, #0xa90
  415384:	fmov	d8, #5.000000000000000000e-01
  415388:	adrp	x25, 438000 <stderr@@GLIBC_2.17+0x2168>
  41538c:	adrp	x26, 438000 <stderr@@GLIBC_2.17+0x2168>
  415390:	str	w9, [sp, #56]
  415394:	str	wzr, [x8, #2744]
  415398:	b	4153d4 <printf@plt+0x13664>
  41539c:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  4153a0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x51b4>
  4153a4:	add	x1, x1, #0xa90
  4153a8:	add	x0, x0, #0x26b
  4153ac:	mov	x2, x1
  4153b0:	mov	x3, x1
  4153b4:	bl	412c00 <printf@plt+0x10e90>
  4153b8:	mov	w19, wzr
  4153bc:	b	415d64 <printf@plt+0x13ff4>
  4153c0:	mov	w8, #0x1                   	// #1
  4153c4:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x2168>
  4153c8:	str	w8, [x9, #2784]
  4153cc:	mov	w8, wzr
  4153d0:	cbnz	w8, 415bf4 <printf@plt+0x13e84>
  4153d4:	add	x0, sp, #0x20
  4153d8:	bl	412f1c <printf@plt+0x111ac>
  4153dc:	cbz	w0, 415bfc <printf@plt+0x13e8c>
  4153e0:	ldr	x0, [sp, #64]
  4153e4:	mov	x1, x19
  4153e8:	bl	401a70 <strtok@plt>
  4153ec:	mov	x27, x0
  4153f0:	mov	x24, xzr
  4153f4:	mov	w23, wzr
  4153f8:	mov	x22, x20
  4153fc:	ldr	x0, [x22], #16
  415400:	mov	x1, x27
  415404:	bl	401c10 <strcmp@plt>
  415408:	cmp	w0, #0x0
  41540c:	csinc	w23, w23, wzr, ne  // ne = any
  415410:	cmp	x24, #0x8
  415414:	b.hi	415420 <printf@plt+0x136b0>  // b.pmore
  415418:	add	x24, x24, #0x1
  41541c:	cbz	w23, 4153fc <printf@plt+0x1368c>
  415420:	cbz	w23, 41545c <printf@plt+0x136ec>
  415424:	mov	x0, xzr
  415428:	mov	x1, x19
  41542c:	bl	401a70 <strtok@plt>
  415430:	cbz	x0, 41558c <printf@plt+0x1381c>
  415434:	ldur	x2, [x22, #-8]
  415438:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  41543c:	add	x1, x1, #0x141
  415440:	mov	x28, x0
  415444:	bl	401b70 <__isoc99_sscanf@plt>
  415448:	cmp	w0, #0x1
  41544c:	b.ne	4155b8 <printf@plt+0x13848>  // b.any
  415450:	mov	w8, wzr
  415454:	cbnz	wzr, 4153d0 <printf@plt+0x13660>
  415458:	b	4153cc <printf@plt+0x1365c>
  41545c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x51b4>
  415460:	add	x0, x0, #0x2b1
  415464:	mov	x1, x27
  415468:	bl	401c10 <strcmp@plt>
  41546c:	cbz	w0, 4155ec <printf@plt+0x1387c>
  415470:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x51b4>
  415474:	add	x0, x0, #0x341
  415478:	mov	x1, x27
  41547c:	bl	401c10 <strcmp@plt>
  415480:	cbz	w0, 415620 <printf@plt+0x138b0>
  415484:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x51b4>
  415488:	add	x0, x0, #0x347
  41548c:	mov	x1, x27
  415490:	bl	401c10 <strcmp@plt>
  415494:	cbz	w0, 415730 <printf@plt+0x139c0>
  415498:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x51b4>
  41549c:	add	x0, x0, #0x387
  4154a0:	mov	x1, x27
  4154a4:	bl	401c10 <strcmp@plt>
  4154a8:	cbz	w0, 4153c0 <printf@plt+0x13650>
  4154ac:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x51b4>
  4154b0:	add	x0, x0, #0x39b
  4154b4:	mov	x1, x27
  4154b8:	bl	401c10 <strcmp@plt>
  4154bc:	cbz	w0, 415810 <printf@plt+0x13aa0>
  4154c0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x51b4>
  4154c4:	add	x0, x0, #0x3fb
  4154c8:	mov	x1, x27
  4154cc:	bl	401c10 <strcmp@plt>
  4154d0:	cbz	w0, 41589c <printf@plt+0x13b2c>
  4154d4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x51b4>
  4154d8:	add	x0, x0, #0x401
  4154dc:	mov	x1, x27
  4154e0:	bl	401c10 <strcmp@plt>
  4154e4:	cbz	w0, 4158b8 <printf@plt+0x13b48>
  4154e8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x51b4>
  4154ec:	add	x0, x0, #0x408
  4154f0:	mov	x1, x27
  4154f4:	bl	401c10 <strcmp@plt>
  4154f8:	cbz	w0, 415b38 <printf@plt+0x13dc8>
  4154fc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x51b4>
  415500:	add	x0, x0, #0x411
  415504:	mov	x1, x27
  415508:	bl	401c10 <strcmp@plt>
  41550c:	cbz	w0, 415b5c <printf@plt+0x13dec>
  415510:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x51b4>
  415514:	add	x0, x0, #0x42a
  415518:	mov	x1, x27
  41551c:	bl	401c10 <strcmp@plt>
  415520:	cbz	w0, 415b6c <printf@plt+0x13dfc>
  415524:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x51b4>
  415528:	add	x0, x0, #0x432
  41552c:	mov	x1, x27
  415530:	bl	401c10 <strcmp@plt>
  415534:	cbz	w0, 415bac <printf@plt+0x13e3c>
  415538:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x51b4>
  41553c:	add	x0, x0, #0x9e
  415540:	mov	x1, x27
  415544:	bl	401c10 <strcmp@plt>
  415548:	cbz	w0, 415bcc <printf@plt+0x13e5c>
  41554c:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  415550:	ldr	x8, [x8, #2840]
  415554:	cbz	x8, 4153cc <printf@plt+0x1365c>
  415558:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x31b4>
  41555c:	mov	x0, xzr
  415560:	add	x1, x1, #0x255
  415564:	bl	401a70 <strtok@plt>
  415568:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  41556c:	ldr	x22, [x8, #2840]
  415570:	bl	415104 <printf@plt+0x13394>
  415574:	ldr	x2, [sp, #40]
  415578:	ldr	w3, [sp, #48]
  41557c:	mov	x1, x0
  415580:	mov	x0, x27
  415584:	blr	x22
  415588:	b	4153cc <printf@plt+0x1365c>
  41558c:	add	x0, sp, #0x10
  415590:	mov	x1, x27
  415594:	bl	412990 <printf@plt+0x10c20>
  415598:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  41559c:	add	x0, sp, #0x20
  4155a0:	add	x2, sp, #0x10
  4155a4:	add	x1, x1, #0x282
  4155a8:	mov	x3, x21
  4155ac:	mov	x4, x21
  4155b0:	bl	4130c4 <printf@plt+0x11354>
  4155b4:	b	4155e0 <printf@plt+0x13870>
  4155b8:	add	x0, sp, #0x10
  4155bc:	mov	x1, x28
  4155c0:	bl	412990 <printf@plt+0x10c20>
  4155c4:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4155c8:	add	x0, sp, #0x20
  4155cc:	add	x2, sp, #0x10
  4155d0:	add	x1, x1, #0x2a1
  4155d4:	mov	x3, x21
  4155d8:	mov	x4, x21
  4155dc:	bl	4130c4 <printf@plt+0x11354>
  4155e0:	mov	w8, #0x1                   	// #1
  4155e4:	cbnz	w8, 4153d0 <printf@plt+0x13660>
  4155e8:	b	4153cc <printf@plt+0x1365c>
  4155ec:	mov	x0, xzr
  4155f0:	mov	x1, x19
  4155f4:	bl	401a70 <strtok@plt>
  4155f8:	cbz	x0, 4157f0 <printf@plt+0x13a80>
  4155fc:	mov	x27, x0
  415600:	bl	401960 <strlen@plt>
  415604:	add	x0, x0, #0x1
  415608:	bl	401900 <_Znam@plt>
  41560c:	mov	x1, x27
  415610:	bl	401a60 <strcpy@plt>
  415614:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  415618:	str	x0, [x8, #2824]
  41561c:	b	4153cc <printf@plt+0x1365c>
  415620:	mov	x0, xzr
  415624:	mov	x1, x19
  415628:	bl	401a70 <strtok@plt>
  41562c:	mov	x27, x0
  415630:	cbz	x0, 415704 <printf@plt+0x13994>
  415634:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415638:	add	x2, x29, #0xc
  41563c:	mov	x0, x27
  415640:	add	x1, x1, #0x141
  415644:	bl	401b70 <__isoc99_sscanf@plt>
  415648:	cmp	w0, #0x1
  41564c:	b.ne	415704 <printf@plt+0x13994>  // b.any
  415650:	ldr	w8, [x29, #12]
  415654:	cmp	w8, #0x0
  415658:	b.le	415704 <printf@plt+0x13994>
  41565c:	sxtw	x8, w8
  415660:	add	x8, x8, #0x1
  415664:	lsl	x9, x8, #3
  415668:	cmp	xzr, x8, lsr #61
  41566c:	csinv	x0, x9, xzr, eq  // eq = none
  415670:	bl	401900 <_Znam@plt>
  415674:	ldr	w8, [x29, #12]
  415678:	cmp	w8, #0x1
  41567c:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  415680:	str	x0, [x8, #2808]
  415684:	b.lt	4156f4 <printf@plt+0x13984>  // b.tstop
  415688:	mov	x22, xzr
  41568c:	mov	x0, xzr
  415690:	mov	x1, x19
  415694:	bl	401a70 <strtok@plt>
  415698:	mov	x27, x0
  41569c:	cbnz	x0, 4156c0 <printf@plt+0x13950>
  4156a0:	add	x0, sp, #0x20
  4156a4:	bl	412f1c <printf@plt+0x111ac>
  4156a8:	cbz	w0, 415840 <printf@plt+0x13ad0>
  4156ac:	ldr	x0, [sp, #64]
  4156b0:	mov	x1, x19
  4156b4:	bl	401a70 <strtok@plt>
  4156b8:	cbz	x0, 4156a0 <printf@plt+0x13930>
  4156bc:	mov	x27, x0
  4156c0:	mov	x0, x27
  4156c4:	bl	401960 <strlen@plt>
  4156c8:	add	x0, x0, #0x1
  4156cc:	bl	401900 <_Znam@plt>
  4156d0:	mov	x1, x27
  4156d4:	bl	401a60 <strcpy@plt>
  4156d8:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  4156dc:	ldr	x8, [x8, #2808]
  4156e0:	str	x0, [x8, x22, lsl #3]
  4156e4:	ldrsw	x8, [x29, #12]
  4156e8:	add	x22, x22, #0x1
  4156ec:	cmp	x22, x8
  4156f0:	b.lt	41568c <printf@plt+0x1391c>  // b.tstop
  4156f4:	mov	w8, #0x7                   	// #7
  4156f8:	cmp	w8, #0x7
  4156fc:	b.ne	4153d0 <printf@plt+0x13660>  // b.any
  415700:	b	415868 <printf@plt+0x13af8>
  415704:	add	x0, sp, #0x10
  415708:	mov	x1, x27
  41570c:	bl	412990 <printf@plt+0x10c20>
  415710:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415714:	add	x0, sp, #0x20
  415718:	add	x2, sp, #0x10
  41571c:	add	x1, x1, #0x2dc
  415720:	mov	x3, x21
  415724:	mov	x4, x21
  415728:	bl	4130c4 <printf@plt+0x11354>
  41572c:	b	415894 <printf@plt+0x13b24>
  415730:	mov	x0, xzr
  415734:	mov	x1, x19
  415738:	bl	401a70 <strtok@plt>
  41573c:	cbz	x0, 415820 <printf@plt+0x13ab0>
  415740:	mov	x27, x0
  415744:	mov	w22, wzr
  415748:	b	415764 <printf@plt+0x139f4>
  41574c:	mov	x0, xzr
  415750:	mov	x1, x19
  415754:	bl	401a70 <strtok@plt>
  415758:	mov	x27, x0
  41575c:	mov	w8, #0x1                   	// #1
  415760:	tbz	w8, #0, 4157cc <printf@plt+0x13a5c>
  415764:	cbz	x27, 4157cc <printf@plt+0x13a5c>
  415768:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x2168>
  41576c:	add	x2, sp, #0x8
  415770:	add	x3, sp, #0x10
  415774:	mov	x0, x27
  415778:	add	x1, x1, #0xac8
  41577c:	bl	414f14 <printf@plt+0x131a4>
  415780:	cbz	w0, 41574c <printf@plt+0x139dc>
  415784:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x2168>
  415788:	ldr	s0, [x9, #2744]
  41578c:	ldp	d2, d1, [sp, #8]
  415790:	adrp	x11, 438000 <stderr@@GLIBC_2.17+0x2168>
  415794:	mov	w8, wzr
  415798:	sxtl	v0.2d, v0.2s
  41579c:	scvtf	d0, d0
  4157a0:	fmul	d1, d1, d0
  4157a4:	fmul	d0, d2, d0
  4157a8:	fadd	d1, d1, d8
  4157ac:	fadd	d0, d0, d8
  4157b0:	fcvtzs	w9, d1
  4157b4:	fcvtzs	w10, d0
  4157b8:	str	w9, [x11, #2752]
  4157bc:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x2168>
  4157c0:	str	w10, [x9, #2756]
  4157c4:	mov	w22, #0x1                   	// #1
  4157c8:	tbnz	w8, #0, 415764 <printf@plt+0x139f4>
  4157cc:	cbnz	w22, 415450 <printf@plt+0x136e0>
  4157d0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4157d4:	add	x0, sp, #0x20
  4157d8:	add	x1, x1, #0x378
  4157dc:	mov	x2, x21
  4157e0:	mov	x3, x21
  4157e4:	mov	x4, x21
  4157e8:	bl	4130c4 <printf@plt+0x11354>
  4157ec:	b	4155e0 <printf@plt+0x13870>
  4157f0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4157f4:	add	x0, sp, #0x20
  4157f8:	add	x1, x1, #0x2b8
  4157fc:	mov	x2, x21
  415800:	mov	x3, x21
  415804:	mov	x4, x21
  415808:	bl	4130c4 <printf@plt+0x11354>
  41580c:	b	415894 <printf@plt+0x13b24>
  415810:	mov	w8, #0x1                   	// #1
  415814:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x2168>
  415818:	str	w8, [x9, #2780]
  41581c:	b	4153cc <printf@plt+0x1365c>
  415820:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415824:	add	x0, sp, #0x20
  415828:	add	x1, x1, #0x351
  41582c:	mov	x2, x21
  415830:	mov	x3, x21
  415834:	mov	x4, x21
  415838:	bl	4130c4 <printf@plt+0x11354>
  41583c:	b	415894 <printf@plt+0x13b24>
  415840:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415844:	add	x0, sp, #0x20
  415848:	add	x1, x1, #0x2f5
  41584c:	mov	x2, x21
  415850:	mov	x3, x21
  415854:	mov	x4, x21
  415858:	bl	4130c4 <printf@plt+0x11354>
  41585c:	mov	w8, #0x1                   	// #1
  415860:	cmp	w8, #0x7
  415864:	b.ne	4153d0 <printf@plt+0x13660>  // b.any
  415868:	mov	x0, xzr
  41586c:	mov	x1, x19
  415870:	bl	401a70 <strtok@plt>
  415874:	cbz	x0, 415b48 <printf@plt+0x13dd8>
  415878:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  41587c:	add	x0, sp, #0x20
  415880:	add	x1, x1, #0x31d
  415884:	mov	x2, x21
  415888:	mov	x3, x21
  41588c:	mov	x4, x21
  415890:	bl	4130c4 <printf@plt+0x11354>
  415894:	mov	w8, #0x1                   	// #1
  415898:	b	4153d0 <printf@plt+0x13660>
  41589c:	mov	w0, #0x40                  	// #64
  4158a0:	bl	401900 <_Znam@plt>
  4158a4:	mov	w28, wzr
  4158a8:	mov	w23, #0x10                  	// #16
  4158ac:	mov	x8, x25
  4158b0:	str	x0, [x25, #2816]
  4158b4:	b	4159cc <printf@plt+0x13c5c>
  4158b8:	mov	w0, #0x28                  	// #40
  4158bc:	bl	401900 <_Znam@plt>
  4158c0:	mov	x8, xzr
  4158c4:	str	x0, [x26, #2832]
  4158c8:	ldr	x9, [x26, #2832]
  4158cc:	str	xzr, [x9, x8]
  4158d0:	add	x8, x8, #0x8
  4158d4:	cmp	x8, #0x28
  4158d8:	b.ne	4158c8 <printf@plt+0x13b58>  // b.any
  4158dc:	mov	x0, xzr
  4158e0:	mov	x1, x19
  4158e4:	bl	401a70 <strtok@plt>
  4158e8:	cbz	x0, 4153cc <printf@plt+0x1365c>
  4158ec:	mov	x27, x0
  4158f0:	mov	x23, xzr
  4158f4:	mov	w24, #0x5                   	// #5
  4158f8:	add	x22, x23, #0x1
  4158fc:	cmp	w24, w22
  415900:	b.gt	415984 <printf@plt+0x13c14>
  415904:	ldr	x28, [x26, #2832]
  415908:	lsl	w24, w24, #1
  41590c:	sxtw	x8, w24
  415910:	sbfiz	x9, x24, #3, #32
  415914:	cmp	xzr, x8, lsr #61
  415918:	csinv	x0, x9, xzr, eq  // eq = none
  41591c:	bl	401900 <_Znam@plt>
  415920:	str	x0, [x26, #2832]
  415924:	cbz	x23, 415954 <printf@plt+0x13be4>
  415928:	mov	x8, xzr
  41592c:	lsl	x9, x8, #3
  415930:	ldr	x10, [x28, x9]
  415934:	ldr	x11, [x26, #2832]
  415938:	add	x8, x8, #0x1
  41593c:	cmp	x23, x8
  415940:	str	x10, [x11, x9]
  415944:	b.ne	41592c <printf@plt+0x13bbc>  // b.any
  415948:	cmp	w8, w24
  41594c:	b.lt	415960 <printf@plt+0x13bf0>  // b.tstop
  415950:	b	415978 <printf@plt+0x13c08>
  415954:	mov	w8, wzr
  415958:	cmp	w8, w24
  41595c:	b.ge	415978 <printf@plt+0x13c08>  // b.tcont
  415960:	mov	w8, w8
  415964:	ldr	x9, [x26, #2832]
  415968:	str	xzr, [x9, x8, lsl #3]
  41596c:	add	x8, x8, #0x1
  415970:	cmp	x24, x8
  415974:	b.ne	415964 <printf@plt+0x13bf4>  // b.any
  415978:	cbz	x28, 415984 <printf@plt+0x13c14>
  41597c:	mov	x0, x28
  415980:	bl	401bd0 <_ZdaPv@plt>
  415984:	mov	x0, x27
  415988:	bl	401960 <strlen@plt>
  41598c:	add	x0, x0, #0x1
  415990:	bl	401900 <_Znam@plt>
  415994:	mov	x1, x27
  415998:	bl	401a60 <strcpy@plt>
  41599c:	ldr	x8, [x26, #2832]
  4159a0:	mov	x1, x19
  4159a4:	str	x0, [x8, x23, lsl #3]
  4159a8:	mov	x0, xzr
  4159ac:	bl	401a70 <strtok@plt>
  4159b0:	mov	x27, x0
  4159b4:	mov	x23, x22
  4159b8:	cbnz	x0, 4158f8 <printf@plt+0x13b88>
  4159bc:	b	4153cc <printf@plt+0x1365c>
  4159c0:	mov	w8, #0xe                   	// #14
  4159c4:	mov	w23, w22
  4159c8:	cbnz	w8, 415b7c <printf@plt+0x13e0c>
  4159cc:	mov	x0, xzr
  4159d0:	mov	x1, x19
  4159d4:	bl	401a70 <strtok@plt>
  4159d8:	mov	x27, x0
  4159dc:	cbnz	x0, 415a00 <printf@plt+0x13c90>
  4159e0:	add	x0, sp, #0x20
  4159e4:	bl	412f1c <printf@plt+0x111ac>
  4159e8:	cbz	w0, 415b10 <printf@plt+0x13da0>
  4159ec:	ldr	x0, [sp, #64]
  4159f0:	mov	x1, x19
  4159f4:	bl	401a70 <strtok@plt>
  4159f8:	cbz	x0, 4159e0 <printf@plt+0x13c70>
  4159fc:	mov	x27, x0
  415a00:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415a04:	add	x2, sp, #0x8
  415a08:	add	x3, x29, #0x8
  415a0c:	mov	x0, x27
  415a10:	add	x1, x1, #0x3d2
  415a14:	bl	401b70 <__isoc99_sscanf@plt>
  415a18:	cmp	w0, #0x2
  415a1c:	b.eq	415a30 <printf@plt+0x13cc0>  // b.none
  415a20:	cmp	w0, #0x1
  415a24:	b.ne	415aa8 <printf@plt+0x13d38>  // b.any
  415a28:	ldr	w8, [sp, #8]
  415a2c:	str	w8, [x29, #8]
  415a30:	ldr	w8, [sp, #8]
  415a34:	tbnz	w8, #31, 415aa8 <printf@plt+0x13d38>
  415a38:	ldr	w9, [x29, #8]
  415a3c:	cmp	w8, w9
  415a40:	b.gt	415aa8 <printf@plt+0x13d38>
  415a44:	add	w11, w28, #0x2
  415a48:	cmp	w11, w23
  415a4c:	b.le	415ad8 <printf@plt+0x13d68>
  415a50:	ldr	x27, [x25, #2816]
  415a54:	lsl	w22, w23, #1
  415a58:	sxtw	x8, w22
  415a5c:	sbfiz	x9, x22, #2, #32
  415a60:	cmp	xzr, x8, lsr #62
  415a64:	str	x28, [sp]
  415a68:	mov	w28, w11
  415a6c:	mov	x24, x20
  415a70:	mov	x20, x25
  415a74:	csinv	x0, x9, xzr, eq  // eq = none
  415a78:	bl	401900 <_Znam@plt>
  415a7c:	sbfiz	x2, x23, #2, #32
  415a80:	mov	x1, x27
  415a84:	str	x0, [x20, #2816]
  415a88:	bl	401920 <memcpy@plt>
  415a8c:	cbz	x27, 415a98 <printf@plt+0x13d28>
  415a90:	mov	x0, x27
  415a94:	bl	401bd0 <_ZdaPv@plt>
  415a98:	mov	w11, w28
  415a9c:	ldr	x28, [sp]
  415aa0:	mov	x20, x24
  415aa4:	b	415adc <printf@plt+0x13d6c>
  415aa8:	add	x0, sp, #0x10
  415aac:	mov	x1, x27
  415ab0:	bl	412990 <printf@plt+0x10c20>
  415ab4:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415ab8:	add	x0, sp, #0x20
  415abc:	add	x2, sp, #0x10
  415ac0:	add	x1, x1, #0x3d8
  415ac4:	mov	x3, x21
  415ac8:	mov	x4, x21
  415acc:	bl	4130c4 <printf@plt+0x11354>
  415ad0:	mov	w8, #0x1                   	// #1
  415ad4:	b	4159c8 <printf@plt+0x13c58>
  415ad8:	mov	w22, w23
  415adc:	ldr	w8, [sp, #8]
  415ae0:	ldr	x9, [x25, #2816]
  415ae4:	sxtw	x10, w28
  415ae8:	str	w8, [x9, w28, sxtw #2]
  415aec:	ldr	w8, [sp, #8]
  415af0:	add	x28, x10, #0x1
  415af4:	cbz	w8, 4159c0 <printf@plt+0x13c50>
  415af8:	ldr	w10, [x29, #8]
  415afc:	mov	w8, wzr
  415b00:	mov	w23, w22
  415b04:	str	w10, [x9, x28, lsl #2]
  415b08:	mov	w28, w11
  415b0c:	b	4159c8 <printf@plt+0x13c58>
  415b10:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415b14:	add	x0, sp, #0x20
  415b18:	add	x1, x1, #0x3aa
  415b1c:	mov	x2, x21
  415b20:	mov	x3, x21
  415b24:	mov	x4, x21
  415b28:	bl	4130c4 <printf@plt+0x11354>
  415b2c:	mov	w8, #0x1                   	// #1
  415b30:	cbnz	w8, 4153d0 <printf@plt+0x13660>
  415b34:	b	4153cc <printf@plt+0x1365c>
  415b38:	mov	w8, #0x1                   	// #1
  415b3c:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x2168>
  415b40:	str	w8, [x9, #2776]
  415b44:	b	4153cc <printf@plt+0x1365c>
  415b48:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  415b4c:	ldr	x8, [x8, #2808]
  415b50:	ldrsw	x9, [x29, #12]
  415b54:	str	xzr, [x8, x9, lsl #3]
  415b58:	b	4153cc <printf@plt+0x1365c>
  415b5c:	mov	w8, #0x1                   	// #1
  415b60:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x2168>
  415b64:	str	w8, [x9, #2788]
  415b68:	b	4153cc <printf@plt+0x1365c>
  415b6c:	mov	w8, #0x1                   	// #1
  415b70:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x2168>
  415b74:	str	w8, [x9, #2792]
  415b78:	b	4153cc <printf@plt+0x1365c>
  415b7c:	cmp	w8, #0xe
  415b80:	b.ne	415b30 <printf@plt+0x13dc0>  // b.any
  415b84:	cmp	w28, #0x1
  415b88:	b.ne	415450 <printf@plt+0x136e0>  // b.any
  415b8c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415b90:	add	x0, sp, #0x20
  415b94:	add	x1, x1, #0x3ec
  415b98:	mov	x2, x21
  415b9c:	mov	x3, x21
  415ba0:	mov	x4, x21
  415ba4:	bl	4130c4 <printf@plt+0x11354>
  415ba8:	b	415b2c <printf@plt+0x13dbc>
  415bac:	mov	x0, xzr
  415bb0:	mov	x1, x19
  415bb4:	bl	401a70 <strtok@plt>
  415bb8:	cbz	x0, 415bd4 <printf@plt+0x13e64>
  415bbc:	bl	419374 <_ZdlPvm@@Base+0x1528>
  415bc0:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  415bc4:	str	x0, [x8, #2800]
  415bc8:	b	4153cc <printf@plt+0x1365c>
  415bcc:	mov	w8, #0x3                   	// #3
  415bd0:	b	4153d0 <printf@plt+0x13660>
  415bd4:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415bd8:	add	x0, sp, #0x20
  415bdc:	add	x1, x1, #0x442
  415be0:	mov	x2, x21
  415be4:	mov	x3, x21
  415be8:	mov	x4, x21
  415bec:	bl	4130c4 <printf@plt+0x11354>
  415bf0:	b	415894 <printf@plt+0x13b24>
  415bf4:	cmp	w8, #0x3
  415bf8:	b.ne	415d58 <printf@plt+0x13fe8>  // b.any
  415bfc:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  415c00:	ldr	w8, [x8, #2744]
  415c04:	cbz	w8, 415c60 <printf@plt+0x13ef0>
  415c08:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  415c0c:	ldr	w8, [x8, #2748]
  415c10:	cbz	w8, 415c84 <printf@plt+0x13f14>
  415c14:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  415c18:	ldr	x8, [x8, #2808]
  415c1c:	cbz	x8, 415ca8 <printf@plt+0x13f38>
  415c20:	ldr	x8, [x25, #2816]
  415c24:	cbz	x8, 415ccc <printf@plt+0x13f5c>
  415c28:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  415c2c:	ldr	w8, [x8, #608]
  415c30:	cmp	w8, #0x0
  415c34:	b.le	415cf0 <printf@plt+0x13f80>
  415c38:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  415c3c:	ldr	w8, [x8, #600]
  415c40:	cmp	w8, #0x0
  415c44:	b.le	415d14 <printf@plt+0x13fa4>
  415c48:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  415c4c:	ldr	w8, [x8, #604]
  415c50:	cmp	w8, #0x0
  415c54:	b.le	415d38 <printf@plt+0x13fc8>
  415c58:	mov	w19, #0x1                   	// #1
  415c5c:	b	415d5c <printf@plt+0x13fec>
  415c60:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  415c64:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415c68:	add	x2, x2, #0xa90
  415c6c:	add	x1, x1, #0x46f
  415c70:	add	x0, sp, #0x20
  415c74:	mov	x3, x2
  415c78:	mov	x4, x2
  415c7c:	bl	4130c4 <printf@plt+0x11354>
  415c80:	b	415d58 <printf@plt+0x13fe8>
  415c84:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  415c88:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415c8c:	add	x2, x2, #0xa90
  415c90:	add	x1, x1, #0x485
  415c94:	add	x0, sp, #0x20
  415c98:	mov	x3, x2
  415c9c:	mov	x4, x2
  415ca0:	bl	4130c4 <printf@plt+0x11354>
  415ca4:	b	415d58 <printf@plt+0x13fe8>
  415ca8:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  415cac:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415cb0:	add	x2, x2, #0xa90
  415cb4:	add	x1, x1, #0x4a1
  415cb8:	add	x0, sp, #0x20
  415cbc:	mov	x3, x2
  415cc0:	mov	x4, x2
  415cc4:	bl	4130c4 <printf@plt+0x11354>
  415cc8:	b	415d58 <printf@plt+0x13fe8>
  415ccc:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  415cd0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415cd4:	add	x2, x2, #0xa90
  415cd8:	add	x1, x1, #0x4b9
  415cdc:	add	x0, sp, #0x20
  415ce0:	mov	x3, x2
  415ce4:	mov	x4, x2
  415ce8:	bl	4130c4 <printf@plt+0x11354>
  415cec:	b	415d58 <printf@plt+0x13fe8>
  415cf0:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  415cf4:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415cf8:	add	x2, x2, #0xa90
  415cfc:	add	x1, x1, #0x4d1
  415d00:	add	x0, sp, #0x20
  415d04:	mov	x3, x2
  415d08:	mov	x4, x2
  415d0c:	bl	4130c4 <printf@plt+0x11354>
  415d10:	b	415d58 <printf@plt+0x13fe8>
  415d14:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  415d18:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415d1c:	add	x2, x2, #0xa90
  415d20:	add	x1, x1, #0x4e7
  415d24:	add	x0, sp, #0x20
  415d28:	mov	x3, x2
  415d2c:	mov	x4, x2
  415d30:	bl	4130c4 <printf@plt+0x11354>
  415d34:	b	415d58 <printf@plt+0x13fe8>
  415d38:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  415d3c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415d40:	add	x2, x2, #0xa90
  415d44:	add	x1, x1, #0x4f7
  415d48:	add	x0, sp, #0x20
  415d4c:	mov	x3, x2
  415d50:	mov	x4, x2
  415d54:	bl	4130c4 <printf@plt+0x11354>
  415d58:	mov	w19, wzr
  415d5c:	add	x0, sp, #0x20
  415d60:	bl	412ee0 <printf@plt+0x11170>
  415d64:	mov	w0, w19
  415d68:	ldp	x20, x19, [sp, #176]
  415d6c:	ldp	x22, x21, [sp, #160]
  415d70:	ldp	x24, x23, [sp, #144]
  415d74:	ldp	x26, x25, [sp, #128]
  415d78:	ldp	x28, x27, [sp, #112]
  415d7c:	ldp	x29, x30, [sp, #96]
  415d80:	ldr	d8, [sp, #80]
  415d84:	add	sp, sp, #0xc0
  415d88:	ret
  415d8c:	b	415ddc <printf@plt+0x1406c>
  415d90:	b	415ddc <printf@plt+0x1406c>
  415d94:	b	415ddc <printf@plt+0x1406c>
  415d98:	b	415ddc <printf@plt+0x1406c>
  415d9c:	b	415ddc <printf@plt+0x1406c>
  415da0:	b	415ddc <printf@plt+0x1406c>
  415da4:	b	415ddc <printf@plt+0x1406c>
  415da8:	b	415ddc <printf@plt+0x1406c>
  415dac:	b	415ddc <printf@plt+0x1406c>
  415db0:	b	415ddc <printf@plt+0x1406c>
  415db4:	b	415ddc <printf@plt+0x1406c>
  415db8:	b	415ddc <printf@plt+0x1406c>
  415dbc:	b	415ddc <printf@plt+0x1406c>
  415dc0:	b	415ddc <printf@plt+0x1406c>
  415dc4:	b	415ddc <printf@plt+0x1406c>
  415dc8:	b	415ddc <printf@plt+0x1406c>
  415dcc:	b	415ddc <printf@plt+0x1406c>
  415dd0:	b	415ddc <printf@plt+0x1406c>
  415dd4:	b	415ddc <printf@plt+0x1406c>
  415dd8:	b	415ddc <printf@plt+0x1406c>
  415ddc:	mov	x19, x0
  415de0:	add	x0, sp, #0x20
  415de4:	bl	412ee0 <printf@plt+0x11170>
  415de8:	mov	x0, x19
  415dec:	bl	401ce0 <_Unwind_Resume@plt>
  415df0:	ret
  415df4:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x2168>
  415df8:	ldr	x8, [x9, #2840]
  415dfc:	str	x0, [x9, #2840]
  415e00:	mov	x0, x8
  415e04:	ret
  415e08:	tbnz	w0, #31, 415e24 <printf@plt+0x140b4>
  415e0c:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  415e10:	add	x8, x8, #0xd70
  415e14:	ldrb	w8, [x8, w0, sxtw]
  415e18:	cmp	w8, #0x0
  415e1c:	cset	w0, ne  // ne = any
  415e20:	ret
  415e24:	mov	w0, wzr
  415e28:	ret
  415e2c:	ldr	w0, [x0]
  415e30:	ret
  415e34:	ldr	w0, [x0, #4]
  415e38:	ret
  415e3c:	stp	x29, x30, [sp, #-16]!
  415e40:	mov	x29, sp
  415e44:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x2168>
  415e48:	ldr	w3, [x0, #56]
  415e4c:	ldr	w8, [x8, #2748]
  415e50:	mov	w0, w1
  415e54:	cbz	w3, 415e6c <printf@plt+0x140fc>
  415e58:	mov	w1, w2
  415e5c:	mov	w2, w8
  415e60:	bl	415188 <printf@plt+0x13418>
  415e64:	ldp	x29, x30, [sp], #16
  415e68:	ret
  415e6c:	cmp	w8, w2
  415e70:	b.eq	415e80 <printf@plt+0x14110>  // b.none
  415e74:	mov	w1, w2
  415e78:	mov	w2, w8
  415e7c:	bl	415238 <printf@plt+0x134c8>
  415e80:	ldp	x29, x30, [sp], #16
  415e84:	ret
  415e88:	stp	x29, x30, [sp, #-32]!
  415e8c:	stp	x20, x19, [sp, #16]
  415e90:	mov	x29, sp
  415e94:	mov	x19, x1
  415e98:	bl	415e2c <printf@plt+0x140bc>
  415e9c:	mov	w20, w0
  415ea0:	mov	x0, x19
  415ea4:	bl	415e2c <printf@plt+0x140bc>
  415ea8:	mov	w9, #0x4e61                	// #20065
  415eac:	add	w8, w0, w20, lsl #10
  415eb0:	movk	w9, #0x824a, lsl #16
  415eb4:	smull	x9, w8, w9
  415eb8:	lsr	x9, x9, #32
  415ebc:	add	w9, w9, w8
  415ec0:	asr	w10, w9, #8
  415ec4:	add	w9, w10, w9, lsr #31
  415ec8:	mov	w10, #0x1f7                 	// #503
  415ecc:	ldp	x20, x19, [sp, #16]
  415ed0:	msub	w8, w9, w10, w8
  415ed4:	cmp	w8, #0x0
  415ed8:	cneg	w0, w8, mi  // mi = first
  415edc:	ldp	x29, x30, [sp], #32
  415ee0:	ret
  415ee4:	stp	x29, x30, [sp, #-16]!
  415ee8:	mov	x29, sp
  415eec:	mov	x1, x0
  415ef0:	adrp	x0, 438000 <stderr@@GLIBC_2.17+0x2168>
  415ef4:	add	x0, x0, #0xaa8
  415ef8:	bl	418384 <_ZdlPvm@@Base+0x538>
  415efc:	ldp	x29, x30, [sp], #16
  415f00:	ret
  415f04:	stp	x29, x30, [sp, #-48]!
  415f08:	stp	x22, x21, [sp, #16]
  415f0c:	stp	x20, x19, [sp, #32]
  415f10:	mov	x29, sp
  415f14:	mov	x19, x1
  415f18:	mov	x20, x0
  415f1c:	bl	401960 <strlen@plt>
  415f20:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x1168>
  415f24:	ldr	x21, [x8, #3888]
  415f28:	mov	x22, x0
  415f2c:	mov	x0, x21
  415f30:	bl	401960 <strlen@plt>
  415f34:	add	x8, x22, x0
  415f38:	add	x0, x8, #0x5
  415f3c:	bl	401900 <_Znam@plt>
  415f40:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  415f44:	add	x1, x1, #0x5ac
  415f48:	mov	x2, x21
  415f4c:	mov	x3, x20
  415f50:	mov	x22, x0
  415f54:	bl	401a80 <sprintf@plt>
  415f58:	adrp	x0, 438000 <stderr@@GLIBC_2.17+0x2168>
  415f5c:	add	x0, x0, #0xaa8
  415f60:	mov	x1, x22
  415f64:	mov	x2, x19
  415f68:	bl	41845c <_ZdlPvm@@Base+0x610>
  415f6c:	mov	x19, x0
  415f70:	mov	x0, x22
  415f74:	bl	401bd0 <_ZdaPv@plt>
  415f78:	mov	x0, x19
  415f7c:	ldp	x20, x19, [sp, #32]
  415f80:	ldp	x22, x21, [sp, #16]
  415f84:	ldp	x29, x30, [sp], #48
  415f88:	ret
  415f8c:	sub	sp, sp, #0xb0
  415f90:	stp	x29, x30, [sp, #80]
  415f94:	stp	x28, x27, [sp, #96]
  415f98:	stp	x26, x25, [sp, #112]
  415f9c:	stp	x24, x23, [sp, #128]
  415fa0:	stp	x22, x21, [sp, #144]
  415fa4:	stp	x20, x19, [sp, #160]
  415fa8:	ldrb	w8, [x2]
  415fac:	ldr	w9, [x7, #4]
  415fb0:	add	x29, sp, #0x50
  415fb4:	cmp	w8, #0x3a
  415fb8:	csel	w22, wzr, w9, eq  // eq = none
  415fbc:	cmp	w0, #0x1
  415fc0:	b.lt	4162f8 <printf@plt+0x14588>  // b.tstop
  415fc4:	ldr	w8, [x7]
  415fc8:	mov	x19, x7
  415fcc:	mov	w21, w5
  415fd0:	mov	x27, x4
  415fd4:	mov	x23, x3
  415fd8:	mov	x28, x2
  415fdc:	mov	w24, w0
  415fe0:	mov	x26, x1
  415fe4:	str	xzr, [x7, #16]
  415fe8:	cbz	w8, 416004 <printf@plt+0x14294>
  415fec:	ldr	w9, [x19, #24]
  415ff0:	cbz	w9, 416000 <printf@plt+0x14290>
  415ff4:	ldr	x8, [x19, #32]
  415ff8:	cbnz	x8, 416030 <printf@plt+0x142c0>
  415ffc:	b	416144 <printf@plt+0x143d4>
  416000:	cbnz	w8, 41600c <printf@plt+0x1429c>
  416004:	mov	w8, #0x1                   	// #1
  416008:	str	w8, [x19]
  41600c:	mov	x0, x28
  416010:	mov	w1, w6
  416014:	mov	x2, x19
  416018:	bl	4169d4 <printf@plt+0x14c64>
  41601c:	mov	x28, x0
  416020:	mov	w8, #0x1                   	// #1
  416024:	str	w8, [x19, #24]
  416028:	ldr	x8, [x19, #32]
  41602c:	cbz	x8, 416144 <printf@plt+0x143d4>
  416030:	ldrb	w8, [x8]
  416034:	cbz	w8, 416144 <printf@plt+0x143d4>
  416038:	cbz	x23, 41637c <printf@plt+0x1460c>
  41603c:	ldrsw	x8, [x19]
  416040:	ldr	x20, [x26, x8, lsl #3]
  416044:	str	x8, [sp, #32]
  416048:	ldrb	w25, [x20, #1]
  41604c:	cmp	w25, #0x2d
  416050:	b.eq	416060 <printf@plt+0x142f0>  // b.none
  416054:	cbz	w21, 41637c <printf@plt+0x1460c>
  416058:	ldrb	w8, [x20, #2]
  41605c:	cbz	w8, 416490 <printf@plt+0x14720>
  416060:	stp	x26, x27, [x29, #-32]
  416064:	str	x20, [sp, #8]
  416068:	ldr	x20, [x19, #32]
  41606c:	mov	x27, x20
  416070:	ldrb	w8, [x27]
  416074:	cbz	w8, 41608c <printf@plt+0x1431c>
  416078:	cmp	w8, #0x3d
  41607c:	b.eq	41608c <printf@plt+0x1431c>  // b.none
  416080:	add	x27, x27, #0x1
  416084:	ldrb	w8, [x27]
  416088:	cbnz	w8, 416078 <printf@plt+0x14308>
  41608c:	ldr	x26, [x23]
  416090:	str	w25, [sp, #16]
  416094:	stur	w21, [x29, #-8]
  416098:	str	x23, [sp, #40]
  41609c:	cbz	x26, 416250 <printf@plt+0x144e0>
  4160a0:	str	w22, [sp, #20]
  4160a4:	str	x28, [sp, #24]
  4160a8:	mov	w21, wzr
  4160ac:	mov	w25, wzr
  4160b0:	mov	x28, xzr
  4160b4:	sub	x22, x27, x20
  4160b8:	mov	w8, #0xffffffff            	// #-1
  4160bc:	stur	w8, [x29, #-12]
  4160c0:	b	4160d4 <printf@plt+0x14364>
  4160c4:	mov	w25, #0x1                   	// #1
  4160c8:	ldr	x26, [x23, #32]!
  4160cc:	add	w21, w21, #0x1
  4160d0:	cbz	x26, 4161ec <printf@plt+0x1447c>
  4160d4:	mov	x0, x26
  4160d8:	mov	x1, x20
  4160dc:	mov	x2, x22
  4160e0:	bl	401b10 <strncmp@plt>
  4160e4:	cbnz	w0, 4160c8 <printf@plt+0x14358>
  4160e8:	mov	x0, x26
  4160ec:	bl	401960 <strlen@plt>
  4160f0:	cmp	w22, w0
  4160f4:	b.eq	416320 <printf@plt+0x145b0>  // b.none
  4160f8:	cbz	x28, 416138 <printf@plt+0x143c8>
  4160fc:	ldur	w8, [x29, #-8]
  416100:	cbnz	w8, 4160c4 <printf@plt+0x14354>
  416104:	ldr	w8, [x28, #8]
  416108:	ldr	w9, [x23, #8]
  41610c:	cmp	w8, w9
  416110:	b.ne	4160c4 <printf@plt+0x14354>  // b.any
  416114:	ldr	x8, [x28, #16]
  416118:	ldr	x9, [x23, #16]
  41611c:	cmp	x8, x9
  416120:	b.ne	4160c4 <printf@plt+0x14354>  // b.any
  416124:	ldr	w8, [x28, #24]
  416128:	ldr	w9, [x23, #24]
  41612c:	cmp	w8, w9
  416130:	b.ne	4160c4 <printf@plt+0x14354>  // b.any
  416134:	b	4160c8 <printf@plt+0x14358>
  416138:	mov	x28, x23
  41613c:	stur	w21, [x29, #-12]
  416140:	b	4160c8 <printf@plt+0x14358>
  416144:	ldr	w9, [x19, #52]
  416148:	ldr	w8, [x19]
  41614c:	cmp	w9, w8
  416150:	b.le	416158 <printf@plt+0x143e8>
  416154:	str	w8, [x19, #52]
  416158:	ldr	w9, [x19, #48]
  41615c:	cmp	w9, w8
  416160:	b.le	416168 <printf@plt+0x143f8>
  416164:	str	w8, [x19, #48]
  416168:	ldr	w9, [x19, #40]
  41616c:	cmp	w9, #0x1
  416170:	b.ne	416204 <printf@plt+0x14494>  // b.any
  416174:	ldp	w10, w9, [x19, #48]
  416178:	cmp	w10, w9
  41617c:	b.eq	416198 <printf@plt+0x14428>  // b.none
  416180:	cmp	w9, w8
  416184:	b.eq	416198 <printf@plt+0x14428>  // b.none
  416188:	mov	x0, x26
  41618c:	mov	x1, x19
  416190:	bl	416a6c <printf@plt+0x14cfc>
  416194:	b	4161a4 <printf@plt+0x14434>
  416198:	cmp	w9, w8
  41619c:	b.eq	4161a4 <printf@plt+0x14434>  // b.none
  4161a0:	str	w8, [x19, #48]
  4161a4:	ldr	w8, [x19]
  4161a8:	cmp	w8, w24
  4161ac:	b.ge	416200 <printf@plt+0x14490>  // b.tcont
  4161b0:	sxtw	x9, w8
  4161b4:	add	x9, x26, x9, lsl #3
  4161b8:	b	4161d0 <printf@plt+0x14460>
  4161bc:	add	w8, w8, #0x1
  4161c0:	cmp	w24, w8
  4161c4:	add	x9, x9, #0x8
  4161c8:	str	w8, [x19]
  4161cc:	b.eq	4161fc <printf@plt+0x1448c>  // b.none
  4161d0:	ldr	x10, [x9]
  4161d4:	ldrb	w11, [x10]
  4161d8:	cmp	w11, #0x2d
  4161dc:	b.ne	4161bc <printf@plt+0x1444c>  // b.any
  4161e0:	ldrb	w10, [x10, #1]
  4161e4:	cbz	w10, 4161bc <printf@plt+0x1444c>
  4161e8:	b	416200 <printf@plt+0x14490>
  4161ec:	ldur	w21, [x29, #-12]
  4161f0:	mov	w8, wzr
  4161f4:	mov	x23, x28
  4161f8:	b	416324 <printf@plt+0x145b4>
  4161fc:	mov	w8, w24
  416200:	str	w8, [x19, #52]
  416204:	ldrsw	x20, [x19]
  416208:	cmp	w20, w24
  41620c:	b.eq	41627c <printf@plt+0x1450c>  // b.none
  416210:	ldr	x0, [x26, x20, lsl #3]
  416214:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x41b4>
  416218:	add	x1, x1, #0x5a3
  41621c:	bl	401c10 <strcmp@plt>
  416220:	cbnz	w0, 41627c <printf@plt+0x1450c>
  416224:	ldp	w9, w10, [x19, #48]
  416228:	add	w8, w20, #0x1
  41622c:	str	w8, [x19]
  416230:	cmp	w9, w10
  416234:	b.eq	416268 <printf@plt+0x144f8>  // b.none
  416238:	cmp	w10, w8
  41623c:	b.eq	416268 <printf@plt+0x144f8>  // b.none
  416240:	mov	x0, x26
  416244:	mov	x1, x19
  416248:	bl	416a6c <printf@plt+0x14cfc>
  41624c:	b	416274 <printf@plt+0x14504>
  416250:	mov	w25, wzr
  416254:	mov	x23, xzr
  416258:	mov	w8, wzr
  41625c:	mov	w21, #0xffffffff            	// #-1
  416260:	cbnz	w25, 416330 <printf@plt+0x145c0>
  416264:	b	416428 <printf@plt+0x146b8>
  416268:	cmp	w9, w10
  41626c:	b.ne	416274 <printf@plt+0x14504>  // b.any
  416270:	str	w8, [x19, #48]
  416274:	str	w24, [x19, #52]
  416278:	str	w24, [x19]
  41627c:	ldrsw	x8, [x19]
  416280:	cmp	w8, w24
  416284:	b.ne	41629c <printf@plt+0x1452c>  // b.any
  416288:	ldp	w8, w9, [x19, #48]
  41628c:	cmp	w8, w9
  416290:	b.eq	4162f8 <printf@plt+0x14588>  // b.none
  416294:	str	w8, [x19]
  416298:	b	4162f8 <printf@plt+0x14588>
  41629c:	ldr	x9, [x26, x8, lsl #3]
  4162a0:	ldrb	w10, [x9]
  4162a4:	cmp	w10, #0x2d
  4162a8:	b.ne	4162d8 <printf@plt+0x14568>  // b.any
  4162ac:	ldrb	w10, [x9, #1]!
  4162b0:	cbz	w10, 4162d8 <printf@plt+0x14568>
  4162b4:	cmp	x23, #0x0
  4162b8:	cset	w8, ne  // ne = any
  4162bc:	cmp	w10, #0x2d
  4162c0:	cset	w10, eq  // eq = none
  4162c4:	and	w8, w8, w10
  4162c8:	add	x8, x9, x8
  4162cc:	str	x8, [x19, #32]
  4162d0:	cbnz	x23, 41603c <printf@plt+0x142cc>
  4162d4:	b	41637c <printf@plt+0x1460c>
  4162d8:	ldr	w9, [x19, #40]
  4162dc:	cbz	w9, 4162f8 <printf@plt+0x14588>
  4162e0:	add	w9, w8, #0x1
  4162e4:	str	w9, [x19]
  4162e8:	ldr	x8, [x26, x8, lsl #3]
  4162ec:	mov	w25, #0x1                   	// #1
  4162f0:	str	x8, [x19, #16]
  4162f4:	b	4162fc <printf@plt+0x1458c>
  4162f8:	mov	w25, #0xffffffff            	// #-1
  4162fc:	mov	w0, w25
  416300:	ldp	x20, x19, [sp, #160]
  416304:	ldp	x22, x21, [sp, #144]
  416308:	ldp	x24, x23, [sp, #128]
  41630c:	ldp	x26, x25, [sp, #112]
  416310:	ldp	x28, x27, [sp, #96]
  416314:	ldp	x29, x30, [sp, #80]
  416318:	add	sp, sp, #0xb0
  41631c:	ret
  416320:	mov	w8, #0x1                   	// #1
  416324:	ldr	x28, [sp, #24]
  416328:	ldr	w22, [sp, #20]
  41632c:	cbz	w25, 416428 <printf@plt+0x146b8>
  416330:	tbnz	w8, #0, 416428 <printf@plt+0x146b8>
  416334:	ldur	x26, [x29, #-32]
  416338:	mov	w20, w22
  41633c:	cbnz	w22, 416774 <printf@plt+0x14a04>
  416340:	ldr	x22, [x19, #32]
  416344:	mov	x0, x22
  416348:	bl	401960 <strlen@plt>
  41634c:	ldr	w9, [x19]
  416350:	ldur	x27, [x29, #-24]
  416354:	add	x10, x22, x0
  416358:	mov	w8, wzr
  41635c:	add	w9, w9, #0x1
  416360:	str	wzr, [x19, #8]
  416364:	str	x10, [x19, #32]
  416368:	str	w9, [x19]
  41636c:	mov	w25, #0x3f                  	// #63
  416370:	ldr	x23, [sp, #40]
  416374:	mov	w22, w20
  416378:	cbz	w8, 4162fc <printf@plt+0x1458c>
  41637c:	ldr	x21, [x19, #32]
  416380:	mov	x0, x28
  416384:	add	x20, x21, #0x1
  416388:	str	x20, [x19, #32]
  41638c:	ldrb	w25, [x21]
  416390:	mov	w1, w25
  416394:	bl	401a20 <strchr@plt>
  416398:	ldrb	w8, [x21, #1]
  41639c:	cbnz	w8, 4163ac <printf@plt+0x1463c>
  4163a0:	ldr	w8, [x19]
  4163a4:	add	w8, w8, #0x1
  4163a8:	str	w8, [x19]
  4163ac:	cmp	w25, #0x3a
  4163b0:	b.eq	4163f0 <printf@plt+0x14680>  // b.none
  4163b4:	cbz	x0, 4163f0 <printf@plt+0x14680>
  4163b8:	ldrb	w8, [x0]
  4163bc:	cmp	w8, #0x57
  4163c0:	b.ne	416400 <printf@plt+0x14690>  // b.any
  4163c4:	ldrb	w8, [x0, #1]
  4163c8:	cmp	w8, #0x3b
  4163cc:	b.ne	416400 <printf@plt+0x14690>  // b.any
  4163d0:	ldrb	w8, [x20]
  4163d4:	cbz	w8, 416558 <printf@plt+0x147e8>
  4163d8:	ldr	w8, [x19]
  4163dc:	mov	x25, x23
  4163e0:	str	x20, [x19, #16]
  4163e4:	add	w8, w8, #0x1
  4163e8:	str	w8, [x19]
  4163ec:	b	41662c <printf@plt+0x148bc>
  4163f0:	cbnz	w22, 4165e4 <printf@plt+0x14874>
  4163f4:	str	w25, [x19, #8]
  4163f8:	mov	w25, #0x3f                  	// #63
  4163fc:	b	4162fc <printf@plt+0x1458c>
  416400:	ldrb	w8, [x0, #1]
  416404:	cmp	w8, #0x3a
  416408:	b.ne	4162fc <printf@plt+0x1458c>  // b.any
  41640c:	ldrb	w9, [x0, #2]
  416410:	ldrb	w8, [x20]
  416414:	cmp	w9, #0x3a
  416418:	b.ne	4164a4 <printf@plt+0x14734>  // b.any
  41641c:	cbnz	w8, 4164a8 <printf@plt+0x14738>
  416420:	str	xzr, [x19, #16]
  416424:	b	4164b8 <printf@plt+0x14748>
  416428:	cbz	x23, 416458 <printf@plt+0x146e8>
  41642c:	ldr	x11, [sp, #32]
  416430:	add	w8, w11, #0x1
  416434:	str	w8, [x19]
  416438:	ldrb	w10, [x27]
  41643c:	ldr	w9, [x23, #8]
  416440:	cbz	w10, 4164f4 <printf@plt+0x14784>
  416444:	cbz	w9, 416580 <printf@plt+0x14810>
  416448:	add	x8, x27, #0x1
  41644c:	str	x8, [x19, #16]
  416450:	ldp	x26, x27, [x29, #-32]
  416454:	b	416518 <printf@plt+0x147a8>
  416458:	ldur	x26, [x29, #-32]
  41645c:	ldur	w8, [x29, #-8]
  416460:	ldr	w21, [sp, #16]
  416464:	cbz	w8, 4164c0 <printf@plt+0x14750>
  416468:	cmp	w21, #0x2d
  41646c:	b.eq	4164c0 <printf@plt+0x14750>  // b.none
  416470:	ldrb	w1, [x20]
  416474:	mov	x0, x28
  416478:	bl	401a20 <strchr@plt>
  41647c:	cbz	x0, 4164c0 <printf@plt+0x14750>
  416480:	ldur	x27, [x29, #-24]
  416484:	ldr	x23, [sp, #40]
  416488:	mov	w8, #0x1                   	// #1
  41648c:	b	416378 <printf@plt+0x14608>
  416490:	mov	x0, x28
  416494:	mov	w1, w25
  416498:	bl	401a20 <strchr@plt>
  41649c:	cbnz	x0, 41637c <printf@plt+0x1460c>
  4164a0:	b	416060 <printf@plt+0x142f0>
  4164a4:	cbz	w8, 4165bc <printf@plt+0x1484c>
  4164a8:	ldr	w8, [x19]
  4164ac:	str	x20, [x19, #16]
  4164b0:	add	w8, w8, #0x1
  4164b4:	str	w8, [x19]
  4164b8:	str	xzr, [x19, #32]
  4164bc:	b	4162fc <printf@plt+0x1458c>
  4164c0:	ldur	x27, [x29, #-24]
  4164c4:	ldr	x23, [sp, #40]
  4164c8:	cbnz	w22, 41685c <printf@plt+0x14aec>
  4164cc:	ldr	w9, [x19]
  4164d0:	adrp	x10, 41b000 <_ZdlPvm@@Base+0x31b4>
  4164d4:	mov	w8, wzr
  4164d8:	add	x10, x10, #0x256
  4164dc:	add	w9, w9, #0x1
  4164e0:	mov	w25, #0x3f                  	// #63
  4164e4:	str	wzr, [x19, #8]
  4164e8:	str	x10, [x19, #32]
  4164ec:	str	w9, [x19]
  4164f0:	b	416378 <printf@plt+0x14608>
  4164f4:	ldp	x26, x27, [x29, #-32]
  4164f8:	cmp	w9, #0x1
  4164fc:	b.ne	416518 <printf@plt+0x147a8>  // b.any
  416500:	cmp	w8, w24
  416504:	b.ge	416794 <printf@plt+0x14a24>  // b.tcont
  416508:	add	w9, w11, #0x2
  41650c:	str	w9, [x19]
  416510:	ldr	x8, [x26, w8, sxtw #3]
  416514:	str	x8, [x19, #16]
  416518:	mov	x0, x20
  41651c:	bl	401960 <strlen@plt>
  416520:	add	x8, x20, x0
  416524:	str	x8, [x19, #32]
  416528:	cbz	x27, 416530 <printf@plt+0x147c0>
  41652c:	str	w21, [x27]
  416530:	ldr	x9, [x23, #16]
  416534:	ldr	w25, [x23, #24]
  416538:	mov	w8, wzr
  41653c:	cbz	x9, 416550 <printf@plt+0x147e0>
  416540:	ldr	x23, [sp, #40]
  416544:	str	w25, [x9]
  416548:	mov	w25, wzr
  41654c:	b	416378 <printf@plt+0x14608>
  416550:	ldr	x23, [sp, #40]
  416554:	b	416378 <printf@plt+0x14608>
  416558:	ldrsw	x8, [x19]
  41655c:	cmp	w8, w24
  416560:	b.ne	416618 <printf@plt+0x148a8>  // b.any
  416564:	cbnz	w22, 416914 <printf@plt+0x14ba4>
  416568:	str	w25, [x19, #8]
  41656c:	ldrb	w8, [x28]
  416570:	mov	w9, #0x3f                  	// #63
  416574:	cmp	w8, #0x3a
  416578:	csel	w25, w8, w9, eq  // eq = none
  41657c:	b	4162fc <printf@plt+0x1458c>
  416580:	ldp	x26, x27, [x29, #-32]
  416584:	cbnz	w22, 4168c8 <printf@plt+0x14b58>
  416588:	mov	w20, w22
  41658c:	ldr	x22, [x19, #32]
  416590:	mov	x0, x22
  416594:	bl	401960 <strlen@plt>
  416598:	add	x9, x22, x0
  41659c:	str	x9, [x19, #32]
  4165a0:	ldr	w9, [x23, #24]
  4165a4:	ldr	x23, [sp, #40]
  4165a8:	mov	w8, wzr
  4165ac:	mov	w22, w20
  4165b0:	str	w9, [x19, #8]
  4165b4:	mov	w25, #0x3f                  	// #63
  4165b8:	b	416378 <printf@plt+0x14608>
  4165bc:	ldrsw	x8, [x19]
  4165c0:	cmp	w8, w24
  4165c4:	b.ne	4167d0 <printf@plt+0x14a60>  // b.any
  4165c8:	cbnz	w22, 41694c <printf@plt+0x14bdc>
  4165cc:	str	w25, [x19, #8]
  4165d0:	ldrb	w8, [x28]
  4165d4:	mov	w9, #0x3f                  	// #63
  4165d8:	cmp	w8, #0x3a
  4165dc:	csel	w25, w8, w9, eq  // eq = none
  4165e0:	b	4164b8 <printf@plt+0x14748>
  4165e4:	ldr	w8, [x19, #44]
  4165e8:	adrp	x9, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4165ec:	ldr	x0, [x9, #3736]
  4165f0:	ldr	x2, [x26]
  4165f4:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x51b4>
  4165f8:	adrp	x10, 41d000 <_ZdlPvm@@Base+0x51b4>
  4165fc:	add	x9, x9, #0x693
  416600:	add	x10, x10, #0x6ad
  416604:	cmp	w8, #0x0
  416608:	csel	x1, x10, x9, eq  // eq = none
  41660c:	mov	w3, w25
  416610:	bl	401970 <fprintf@plt>
  416614:	b	4163f4 <printf@plt+0x14684>
  416618:	add	w9, w8, #0x1
  41661c:	str	w9, [x19]
  416620:	ldr	x8, [x26, x8, lsl #3]
  416624:	mov	x25, x23
  416628:	str	x8, [x19, #16]
  41662c:	ldr	x20, [x19, #16]
  416630:	str	x20, [x19, #32]
  416634:	stur	x20, [x29, #-8]
  416638:	ldrb	w23, [x20]
  41663c:	cbz	w23, 416654 <printf@plt+0x148e4>
  416640:	cmp	w23, #0x3d
  416644:	b.eq	416654 <printf@plt+0x148e4>  // b.none
  416648:	add	x20, x20, #0x1
  41664c:	ldrb	w23, [x20]
  416650:	cbnz	w23, 416640 <printf@plt+0x148d0>
  416654:	stp	x26, x27, [x29, #-32]
  416658:	ldr	x26, [x25]
  41665c:	cbz	x26, 4166fc <printf@plt+0x1498c>
  416660:	ldur	x8, [x29, #-8]
  416664:	str	w22, [sp, #20]
  416668:	str	x28, [sp, #24]
  41666c:	mov	w21, wzr
  416670:	sub	x22, x20, x8
  416674:	mov	w28, wzr
  416678:	mov	x27, xzr
  41667c:	and	x8, x22, #0xffffffff
  416680:	stur	wzr, [x29, #-12]
  416684:	str	x8, [sp, #32]
  416688:	b	4166b0 <printf@plt+0x14940>
  41668c:	ldur	w8, [x29, #-12]
  416690:	cmp	x27, #0x0
  416694:	csel	x27, x25, x27, eq  // eq = none
  416698:	csel	w28, w21, w28, eq  // eq = none
  41669c:	csinc	w8, w8, wzr, eq  // eq = none
  4166a0:	stur	w8, [x29, #-12]
  4166a4:	ldr	x26, [x25, #32]!
  4166a8:	add	w21, w21, #0x1
  4166ac:	cbz	x26, 4166e0 <printf@plt+0x14970>
  4166b0:	ldur	x1, [x29, #-8]
  4166b4:	mov	x0, x26
  4166b8:	mov	x2, x22
  4166bc:	bl	401b10 <strncmp@plt>
  4166c0:	cbnz	w0, 4166a4 <printf@plt+0x14934>
  4166c4:	mov	x0, x26
  4166c8:	bl	401960 <strlen@plt>
  4166cc:	ldr	x8, [sp, #32]
  4166d0:	cmp	x8, x0
  4166d4:	b.ne	41668c <printf@plt+0x1491c>  // b.any
  4166d8:	mov	w8, #0x1                   	// #1
  4166dc:	b	4166ec <printf@plt+0x1497c>
  4166e0:	mov	w8, wzr
  4166e4:	mov	x25, x27
  4166e8:	mov	w21, w28
  4166ec:	ldr	x28, [sp, #24]
  4166f0:	ldr	w22, [sp, #20]
  4166f4:	ldur	w9, [x29, #-12]
  4166f8:	b	41670c <printf@plt+0x1499c>
  4166fc:	mov	w9, wzr
  416700:	mov	x25, xzr
  416704:	mov	w8, wzr
  416708:	mov	w21, wzr
  41670c:	cbz	w9, 416740 <printf@plt+0x149d0>
  416710:	tbnz	w8, #0, 416740 <printf@plt+0x149d0>
  416714:	cbnz	w22, 416884 <printf@plt+0x14b14>
  416718:	ldr	x20, [x19, #32]
  41671c:	mov	x0, x20
  416720:	bl	401960 <strlen@plt>
  416724:	ldr	w8, [x19]
  416728:	add	x9, x20, x0
  41672c:	str	x9, [x19, #32]
  416730:	mov	w25, #0x3f                  	// #63
  416734:	add	w8, w8, #0x1
  416738:	str	w8, [x19]
  41673c:	b	4162fc <printf@plt+0x1458c>
  416740:	cbz	x25, 416768 <printf@plt+0x149f8>
  416744:	mov	x8, x25
  416748:	ldr	w8, [x25, #8]
  41674c:	mov	w9, w22
  416750:	cbz	w23, 4167e4 <printf@plt+0x14a74>
  416754:	ldur	x22, [x29, #-24]
  416758:	cbz	w8, 416840 <printf@plt+0x14ad0>
  41675c:	add	x8, x20, #0x1
  416760:	str	x8, [x19, #16]
  416764:	b	41680c <printf@plt+0x14a9c>
  416768:	str	xzr, [x19, #32]
  41676c:	mov	w25, #0x57                  	// #87
  416770:	b	4162fc <printf@plt+0x1458c>
  416774:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416778:	ldr	x0, [x8, #3736]
  41677c:	ldr	x2, [x26]
  416780:	ldr	x3, [sp, #8]
  416784:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  416788:	add	x1, x1, #0x5b5
  41678c:	bl	401970 <fprintf@plt>
  416790:	b	416340 <printf@plt+0x145d0>
  416794:	mov	w20, w22
  416798:	cbnz	w22, 41696c <printf@plt+0x14bfc>
  41679c:	ldr	x22, [x19, #32]
  4167a0:	mov	x0, x22
  4167a4:	bl	401960 <strlen@plt>
  4167a8:	add	x9, x22, x0
  4167ac:	str	x9, [x19, #32]
  4167b0:	ldr	w9, [x23, #24]
  4167b4:	mov	w10, #0x3f                  	// #63
  4167b8:	mov	w8, wzr
  4167bc:	str	w9, [x19, #8]
  4167c0:	ldrb	w9, [x28]
  4167c4:	cmp	w9, #0x3a
  4167c8:	csel	w25, w9, w10, eq  // eq = none
  4167cc:	b	416370 <printf@plt+0x14600>
  4167d0:	add	w9, w8, #0x1
  4167d4:	str	w9, [x19]
  4167d8:	ldr	x8, [x26, x8, lsl #3]
  4167dc:	str	x8, [x19, #16]
  4167e0:	b	4164b8 <printf@plt+0x14748>
  4167e4:	ldp	x10, x22, [x29, #-32]
  4167e8:	cmp	w8, #0x1
  4167ec:	b.ne	41680c <printf@plt+0x14a9c>  // b.any
  4167f0:	ldrsw	x8, [x19]
  4167f4:	cmp	w8, w24
  4167f8:	b.ge	4168ac <printf@plt+0x14b3c>  // b.tcont
  4167fc:	add	w9, w8, #0x1
  416800:	str	w9, [x19]
  416804:	ldr	x8, [x10, x8, lsl #3]
  416808:	b	416760 <printf@plt+0x149f0>
  41680c:	ldur	x20, [x29, #-8]
  416810:	mov	x0, x20
  416814:	bl	401960 <strlen@plt>
  416818:	add	x8, x20, x0
  41681c:	str	x8, [x19, #32]
  416820:	cbz	x22, 416828 <printf@plt+0x14ab8>
  416824:	str	w21, [x22]
  416828:	ldr	x8, [x25, #16]
  41682c:	ldr	w25, [x25, #24]
  416830:	cbz	x8, 4162fc <printf@plt+0x1458c>
  416834:	str	w25, [x8]
  416838:	mov	w25, wzr
  41683c:	b	4162fc <printf@plt+0x1458c>
  416840:	cbnz	w9, 41698c <printf@plt+0x14c1c>
  416844:	ldr	x20, [x19, #32]
  416848:	mov	x0, x20
  41684c:	bl	401960 <strlen@plt>
  416850:	add	x8, x20, x0
  416854:	str	x8, [x19, #32]
  416858:	b	4163f8 <printf@plt+0x14688>
  41685c:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416860:	ldr	x0, [x8, #3736]
  416864:	ldr	x2, [x26]
  416868:	cmp	w21, #0x2d
  41686c:	b.ne	4168f8 <printf@plt+0x14b88>  // b.any
  416870:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  416874:	add	x1, x1, #0x653
  416878:	mov	x3, x20
  41687c:	bl	401970 <fprintf@plt>
  416880:	b	4164cc <printf@plt+0x1475c>
  416884:	adrp	x9, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416888:	ldrsw	x8, [x19]
  41688c:	ldr	x0, [x9, #3736]
  416890:	ldur	x9, [x29, #-32]
  416894:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  416898:	add	x1, x1, #0x6ee
  41689c:	ldr	x2, [x9]
  4168a0:	ldr	x3, [x9, x8, lsl #3]
  4168a4:	bl	401970 <fprintf@plt>
  4168a8:	b	416718 <printf@plt+0x149a8>
  4168ac:	cbnz	w9, 4169b0 <printf@plt+0x14c40>
  4168b0:	ldr	x21, [x19, #32]
  4168b4:	mov	x0, x21
  4168b8:	bl	401960 <strlen@plt>
  4168bc:	add	x8, x21, x0
  4168c0:	str	x8, [x19, #32]
  4168c4:	b	41656c <printf@plt+0x147fc>
  4168c8:	ldr	x10, [sp, #8]
  4168cc:	adrp	x9, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4168d0:	ldr	x0, [x9, #3736]
  4168d4:	ldr	x2, [x26]
  4168d8:	ldrb	w8, [x10, #1]
  4168dc:	cmp	w8, #0x2d
  4168e0:	b.ne	416934 <printf@plt+0x14bc4>  // b.any
  4168e4:	ldr	x3, [x23]
  4168e8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4168ec:	add	x1, x1, #0x5d3
  4168f0:	bl	401970 <fprintf@plt>
  4168f4:	b	416588 <printf@plt+0x14818>
  4168f8:	ldr	x8, [sp, #8]
  4168fc:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  416900:	add	x1, x1, #0x673
  416904:	mov	x4, x20
  416908:	ldrb	w3, [x8]
  41690c:	bl	401970 <fprintf@plt>
  416910:	b	4164cc <printf@plt+0x1475c>
  416914:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416918:	ldr	x0, [x8, #3736]
  41691c:	ldr	x2, [x26]
  416920:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  416924:	add	x1, x1, #0x6c7
  416928:	mov	w3, w25
  41692c:	bl	401970 <fprintf@plt>
  416930:	b	416568 <printf@plt+0x147f8>
  416934:	ldrb	w3, [x10]
  416938:	ldr	x4, [x23]
  41693c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  416940:	add	x1, x1, #0x600
  416944:	bl	401970 <fprintf@plt>
  416948:	b	416588 <printf@plt+0x14818>
  41694c:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416950:	ldr	x0, [x8, #3736]
  416954:	ldr	x2, [x26]
  416958:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  41695c:	add	x1, x1, #0x6c7
  416960:	mov	w3, w25
  416964:	bl	401970 <fprintf@plt>
  416968:	b	4165cc <printf@plt+0x1485c>
  41696c:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416970:	ldr	x0, [x8, #3736]
  416974:	ldr	x2, [x26]
  416978:	ldr	x3, [sp, #8]
  41697c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  416980:	add	x1, x1, #0x62d
  416984:	bl	401970 <fprintf@plt>
  416988:	b	41679c <printf@plt+0x14a2c>
  41698c:	ldur	x9, [x29, #-32]
  416990:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416994:	ldr	x0, [x8, #3736]
  416998:	ldr	x3, [x25]
  41699c:	ldr	x2, [x9]
  4169a0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4169a4:	add	x1, x1, #0x70f
  4169a8:	bl	401970 <fprintf@plt>
  4169ac:	b	416844 <printf@plt+0x14ad4>
  4169b0:	adrp	x9, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4169b4:	sub	w8, w8, #0x1
  4169b8:	ldr	x2, [x10]
  4169bc:	ldr	x0, [x9, #3736]
  4169c0:	ldr	x3, [x10, w8, sxtw #3]
  4169c4:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4169c8:	add	x1, x1, #0x62d
  4169cc:	bl	401970 <fprintf@plt>
  4169d0:	b	4168b0 <printf@plt+0x14b40>
  4169d4:	stp	x29, x30, [sp, #-32]!
  4169d8:	stp	x20, x19, [sp, #16]
  4169dc:	ldr	w8, [x2]
  4169e0:	mov	x20, x2
  4169e4:	mov	x19, x0
  4169e8:	mov	x29, sp
  4169ec:	stp	w8, w8, [x2, #48]
  4169f0:	str	xzr, [x2, #32]
  4169f4:	cbz	w1, 416a00 <printf@plt+0x14c90>
  4169f8:	mov	w8, #0x1                   	// #1
  4169fc:	b	416a14 <printf@plt+0x14ca4>
  416a00:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x51b4>
  416a04:	add	x0, x0, #0x73d
  416a08:	bl	401c80 <getenv@plt>
  416a0c:	cmp	x0, #0x0
  416a10:	cset	w8, ne  // ne = any
  416a14:	str	w8, [x20, #44]
  416a18:	ldrb	w9, [x19]
  416a1c:	cmp	w9, #0x2b
  416a20:	b.eq	416a3c <printf@plt+0x14ccc>  // b.none
  416a24:	cmp	w9, #0x2d
  416a28:	b.ne	416a48 <printf@plt+0x14cd8>  // b.any
  416a2c:	mov	w8, #0x2                   	// #2
  416a30:	str	w8, [x20, #40]
  416a34:	add	x19, x19, #0x1
  416a38:	b	416a5c <printf@plt+0x14cec>
  416a3c:	str	wzr, [x20, #40]
  416a40:	add	x19, x19, #0x1
  416a44:	b	416a5c <printf@plt+0x14cec>
  416a48:	cbz	w8, 416a54 <printf@plt+0x14ce4>
  416a4c:	str	wzr, [x20, #40]
  416a50:	b	416a5c <printf@plt+0x14cec>
  416a54:	mov	w8, #0x1                   	// #1
  416a58:	str	w8, [x20, #40]
  416a5c:	mov	x0, x19
  416a60:	ldp	x20, x19, [sp, #16]
  416a64:	ldp	x29, x30, [sp], #32
  416a68:	ret
  416a6c:	ldp	w9, w11, [x1, #48]
  416a70:	ldr	w8, [x1]
  416a74:	sxtw	x10, w11
  416a78:	cmp	w8, w11
  416a7c:	b.le	416b24 <printf@plt+0x14db4>
  416a80:	cmp	w9, w11
  416a84:	b.ge	416b24 <printf@plt+0x14db4>  // b.tcont
  416a88:	add	x11, x0, x10, lsl #3
  416a8c:	mov	w12, w9
  416a90:	mov	w13, w8
  416a94:	sub	w15, w13, w10
  416a98:	sub	w14, w10, w12
  416a9c:	cmp	w15, w14
  416aa0:	b.le	416ae4 <printf@plt+0x14d74>
  416aa4:	cmp	w14, #0x1
  416aa8:	b.lt	416ad4 <printf@plt+0x14d64>  // b.tstop
  416aac:	sub	w16, w13, w14
  416ab0:	sub	w15, w10, w12
  416ab4:	add	x16, x0, w16, sxtw #3
  416ab8:	add	x17, x0, w12, sxtw #3
  416abc:	ldr	x18, [x16]
  416ac0:	ldr	x2, [x17]
  416ac4:	subs	x15, x15, #0x1
  416ac8:	str	x18, [x17], #8
  416acc:	str	x2, [x16], #8
  416ad0:	b.ne	416abc <printf@plt+0x14d4c>  // b.any
  416ad4:	sub	w13, w13, w14
  416ad8:	cmp	w13, w10
  416adc:	b.gt	416b1c <printf@plt+0x14dac>
  416ae0:	b	416b24 <printf@plt+0x14db4>
  416ae4:	cmp	w15, #0x1
  416ae8:	b.lt	416b10 <printf@plt+0x14da0>  // b.tstop
  416aec:	sub	w14, w13, w10
  416af0:	add	x16, x0, w12, sxtw #3
  416af4:	mov	x17, x11
  416af8:	ldr	x18, [x17]
  416afc:	ldr	x2, [x16]
  416b00:	subs	x14, x14, #0x1
  416b04:	str	x18, [x16], #8
  416b08:	str	x2, [x17], #8
  416b0c:	b.ne	416af8 <printf@plt+0x14d88>  // b.any
  416b10:	add	w12, w12, w15
  416b14:	cmp	w13, w10
  416b18:	b.le	416b24 <printf@plt+0x14db4>
  416b1c:	cmp	w10, w12
  416b20:	b.gt	416a94 <printf@plt+0x14d24>
  416b24:	sub	w9, w9, w10
  416b28:	add	w9, w9, w8
  416b2c:	stp	w9, w8, [x1, #48]
  416b30:	ret
  416b34:	stp	x29, x30, [sp, #-32]!
  416b38:	stp	x20, x19, [sp, #16]
  416b3c:	adrp	x20, 434000 <_Znam@GLIBCXX_3.4>
  416b40:	adrp	x8, 434000 <_Znam@GLIBCXX_3.4>
  416b44:	ldr	w9, [x20, #612]
  416b48:	ldr	w8, [x8, #616]
  416b4c:	adrp	x19, 438000 <stderr@@GLIBC_2.17+0x2168>
  416b50:	add	x19, x19, #0xb20
  416b54:	mov	x7, x19
  416b58:	mov	x29, sp
  416b5c:	stp	w9, w8, [x19]
  416b60:	bl	415f8c <printf@plt+0x1421c>
  416b64:	ldr	w8, [x19]
  416b68:	ldr	x9, [x19, #16]
  416b6c:	ldr	w11, [x19, #8]
  416b70:	adrp	x10, 43a000 <stderr@@GLIBC_2.17+0x4168>
  416b74:	str	w8, [x20, #612]
  416b78:	ldp	x20, x19, [sp, #16]
  416b7c:	adrp	x12, 434000 <_Znam@GLIBCXX_3.4>
  416b80:	str	x9, [x10, #24]
  416b84:	str	w11, [x12, #620]
  416b88:	ldp	x29, x30, [sp], #32
  416b8c:	ret
  416b90:	stp	x29, x30, [sp, #-16]!
  416b94:	mov	w6, #0x1                   	// #1
  416b98:	mov	x3, xzr
  416b9c:	mov	x4, xzr
  416ba0:	mov	w5, wzr
  416ba4:	mov	x29, sp
  416ba8:	bl	416b34 <printf@plt+0x14dc4>
  416bac:	ldp	x29, x30, [sp], #16
  416bb0:	ret
  416bb4:	stp	x29, x30, [sp, #-16]!
  416bb8:	mov	w5, wzr
  416bbc:	mov	w6, wzr
  416bc0:	mov	x29, sp
  416bc4:	bl	416b34 <printf@plt+0x14dc4>
  416bc8:	ldp	x29, x30, [sp], #16
  416bcc:	ret
  416bd0:	stp	x29, x30, [sp, #-16]!
  416bd4:	mov	x7, x5
  416bd8:	mov	w5, wzr
  416bdc:	mov	w6, wzr
  416be0:	mov	x29, sp
  416be4:	bl	415f8c <printf@plt+0x1421c>
  416be8:	ldp	x29, x30, [sp], #16
  416bec:	ret
  416bf0:	stp	x29, x30, [sp, #-16]!
  416bf4:	mov	w5, #0x1                   	// #1
  416bf8:	mov	w6, wzr
  416bfc:	mov	x29, sp
  416c00:	bl	416b34 <printf@plt+0x14dc4>
  416c04:	ldp	x29, x30, [sp], #16
  416c08:	ret
  416c0c:	stp	x29, x30, [sp, #-16]!
  416c10:	mov	x7, x5
  416c14:	mov	w5, #0x1                   	// #1
  416c18:	mov	w6, wzr
  416c1c:	mov	x29, sp
  416c20:	bl	415f8c <printf@plt+0x1421c>
  416c24:	ldp	x29, x30, [sp], #16
  416c28:	ret
  416c2c:	stp	xzr, xzr, [x0]
  416c30:	ret
  416c34:	stp	x29, x30, [sp, #-48]!
  416c38:	str	x21, [sp, #16]
  416c3c:	stp	x20, x19, [sp, #32]
  416c40:	mov	x29, sp
  416c44:	mov	w8, #0x11                  	// #17
  416c48:	mov	x19, x0
  416c4c:	str	w8, [x0, #8]
  416c50:	mov	w0, #0x110                 	// #272
  416c54:	bl	401900 <_Znam@plt>
  416c58:	mov	x20, x0
  416c5c:	mov	x21, xzr
  416c60:	add	x0, x20, x21
  416c64:	bl	416c2c <printf@plt+0x14ebc>
  416c68:	add	x21, x21, #0x10
  416c6c:	cmp	x21, #0x110
  416c70:	b.ne	416c60 <printf@plt+0x14ef0>  // b.any
  416c74:	str	x20, [x19]
  416c78:	str	wzr, [x19, #12]
  416c7c:	ldp	x20, x19, [sp, #32]
  416c80:	ldr	x21, [sp, #16]
  416c84:	ldp	x29, x30, [sp], #48
  416c88:	ret
  416c8c:	stp	x29, x30, [sp, #-48]!
  416c90:	stp	x20, x19, [sp, #32]
  416c94:	mov	x19, x0
  416c98:	ldr	w8, [x0, #8]
  416c9c:	ldr	x0, [x0]
  416ca0:	str	x21, [sp, #16]
  416ca4:	mov	x29, sp
  416ca8:	cbz	w8, 416cd4 <printf@plt+0x14f64>
  416cac:	mov	x20, xzr
  416cb0:	mov	x21, xzr
  416cb4:	ldr	x0, [x0, x20]
  416cb8:	bl	401a00 <free@plt>
  416cbc:	ldr	w8, [x19, #8]
  416cc0:	ldr	x0, [x19]
  416cc4:	add	x21, x21, #0x1
  416cc8:	add	x20, x20, #0x10
  416ccc:	cmp	x21, x8
  416cd0:	b.cc	416cb4 <printf@plt+0x14f44>  // b.lo, b.ul, b.last
  416cd4:	cbz	x0, 416cdc <printf@plt+0x14f6c>
  416cd8:	bl	401bd0 <_ZdaPv@plt>
  416cdc:	ldp	x20, x19, [sp, #32]
  416ce0:	ldr	x21, [sp, #16]
  416ce4:	ldp	x29, x30, [sp], #48
  416ce8:	ret
  416cec:	stp	x29, x30, [sp, #-96]!
  416cf0:	str	x27, [sp, #16]
  416cf4:	stp	x26, x25, [sp, #32]
  416cf8:	stp	x24, x23, [sp, #48]
  416cfc:	stp	x22, x21, [sp, #64]
  416d00:	stp	x20, x19, [sp, #80]
  416d04:	mov	x29, sp
  416d08:	mov	x19, x2
  416d0c:	cmp	x1, #0x0
  416d10:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x51b4>
  416d14:	mov	x21, x1
  416d18:	mov	x20, x0
  416d1c:	cset	w0, ne  // ne = any
  416d20:	add	x2, x2, #0x74d
  416d24:	mov	w1, #0x1f                  	// #31
  416d28:	bl	40c2ec <printf@plt+0xa57c>
  416d2c:	mov	x0, x21
  416d30:	bl	4180e4 <_ZdlPvm@@Base+0x298>
  416d34:	ldr	w24, [x20, #8]
  416d38:	ldr	x22, [x20]
  416d3c:	mov	x23, x0
  416d40:	udiv	x8, x0, x24
  416d44:	msub	x26, x8, x24, x0
  416d48:	lsl	x8, x26, #4
  416d4c:	ldr	x25, [x22, x8]
  416d50:	cbz	x25, 416d78 <printf@plt+0x15008>
  416d54:	mov	x0, x25
  416d58:	mov	x1, x21
  416d5c:	bl	401c10 <strcmp@plt>
  416d60:	cbz	w0, 416e58 <printf@plt+0x150e8>
  416d64:	ldr	x22, [x20]
  416d68:	cmp	w26, #0x0
  416d6c:	csel	w8, w24, w26, eq  // eq = none
  416d70:	sub	w26, w8, #0x1
  416d74:	b	416d48 <printf@plt+0x14fd8>
  416d78:	cbz	x19, 416e64 <printf@plt+0x150f4>
  416d7c:	ldr	w8, [x20, #12]
  416d80:	cmp	w24, w8, lsl #2
  416d84:	b.hi	416eb0 <printf@plt+0x15140>  // b.pmore
  416d88:	mov	w0, w24
  416d8c:	bl	418154 <_ZdlPvm@@Base+0x308>
  416d90:	mov	w8, w0
  416d94:	lsl	x25, x8, #4
  416d98:	mov	w27, w0
  416d9c:	str	w0, [x20, #8]
  416da0:	mov	x0, x25
  416da4:	bl	401900 <_Znam@plt>
  416da8:	mov	x26, x0
  416dac:	cbz	w27, 416dc8 <printf@plt+0x15058>
  416db0:	mov	x27, x26
  416db4:	mov	x0, x27
  416db8:	bl	416c2c <printf@plt+0x14ebc>
  416dbc:	subs	x25, x25, #0x10
  416dc0:	add	x27, x27, #0x10
  416dc4:	b.ne	416db4 <printf@plt+0x15044>  // b.any
  416dc8:	str	x26, [x20]
  416dcc:	cbz	w24, 416e6c <printf@plt+0x150fc>
  416dd0:	mov	x25, xzr
  416dd4:	b	416de8 <printf@plt+0x15078>
  416dd8:	bl	401a00 <free@plt>
  416ddc:	add	x25, x25, #0x1
  416de0:	cmp	x25, x24
  416de4:	b.eq	416e6c <printf@plt+0x150fc>  // b.none
  416de8:	add	x26, x22, x25, lsl #4
  416dec:	ldr	x0, [x26]
  416df0:	cbz	x0, 416ddc <printf@plt+0x1506c>
  416df4:	mov	x27, x26
  416df8:	ldr	x8, [x27, #8]!
  416dfc:	cbz	x8, 416dd8 <printf@plt+0x15068>
  416e00:	bl	4180e4 <_ZdlPvm@@Base+0x298>
  416e04:	ldr	w10, [x20, #8]
  416e08:	ldr	x9, [x20]
  416e0c:	udiv	x8, x0, x10
  416e10:	msub	x8, x8, x10, x0
  416e14:	add	x11, x9, x8, lsl #4
  416e18:	ldr	x12, [x11]
  416e1c:	cbz	x12, 416e40 <printf@plt+0x150d0>
  416e20:	ldr	x9, [x20]
  416e24:	cmp	w8, #0x0
  416e28:	csel	w8, w10, w8, eq  // eq = none
  416e2c:	sub	w8, w8, #0x1
  416e30:	add	x11, x9, w8, uxtw #4
  416e34:	ldr	x12, [x11]
  416e38:	cbnz	x12, 416e24 <printf@plt+0x150b4>
  416e3c:	mov	w8, w8
  416e40:	ldr	x10, [x26]
  416e44:	add	x8, x9, x8, lsl #4
  416e48:	str	x10, [x11]
  416e4c:	ldr	x10, [x27]
  416e50:	str	x10, [x8, #8]
  416e54:	b	416ddc <printf@plt+0x1506c>
  416e58:	add	x8, x22, x26, lsl #4
  416e5c:	str	x19, [x8, #8]
  416e60:	b	416ee4 <printf@plt+0x15174>
  416e64:	mov	x25, xzr
  416e68:	b	416ee4 <printf@plt+0x15174>
  416e6c:	ldr	w8, [x20, #8]
  416e70:	ldr	x9, [x20]
  416e74:	udiv	x10, x23, x8
  416e78:	msub	x26, x10, x8, x23
  416e7c:	lsl	x10, x26, #4
  416e80:	ldr	x9, [x9, x10]
  416e84:	cbz	x9, 416ea4 <printf@plt+0x15134>
  416e88:	ldr	x9, [x20]
  416e8c:	cmp	w26, #0x0
  416e90:	csel	w10, w8, w26, eq  // eq = none
  416e94:	sub	w26, w10, #0x1
  416e98:	lsl	x10, x26, #4
  416e9c:	ldr	x10, [x9, x10]
  416ea0:	cbnz	x10, 416e8c <printf@plt+0x1511c>
  416ea4:	cbz	x22, 416eb0 <printf@plt+0x15140>
  416ea8:	mov	x0, x22
  416eac:	bl	401bd0 <_ZdaPv@plt>
  416eb0:	mov	x0, x21
  416eb4:	bl	401960 <strlen@plt>
  416eb8:	add	x0, x0, #0x1
  416ebc:	bl	401c40 <malloc@plt>
  416ec0:	mov	x1, x21
  416ec4:	mov	x25, x0
  416ec8:	bl	401a60 <strcpy@plt>
  416ecc:	ldr	x8, [x20]
  416ed0:	add	x8, x8, w26, uxtw #4
  416ed4:	stp	x0, x19, [x8]
  416ed8:	ldr	w8, [x20, #12]
  416edc:	add	w8, w8, #0x1
  416ee0:	str	w8, [x20, #12]
  416ee4:	mov	x0, x25
  416ee8:	ldp	x20, x19, [sp, #80]
  416eec:	ldp	x22, x21, [sp, #64]
  416ef0:	ldp	x24, x23, [sp, #48]
  416ef4:	ldp	x26, x25, [sp, #32]
  416ef8:	ldr	x27, [sp, #16]
  416efc:	ldp	x29, x30, [sp], #96
  416f00:	ret
  416f04:	stp	x29, x30, [sp, #-64]!
  416f08:	str	x23, [sp, #16]
  416f0c:	stp	x22, x21, [sp, #32]
  416f10:	stp	x20, x19, [sp, #48]
  416f14:	mov	x29, sp
  416f18:	cmp	x1, #0x0
  416f1c:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x51b4>
  416f20:	mov	x19, x1
  416f24:	mov	x20, x0
  416f28:	cset	w0, ne  // ne = any
  416f2c:	add	x2, x2, #0x74d
  416f30:	mov	w1, #0x1f                  	// #31
  416f34:	bl	40c2ec <printf@plt+0xa57c>
  416f38:	mov	x0, x19
  416f3c:	bl	4180e4 <_ZdlPvm@@Base+0x298>
  416f40:	ldr	w22, [x20, #8]
  416f44:	ldr	x23, [x20]
  416f48:	udiv	x8, x0, x22
  416f4c:	msub	x21, x8, x22, x0
  416f50:	lsl	x8, x21, #4
  416f54:	ldr	x0, [x23, x8]
  416f58:	cbz	x0, 416f84 <printf@plt+0x15214>
  416f5c:	mov	x1, x19
  416f60:	bl	401c10 <strcmp@plt>
  416f64:	cbz	w0, 416f7c <printf@plt+0x1520c>
  416f68:	ldr	x23, [x20]
  416f6c:	cmp	w21, #0x0
  416f70:	csel	w8, w22, w21, eq  // eq = none
  416f74:	sub	w21, w8, #0x1
  416f78:	b	416f50 <printf@plt+0x151e0>
  416f7c:	add	x8, x23, x21, lsl #4
  416f80:	ldr	x0, [x8, #8]
  416f84:	ldp	x20, x19, [sp, #48]
  416f88:	ldp	x22, x21, [sp, #32]
  416f8c:	ldr	x23, [sp, #16]
  416f90:	ldp	x29, x30, [sp], #64
  416f94:	ret
  416f98:	stp	x29, x30, [sp, #-64]!
  416f9c:	stp	x24, x23, [sp, #16]
  416fa0:	stp	x22, x21, [sp, #32]
  416fa4:	stp	x20, x19, [sp, #48]
  416fa8:	mov	x29, sp
  416fac:	ldr	x21, [x1]
  416fb0:	adrp	x2, 41d000 <_ZdlPvm@@Base+0x51b4>
  416fb4:	mov	x20, x1
  416fb8:	mov	x19, x0
  416fbc:	cmp	x21, #0x0
  416fc0:	cset	w0, ne  // ne = any
  416fc4:	add	x2, x2, #0x74d
  416fc8:	mov	w1, #0x1f                  	// #31
  416fcc:	bl	40c2ec <printf@plt+0xa57c>
  416fd0:	mov	x0, x21
  416fd4:	bl	4180e4 <_ZdlPvm@@Base+0x298>
  416fd8:	ldr	w24, [x19, #8]
  416fdc:	ldr	x8, [x19]
  416fe0:	udiv	x9, x0, x24
  416fe4:	msub	x23, x9, x24, x0
  416fe8:	lsl	x9, x23, #4
  416fec:	ldr	x22, [x8, x9]
  416ff0:	cbz	x22, 417018 <printf@plt+0x152a8>
  416ff4:	mov	x0, x22
  416ff8:	mov	x1, x21
  416ffc:	bl	401c10 <strcmp@plt>
  417000:	cbz	w0, 417020 <printf@plt+0x152b0>
  417004:	ldr	x8, [x19]
  417008:	cmp	w23, #0x0
  41700c:	csel	w9, w24, w23, eq  // eq = none
  417010:	sub	w23, w9, #0x1
  417014:	b	416fe8 <printf@plt+0x15278>
  417018:	mov	x0, xzr
  41701c:	b	417030 <printf@plt+0x152c0>
  417020:	str	x22, [x20]
  417024:	ldr	x8, [x19]
  417028:	add	x8, x8, x23, lsl #4
  41702c:	ldr	x0, [x8, #8]
  417030:	ldp	x20, x19, [sp, #48]
  417034:	ldp	x22, x21, [sp, #32]
  417038:	ldp	x24, x23, [sp, #16]
  41703c:	ldp	x29, x30, [sp], #64
  417040:	ret
  417044:	str	x1, [x0]
  417048:	str	wzr, [x0, #8]
  41704c:	ret
  417050:	ldr	x10, [x0]
  417054:	ldr	w8, [x0, #8]
  417058:	ldr	w9, [x10, #8]
  41705c:	cmp	w8, w9
  417060:	b.cs	417088 <printf@plt+0x15318>  // b.hs, b.nlast
  417064:	ldr	x10, [x10]
  417068:	mov	w11, w8
  41706c:	lsl	x11, x11, #4
  417070:	ldr	x11, [x10, x11]
  417074:	cbnz	x11, 417090 <printf@plt+0x15320>
  417078:	add	w8, w8, #0x1
  41707c:	cmp	w9, w8
  417080:	str	w8, [x0, #8]
  417084:	b.ne	417068 <printf@plt+0x152f8>  // b.any
  417088:	mov	w0, wzr
  41708c:	ret
  417090:	str	x11, [x1]
  417094:	add	x9, x10, w8, uxtw #4
  417098:	ldr	x9, [x9, #8]
  41709c:	add	w8, w8, #0x1
  4170a0:	str	x9, [x2]
  4170a4:	str	w8, [x0, #8]
  4170a8:	mov	w0, #0x1                   	// #1
  4170ac:	ret
  4170b0:	stp	x29, x30, [sp, #-48]!
  4170b4:	str	x21, [sp, #16]
  4170b8:	stp	x20, x19, [sp, #32]
  4170bc:	mov	x29, sp
  4170c0:	adrp	x21, 434000 <_Znam@GLIBCXX_3.4>
  4170c4:	adrp	x19, 438000 <stderr@@GLIBC_2.17+0x2168>
  4170c8:	mov	x20, #0xffffffffffffe500    	// #-6912
  4170cc:	add	x21, x21, #0x270
  4170d0:	add	x19, x19, #0xb58
  4170d4:	mov	w0, #0x8                   	// #8
  4170d8:	bl	401900 <_Znam@plt>
  4170dc:	add	x8, x21, x20
  4170e0:	ldr	x9, [x8, #6920]
  4170e4:	ldr	x1, [x8, #6912]
  4170e8:	mov	x2, x0
  4170ec:	str	x9, [x0]
  4170f0:	mov	x0, x19
  4170f4:	bl	416cec <printf@plt+0x14f7c>
  4170f8:	adds	x20, x20, #0x10
  4170fc:	b.ne	4170d4 <printf@plt+0x15364>  // b.any
  417100:	ldp	x20, x19, [sp, #32]
  417104:	ldr	x21, [sp, #16]
  417108:	ldp	x29, x30, [sp], #48
  41710c:	ret
  417110:	stp	x29, x30, [sp, #-16]!
  417114:	mov	x29, sp
  417118:	mov	x1, x0
  41711c:	adrp	x0, 438000 <stderr@@GLIBC_2.17+0x2168>
  417120:	add	x0, x0, #0xb58
  417124:	bl	416f04 <printf@plt+0x15194>
  417128:	cbz	x0, 417130 <printf@plt+0x153c0>
  41712c:	ldr	x0, [x0]
  417130:	ldp	x29, x30, [sp], #16
  417134:	ret
  417138:	mov	w8, w0
  41713c:	tbnz	w0, #31, 417184 <printf@plt+0x15414>
  417140:	adrp	x0, 438000 <stderr@@GLIBC_2.17+0x2168>
  417144:	mov	w9, #0x6667                	// #26215
  417148:	add	x0, x0, #0xb7c
  41714c:	movk	w9, #0x6666, lsl #16
  417150:	mov	w10, #0xa                   	// #10
  417154:	smull	x11, w8, w9
  417158:	lsr	x13, x11, #63
  41715c:	asr	x11, x11, #34
  417160:	add	w11, w11, w13
  417164:	add	w12, w8, #0x9
  417168:	msub	w8, w11, w10, w8
  41716c:	add	w8, w8, #0x30
  417170:	cmp	w12, #0x12
  417174:	strb	w8, [x0, #-1]!
  417178:	mov	w8, w11
  41717c:	b.hi	417154 <printf@plt+0x153e4>  // b.pmore
  417180:	ret
  417184:	adrp	x0, 438000 <stderr@@GLIBC_2.17+0x2168>
  417188:	mov	w9, #0x6667                	// #26215
  41718c:	add	x0, x0, #0xb7b
  417190:	movk	w9, #0x6666, lsl #16
  417194:	mov	w10, #0xa                   	// #10
  417198:	smull	x11, w8, w9
  41719c:	lsr	x13, x11, #63
  4171a0:	asr	x11, x11, #34
  4171a4:	neg	w12, w8
  4171a8:	add	w11, w11, w13
  4171ac:	madd	w12, w11, w10, w12
  4171b0:	add	w8, w8, #0x9
  4171b4:	add	w12, w12, #0x30
  4171b8:	cmp	w8, #0x12
  4171bc:	strb	w12, [x0], #-1
  4171c0:	mov	w8, w11
  4171c4:	b.hi	417198 <printf@plt+0x15428>  // b.pmore
  4171c8:	mov	w8, #0x2d                  	// #45
  4171cc:	strb	w8, [x0]
  4171d0:	ret
  4171d4:	mov	w8, w0
  4171d8:	adrp	x0, 438000 <stderr@@GLIBC_2.17+0x2168>
  4171dc:	mov	w9, #0xcccd                	// #52429
  4171e0:	add	x0, x0, #0xb91
  4171e4:	movk	w9, #0xcccc, lsl #16
  4171e8:	mov	w10, #0xa                   	// #10
  4171ec:	umull	x11, w8, w9
  4171f0:	lsr	x11, x11, #35
  4171f4:	msub	w12, w11, w10, w8
  4171f8:	orr	w12, w12, #0x30
  4171fc:	cmp	w8, #0x9
  417200:	strb	w12, [x0, #-1]!
  417204:	mov	w8, w11
  417208:	b.hi	4171ec <printf@plt+0x1547c>  // b.pmore
  41720c:	ret
  417210:	stp	xzr, xzr, [x0]
  417214:	ret
  417218:	stp	x29, x30, [sp, #-48]!
  41721c:	str	x21, [sp, #16]
  417220:	stp	x20, x19, [sp, #32]
  417224:	mov	x29, sp
  417228:	mov	w8, #0x11                  	// #17
  41722c:	mov	x19, x0
  417230:	str	w8, [x0, #8]
  417234:	mov	w0, #0x110                 	// #272
  417238:	bl	401900 <_Znam@plt>
  41723c:	mov	x20, x0
  417240:	mov	x21, xzr
  417244:	add	x0, x20, x21
  417248:	bl	417210 <printf@plt+0x154a0>
  41724c:	add	x21, x21, #0x10
  417250:	cmp	x21, #0x110
  417254:	b.ne	417244 <printf@plt+0x154d4>  // b.any
  417258:	str	x20, [x19]
  41725c:	str	wzr, [x19, #12]
  417260:	ldp	x20, x19, [sp, #32]
  417264:	ldr	x21, [sp, #16]
  417268:	ldp	x29, x30, [sp], #48
  41726c:	ret
  417270:	stp	x29, x30, [sp, #-48]!
  417274:	stp	x20, x19, [sp, #32]
  417278:	mov	x19, x0
  41727c:	ldr	w8, [x0, #8]
  417280:	ldr	x0, [x0]
  417284:	str	x21, [sp, #16]
  417288:	mov	x29, sp
  41728c:	cbz	w8, 4172b8 <printf@plt+0x15548>
  417290:	mov	x20, xzr
  417294:	mov	x21, xzr
  417298:	ldr	x0, [x0, x20]
  41729c:	bl	401a00 <free@plt>
  4172a0:	ldr	w8, [x19, #8]
  4172a4:	ldr	x0, [x19]
  4172a8:	add	x21, x21, #0x1
  4172ac:	add	x20, x20, #0x10
  4172b0:	cmp	x21, x8
  4172b4:	b.cc	417298 <printf@plt+0x15528>  // b.lo, b.ul, b.last
  4172b8:	cbz	x0, 4172c0 <printf@plt+0x15550>
  4172bc:	bl	401bd0 <_ZdaPv@plt>
  4172c0:	ldp	x20, x19, [sp, #32]
  4172c4:	ldr	x21, [sp, #16]
  4172c8:	ldp	x29, x30, [sp], #48
  4172cc:	ret
  4172d0:	stp	x29, x30, [sp, #-96]!
  4172d4:	str	x27, [sp, #16]
  4172d8:	stp	x26, x25, [sp, #32]
  4172dc:	stp	x24, x23, [sp, #48]
  4172e0:	stp	x22, x21, [sp, #64]
  4172e4:	stp	x20, x19, [sp, #80]
  4172e8:	mov	x29, sp
  4172ec:	mov	x19, x2
  4172f0:	cmp	x1, #0x0
  4172f4:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x61b4>
  4172f8:	mov	x21, x1
  4172fc:	mov	x20, x0
  417300:	cset	w0, ne  // ne = any
  417304:	add	x2, x2, #0x38c
  417308:	mov	w1, #0x28                  	// #40
  41730c:	bl	40c2ec <printf@plt+0xa57c>
  417310:	mov	x0, x21
  417314:	bl	4180e4 <_ZdlPvm@@Base+0x298>
  417318:	ldr	w24, [x20, #8]
  41731c:	ldr	x22, [x20]
  417320:	mov	x23, x0
  417324:	udiv	x8, x0, x24
  417328:	msub	x26, x8, x24, x0
  41732c:	lsl	x8, x26, #4
  417330:	ldr	x25, [x22, x8]
  417334:	cbz	x25, 41735c <printf@plt+0x155ec>
  417338:	mov	x0, x25
  41733c:	mov	x1, x21
  417340:	bl	401c10 <strcmp@plt>
  417344:	cbz	w0, 41743c <printf@plt+0x156cc>
  417348:	ldr	x22, [x20]
  41734c:	cmp	w26, #0x0
  417350:	csel	w8, w24, w26, eq  // eq = none
  417354:	sub	w26, w8, #0x1
  417358:	b	41732c <printf@plt+0x155bc>
  41735c:	cbz	x19, 417448 <printf@plt+0x156d8>
  417360:	ldr	w8, [x20, #12]
  417364:	cmp	w24, w8, lsl #2
  417368:	b.hi	417494 <printf@plt+0x15724>  // b.pmore
  41736c:	mov	w0, w24
  417370:	bl	418154 <_ZdlPvm@@Base+0x308>
  417374:	mov	w8, w0
  417378:	lsl	x25, x8, #4
  41737c:	mov	w27, w0
  417380:	str	w0, [x20, #8]
  417384:	mov	x0, x25
  417388:	bl	401900 <_Znam@plt>
  41738c:	mov	x26, x0
  417390:	cbz	w27, 4173ac <printf@plt+0x1563c>
  417394:	mov	x27, x26
  417398:	mov	x0, x27
  41739c:	bl	417210 <printf@plt+0x154a0>
  4173a0:	subs	x25, x25, #0x10
  4173a4:	add	x27, x27, #0x10
  4173a8:	b.ne	417398 <printf@plt+0x15628>  // b.any
  4173ac:	str	x26, [x20]
  4173b0:	cbz	w24, 417450 <printf@plt+0x156e0>
  4173b4:	mov	x25, xzr
  4173b8:	b	4173cc <printf@plt+0x1565c>
  4173bc:	bl	401a00 <free@plt>
  4173c0:	add	x25, x25, #0x1
  4173c4:	cmp	x25, x24
  4173c8:	b.eq	417450 <printf@plt+0x156e0>  // b.none
  4173cc:	add	x26, x22, x25, lsl #4
  4173d0:	ldr	x0, [x26]
  4173d4:	cbz	x0, 4173c0 <printf@plt+0x15650>
  4173d8:	mov	x27, x26
  4173dc:	ldr	x8, [x27, #8]!
  4173e0:	cbz	x8, 4173bc <printf@plt+0x1564c>
  4173e4:	bl	4180e4 <_ZdlPvm@@Base+0x298>
  4173e8:	ldr	w10, [x20, #8]
  4173ec:	ldr	x9, [x20]
  4173f0:	udiv	x8, x0, x10
  4173f4:	msub	x8, x8, x10, x0
  4173f8:	add	x11, x9, x8, lsl #4
  4173fc:	ldr	x12, [x11]
  417400:	cbz	x12, 417424 <printf@plt+0x156b4>
  417404:	ldr	x9, [x20]
  417408:	cmp	w8, #0x0
  41740c:	csel	w8, w10, w8, eq  // eq = none
  417410:	sub	w8, w8, #0x1
  417414:	add	x11, x9, w8, uxtw #4
  417418:	ldr	x12, [x11]
  41741c:	cbnz	x12, 417408 <printf@plt+0x15698>
  417420:	mov	w8, w8
  417424:	ldr	x10, [x26]
  417428:	add	x8, x9, x8, lsl #4
  41742c:	str	x10, [x11]
  417430:	ldr	x10, [x27]
  417434:	str	x10, [x8, #8]
  417438:	b	4173c0 <printf@plt+0x15650>
  41743c:	add	x8, x22, x26, lsl #4
  417440:	str	x19, [x8, #8]
  417444:	b	4174c8 <printf@plt+0x15758>
  417448:	mov	x25, xzr
  41744c:	b	4174c8 <printf@plt+0x15758>
  417450:	ldr	w8, [x20, #8]
  417454:	ldr	x9, [x20]
  417458:	udiv	x10, x23, x8
  41745c:	msub	x26, x10, x8, x23
  417460:	lsl	x10, x26, #4
  417464:	ldr	x9, [x9, x10]
  417468:	cbz	x9, 417488 <printf@plt+0x15718>
  41746c:	ldr	x9, [x20]
  417470:	cmp	w26, #0x0
  417474:	csel	w10, w8, w26, eq  // eq = none
  417478:	sub	w26, w10, #0x1
  41747c:	lsl	x10, x26, #4
  417480:	ldr	x10, [x9, x10]
  417484:	cbnz	x10, 417470 <printf@plt+0x15700>
  417488:	cbz	x22, 417494 <printf@plt+0x15724>
  41748c:	mov	x0, x22
  417490:	bl	401bd0 <_ZdaPv@plt>
  417494:	mov	x0, x21
  417498:	bl	401960 <strlen@plt>
  41749c:	add	x0, x0, #0x1
  4174a0:	bl	401c40 <malloc@plt>
  4174a4:	mov	x1, x21
  4174a8:	mov	x25, x0
  4174ac:	bl	401a60 <strcpy@plt>
  4174b0:	ldr	x8, [x20]
  4174b4:	add	x8, x8, w26, uxtw #4
  4174b8:	stp	x0, x19, [x8]
  4174bc:	ldr	w8, [x20, #12]
  4174c0:	add	w8, w8, #0x1
  4174c4:	str	w8, [x20, #12]
  4174c8:	mov	x0, x25
  4174cc:	ldp	x20, x19, [sp, #80]
  4174d0:	ldp	x22, x21, [sp, #64]
  4174d4:	ldp	x24, x23, [sp, #48]
  4174d8:	ldp	x26, x25, [sp, #32]
  4174dc:	ldr	x27, [sp, #16]
  4174e0:	ldp	x29, x30, [sp], #96
  4174e4:	ret
  4174e8:	stp	x29, x30, [sp, #-64]!
  4174ec:	str	x23, [sp, #16]
  4174f0:	stp	x22, x21, [sp, #32]
  4174f4:	stp	x20, x19, [sp, #48]
  4174f8:	mov	x29, sp
  4174fc:	cmp	x1, #0x0
  417500:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x61b4>
  417504:	mov	x19, x1
  417508:	mov	x20, x0
  41750c:	cset	w0, ne  // ne = any
  417510:	add	x2, x2, #0x38c
  417514:	mov	w1, #0x28                  	// #40
  417518:	bl	40c2ec <printf@plt+0xa57c>
  41751c:	mov	x0, x19
  417520:	bl	4180e4 <_ZdlPvm@@Base+0x298>
  417524:	ldr	w22, [x20, #8]
  417528:	ldr	x23, [x20]
  41752c:	udiv	x8, x0, x22
  417530:	msub	x21, x8, x22, x0
  417534:	lsl	x8, x21, #4
  417538:	ldr	x0, [x23, x8]
  41753c:	cbz	x0, 417568 <printf@plt+0x157f8>
  417540:	mov	x1, x19
  417544:	bl	401c10 <strcmp@plt>
  417548:	cbz	w0, 417560 <printf@plt+0x157f0>
  41754c:	ldr	x23, [x20]
  417550:	cmp	w21, #0x0
  417554:	csel	w8, w22, w21, eq  // eq = none
  417558:	sub	w21, w8, #0x1
  41755c:	b	417534 <printf@plt+0x157c4>
  417560:	add	x8, x23, x21, lsl #4
  417564:	ldr	x0, [x8, #8]
  417568:	ldp	x20, x19, [sp, #48]
  41756c:	ldp	x22, x21, [sp, #32]
  417570:	ldr	x23, [sp, #16]
  417574:	ldp	x29, x30, [sp], #64
  417578:	ret
  41757c:	stp	x29, x30, [sp, #-64]!
  417580:	stp	x24, x23, [sp, #16]
  417584:	stp	x22, x21, [sp, #32]
  417588:	stp	x20, x19, [sp, #48]
  41758c:	mov	x29, sp
  417590:	ldr	x21, [x1]
  417594:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x61b4>
  417598:	mov	x20, x1
  41759c:	mov	x19, x0
  4175a0:	cmp	x21, #0x0
  4175a4:	cset	w0, ne  // ne = any
  4175a8:	add	x2, x2, #0x38c
  4175ac:	mov	w1, #0x28                  	// #40
  4175b0:	bl	40c2ec <printf@plt+0xa57c>
  4175b4:	mov	x0, x21
  4175b8:	bl	4180e4 <_ZdlPvm@@Base+0x298>
  4175bc:	ldr	w24, [x19, #8]
  4175c0:	ldr	x8, [x19]
  4175c4:	udiv	x9, x0, x24
  4175c8:	msub	x23, x9, x24, x0
  4175cc:	lsl	x9, x23, #4
  4175d0:	ldr	x22, [x8, x9]
  4175d4:	cbz	x22, 4175fc <printf@plt+0x1588c>
  4175d8:	mov	x0, x22
  4175dc:	mov	x1, x21
  4175e0:	bl	401c10 <strcmp@plt>
  4175e4:	cbz	w0, 417604 <printf@plt+0x15894>
  4175e8:	ldr	x8, [x19]
  4175ec:	cmp	w23, #0x0
  4175f0:	csel	w9, w24, w23, eq  // eq = none
  4175f4:	sub	w23, w9, #0x1
  4175f8:	b	4175cc <printf@plt+0x1585c>
  4175fc:	mov	x0, xzr
  417600:	b	417614 <printf@plt+0x158a4>
  417604:	str	x22, [x20]
  417608:	ldr	x8, [x19]
  41760c:	add	x8, x8, x23, lsl #4
  417610:	ldr	x0, [x8, #8]
  417614:	ldp	x20, x19, [sp, #48]
  417618:	ldp	x22, x21, [sp, #32]
  41761c:	ldp	x24, x23, [sp, #16]
  417620:	ldp	x29, x30, [sp], #64
  417624:	ret
  417628:	str	x1, [x0]
  41762c:	str	wzr, [x0, #8]
  417630:	ret
  417634:	ldr	x10, [x0]
  417638:	ldr	w8, [x0, #8]
  41763c:	ldr	w9, [x10, #8]
  417640:	cmp	w8, w9
  417644:	b.cs	41766c <printf@plt+0x158fc>  // b.hs, b.nlast
  417648:	ldr	x10, [x10]
  41764c:	mov	w11, w8
  417650:	lsl	x11, x11, #4
  417654:	ldr	x11, [x10, x11]
  417658:	cbnz	x11, 417674 <printf@plt+0x15904>
  41765c:	add	w8, w8, #0x1
  417660:	cmp	w9, w8
  417664:	str	w8, [x0, #8]
  417668:	b.ne	41764c <printf@plt+0x158dc>  // b.any
  41766c:	mov	w0, wzr
  417670:	ret
  417674:	str	x11, [x1]
  417678:	add	x9, x10, w8, uxtw #4
  41767c:	ldr	x9, [x9, #8]
  417680:	add	w8, w8, #0x1
  417684:	str	x9, [x2]
  417688:	str	w8, [x0, #8]
  41768c:	mov	w0, #0x1                   	// #1
  417690:	ret
  417694:	mov	w8, #0xffffffff            	// #-1
  417698:	str	w8, [x0]
  41769c:	str	xzr, [x0, #8]
  4176a0:	ret
  4176a4:	stp	x29, x30, [sp, #-48]!
  4176a8:	str	x21, [sp, #16]
  4176ac:	stp	x20, x19, [sp, #32]
  4176b0:	mov	x29, sp
  4176b4:	mov	w8, #0x11                  	// #17
  4176b8:	mov	x19, x0
  4176bc:	str	w8, [x0, #8]
  4176c0:	mov	w0, #0x110                 	// #272
  4176c4:	bl	401900 <_Znam@plt>
  4176c8:	mov	x20, x0
  4176cc:	mov	x21, xzr
  4176d0:	add	x0, x20, x21
  4176d4:	bl	417694 <printf@plt+0x15924>
  4176d8:	add	x21, x21, #0x10
  4176dc:	cmp	x21, #0x110
  4176e0:	b.ne	4176d0 <printf@plt+0x15960>  // b.any
  4176e4:	str	x20, [x19]
  4176e8:	str	wzr, [x19, #12]
  4176ec:	ldp	x20, x19, [sp, #32]
  4176f0:	ldr	x21, [sp, #16]
  4176f4:	ldp	x29, x30, [sp], #48
  4176f8:	ret
  4176fc:	stp	x29, x30, [sp, #-48]!
  417700:	stp	x20, x19, [sp, #32]
  417704:	mov	x19, x0
  417708:	ldr	w8, [x0, #8]
  41770c:	ldr	x0, [x0]
  417710:	str	x21, [sp, #16]
  417714:	mov	x29, sp
  417718:	cbz	w8, 417750 <printf@plt+0x159e0>
  41771c:	mov	x20, xzr
  417720:	mov	w21, #0x8                   	// #8
  417724:	b	417740 <printf@plt+0x159d0>
  417728:	ldr	w8, [x19, #8]
  41772c:	ldr	x0, [x19]
  417730:	add	x20, x20, #0x1
  417734:	add	x21, x21, #0x10
  417738:	cmp	x20, x8
  41773c:	b.cs	417750 <printf@plt+0x159e0>  // b.hs, b.nlast
  417740:	ldr	x0, [x0, x21]
  417744:	cbz	x0, 417728 <printf@plt+0x159b8>
  417748:	bl	401bd0 <_ZdaPv@plt>
  41774c:	b	417728 <printf@plt+0x159b8>
  417750:	cbz	x0, 417758 <printf@plt+0x159e8>
  417754:	bl	401bd0 <_ZdaPv@plt>
  417758:	ldp	x20, x19, [sp, #32]
  41775c:	ldr	x21, [sp, #16]
  417760:	ldp	x29, x30, [sp], #48
  417764:	ret
  417768:	stp	x29, x30, [sp, #-80]!
  41776c:	stp	x26, x25, [sp, #16]
  417770:	stp	x24, x23, [sp, #32]
  417774:	stp	x22, x21, [sp, #48]
  417778:	stp	x20, x19, [sp, #64]
  41777c:	mov	x29, sp
  417780:	mov	x19, x2
  417784:	mvn	w8, w1
  417788:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x61b4>
  41778c:	mov	w21, w1
  417790:	mov	x20, x0
  417794:	lsr	w0, w8, #31
  417798:	add	x2, x2, #0x38c
  41779c:	mov	w1, #0x2c                  	// #44
  4177a0:	bl	40c2ec <printf@plt+0xa57c>
  4177a4:	ldr	w23, [x20, #8]
  4177a8:	ldr	x22, [x20]
  4177ac:	udiv	w8, w21, w23
  4177b0:	msub	w24, w8, w23, w21
  4177b4:	lsl	x8, x24, #4
  4177b8:	ldr	w8, [x22, x8]
  4177bc:	tbnz	w8, #31, 4177dc <printf@plt+0x15a6c>
  4177c0:	cmp	w8, w21
  4177c4:	b.eq	4178b4 <printf@plt+0x15b44>  // b.none
  4177c8:	ldr	x22, [x20]
  4177cc:	cmp	w24, #0x0
  4177d0:	csel	w8, w23, w24, eq  // eq = none
  4177d4:	sub	w24, w8, #0x1
  4177d8:	b	4177b4 <printf@plt+0x15a44>
  4177dc:	cbz	x19, 417934 <printf@plt+0x15bc4>
  4177e0:	ldr	w8, [x20, #12]
  4177e4:	add	w8, w8, w8, lsl #1
  4177e8:	cmp	w8, w23, lsl #1
  4177ec:	b.cc	417918 <printf@plt+0x15ba8>  // b.lo, b.ul, b.last
  4177f0:	mov	w0, w23
  4177f4:	bl	418154 <_ZdlPvm@@Base+0x308>
  4177f8:	mov	w8, w0
  4177fc:	lsl	x24, x8, #4
  417800:	mov	w26, w0
  417804:	str	w0, [x20, #8]
  417808:	mov	x0, x24
  41780c:	bl	401900 <_Znam@plt>
  417810:	mov	x25, x0
  417814:	cbz	w26, 417830 <printf@plt+0x15ac0>
  417818:	mov	x26, x25
  41781c:	mov	x0, x26
  417820:	bl	417694 <printf@plt+0x15924>
  417824:	subs	x24, x24, #0x10
  417828:	add	x26, x26, #0x10
  41782c:	b.ne	41781c <printf@plt+0x15aac>  // b.any
  417830:	str	x25, [x20]
  417834:	cbz	w23, 4178d4 <printf@plt+0x15b64>
  417838:	mov	x8, xzr
  41783c:	b	41785c <printf@plt+0x15aec>
  417840:	str	w9, [x13]
  417844:	ldr	x9, [x10]
  417848:	add	x10, x12, x11, lsl #4
  41784c:	str	x9, [x10, #8]
  417850:	add	x8, x8, #0x1
  417854:	cmp	x8, x23
  417858:	b.eq	4178d4 <printf@plt+0x15b64>  // b.none
  41785c:	lsl	x9, x8, #4
  417860:	ldr	w9, [x22, x9]
  417864:	tbnz	w9, #31, 417850 <printf@plt+0x15ae0>
  417868:	add	x10, x22, x8, lsl #4
  41786c:	ldr	x11, [x10, #8]!
  417870:	cbz	x11, 417850 <printf@plt+0x15ae0>
  417874:	ldr	w14, [x20, #8]
  417878:	ldr	x12, [x20]
  41787c:	udiv	w11, w9, w14
  417880:	msub	w11, w11, w14, w9
  417884:	add	x13, x12, w11, uxtw #4
  417888:	ldr	w15, [x13]
  41788c:	tbnz	w15, #31, 417840 <printf@plt+0x15ad0>
  417890:	ldr	x12, [x20]
  417894:	cmp	w11, #0x0
  417898:	csel	w11, w14, w11, eq  // eq = none
  41789c:	sub	w11, w11, #0x1
  4178a0:	add	x13, x12, w11, uxtw #4
  4178a4:	ldr	w15, [x13]
  4178a8:	tbz	w15, #31, 417894 <printf@plt+0x15b24>
  4178ac:	mov	w11, w11
  4178b0:	b	417840 <printf@plt+0x15ad0>
  4178b4:	add	x8, x22, x24, lsl #4
  4178b8:	ldr	x0, [x8, #8]
  4178bc:	cbz	x0, 4178c4 <printf@plt+0x15b54>
  4178c0:	bl	401bd0 <_ZdaPv@plt>
  4178c4:	ldr	x8, [x20]
  4178c8:	add	x8, x8, x24, lsl #4
  4178cc:	str	x19, [x8, #8]
  4178d0:	b	417934 <printf@plt+0x15bc4>
  4178d4:	ldr	w8, [x20, #8]
  4178d8:	ldr	x9, [x20]
  4178dc:	udiv	w10, w21, w8
  4178e0:	msub	w24, w10, w8, w21
  4178e4:	lsl	x10, x24, #4
  4178e8:	ldr	w9, [x9, x10]
  4178ec:	tbnz	w9, #31, 41790c <printf@plt+0x15b9c>
  4178f0:	ldr	x9, [x20]
  4178f4:	cmp	w24, #0x0
  4178f8:	csel	w10, w8, w24, eq  // eq = none
  4178fc:	sub	w24, w10, #0x1
  417900:	lsl	x10, x24, #4
  417904:	ldr	w10, [x9, x10]
  417908:	tbz	w10, #31, 4178f4 <printf@plt+0x15b84>
  41790c:	cbz	x22, 417918 <printf@plt+0x15ba8>
  417910:	mov	x0, x22
  417914:	bl	401bd0 <_ZdaPv@plt>
  417918:	ldr	x8, [x20]
  41791c:	add	x8, x8, w24, uxtw #4
  417920:	str	w21, [x8]
  417924:	str	x19, [x8, #8]
  417928:	ldr	w8, [x20, #12]
  41792c:	add	w8, w8, #0x1
  417930:	str	w8, [x20, #12]
  417934:	ldp	x20, x19, [sp, #64]
  417938:	ldp	x22, x21, [sp, #48]
  41793c:	ldp	x24, x23, [sp, #32]
  417940:	ldp	x26, x25, [sp, #16]
  417944:	ldp	x29, x30, [sp], #80
  417948:	ret
  41794c:	stp	x29, x30, [sp, #-32]!
  417950:	stp	x20, x19, [sp, #16]
  417954:	mov	x29, sp
  417958:	mvn	w8, w1
  41795c:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x61b4>
  417960:	mov	w19, w1
  417964:	mov	x20, x0
  417968:	lsr	w0, w8, #31
  41796c:	add	x2, x2, #0x38c
  417970:	mov	w1, #0x2c                  	// #44
  417974:	bl	40c2ec <printf@plt+0xa57c>
  417978:	ldr	w9, [x20, #8]
  41797c:	ldr	x10, [x20]
  417980:	udiv	w8, w19, w9
  417984:	msub	w8, w8, w9, w19
  417988:	lsl	x11, x8, #4
  41798c:	ldr	w11, [x10, x11]
  417990:	tbnz	w11, #31, 4179b0 <printf@plt+0x15c40>
  417994:	cmp	w11, w19
  417998:	b.eq	4179b8 <printf@plt+0x15c48>  // b.none
  41799c:	ldr	x10, [x20]
  4179a0:	cmp	w8, #0x0
  4179a4:	csel	w8, w9, w8, eq  // eq = none
  4179a8:	sub	w8, w8, #0x1
  4179ac:	b	417988 <printf@plt+0x15c18>
  4179b0:	mov	x0, xzr
  4179b4:	b	4179c0 <printf@plt+0x15c50>
  4179b8:	add	x8, x10, x8, lsl #4
  4179bc:	ldr	x0, [x8, #8]
  4179c0:	ldp	x20, x19, [sp, #16]
  4179c4:	ldp	x29, x30, [sp], #32
  4179c8:	ret
  4179cc:	str	x1, [x0]
  4179d0:	str	wzr, [x0, #8]
  4179d4:	ret
  4179d8:	ldr	x8, [x0]
  4179dc:	ldr	w10, [x0, #8]
  4179e0:	ldr	w9, [x8, #8]
  4179e4:	cmp	w10, w9
  4179e8:	b.cs	417a10 <printf@plt+0x15ca0>  // b.hs, b.nlast
  4179ec:	ldr	x8, [x8]
  4179f0:	mov	w11, w10
  4179f4:	lsl	x11, x11, #4
  4179f8:	ldr	w11, [x8, x11]
  4179fc:	tbz	w11, #31, 417a18 <printf@plt+0x15ca8>
  417a00:	add	w10, w10, #0x1
  417a04:	cmp	w9, w10
  417a08:	str	w10, [x0, #8]
  417a0c:	b.ne	4179f0 <printf@plt+0x15c80>  // b.any
  417a10:	mov	w0, wzr
  417a14:	ret
  417a18:	str	w11, [x1]
  417a1c:	ldr	w9, [x0, #8]
  417a20:	add	x8, x8, x9, lsl #4
  417a24:	ldr	x8, [x8, #8]
  417a28:	add	w9, w9, #0x1
  417a2c:	str	x8, [x2]
  417a30:	str	w9, [x0, #8]
  417a34:	mov	w0, #0x1                   	// #1
  417a38:	ret
  417a3c:	stp	x29, x30, [sp, #-32]!
  417a40:	stp	x20, x19, [sp, #16]
  417a44:	mov	x29, sp
  417a48:	mov	x20, x0
  417a4c:	str	wzr, [x20], #8
  417a50:	mov	x19, x0
  417a54:	mov	x0, x20
  417a58:	bl	417218 <printf@plt+0x154a8>
  417a5c:	add	x0, x19, #0x818
  417a60:	bl	4176a4 <printf@plt+0x15934>
  417a64:	add	x0, x19, #0x18
  417a68:	mov	w2, #0x800                 	// #2048
  417a6c:	mov	w1, wzr
  417a70:	bl	401a10 <memset@plt>
  417a74:	add	x0, x19, #0x828
  417a78:	mov	w2, #0x800                 	// #2048
  417a7c:	mov	w1, wzr
  417a80:	bl	401a10 <memset@plt>
  417a84:	ldp	x20, x19, [sp, #16]
  417a88:	ldp	x29, x30, [sp], #32
  417a8c:	ret
  417a90:	mov	x19, x0
  417a94:	mov	x0, x20
  417a98:	bl	417270 <printf@plt+0x15500>
  417a9c:	mov	x0, x19
  417aa0:	bl	401ce0 <_Unwind_Resume@plt>
  417aa4:	stp	x29, x30, [sp, #-32]!
  417aa8:	str	x19, [sp, #16]
  417aac:	mov	x19, x0
  417ab0:	add	x0, x0, #0x818
  417ab4:	mov	x29, sp
  417ab8:	bl	4176fc <printf@plt+0x1598c>
  417abc:	add	x0, x19, #0x8
  417ac0:	bl	417270 <printf@plt+0x15500>
  417ac4:	ldr	x19, [sp, #16]
  417ac8:	ldp	x29, x30, [sp], #32
  417acc:	ret
  417ad0:	stp	x29, x30, [sp, #-48]!
  417ad4:	str	x21, [sp, #16]
  417ad8:	stp	x20, x19, [sp, #32]
  417adc:	mov	x29, sp
  417ae0:	add	x21, x0, w1, uxtb #3
  417ae4:	ldr	x8, [x21, #24]!
  417ae8:	cbnz	x8, 417b48 <printf@plt+0x15dd8>
  417aec:	mov	w8, #0x6863                	// #26723
  417af0:	mov	x19, x0
  417af4:	movk	w8, #0x7261, lsl #16
  417af8:	add	x9, x29, #0x18
  417afc:	and	w0, w1, #0xff
  417b00:	str	w8, [x29, #24]
  417b04:	add	x20, x9, #0x4
  417b08:	bl	417138 <printf@plt+0x153c8>
  417b0c:	mov	x1, x0
  417b10:	mov	x0, x20
  417b14:	bl	401a60 <strcpy@plt>
  417b18:	mov	w0, #0x10                  	// #16
  417b1c:	bl	417db0 <_Znwm@@Base>
  417b20:	ldr	w8, [x19]
  417b24:	mov	w9, #0xffffffff            	// #-1
  417b28:	mov	x20, x0
  417b2c:	add	w10, w8, #0x1
  417b30:	str	w10, [x19]
  417b34:	stp	w8, w9, [x0]
  417b38:	add	x0, x29, #0x18
  417b3c:	bl	419374 <_ZdlPvm@@Base+0x1528>
  417b40:	str	x0, [x20, #8]
  417b44:	str	x20, [x21]
  417b48:	ldr	x0, [x21]
  417b4c:	ldp	x20, x19, [sp, #32]
  417b50:	ldr	x21, [sp, #16]
  417b54:	ldp	x29, x30, [sp], #48
  417b58:	ret
  417b5c:	stp	x29, x30, [sp, #-16]!
  417b60:	mov	x29, sp
  417b64:	mov	w1, w0
  417b68:	adrp	x0, 438000 <stderr@@GLIBC_2.17+0x2168>
  417b6c:	add	x0, x0, #0xb98
  417b70:	bl	417bf8 <printf@plt+0x15e88>
  417b74:	ldp	x29, x30, [sp], #16
  417b78:	ret
  417b7c:	stp	x29, x30, [sp, #-32]!
  417b80:	str	x19, [sp, #16]
  417b84:	mov	x29, sp
  417b88:	mov	x19, x0
  417b8c:	cbz	x0, 417ba8 <printf@plt+0x15e38>
  417b90:	ldrb	w8, [x19]
  417b94:	cbz	w8, 417ba4 <printf@plt+0x15e34>
  417b98:	cmp	w8, #0x20
  417b9c:	cset	w0, ne  // ne = any
  417ba0:	b	417ba8 <printf@plt+0x15e38>
  417ba4:	mov	w0, wzr
  417ba8:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x61b4>
  417bac:	add	x2, x2, #0x38c
  417bb0:	mov	w1, #0x96                  	// #150
  417bb4:	bl	40c2ec <printf@plt+0xa57c>
  417bb8:	ldrb	w8, [x19, #1]
  417bbc:	cbz	w8, 417bd4 <printf@plt+0x15e64>
  417bc0:	adrp	x0, 438000 <stderr@@GLIBC_2.17+0x2168>
  417bc4:	add	x0, x0, #0xb98
  417bc8:	mov	x1, x19
  417bcc:	bl	417cac <printf@plt+0x15f3c>
  417bd0:	b	417be4 <printf@plt+0x15e74>
  417bd4:	ldrb	w1, [x19]
  417bd8:	adrp	x0, 438000 <stderr@@GLIBC_2.17+0x2168>
  417bdc:	add	x0, x0, #0xb98
  417be0:	bl	417ad0 <printf@plt+0x15d60>
  417be4:	ldr	x19, [sp, #16]
  417be8:	ldp	x29, x30, [sp], #32
  417bec:	ret
  417bf0:	ldr	x0, [x0, #8]
  417bf4:	ret
  417bf8:	stp	x29, x30, [sp, #-48]!
  417bfc:	stp	x22, x21, [sp, #16]
  417c00:	stp	x20, x19, [sp, #32]
  417c04:	mov	x29, sp
  417c08:	mov	w19, w1
  417c0c:	cmp	w1, #0xff
  417c10:	mov	x20, x0
  417c14:	b.hi	417c50 <printf@plt+0x15ee0>  // b.pmore
  417c18:	add	x8, x20, w19, sxtw #3
  417c1c:	ldr	x9, [x8, #2088]
  417c20:	add	x21, x8, #0x828
  417c24:	cbnz	x9, 417c48 <printf@plt+0x15ed8>
  417c28:	mov	w0, #0x10                  	// #16
  417c2c:	bl	417db0 <_Znwm@@Base>
  417c30:	ldr	w8, [x20]
  417c34:	add	w9, w8, #0x1
  417c38:	str	w9, [x20]
  417c3c:	stp	w8, w19, [x0]
  417c40:	str	xzr, [x0, #8]
  417c44:	str	x0, [x21]
  417c48:	ldr	x21, [x21]
  417c4c:	b	417c98 <printf@plt+0x15f28>
  417c50:	add	x22, x20, #0x818
  417c54:	mov	x0, x22
  417c58:	mov	w1, w19
  417c5c:	bl	41794c <printf@plt+0x15bdc>
  417c60:	mov	x21, x0
  417c64:	cbnz	x0, 417c98 <printf@plt+0x15f28>
  417c68:	mov	w0, #0x10                  	// #16
  417c6c:	bl	401900 <_Znam@plt>
  417c70:	ldr	w8, [x20]
  417c74:	mov	x21, x0
  417c78:	mov	w1, w19
  417c7c:	mov	x2, x21
  417c80:	add	w9, w8, #0x1
  417c84:	str	w9, [x20]
  417c88:	stp	w8, w19, [x0]
  417c8c:	str	xzr, [x0, #8]
  417c90:	mov	x0, x22
  417c94:	bl	417768 <printf@plt+0x159f8>
  417c98:	mov	x0, x21
  417c9c:	ldp	x20, x19, [sp, #32]
  417ca0:	ldp	x22, x21, [sp, #16]
  417ca4:	ldp	x29, x30, [sp], #48
  417ca8:	ret
  417cac:	sub	sp, sp, #0x40
  417cb0:	stp	x29, x30, [sp, #16]
  417cb4:	str	x21, [sp, #32]
  417cb8:	stp	x20, x19, [sp, #48]
  417cbc:	add	x29, sp, #0x10
  417cc0:	str	x1, [x29, #24]
  417cc4:	ldrb	w8, [x1]
  417cc8:	mov	x19, x0
  417ccc:	cmp	w8, #0x63
  417cd0:	b.ne	417d4c <printf@plt+0x15fdc>  // b.any
  417cd4:	ldrb	w8, [x1, #1]
  417cd8:	cmp	w8, #0x68
  417cdc:	b.ne	417d4c <printf@plt+0x15fdc>  // b.any
  417ce0:	ldrb	w8, [x1, #2]
  417ce4:	cmp	w8, #0x61
  417ce8:	b.ne	417d4c <printf@plt+0x15fdc>  // b.any
  417cec:	ldrb	w8, [x1, #3]
  417cf0:	cmp	w8, #0x72
  417cf4:	b.ne	417d4c <printf@plt+0x15fdc>  // b.any
  417cf8:	add	x20, x1, #0x4
  417cfc:	add	x1, sp, #0x8
  417d00:	mov	w2, #0xa                   	// #10
  417d04:	mov	x0, x20
  417d08:	bl	4019f0 <strtol@plt>
  417d0c:	ldr	x9, [sp, #8]
  417d10:	cmp	x9, x20
  417d14:	b.eq	417d44 <printf@plt+0x15fd4>  // b.none
  417d18:	mov	x1, x0
  417d1c:	cmp	x0, #0xff
  417d20:	mov	w8, #0x1                   	// #1
  417d24:	b.hi	417d48 <printf@plt+0x15fd8>  // b.pmore
  417d28:	ldrb	w9, [x9]
  417d2c:	cbnz	w9, 417d48 <printf@plt+0x15fd8>
  417d30:	mov	x0, x19
  417d34:	bl	417ad0 <printf@plt+0x15d60>
  417d38:	mov	x20, x0
  417d3c:	mov	w8, wzr
  417d40:	b	417d48 <printf@plt+0x15fd8>
  417d44:	mov	w8, #0x1                   	// #1
  417d48:	cbz	w8, 417d98 <printf@plt+0x16028>
  417d4c:	add	x21, x19, #0x8
  417d50:	add	x1, x29, #0x18
  417d54:	mov	x0, x21
  417d58:	bl	41757c <printf@plt+0x1580c>
  417d5c:	mov	x20, x0
  417d60:	cbnz	x0, 417d98 <printf@plt+0x16028>
  417d64:	mov	w0, #0x10                  	// #16
  417d68:	bl	401900 <_Znam@plt>
  417d6c:	ldr	w8, [x19]
  417d70:	mov	x20, x0
  417d74:	mov	x2, x20
  417d78:	add	w9, w8, #0x1
  417d7c:	str	w9, [x19]
  417d80:	ldr	x1, [x29, #24]
  417d84:	mov	w9, #0xffffffff            	// #-1
  417d88:	stp	w8, w9, [x0]
  417d8c:	mov	x0, x21
  417d90:	bl	4172d0 <printf@plt+0x15560>
  417d94:	str	x0, [x20, #8]
  417d98:	mov	x0, x20
  417d9c:	ldp	x20, x19, [sp, #48]
  417da0:	ldr	x21, [sp, #32]
  417da4:	ldp	x29, x30, [sp, #16]
  417da8:	add	sp, sp, #0x40
  417dac:	ret

0000000000417db0 <_Znwm@@Base>:
  417db0:	stp	x29, x30, [sp, #-16]!
  417db4:	mov	x29, sp
  417db8:	and	x8, x0, #0xffffffff
  417dbc:	cmp	x0, #0x0
  417dc0:	csinc	x0, x8, xzr, ne  // ne = any
  417dc4:	bl	401c40 <malloc@plt>
  417dc8:	cbz	x0, 417dd4 <_Znwm@@Base+0x24>
  417dcc:	ldp	x29, x30, [sp], #16
  417dd0:	ret
  417dd4:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  417dd8:	ldr	x0, [x8, #4000]
  417ddc:	cbz	x0, 417df0 <_Znwm@@Base+0x40>
  417de0:	bl	417e04 <_Znwm@@Base+0x54>
  417de4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x31b4>
  417de8:	add	x0, x0, #0x400
  417dec:	bl	417e04 <_Znwm@@Base+0x54>
  417df0:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x61b4>
  417df4:	add	x0, x0, #0x3ae
  417df8:	bl	417e04 <_Znwm@@Base+0x54>
  417dfc:	mov	w0, #0xffffffff            	// #-1
  417e00:	bl	401a30 <_exit@plt>
  417e04:	stp	x29, x30, [sp, #-32]!
  417e08:	str	x19, [sp, #16]
  417e0c:	mov	x29, sp
  417e10:	mov	x19, x0
  417e14:	bl	401960 <strlen@plt>
  417e18:	mov	x2, x0
  417e1c:	mov	w0, #0x2                   	// #2
  417e20:	mov	x1, x19
  417e24:	bl	401c30 <write@plt>
  417e28:	ldr	x19, [sp, #16]
  417e2c:	ldp	x29, x30, [sp], #32
  417e30:	ret

0000000000417e34 <_ZdlPv@@Base>:
  417e34:	cbz	x0, 417e48 <_ZdlPv@@Base+0x14>
  417e38:	stp	x29, x30, [sp, #-16]!
  417e3c:	mov	x29, sp
  417e40:	bl	401a00 <free@plt>
  417e44:	ldp	x29, x30, [sp], #16
  417e48:	ret

0000000000417e4c <_ZdlPvm@@Base>:
  417e4c:	cbz	x0, 417e60 <_ZdlPvm@@Base+0x14>
  417e50:	stp	x29, x30, [sp, #-16]!
  417e54:	mov	x29, sp
  417e58:	bl	401a00 <free@plt>
  417e5c:	ldp	x29, x30, [sp], #16
  417e60:	ret
  417e64:	str	d10, [sp, #-48]!
  417e68:	stp	d9, d8, [sp, #16]
  417e6c:	stp	x29, x30, [sp, #32]
  417e70:	mov	x29, sp
  417e74:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  417e78:	ldr	w9, [x8, #3992]
  417e7c:	cbnz	w9, 417fd0 <_ZdlPvm@@Base+0x184>
  417e80:	mov	w9, #0x1                   	// #1
  417e84:	mov	w0, #0x61                  	// #97
  417e88:	mov	w2, #0x4a5                 	// #1189
  417e8c:	mov	w3, #0x349                 	// #841
  417e90:	mov	w1, wzr
  417e94:	str	w9, [x8, #3992]
  417e98:	bl	417fe0 <_ZdlPvm@@Base+0x194>
  417e9c:	mov	w0, #0x62                  	// #98
  417ea0:	mov	w1, #0x8                   	// #8
  417ea4:	mov	w2, #0x586                 	// #1414
  417ea8:	mov	w3, #0x3e8                 	// #1000
  417eac:	bl	417fe0 <_ZdlPvm@@Base+0x194>
  417eb0:	mov	w0, #0x63                  	// #99
  417eb4:	mov	w1, #0x10                  	// #16
  417eb8:	mov	w2, #0x511                 	// #1297
  417ebc:	mov	w3, #0x395                 	// #917
  417ec0:	bl	417fe0 <_ZdlPvm@@Base+0x194>
  417ec4:	mov	w0, #0x64                  	// #100
  417ec8:	mov	w1, #0x18                  	// #24
  417ecc:	mov	w2, #0x442                 	// #1090
  417ed0:	mov	w3, #0x303                 	// #771
  417ed4:	bl	417fe0 <_ZdlPvm@@Base+0x194>
  417ed8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x61b4>
  417edc:	fmov	d8, #1.100000000000000000e+01
  417ee0:	fmov	d9, #8.500000000000000000e+00
  417ee4:	add	x0, x0, #0x3d0
  417ee8:	mov	w1, #0x20                  	// #32
  417eec:	mov	v0.16b, v8.16b
  417ef0:	mov	v1.16b, v9.16b
  417ef4:	bl	418088 <_ZdlPvm@@Base+0x23c>
  417ef8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x61b4>
  417efc:	add	x0, x0, #0x3d7
  417f00:	fmov	d0, #1.400000000000000000e+01
  417f04:	mov	w1, #0x21                  	// #33
  417f08:	mov	v1.16b, v9.16b
  417f0c:	bl	418088 <_ZdlPvm@@Base+0x23c>
  417f10:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x61b4>
  417f14:	fmov	d10, #1.700000000000000000e+01
  417f18:	add	x0, x0, #0x3dd
  417f1c:	mov	w1, #0x22                  	// #34
  417f20:	mov	v0.16b, v10.16b
  417f24:	mov	v1.16b, v8.16b
  417f28:	bl	418088 <_ZdlPvm@@Base+0x23c>
  417f2c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x61b4>
  417f30:	add	x0, x0, #0x3e5
  417f34:	mov	w1, #0x23                  	// #35
  417f38:	mov	v0.16b, v8.16b
  417f3c:	mov	v1.16b, v10.16b
  417f40:	bl	418088 <_ZdlPvm@@Base+0x23c>
  417f44:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x61b4>
  417f48:	add	x0, x0, #0x3ec
  417f4c:	fmov	d1, #5.500000000000000000e+00
  417f50:	mov	w1, #0x24                  	// #36
  417f54:	mov	v0.16b, v9.16b
  417f58:	bl	418088 <_ZdlPvm@@Base+0x23c>
  417f5c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x61b4>
  417f60:	fmov	d8, #7.500000000000000000e+00
  417f64:	add	x0, x0, #0x3f6
  417f68:	fmov	d0, #1.000000000000000000e+01
  417f6c:	mov	w1, #0x25                  	// #37
  417f70:	mov	v1.16b, v8.16b
  417f74:	bl	418088 <_ZdlPvm@@Base+0x23c>
  417f78:	mov	x8, #0x800000000000        	// #140737488355328
  417f7c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x61b4>
  417f80:	movk	x8, #0x4010, lsl #48
  417f84:	add	x0, x0, #0x400
  417f88:	fmov	d0, #9.500000000000000000e+00
  417f8c:	mov	w1, #0x26                  	// #38
  417f90:	fmov	d1, x8
  417f94:	bl	418088 <_ZdlPvm@@Base+0x23c>
  417f98:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x61b4>
  417f9c:	add	x0, x0, #0x406
  417fa0:	fmov	d1, #3.875000000000000000e+00
  417fa4:	mov	w1, #0x27                  	// #39
  417fa8:	mov	v0.16b, v8.16b
  417fac:	bl	418088 <_ZdlPvm@@Base+0x23c>
  417fb0:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x61b4>
  417fb4:	adrp	x9, 41e000 <_ZdlPvm@@Base+0x61b4>
  417fb8:	ldr	d0, [x8, #960]
  417fbc:	ldr	d1, [x9, #968]
  417fc0:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x61b4>
  417fc4:	add	x0, x0, #0x40e
  417fc8:	mov	w1, #0x28                  	// #40
  417fcc:	bl	418088 <_ZdlPvm@@Base+0x23c>
  417fd0:	ldp	x29, x30, [sp, #32]
  417fd4:	ldp	d9, d8, [sp, #16]
  417fd8:	ldr	d10, [sp], #48
  417fdc:	ret
  417fe0:	stp	x29, x30, [sp, #-64]!
  417fe4:	stp	x24, x23, [sp, #16]
  417fe8:	stp	x22, x21, [sp, #32]
  417fec:	stp	x20, x19, [sp, #48]
  417ff0:	mov	x29, sp
  417ff4:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  417ff8:	add	x8, x8, #0xbc0
  417ffc:	mov	w9, #0x18                  	// #24
  418000:	smaddl	x8, w1, w9, x8
  418004:	mov	x24, #0x6666666666666666    	// #7378697629483820646
  418008:	mov	w20, w3
  41800c:	mov	w21, w2
  418010:	mov	w19, w0
  418014:	mov	x22, xzr
  418018:	add	x23, x8, #0x10
  41801c:	movk	x24, #0x4039, lsl #48
  418020:	mov	w0, #0x3                   	// #3
  418024:	bl	401900 <_Znam@plt>
  418028:	scvtf	d0, w21
  41802c:	fmov	d1, x24
  418030:	scvtf	d2, w20
  418034:	add	w8, w22, #0x30
  418038:	cmp	w21, #0x0
  41803c:	fdiv	d0, d0, d1
  418040:	fdiv	d1, d2, d1
  418044:	add	x22, x22, #0x1
  418048:	strb	w8, [x0, #1]
  41804c:	cinc	w8, w21, lt  // lt = tstop
  418050:	stur	x0, [x23, #-16]
  418054:	mov	w21, w20
  418058:	stp	d0, d1, [x23, #-8]
  41805c:	asr	w20, w8, #1
  418060:	cmp	x22, #0x8
  418064:	add	x23, x23, #0x18
  418068:	strb	w19, [x0]
  41806c:	strb	wzr, [x0, #2]
  418070:	b.ne	418020 <_ZdlPvm@@Base+0x1d4>  // b.any
  418074:	ldp	x20, x19, [sp, #48]
  418078:	ldp	x22, x21, [sp, #32]
  41807c:	ldp	x24, x23, [sp, #16]
  418080:	ldp	x29, x30, [sp], #64
  418084:	ret
  418088:	stp	d9, d8, [sp, #-48]!
  41808c:	stp	x29, x30, [sp, #16]
  418090:	stp	x20, x19, [sp, #32]
  418094:	mov	x29, sp
  418098:	mov	v8.16b, v1.16b
  41809c:	mov	v9.16b, v0.16b
  4180a0:	mov	w19, w1
  4180a4:	mov	x20, x0
  4180a8:	bl	401960 <strlen@plt>
  4180ac:	add	x0, x0, #0x1
  4180b0:	bl	401900 <_Znam@plt>
  4180b4:	mov	x1, x20
  4180b8:	bl	401a60 <strcpy@plt>
  4180bc:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  4180c0:	add	x8, x8, #0xbc0
  4180c4:	mov	w9, #0x18                  	// #24
  4180c8:	smaddl	x8, w19, w9, x8
  4180cc:	ldp	x20, x19, [sp, #32]
  4180d0:	ldp	x29, x30, [sp, #16]
  4180d4:	str	x0, [x8]
  4180d8:	stp	d9, d8, [x8, #8]
  4180dc:	ldp	d9, d8, [sp], #48
  4180e0:	ret
  4180e4:	stp	x29, x30, [sp, #-32]!
  4180e8:	str	x19, [sp, #16]
  4180ec:	mov	x29, sp
  4180f0:	cmp	x0, #0x0
  4180f4:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x61b4>
  4180f8:	mov	x19, x0
  4180fc:	cset	w0, ne  // ne = any
  418100:	add	x2, x2, #0x411
  418104:	mov	w1, #0x1b                  	// #27
  418108:	bl	40c2ec <printf@plt+0xa57c>
  41810c:	ldrb	w9, [x19]
  418110:	cbz	w9, 418144 <_ZdlPvm@@Base+0x2f8>
  418114:	mov	x0, xzr
  418118:	add	x8, x19, #0x1
  41811c:	lsl	x10, x0, #4
  418120:	add	x10, x10, w9, uxtb
  418124:	ldrb	w9, [x8], #1
  418128:	and	x11, x10, #0xf0000000
  41812c:	and	x12, x10, #0xffffffff0fffffff
  418130:	eor	x11, x12, x11, lsr #24
  418134:	tst	x10, #0xf0000000
  418138:	csel	x0, x10, x11, eq  // eq = none
  41813c:	cbnz	w9, 41811c <_ZdlPvm@@Base+0x2d0>
  418140:	b	418148 <_ZdlPvm@@Base+0x2fc>
  418144:	mov	x0, xzr
  418148:	ldr	x19, [sp, #16]
  41814c:	ldp	x29, x30, [sp], #32
  418150:	ret
  418154:	stp	x29, x30, [sp, #-48]!
  418158:	stp	x22, x21, [sp, #16]
  41815c:	stp	x20, x19, [sp, #32]
  418160:	mov	x29, sp
  418164:	cmp	w0, #0x65
  418168:	b.cs	418180 <_ZdlPvm@@Base+0x334>  // b.hs, b.nlast
  41816c:	mov	w0, #0x65                  	// #101
  418170:	ldp	x20, x19, [sp, #32]
  418174:	ldp	x22, x21, [sp, #16]
  418178:	ldp	x29, x30, [sp], #48
  41817c:	ret
  418180:	adrp	x22, 41e000 <_ZdlPvm@@Base+0x61b4>
  418184:	adrp	x20, 41e000 <_ZdlPvm@@Base+0x61b4>
  418188:	adrp	x21, 438000 <stderr@@GLIBC_2.17+0x2168>
  41818c:	mov	w19, w0
  418190:	mov	w0, #0x65                  	// #101
  418194:	add	x22, x22, #0x448
  418198:	add	x20, x20, #0x42e
  41819c:	add	x21, x21, #0xa90
  4181a0:	b	4181b0 <_ZdlPvm@@Base+0x364>
  4181a4:	ldr	w0, [x22], #4
  4181a8:	cmp	w0, w19
  4181ac:	b.hi	418170 <_ZdlPvm@@Base+0x324>  // b.pmore
  4181b0:	cbnz	w0, 4181a4 <_ZdlPvm@@Base+0x358>
  4181b4:	mov	x0, x20
  4181b8:	mov	x1, x21
  4181bc:	mov	x2, x21
  4181c0:	mov	x3, x21
  4181c4:	bl	412c94 <printf@plt+0x10f24>
  4181c8:	b	4181a4 <_ZdlPvm@@Base+0x358>
  4181cc:	stp	x29, x30, [sp, #-80]!
  4181d0:	str	x25, [sp, #16]
  4181d4:	stp	x24, x23, [sp, #32]
  4181d8:	stp	x22, x21, [sp, #48]
  4181dc:	stp	x20, x19, [sp, #64]
  4181e0:	mov	x29, sp
  4181e4:	mov	w22, w4
  4181e8:	mov	x20, x2
  4181ec:	mov	x23, x1
  4181f0:	mov	x19, x0
  4181f4:	cbz	w3, 41835c <_ZdlPvm@@Base+0x510>
  4181f8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x61b4>
  4181fc:	add	x0, x0, #0x49c
  418200:	bl	401c80 <getenv@plt>
  418204:	mov	x21, x0
  418208:	cbz	x23, 418218 <_ZdlPvm@@Base+0x3cc>
  41820c:	mov	x0, x23
  418210:	bl	401c80 <getenv@plt>
  418214:	mov	x23, x0
  418218:	cbz	x23, 418238 <_ZdlPvm@@Base+0x3ec>
  41821c:	ldrb	w8, [x23]
  418220:	cbz	w8, 418238 <_ZdlPvm@@Base+0x3ec>
  418224:	mov	x0, x23
  418228:	bl	401960 <strlen@plt>
  41822c:	add	x24, x0, #0x1
  418230:	cbnz	x21, 418240 <_ZdlPvm@@Base+0x3f4>
  418234:	b	41825c <_ZdlPvm@@Base+0x410>
  418238:	mov	x24, xzr
  41823c:	cbz	x21, 41825c <_ZdlPvm@@Base+0x410>
  418240:	ldrb	w8, [x21]
  418244:	cbz	w8, 41825c <_ZdlPvm@@Base+0x410>
  418248:	mov	x0, x21
  41824c:	bl	401960 <strlen@plt>
  418250:	add	x25, x0, #0x1
  418254:	cbnz	x20, 418264 <_ZdlPvm@@Base+0x418>
  418258:	b	418278 <_ZdlPvm@@Base+0x42c>
  41825c:	mov	x25, xzr
  418260:	cbz	x20, 418278 <_ZdlPvm@@Base+0x42c>
  418264:	ldrb	w8, [x20]
  418268:	cbz	w8, 418278 <_ZdlPvm@@Base+0x42c>
  41826c:	mov	x0, x20
  418270:	bl	401960 <strlen@plt>
  418274:	b	41827c <_ZdlPvm@@Base+0x430>
  418278:	mov	x0, xzr
  41827c:	cmp	w22, #0x0
  418280:	mov	w8, #0x3                   	// #3
  418284:	csinc	x8, x8, xzr, ne  // ne = any
  418288:	add	x8, x8, x24
  41828c:	add	x8, x8, x25
  418290:	add	x0, x8, x0
  418294:	bl	401900 <_Znam@plt>
  418298:	str	x0, [x19]
  41829c:	strb	wzr, [x0]
  4182a0:	cbz	x23, 4182c8 <_ZdlPvm@@Base+0x47c>
  4182a4:	ldrb	w8, [x23]
  4182a8:	cbz	w8, 4182c8 <_ZdlPvm@@Base+0x47c>
  4182ac:	mov	x1, x23
  4182b0:	bl	401d50 <strcat@plt>
  4182b4:	ldr	x23, [x19]
  4182b8:	mov	x0, x23
  4182bc:	bl	401960 <strlen@plt>
  4182c0:	mov	w8, #0x3a                  	// #58
  4182c4:	strh	w8, [x23, x0]
  4182c8:	cbz	w22, 4182f4 <_ZdlPvm@@Base+0x4a8>
  4182cc:	ldr	x22, [x19]
  4182d0:	mov	x0, x22
  4182d4:	bl	401960 <strlen@plt>
  4182d8:	mov	w8, #0x2e                  	// #46
  4182dc:	strh	w8, [x22, x0]
  4182e0:	ldr	x22, [x19]
  4182e4:	mov	x0, x22
  4182e8:	bl	401960 <strlen@plt>
  4182ec:	mov	w8, #0x3a                  	// #58
  4182f0:	strh	w8, [x22, x0]
  4182f4:	cbz	x21, 418320 <_ZdlPvm@@Base+0x4d4>
  4182f8:	ldrb	w8, [x21]
  4182fc:	cbz	w8, 418320 <_ZdlPvm@@Base+0x4d4>
  418300:	ldr	x0, [x19]
  418304:	mov	x1, x21
  418308:	bl	401d50 <strcat@plt>
  41830c:	ldr	x21, [x19]
  418310:	mov	x0, x21
  418314:	bl	401960 <strlen@plt>
  418318:	mov	w8, #0x3a                  	// #58
  41831c:	strh	w8, [x21, x0]
  418320:	cbz	x20, 418338 <_ZdlPvm@@Base+0x4ec>
  418324:	ldrb	w8, [x20]
  418328:	cbz	w8, 418338 <_ZdlPvm@@Base+0x4ec>
  41832c:	ldr	x0, [x19]
  418330:	mov	x1, x20
  418334:	bl	401d50 <strcat@plt>
  418338:	ldr	x0, [x19]
  41833c:	bl	401960 <strlen@plt>
  418340:	str	w0, [x19, #8]
  418344:	ldp	x20, x19, [sp, #64]
  418348:	ldp	x22, x21, [sp, #48]
  41834c:	ldp	x24, x23, [sp, #32]
  418350:	ldr	x25, [sp, #16]
  418354:	ldp	x29, x30, [sp], #80
  418358:	ret
  41835c:	mov	x21, xzr
  418360:	cbnz	x23, 41820c <_ZdlPvm@@Base+0x3c0>
  418364:	b	418218 <_ZdlPvm@@Base+0x3cc>
  418368:	stp	x29, x30, [sp, #-16]!
  41836c:	ldr	x0, [x0]
  418370:	mov	x29, sp
  418374:	cbz	x0, 41837c <_ZdlPvm@@Base+0x530>
  418378:	bl	401bd0 <_ZdaPv@plt>
  41837c:	ldp	x29, x30, [sp], #16
  418380:	ret
  418384:	stp	x29, x30, [sp, #-80]!
  418388:	str	x25, [sp, #16]
  41838c:	stp	x24, x23, [sp, #32]
  418390:	stp	x22, x21, [sp, #48]
  418394:	stp	x20, x19, [sp, #64]
  418398:	mov	x29, sp
  41839c:	ldr	x19, [x0]
  4183a0:	mov	x24, x0
  4183a4:	mov	x21, x1
  4183a8:	mov	x0, x19
  4183ac:	bl	401960 <strlen@plt>
  4183b0:	mov	x20, x0
  4183b4:	mov	x0, x21
  4183b8:	bl	401960 <strlen@plt>
  4183bc:	mov	x23, x0
  4183c0:	add	w8, w20, w23
  4183c4:	add	w0, w8, #0x2
  4183c8:	bl	401900 <_Znam@plt>
  4183cc:	ldr	w22, [x24, #8]
  4183d0:	str	x0, [x24]
  4183d4:	mov	x1, x19
  4183d8:	mov	x25, x0
  4183dc:	sub	w24, w20, w22
  4183e0:	mov	x2, x24
  4183e4:	bl	401920 <memcpy@plt>
  4183e8:	add	x24, x25, x24
  4183ec:	cbnz	w22, 4183f8 <_ZdlPvm@@Base+0x5ac>
  4183f0:	mov	w8, #0x3a                  	// #58
  4183f4:	strb	w8, [x24], #1
  4183f8:	and	x23, x23, #0xffffffff
  4183fc:	mov	x0, x24
  418400:	mov	x1, x21
  418404:	mov	x2, x23
  418408:	bl	401920 <memcpy@plt>
  41840c:	add	x21, x24, x23
  418410:	cbz	w22, 418434 <_ZdlPvm@@Base+0x5e8>
  418414:	mov	w8, #0x3a                  	// #58
  418418:	add	x9, x19, w20, uxtw
  41841c:	strb	w8, [x21], #1
  418420:	sub	x1, x9, x22
  418424:	mov	x0, x21
  418428:	mov	x2, x22
  41842c:	bl	401920 <memcpy@plt>
  418430:	add	x21, x21, x22
  418434:	strb	wzr, [x21]
  418438:	cbz	x19, 418444 <_ZdlPvm@@Base+0x5f8>
  41843c:	mov	x0, x19
  418440:	bl	401bd0 <_ZdaPv@plt>
  418444:	ldp	x20, x19, [sp, #64]
  418448:	ldp	x22, x21, [sp, #48]
  41844c:	ldp	x24, x23, [sp, #32]
  418450:	ldr	x25, [sp, #16]
  418454:	ldp	x29, x30, [sp], #80
  418458:	ret
  41845c:	stp	x29, x30, [sp, #-96]!
  418460:	stp	x28, x27, [sp, #16]
  418464:	stp	x26, x25, [sp, #32]
  418468:	stp	x24, x23, [sp, #48]
  41846c:	stp	x22, x21, [sp, #64]
  418470:	stp	x20, x19, [sp, #80]
  418474:	mov	x29, sp
  418478:	mov	x19, x2
  41847c:	cmp	x1, #0x0
  418480:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x61b4>
  418484:	mov	x20, x1
  418488:	mov	x21, x0
  41848c:	cset	w0, ne  // ne = any
  418490:	add	x2, x2, #0x4a1
  418494:	mov	w1, #0x61                  	// #97
  418498:	bl	40c2ec <printf@plt+0xa57c>
  41849c:	ldrb	w8, [x20]
  4184a0:	cmp	w8, #0x2f
  4184a4:	b.eq	4185e0 <_ZdlPvm@@Base+0x794>  // b.none
  4184a8:	ldr	x21, [x21]
  4184ac:	ldrb	w8, [x21]
  4184b0:	cbz	w8, 4185e0 <_ZdlPvm@@Base+0x794>
  4184b4:	mov	x0, x20
  4184b8:	bl	401960 <strlen@plt>
  4184bc:	and	x8, x0, #0xffffffff
  4184c0:	adrp	x23, 41d000 <_ZdlPvm@@Base+0x51b4>
  4184c4:	add	x28, x8, #0x1
  4184c8:	add	x23, x23, #0xe6d
  4184cc:	b	4184f0 <_ZdlPvm@@Base+0x6a4>
  4184d0:	mov	x0, x25
  4184d4:	bl	401a00 <free@plt>
  4184d8:	ldrb	w8, [x24], #1
  4184dc:	cmp	w8, #0x0
  4184e0:	cset	w8, eq  // eq = none
  4184e4:	csel	x21, x21, x24, eq  // eq = none
  4184e8:	lsl	w8, w8, #1
  4184ec:	cbnz	w8, 4185d0 <_ZdlPvm@@Base+0x784>
  4184f0:	mov	w1, #0x3a                  	// #58
  4184f4:	mov	x0, x21
  4184f8:	bl	401a20 <strchr@plt>
  4184fc:	mov	x24, x0
  418500:	cbz	x0, 418538 <_ZdlPvm@@Base+0x6ec>
  418504:	subs	x25, x24, x21
  418508:	b.ls	41854c <_ZdlPvm@@Base+0x700>  // b.plast
  41850c:	ldurb	w8, [x24, #-1]
  418510:	mov	w9, #0x1                   	// #1
  418514:	mov	x10, #0x1                   	// #1
  418518:	movk	x10, #0x8000, lsl #32
  41851c:	cmp	x8, #0x3f
  418520:	lsl	x8, x9, x8
  418524:	cset	w9, hi  // hi = pmore
  418528:	tst	x8, x10
  41852c:	cset	w8, eq  // eq = none
  418530:	orr	w27, w9, w8
  418534:	b	418550 <_ZdlPvm@@Base+0x704>
  418538:	mov	x0, x21
  41853c:	bl	401960 <strlen@plt>
  418540:	add	x24, x21, x0
  418544:	subs	x25, x24, x21
  418548:	b.hi	41850c <_ZdlPvm@@Base+0x6c0>  // b.pmore
  41854c:	mov	w27, wzr
  418550:	add	x8, x28, x25
  418554:	add	x0, x8, x27
  418558:	bl	401900 <_Znam@plt>
  41855c:	mov	x1, x21
  418560:	mov	x2, x25
  418564:	mov	x26, x0
  418568:	bl	401920 <memcpy@plt>
  41856c:	cbz	w27, 418578 <_ZdlPvm@@Base+0x72c>
  418570:	mov	w8, #0x2f                  	// #47
  418574:	strb	w8, [x26, x25]
  418578:	add	x8, x26, x25
  41857c:	add	x0, x8, x27
  418580:	mov	x1, x20
  418584:	bl	401a60 <strcpy@plt>
  418588:	mov	x0, x26
  41858c:	bl	419374 <_ZdlPvm@@Base+0x1528>
  418590:	mov	x25, x0
  418594:	mov	x0, x26
  418598:	bl	401bd0 <_ZdaPv@plt>
  41859c:	mov	x0, x25
  4185a0:	mov	x1, x23
  4185a4:	bl	401c00 <fopen@plt>
  4185a8:	cbz	x0, 4184d0 <_ZdlPvm@@Base+0x684>
  4185ac:	mov	x26, x0
  4185b0:	cbz	x19, 4185bc <_ZdlPvm@@Base+0x770>
  4185b4:	str	x25, [x19]
  4185b8:	b	4185c4 <_ZdlPvm@@Base+0x778>
  4185bc:	mov	x0, x25
  4185c0:	bl	401a00 <free@plt>
  4185c4:	mov	w8, #0x1                   	// #1
  4185c8:	mov	x22, x26
  4185cc:	cbz	w8, 4184f0 <_ZdlPvm@@Base+0x6a4>
  4185d0:	cmp	w8, #0x2
  4185d4:	b.ne	418608 <_ZdlPvm@@Base+0x7bc>  // b.any
  4185d8:	mov	x22, xzr
  4185dc:	b	418608 <_ZdlPvm@@Base+0x7bc>
  4185e0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  4185e4:	add	x1, x1, #0xe6d
  4185e8:	mov	x0, x20
  4185ec:	bl	401c00 <fopen@plt>
  4185f0:	mov	x22, x0
  4185f4:	cbz	x0, 418608 <_ZdlPvm@@Base+0x7bc>
  4185f8:	cbz	x19, 418608 <_ZdlPvm@@Base+0x7bc>
  4185fc:	mov	x0, x20
  418600:	bl	419374 <_ZdlPvm@@Base+0x1528>
  418604:	str	x0, [x19]
  418608:	mov	x0, x22
  41860c:	ldp	x20, x19, [sp, #80]
  418610:	ldp	x22, x21, [sp, #64]
  418614:	ldp	x24, x23, [sp, #48]
  418618:	ldp	x26, x25, [sp, #32]
  41861c:	ldp	x28, x27, [sp, #16]
  418620:	ldp	x29, x30, [sp], #96
  418624:	ret
  418628:	stp	x29, x30, [sp, #-96]!
  41862c:	stp	x28, x27, [sp, #16]
  418630:	stp	x26, x25, [sp, #32]
  418634:	stp	x24, x23, [sp, #48]
  418638:	stp	x22, x21, [sp, #64]
  41863c:	stp	x20, x19, [sp, #80]
  418640:	mov	x29, sp
  418644:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x51b4>
  418648:	add	x8, x8, #0xe6d
  41864c:	cmp	x3, #0x0
  418650:	csel	x21, x8, x3, eq  // eq = none
  418654:	mov	x20, x1
  418658:	mov	x22, x0
  41865c:	mov	w1, #0x72                  	// #114
  418660:	mov	x0, x21
  418664:	mov	x19, x2
  418668:	bl	401a20 <strchr@plt>
  41866c:	mov	x23, x0
  418670:	cbz	x20, 4187dc <_ZdlPvm@@Base+0x990>
  418674:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  418678:	add	x1, x1, #0xa20
  41867c:	mov	x0, x20
  418680:	bl	401c10 <strcmp@plt>
  418684:	cbz	w0, 4187dc <_ZdlPvm@@Base+0x990>
  418688:	cbz	x23, 41883c <_ZdlPvm@@Base+0x9f0>
  41868c:	ldrb	w8, [x20]
  418690:	cmp	w8, #0x2f
  418694:	b.eq	41883c <_ZdlPvm@@Base+0x9f0>  // b.none
  418698:	ldr	x22, [x22]
  41869c:	ldrb	w8, [x22]
  4186a0:	cbz	w8, 41883c <_ZdlPvm@@Base+0x9f0>
  4186a4:	mov	x0, x20
  4186a8:	bl	401960 <strlen@plt>
  4186ac:	and	x8, x0, #0xffffffff
  4186b0:	add	x27, x8, #0x1
  4186b4:	b	4186c8 <_ZdlPvm@@Base+0x87c>
  4186b8:	str	x25, [x19]
  4186bc:	mov	w8, #0x1                   	// #1
  4186c0:	mov	x23, x26
  4186c4:	cbnz	w8, 418864 <_ZdlPvm@@Base+0xa18>
  4186c8:	mov	w1, #0x3a                  	// #58
  4186cc:	mov	x0, x22
  4186d0:	bl	401a20 <strchr@plt>
  4186d4:	mov	x24, x0
  4186d8:	cbz	x0, 418710 <_ZdlPvm@@Base+0x8c4>
  4186dc:	subs	x25, x24, x22
  4186e0:	b.ls	418724 <_ZdlPvm@@Base+0x8d8>  // b.plast
  4186e4:	ldurb	w8, [x24, #-1]
  4186e8:	mov	w9, #0x1                   	// #1
  4186ec:	mov	x10, #0x1                   	// #1
  4186f0:	movk	x10, #0x8000, lsl #32
  4186f4:	cmp	x8, #0x3f
  4186f8:	lsl	x8, x9, x8
  4186fc:	cset	w9, hi  // hi = pmore
  418700:	tst	x8, x10
  418704:	cset	w8, eq  // eq = none
  418708:	orr	w28, w9, w8
  41870c:	b	418728 <_ZdlPvm@@Base+0x8dc>
  418710:	mov	x0, x22
  418714:	bl	401960 <strlen@plt>
  418718:	add	x24, x22, x0
  41871c:	subs	x25, x24, x22
  418720:	b.hi	4186e4 <_ZdlPvm@@Base+0x898>  // b.pmore
  418724:	mov	w28, wzr
  418728:	add	x8, x27, x25
  41872c:	add	x0, x8, x28
  418730:	bl	401900 <_Znam@plt>
  418734:	mov	x1, x22
  418738:	mov	x2, x25
  41873c:	mov	x26, x0
  418740:	bl	401920 <memcpy@plt>
  418744:	cbz	w28, 418750 <_ZdlPvm@@Base+0x904>
  418748:	mov	w8, #0x2f                  	// #47
  41874c:	strb	w8, [x26, x25]
  418750:	add	x8, x26, x25
  418754:	add	x0, x8, x28
  418758:	mov	x1, x20
  41875c:	bl	401a60 <strcpy@plt>
  418760:	mov	x0, x26
  418764:	bl	419374 <_ZdlPvm@@Base+0x1528>
  418768:	mov	x25, x0
  41876c:	mov	x0, x26
  418770:	bl	401bd0 <_ZdaPv@plt>
  418774:	mov	x0, x25
  418778:	mov	x1, x21
  41877c:	bl	401c00 <fopen@plt>
  418780:	cbz	x0, 418798 <_ZdlPvm@@Base+0x94c>
  418784:	mov	x26, x0
  418788:	cbnz	x19, 4186b8 <_ZdlPvm@@Base+0x86c>
  41878c:	mov	x0, x25
  418790:	bl	401a00 <free@plt>
  418794:	b	4186bc <_ZdlPvm@@Base+0x870>
  418798:	bl	401be0 <__errno_location@plt>
  41879c:	ldr	w28, [x0]
  4187a0:	mov	x26, x0
  4187a4:	mov	x0, x25
  4187a8:	bl	401a00 <free@plt>
  4187ac:	cmp	w28, #0x2
  4187b0:	b.ne	4187cc <_ZdlPvm@@Base+0x980>  // b.any
  4187b4:	ldrb	w8, [x24], #1
  4187b8:	cmp	w8, #0x0
  4187bc:	cset	w8, eq  // eq = none
  4187c0:	csel	x22, x22, x24, eq  // eq = none
  4187c4:	lsl	w8, w8, #1
  4187c8:	b	4186c4 <_ZdlPvm@@Base+0x878>
  4187cc:	mov	x23, xzr
  4187d0:	str	w28, [x26]
  4187d4:	mov	w8, #0x1                   	// #1
  4187d8:	b	4186c4 <_ZdlPvm@@Base+0x878>
  4187dc:	cbz	x19, 418800 <_ZdlPvm@@Base+0x9b4>
  4187e0:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x61b4>
  4187e4:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x21b4>
  4187e8:	add	x8, x8, #0x4c2
  4187ec:	add	x9, x9, #0xd51
  4187f0:	cmp	x23, #0x0
  4187f4:	csel	x0, x9, x8, ne  // ne = any
  4187f8:	bl	419374 <_ZdlPvm@@Base+0x1528>
  4187fc:	str	x0, [x19]
  418800:	adrp	x8, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418804:	adrp	x9, 435000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418808:	add	x8, x8, #0xe88
  41880c:	add	x9, x9, #0xe90
  418810:	cmp	x23, #0x0
  418814:	csel	x8, x8, x9, ne  // ne = any
  418818:	ldr	x23, [x8]
  41881c:	mov	x0, x23
  418820:	ldp	x20, x19, [sp, #80]
  418824:	ldp	x22, x21, [sp, #64]
  418828:	ldp	x24, x23, [sp, #48]
  41882c:	ldp	x26, x25, [sp, #32]
  418830:	ldp	x28, x27, [sp, #16]
  418834:	ldp	x29, x30, [sp], #96
  418838:	ret
  41883c:	mov	x0, x20
  418840:	mov	x1, x21
  418844:	bl	401c00 <fopen@plt>
  418848:	mov	x23, x0
  41884c:	cbz	x0, 41881c <_ZdlPvm@@Base+0x9d0>
  418850:	cbz	x19, 41881c <_ZdlPvm@@Base+0x9d0>
  418854:	mov	x0, x20
  418858:	bl	419374 <_ZdlPvm@@Base+0x1528>
  41885c:	str	x0, [x19]
  418860:	b	41881c <_ZdlPvm@@Base+0x9d0>
  418864:	cmp	w8, #0x2
  418868:	b.ne	41881c <_ZdlPvm@@Base+0x9d0>  // b.any
  41886c:	bl	401be0 <__errno_location@plt>
  418870:	mov	x23, xzr
  418874:	mov	w8, #0x2                   	// #2
  418878:	str	w8, [x0]
  41887c:	b	41881c <_ZdlPvm@@Base+0x9d0>
  418880:	stp	xzr, xzr, [x0]
  418884:	ret
  418888:	stp	x29, x30, [sp, #-48]!
  41888c:	str	x21, [sp, #16]
  418890:	stp	x20, x19, [sp, #32]
  418894:	mov	x29, sp
  418898:	mov	w20, w2
  41889c:	str	w2, [x0, #8]
  4188a0:	mvn	w8, w2
  4188a4:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x61b4>
  4188a8:	mov	x19, x1
  4188ac:	mov	x21, x0
  4188b0:	lsr	w0, w8, #31
  4188b4:	add	x2, x2, #0x4c9
  4188b8:	mov	w1, #0x57                  	// #87
  4188bc:	bl	40c2ec <printf@plt+0xa57c>
  4188c0:	add	x1, x21, #0xc
  4188c4:	mov	w0, w20
  4188c8:	bl	4188f0 <_ZdlPvm@@Base+0xaa4>
  4188cc:	str	x0, [x21]
  4188d0:	cbz	w20, 4188e0 <_ZdlPvm@@Base+0xa94>
  4188d4:	sxtw	x2, w20
  4188d8:	mov	x1, x19
  4188dc:	bl	401920 <memcpy@plt>
  4188e0:	ldp	x20, x19, [sp, #32]
  4188e4:	ldr	x21, [sp, #16]
  4188e8:	ldp	x29, x30, [sp], #48
  4188ec:	ret
  4188f0:	stp	x29, x30, [sp, #-16]!
  4188f4:	mov	x29, sp
  4188f8:	cbz	w0, 418914 <_ZdlPvm@@Base+0xac8>
  4188fc:	lsl	w8, w0, #1
  418900:	sxtw	x0, w8
  418904:	str	w8, [x1]
  418908:	bl	401900 <_Znam@plt>
  41890c:	ldp	x29, x30, [sp], #16
  418910:	ret
  418914:	mov	x0, xzr
  418918:	str	wzr, [x1]
  41891c:	ldp	x29, x30, [sp], #16
  418920:	ret
  418924:	stp	x29, x30, [sp, #-32]!
  418928:	stp	x20, x19, [sp, #16]
  41892c:	mov	x29, sp
  418930:	mov	x20, x0
  418934:	cbz	x1, 418968 <_ZdlPvm@@Base+0xb1c>
  418938:	mov	x0, x1
  41893c:	mov	x19, x1
  418940:	bl	401960 <strlen@plt>
  418944:	add	x1, x20, #0xc
  418948:	str	w0, [x20, #8]
  41894c:	bl	4188f0 <_ZdlPvm@@Base+0xaa4>
  418950:	ldrsw	x2, [x20, #8]
  418954:	str	x0, [x20]
  418958:	cbz	w2, 41896c <_ZdlPvm@@Base+0xb20>
  41895c:	mov	x1, x19
  418960:	bl	401920 <memcpy@plt>
  418964:	b	41896c <_ZdlPvm@@Base+0xb20>
  418968:	stp	xzr, xzr, [x20]
  41896c:	ldp	x20, x19, [sp, #16]
  418970:	ldp	x29, x30, [sp], #32
  418974:	ret
  418978:	stp	x29, x30, [sp, #-32]!
  41897c:	stp	x20, x19, [sp, #16]
  418980:	mov	x29, sp
  418984:	mov	w8, #0x1                   	// #1
  418988:	mov	w19, w1
  41898c:	mov	x20, x0
  418990:	str	w8, [x0, #8]
  418994:	add	x1, x0, #0xc
  418998:	mov	w0, #0x1                   	// #1
  41899c:	bl	4188f0 <_ZdlPvm@@Base+0xaa4>
  4189a0:	str	x0, [x20]
  4189a4:	strb	w19, [x0]
  4189a8:	ldp	x20, x19, [sp, #16]
  4189ac:	ldp	x29, x30, [sp], #32
  4189b0:	ret
  4189b4:	stp	x29, x30, [sp, #-32]!
  4189b8:	stp	x20, x19, [sp, #16]
  4189bc:	mov	x29, sp
  4189c0:	mov	x20, x0
  4189c4:	ldr	w0, [x1, #8]
  4189c8:	mov	x19, x1
  4189cc:	add	x1, x20, #0xc
  4189d0:	str	w0, [x20, #8]
  4189d4:	bl	4188f0 <_ZdlPvm@@Base+0xaa4>
  4189d8:	ldrsw	x2, [x20, #8]
  4189dc:	str	x0, [x20]
  4189e0:	cbz	w2, 4189ec <_ZdlPvm@@Base+0xba0>
  4189e4:	ldr	x1, [x19]
  4189e8:	bl	401920 <memcpy@plt>
  4189ec:	ldp	x20, x19, [sp, #16]
  4189f0:	ldp	x29, x30, [sp], #32
  4189f4:	ret
  4189f8:	stp	x29, x30, [sp, #-16]!
  4189fc:	mov	x29, sp
  418a00:	ldr	x0, [x0]
  418a04:	bl	418a10 <_ZdlPvm@@Base+0xbc4>
  418a08:	ldp	x29, x30, [sp], #16
  418a0c:	ret
  418a10:	cbz	x0, 418a24 <_ZdlPvm@@Base+0xbd8>
  418a14:	stp	x29, x30, [sp, #-16]!
  418a18:	mov	x29, sp
  418a1c:	bl	401bd0 <_ZdaPv@plt>
  418a20:	ldp	x29, x30, [sp], #16
  418a24:	ret
  418a28:	stp	x29, x30, [sp, #-32]!
  418a2c:	stp	x20, x19, [sp, #16]
  418a30:	mov	x29, sp
  418a34:	mov	x19, x0
  418a38:	mov	x20, x1
  418a3c:	mov	x3, x19
  418a40:	ldr	x0, [x0]
  418a44:	ldr	w1, [x3, #12]!
  418a48:	ldr	w2, [x20, #8]
  418a4c:	bl	418a78 <_ZdlPvm@@Base+0xc2c>
  418a50:	str	x0, [x19]
  418a54:	ldrsw	x2, [x20, #8]
  418a58:	str	w2, [x19, #8]
  418a5c:	cbz	w2, 418a68 <_ZdlPvm@@Base+0xc1c>
  418a60:	ldr	x1, [x20]
  418a64:	bl	401920 <memcpy@plt>
  418a68:	mov	x0, x19
  418a6c:	ldp	x20, x19, [sp, #16]
  418a70:	ldp	x29, x30, [sp], #32
  418a74:	ret
  418a78:	stp	x29, x30, [sp, #-32]!
  418a7c:	stp	x20, x19, [sp, #16]
  418a80:	mov	x29, sp
  418a84:	mov	x19, x3
  418a88:	cmp	w1, w2
  418a8c:	b.ge	418ab4 <_ZdlPvm@@Base+0xc68>  // b.tcont
  418a90:	mov	w20, w2
  418a94:	cbz	x0, 418a9c <_ZdlPvm@@Base+0xc50>
  418a98:	bl	401bd0 <_ZdaPv@plt>
  418a9c:	cbz	w20, 418abc <_ZdlPvm@@Base+0xc70>
  418aa0:	lsl	w8, w20, #1
  418aa4:	sxtw	x0, w8
  418aa8:	str	w8, [x19]
  418aac:	bl	401900 <_Znam@plt>
  418ab0:	b	418ac4 <_ZdlPvm@@Base+0xc78>
  418ab4:	str	w1, [x19]
  418ab8:	b	418ac4 <_ZdlPvm@@Base+0xc78>
  418abc:	mov	x0, xzr
  418ac0:	str	wzr, [x19]
  418ac4:	ldp	x20, x19, [sp, #16]
  418ac8:	ldp	x29, x30, [sp], #32
  418acc:	ret
  418ad0:	stp	x29, x30, [sp, #-48]!
  418ad4:	str	x21, [sp, #16]
  418ad8:	stp	x20, x19, [sp, #32]
  418adc:	mov	x29, sp
  418ae0:	mov	x19, x0
  418ae4:	cbz	x1, 418b2c <_ZdlPvm@@Base+0xce0>
  418ae8:	mov	x0, x1
  418aec:	mov	x20, x1
  418af0:	bl	401960 <strlen@plt>
  418af4:	ldr	x8, [x19]
  418af8:	mov	x3, x19
  418afc:	ldr	w1, [x3, #12]!
  418b00:	mov	x21, x0
  418b04:	mov	x0, x8
  418b08:	mov	w2, w21
  418b0c:	bl	418a78 <_ZdlPvm@@Base+0xc2c>
  418b10:	str	x0, [x19]
  418b14:	str	w21, [x19, #8]
  418b18:	cbz	w21, 418b38 <_ZdlPvm@@Base+0xcec>
  418b1c:	sxtw	x2, w21
  418b20:	mov	x1, x20
  418b24:	bl	401920 <memcpy@plt>
  418b28:	b	418b38 <_ZdlPvm@@Base+0xcec>
  418b2c:	ldr	x0, [x19]
  418b30:	bl	418a10 <_ZdlPvm@@Base+0xbc4>
  418b34:	stp	xzr, xzr, [x19]
  418b38:	mov	x0, x19
  418b3c:	ldp	x20, x19, [sp, #32]
  418b40:	ldr	x21, [sp, #16]
  418b44:	ldp	x29, x30, [sp], #48
  418b48:	ret
  418b4c:	stp	x29, x30, [sp, #-48]!
  418b50:	str	x21, [sp, #16]
  418b54:	stp	x20, x19, [sp, #32]
  418b58:	mov	x29, sp
  418b5c:	mov	x19, x0
  418b60:	mov	x3, x19
  418b64:	ldr	x0, [x0]
  418b68:	ldr	w8, [x3, #12]!
  418b6c:	mov	w20, w1
  418b70:	mov	w2, #0x1                   	// #1
  418b74:	mov	w21, #0x1                   	// #1
  418b78:	mov	w1, w8
  418b7c:	bl	418a78 <_ZdlPvm@@Base+0xc2c>
  418b80:	str	x0, [x19]
  418b84:	str	w21, [x19, #8]
  418b88:	strb	w20, [x0]
  418b8c:	mov	x0, x19
  418b90:	ldp	x20, x19, [sp, #32]
  418b94:	ldr	x21, [sp, #16]
  418b98:	ldp	x29, x30, [sp], #48
  418b9c:	ret
  418ba0:	stp	x29, x30, [sp, #-32]!
  418ba4:	stp	x20, x19, [sp, #16]
  418ba8:	mov	x19, x0
  418bac:	ldr	x0, [x0]
  418bb0:	mov	x29, sp
  418bb4:	mov	x20, x1
  418bb8:	bl	418a10 <_ZdlPvm@@Base+0xbc4>
  418bbc:	ldr	x8, [x20]
  418bc0:	str	x8, [x19]
  418bc4:	ldr	w8, [x20, #8]
  418bc8:	str	w8, [x19, #8]
  418bcc:	ldr	w8, [x20, #12]
  418bd0:	str	w8, [x19, #12]
  418bd4:	stp	xzr, xzr, [x20]
  418bd8:	ldp	x20, x19, [sp, #16]
  418bdc:	ldp	x29, x30, [sp], #32
  418be0:	ret
  418be4:	stp	x29, x30, [sp, #-32]!
  418be8:	str	x19, [sp, #16]
  418bec:	mov	x29, sp
  418bf0:	mov	x19, x0
  418bf4:	mov	x4, x19
  418bf8:	ldr	x0, [x0]
  418bfc:	ldr	w1, [x4, #12]!
  418c00:	ldr	w2, [x19, #8]
  418c04:	add	w3, w2, #0x1
  418c08:	bl	418c1c <_ZdlPvm@@Base+0xdd0>
  418c0c:	str	x0, [x19]
  418c10:	ldr	x19, [sp, #16]
  418c14:	ldp	x29, x30, [sp], #32
  418c18:	ret
  418c1c:	stp	x29, x30, [sp, #-48]!
  418c20:	stp	x22, x21, [sp, #16]
  418c24:	stp	x20, x19, [sp, #32]
  418c28:	mov	x29, sp
  418c2c:	mov	x21, x4
  418c30:	cmp	w1, w3
  418c34:	mov	x19, x0
  418c38:	b.ge	418c8c <_ZdlPvm@@Base+0xe40>  // b.tcont
  418c3c:	mov	w22, w3
  418c40:	cbz	w3, 418c94 <_ZdlPvm@@Base+0xe48>
  418c44:	lsl	w8, w22, #1
  418c48:	sxtw	x0, w8
  418c4c:	mov	w20, w2
  418c50:	str	w8, [x21]
  418c54:	bl	401900 <_Znam@plt>
  418c58:	mov	x21, x0
  418c5c:	cbz	w20, 418c78 <_ZdlPvm@@Base+0xe2c>
  418c60:	cmp	w20, w22
  418c64:	b.ge	418c78 <_ZdlPvm@@Base+0xe2c>  // b.tcont
  418c68:	sxtw	x2, w20
  418c6c:	mov	x0, x21
  418c70:	mov	x1, x19
  418c74:	bl	401920 <memcpy@plt>
  418c78:	cbz	x19, 418c84 <_ZdlPvm@@Base+0xe38>
  418c7c:	mov	x0, x19
  418c80:	bl	401bd0 <_ZdaPv@plt>
  418c84:	mov	x19, x21
  418c88:	b	418ca8 <_ZdlPvm@@Base+0xe5c>
  418c8c:	str	w1, [x21]
  418c90:	b	418ca8 <_ZdlPvm@@Base+0xe5c>
  418c94:	cbz	x19, 418ca0 <_ZdlPvm@@Base+0xe54>
  418c98:	mov	x0, x19
  418c9c:	bl	401bd0 <_ZdaPv@plt>
  418ca0:	mov	x19, xzr
  418ca4:	str	wzr, [x21]
  418ca8:	mov	x0, x19
  418cac:	ldp	x20, x19, [sp, #32]
  418cb0:	ldp	x22, x21, [sp, #16]
  418cb4:	ldp	x29, x30, [sp], #48
  418cb8:	ret
  418cbc:	stp	x29, x30, [sp, #-48]!
  418cc0:	stp	x22, x21, [sp, #16]
  418cc4:	stp	x20, x19, [sp, #32]
  418cc8:	mov	x29, sp
  418ccc:	mov	x19, x0
  418cd0:	cbz	x1, 418d28 <_ZdlPvm@@Base+0xedc>
  418cd4:	mov	x0, x1
  418cd8:	mov	x20, x1
  418cdc:	bl	401960 <strlen@plt>
  418ce0:	mov	x4, x19
  418ce4:	ldr	w1, [x4, #12]!
  418ce8:	mov	x22, x0
  418cec:	ldur	w2, [x4, #-4]
  418cf0:	add	w21, w2, w22
  418cf4:	cmp	w21, w1
  418cf8:	b.le	418d0c <_ZdlPvm@@Base+0xec0>
  418cfc:	ldr	x0, [x19]
  418d00:	mov	w3, w21
  418d04:	bl	418c1c <_ZdlPvm@@Base+0xdd0>
  418d08:	str	x0, [x19]
  418d0c:	ldr	x8, [x19]
  418d10:	ldrsw	x9, [x19, #8]
  418d14:	sxtw	x2, w22
  418d18:	mov	x1, x20
  418d1c:	add	x0, x8, x9
  418d20:	bl	401920 <memcpy@plt>
  418d24:	str	w21, [x19, #8]
  418d28:	mov	x0, x19
  418d2c:	ldp	x20, x19, [sp, #32]
  418d30:	ldp	x22, x21, [sp, #16]
  418d34:	ldp	x29, x30, [sp], #48
  418d38:	ret
  418d3c:	stp	x29, x30, [sp, #-48]!
  418d40:	str	x21, [sp, #16]
  418d44:	stp	x20, x19, [sp, #32]
  418d48:	mov	x29, sp
  418d4c:	ldr	w8, [x1, #8]
  418d50:	mov	x19, x0
  418d54:	cbz	w8, 418da0 <_ZdlPvm@@Base+0xf54>
  418d58:	mov	x4, x19
  418d5c:	mov	x20, x1
  418d60:	ldr	w1, [x4, #12]!
  418d64:	ldur	w2, [x4, #-4]
  418d68:	add	w21, w2, w8
  418d6c:	cmp	w21, w1
  418d70:	b.le	418d84 <_ZdlPvm@@Base+0xf38>
  418d74:	ldr	x0, [x19]
  418d78:	mov	w3, w21
  418d7c:	bl	418c1c <_ZdlPvm@@Base+0xdd0>
  418d80:	str	x0, [x19]
  418d84:	ldr	x8, [x19]
  418d88:	ldrsw	x9, [x19, #8]
  418d8c:	ldr	x1, [x20]
  418d90:	ldrsw	x2, [x20, #8]
  418d94:	add	x0, x8, x9
  418d98:	bl	401920 <memcpy@plt>
  418d9c:	str	w21, [x19, #8]
  418da0:	mov	x0, x19
  418da4:	ldp	x20, x19, [sp, #32]
  418da8:	ldr	x21, [sp, #16]
  418dac:	ldp	x29, x30, [sp], #48
  418db0:	ret
  418db4:	cmp	w2, #0x1
  418db8:	b.lt	418e28 <_ZdlPvm@@Base+0xfdc>  // b.tstop
  418dbc:	stp	x29, x30, [sp, #-48]!
  418dc0:	stp	x22, x21, [sp, #16]
  418dc4:	stp	x20, x19, [sp, #32]
  418dc8:	mov	x29, sp
  418dcc:	mov	x4, x0
  418dd0:	mov	x20, x1
  418dd4:	ldr	w1, [x4, #12]!
  418dd8:	mov	w21, w2
  418ddc:	mov	x19, x0
  418de0:	ldur	w2, [x4, #-4]
  418de4:	add	w22, w2, w21
  418de8:	cmp	w22, w1
  418dec:	b.le	418e00 <_ZdlPvm@@Base+0xfb4>
  418df0:	ldr	x0, [x19]
  418df4:	mov	w3, w22
  418df8:	bl	418c1c <_ZdlPvm@@Base+0xdd0>
  418dfc:	str	x0, [x19]
  418e00:	ldr	x8, [x19]
  418e04:	ldrsw	x9, [x19, #8]
  418e08:	sxtw	x2, w21
  418e0c:	mov	x1, x20
  418e10:	add	x0, x8, x9
  418e14:	bl	401920 <memcpy@plt>
  418e18:	str	w22, [x19, #8]
  418e1c:	ldp	x20, x19, [sp, #32]
  418e20:	ldp	x22, x21, [sp, #16]
  418e24:	ldp	x29, x30, [sp], #48
  418e28:	ret
  418e2c:	stp	x29, x30, [sp, #-64]!
  418e30:	stp	x24, x23, [sp, #16]
  418e34:	stp	x22, x21, [sp, #32]
  418e38:	stp	x20, x19, [sp, #48]
  418e3c:	mov	x29, sp
  418e40:	orr	w8, w4, w2
  418e44:	mov	w22, w2
  418e48:	mvn	w8, w8
  418e4c:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x61b4>
  418e50:	mov	x21, x1
  418e54:	mov	x23, x0
  418e58:	lsr	w0, w8, #31
  418e5c:	add	x2, x2, #0x4c9
  418e60:	mov	w1, #0xd7                  	// #215
  418e64:	mov	w20, w4
  418e68:	mov	x19, x3
  418e6c:	bl	40c2ec <printf@plt+0xa57c>
  418e70:	adds	w0, w20, w22
  418e74:	str	w0, [x23, #8]
  418e78:	b.eq	418eb4 <_ZdlPvm@@Base+0x1068>  // b.none
  418e7c:	add	x1, x23, #0xc
  418e80:	bl	4188f0 <_ZdlPvm@@Base+0xaa4>
  418e84:	mov	x24, x0
  418e88:	str	x0, [x23]
  418e8c:	cbz	w22, 418ec0 <_ZdlPvm@@Base+0x1074>
  418e90:	sxtw	x22, w22
  418e94:	mov	x0, x24
  418e98:	mov	x1, x21
  418e9c:	mov	x2, x22
  418ea0:	bl	401920 <memcpy@plt>
  418ea4:	cbz	w20, 418ed0 <_ZdlPvm@@Base+0x1084>
  418ea8:	add	x0, x24, x22
  418eac:	sxtw	x2, w20
  418eb0:	b	418ec8 <_ZdlPvm@@Base+0x107c>
  418eb4:	str	wzr, [x23, #12]
  418eb8:	str	xzr, [x23]
  418ebc:	b	418ed0 <_ZdlPvm@@Base+0x1084>
  418ec0:	sxtw	x2, w20
  418ec4:	mov	x0, x24
  418ec8:	mov	x1, x19
  418ecc:	bl	401920 <memcpy@plt>
  418ed0:	ldp	x20, x19, [sp, #48]
  418ed4:	ldp	x22, x21, [sp, #32]
  418ed8:	ldp	x24, x23, [sp, #16]
  418edc:	ldp	x29, x30, [sp], #64
  418ee0:	ret
  418ee4:	stp	x29, x30, [sp, #-16]!
  418ee8:	ldrsw	x2, [x0, #8]
  418eec:	ldrsw	x8, [x1, #8]
  418ef0:	mov	x29, sp
  418ef4:	cmp	w2, w8
  418ef8:	b.le	418f1c <_ZdlPvm@@Base+0x10d0>
  418efc:	cbz	w8, 418f3c <_ZdlPvm@@Base+0x10f0>
  418f00:	ldr	x0, [x0]
  418f04:	ldr	x1, [x1]
  418f08:	mov	x2, x8
  418f0c:	bl	4019e0 <memcmp@plt>
  418f10:	lsr	w0, w0, #31
  418f14:	ldp	x29, x30, [sp], #16
  418f18:	ret
  418f1c:	cbz	w2, 418f48 <_ZdlPvm@@Base+0x10fc>
  418f20:	ldr	x0, [x0]
  418f24:	ldr	x1, [x1]
  418f28:	bl	4019e0 <memcmp@plt>
  418f2c:	cmp	w0, #0x1
  418f30:	cset	w0, lt  // lt = tstop
  418f34:	ldp	x29, x30, [sp], #16
  418f38:	ret
  418f3c:	mov	w0, wzr
  418f40:	ldp	x29, x30, [sp], #16
  418f44:	ret
  418f48:	mov	w0, #0x1                   	// #1
  418f4c:	ldp	x29, x30, [sp], #16
  418f50:	ret
  418f54:	stp	x29, x30, [sp, #-16]!
  418f58:	ldrsw	x2, [x0, #8]
  418f5c:	ldrsw	x8, [x1, #8]
  418f60:	mov	x29, sp
  418f64:	cmp	w2, w8
  418f68:	b.ge	418f8c <_ZdlPvm@@Base+0x1140>  // b.tcont
  418f6c:	cbz	w2, 418fac <_ZdlPvm@@Base+0x1160>
  418f70:	ldr	x0, [x0]
  418f74:	ldr	x1, [x1]
  418f78:	bl	4019e0 <memcmp@plt>
  418f7c:	cmp	w0, #0x1
  418f80:	cset	w0, lt  // lt = tstop
  418f84:	ldp	x29, x30, [sp], #16
  418f88:	ret
  418f8c:	cbz	w8, 418fb8 <_ZdlPvm@@Base+0x116c>
  418f90:	ldr	x0, [x0]
  418f94:	ldr	x1, [x1]
  418f98:	mov	x2, x8
  418f9c:	bl	4019e0 <memcmp@plt>
  418fa0:	lsr	w0, w0, #31
  418fa4:	ldp	x29, x30, [sp], #16
  418fa8:	ret
  418fac:	mov	w0, #0x1                   	// #1
  418fb0:	ldp	x29, x30, [sp], #16
  418fb4:	ret
  418fb8:	mov	w0, wzr
  418fbc:	ldp	x29, x30, [sp], #16
  418fc0:	ret
  418fc4:	stp	x29, x30, [sp, #-16]!
  418fc8:	ldrsw	x2, [x0, #8]
  418fcc:	ldrsw	x8, [x1, #8]
  418fd0:	mov	x29, sp
  418fd4:	cmp	w2, w8
  418fd8:	b.ge	418ffc <_ZdlPvm@@Base+0x11b0>  // b.tcont
  418fdc:	cbz	w2, 419020 <_ZdlPvm@@Base+0x11d4>
  418fe0:	ldr	x0, [x0]
  418fe4:	ldr	x1, [x1]
  418fe8:	bl	4019e0 <memcmp@plt>
  418fec:	cmp	w0, #0x0
  418ff0:	cset	w0, gt
  418ff4:	ldp	x29, x30, [sp], #16
  418ff8:	ret
  418ffc:	cbz	w8, 41902c <_ZdlPvm@@Base+0x11e0>
  419000:	ldr	x0, [x0]
  419004:	ldr	x1, [x1]
  419008:	mov	x2, x8
  41900c:	bl	4019e0 <memcmp@plt>
  419010:	mvn	w8, w0
  419014:	lsr	w0, w8, #31
  419018:	ldp	x29, x30, [sp], #16
  41901c:	ret
  419020:	mov	w0, wzr
  419024:	ldp	x29, x30, [sp], #16
  419028:	ret
  41902c:	mov	w0, #0x1                   	// #1
  419030:	ldp	x29, x30, [sp], #16
  419034:	ret
  419038:	stp	x29, x30, [sp, #-16]!
  41903c:	ldrsw	x2, [x0, #8]
  419040:	ldrsw	x8, [x1, #8]
  419044:	mov	x29, sp
  419048:	cmp	w2, w8
  41904c:	b.le	419074 <_ZdlPvm@@Base+0x1228>
  419050:	cbz	w8, 419094 <_ZdlPvm@@Base+0x1248>
  419054:	ldr	x0, [x0]
  419058:	ldr	x1, [x1]
  41905c:	mov	x2, x8
  419060:	bl	4019e0 <memcmp@plt>
  419064:	mvn	w8, w0
  419068:	lsr	w0, w8, #31
  41906c:	ldp	x29, x30, [sp], #16
  419070:	ret
  419074:	cbz	w2, 4190a0 <_ZdlPvm@@Base+0x1254>
  419078:	ldr	x0, [x0]
  41907c:	ldr	x1, [x1]
  419080:	bl	4019e0 <memcmp@plt>
  419084:	cmp	w0, #0x0
  419088:	cset	w0, gt
  41908c:	ldp	x29, x30, [sp], #16
  419090:	ret
  419094:	mov	w0, #0x1                   	// #1
  419098:	ldp	x29, x30, [sp], #16
  41909c:	ret
  4190a0:	mov	w0, wzr
  4190a4:	ldp	x29, x30, [sp], #16
  4190a8:	ret
  4190ac:	stp	x29, x30, [sp, #-32]!
  4190b0:	stp	x20, x19, [sp, #16]
  4190b4:	mov	x29, sp
  4190b8:	mvn	w8, w1
  4190bc:	adrp	x2, 41e000 <_ZdlPvm@@Base+0x61b4>
  4190c0:	mov	w19, w1
  4190c4:	mov	x20, x0
  4190c8:	lsr	w0, w8, #31
  4190cc:	add	x2, x2, #0x4c9
  4190d0:	mov	w1, #0x107                 	// #263
  4190d4:	bl	40c2ec <printf@plt+0xa57c>
  4190d8:	mov	x4, x20
  4190dc:	ldr	w1, [x4, #12]!
  4190e0:	cmp	w1, w19
  4190e4:	b.ge	4190fc <_ZdlPvm@@Base+0x12b0>  // b.tcont
  4190e8:	ldr	x0, [x20]
  4190ec:	ldr	w2, [x20, #8]
  4190f0:	mov	w3, w19
  4190f4:	bl	418c1c <_ZdlPvm@@Base+0xdd0>
  4190f8:	str	x0, [x20]
  4190fc:	str	w19, [x20, #8]
  419100:	ldp	x20, x19, [sp, #16]
  419104:	ldp	x29, x30, [sp], #32
  419108:	ret
  41910c:	str	wzr, [x0, #8]
  419110:	ret
  419114:	stp	x29, x30, [sp, #-32]!
  419118:	str	x19, [sp, #16]
  41911c:	mov	x19, x0
  419120:	ldr	x0, [x0]
  419124:	mov	x29, sp
  419128:	cbz	x0, 419138 <_ZdlPvm@@Base+0x12ec>
  41912c:	ldrsw	x2, [x19, #8]
  419130:	and	w1, w1, #0xff
  419134:	bl	401ad0 <memchr@plt>
  419138:	cbz	x0, 419148 <_ZdlPvm@@Base+0x12fc>
  41913c:	ldr	w8, [x19]
  419140:	sub	w0, w0, w8
  419144:	b	41914c <_ZdlPvm@@Base+0x1300>
  419148:	mov	w0, #0xffffffff            	// #-1
  41914c:	ldr	x19, [sp, #16]
  419150:	ldp	x29, x30, [sp], #32
  419154:	ret
  419158:	stp	x29, x30, [sp, #-32]!
  41915c:	stp	x20, x19, [sp, #16]
  419160:	ldr	w19, [x0, #8]
  419164:	ldr	x20, [x0]
  419168:	mov	x29, sp
  41916c:	cmp	w19, #0x1
  419170:	b.lt	419198 <_ZdlPvm@@Base+0x134c>  // b.tstop
  419174:	mov	w8, wzr
  419178:	mov	x9, x19
  41917c:	mov	x10, x20
  419180:	ldrb	w11, [x10], #1
  419184:	cmp	w11, #0x0
  419188:	cinc	w8, w8, eq  // eq = none
  41918c:	subs	x9, x9, #0x1
  419190:	b.ne	419180 <_ZdlPvm@@Base+0x1334>  // b.any
  419194:	b	41919c <_ZdlPvm@@Base+0x1350>
  419198:	mov	w8, wzr
  41919c:	sub	w8, w19, w8
  4191a0:	add	w8, w8, #0x1
  4191a4:	sxtw	x0, w8
  4191a8:	bl	401c40 <malloc@plt>
  4191ac:	cmp	w19, #0x1
  4191b0:	mov	x8, x0
  4191b4:	b.lt	4191dc <_ZdlPvm@@Base+0x1390>  // b.tstop
  4191b8:	mov	x8, x0
  4191bc:	b	4191cc <_ZdlPvm@@Base+0x1380>
  4191c0:	subs	x19, x19, #0x1
  4191c4:	add	x20, x20, #0x1
  4191c8:	b.eq	4191dc <_ZdlPvm@@Base+0x1390>  // b.none
  4191cc:	ldrb	w9, [x20]
  4191d0:	cbz	w9, 4191c0 <_ZdlPvm@@Base+0x1374>
  4191d4:	strb	w9, [x8], #1
  4191d8:	b	4191c0 <_ZdlPvm@@Base+0x1374>
  4191dc:	ldp	x20, x19, [sp, #16]
  4191e0:	strb	wzr, [x8]
  4191e4:	ldp	x29, x30, [sp], #32
  4191e8:	ret
  4191ec:	stp	x29, x30, [sp, #-64]!
  4191f0:	str	x23, [sp, #16]
  4191f4:	stp	x22, x21, [sp, #32]
  4191f8:	stp	x20, x19, [sp, #48]
  4191fc:	mov	x29, sp
  419200:	ldrsw	x8, [x0, #8]
  419204:	mov	x19, x0
  419208:	mov	x10, x8
  41920c:	mov	x9, x10
  419210:	subs	x10, x10, #0x1
  419214:	b.lt	41922c <_ZdlPvm@@Base+0x13e0>  // b.tstop
  419218:	ldr	x11, [x19]
  41921c:	add	x11, x11, x9
  419220:	ldurb	w11, [x11, #-1]
  419224:	cmp	w11, #0x20
  419228:	b.eq	41920c <_ZdlPvm@@Base+0x13c0>  // b.none
  41922c:	ldr	x20, [x19]
  419230:	cmp	w9, #0x2
  419234:	sub	w9, w9, #0x1
  419238:	b.lt	419260 <_ZdlPvm@@Base+0x1414>  // b.tstop
  41923c:	ldrb	w10, [x20]
  419240:	mov	x21, x20
  419244:	cmp	w10, #0x20
  419248:	b.ne	419264 <_ZdlPvm@@Base+0x1418>  // b.any
  41924c:	ldrb	w10, [x21, #1]!
  419250:	sub	w9, w9, #0x1
  419254:	cmp	w10, #0x20
  419258:	b.eq	41924c <_ZdlPvm@@Base+0x1400>  // b.none
  41925c:	b	419264 <_ZdlPvm@@Base+0x1418>
  419260:	mov	x21, x20
  419264:	sub	w8, w8, #0x1
  419268:	cmp	w8, w9
  41926c:	b.eq	4192c0 <_ZdlPvm@@Base+0x1474>  // b.none
  419270:	tbnz	w9, #31, 4192a8 <_ZdlPvm@@Base+0x145c>
  419274:	ldrsw	x0, [x19, #12]
  419278:	add	w23, w9, #0x1
  41927c:	str	w23, [x19, #8]
  419280:	bl	401900 <_Znam@plt>
  419284:	sxtw	x2, w23
  419288:	mov	x1, x21
  41928c:	mov	x22, x0
  419290:	bl	401920 <memcpy@plt>
  419294:	cbz	x20, 4192a0 <_ZdlPvm@@Base+0x1454>
  419298:	mov	x0, x20
  41929c:	bl	401bd0 <_ZdaPv@plt>
  4192a0:	str	x22, [x19]
  4192a4:	b	4192c0 <_ZdlPvm@@Base+0x1474>
  4192a8:	str	wzr, [x19, #8]
  4192ac:	cbz	x20, 4192c0 <_ZdlPvm@@Base+0x1474>
  4192b0:	mov	x0, x20
  4192b4:	bl	401bd0 <_ZdaPv@plt>
  4192b8:	str	xzr, [x19]
  4192bc:	str	wzr, [x19, #12]
  4192c0:	ldp	x20, x19, [sp, #48]
  4192c4:	ldp	x22, x21, [sp, #32]
  4192c8:	ldr	x23, [sp, #16]
  4192cc:	ldp	x29, x30, [sp], #64
  4192d0:	ret
  4192d4:	stp	x29, x30, [sp, #-48]!
  4192d8:	str	x21, [sp, #16]
  4192dc:	stp	x20, x19, [sp, #32]
  4192e0:	mov	x29, sp
  4192e4:	mov	x19, x1
  4192e8:	mov	x20, x0
  4192ec:	bl	40bff8 <printf@plt+0xa288>
  4192f0:	mov	w21, w0
  4192f4:	mov	x0, x20
  4192f8:	bl	40bff0 <printf@plt+0xa280>
  4192fc:	cmp	w21, #0x1
  419300:	b.lt	419320 <_ZdlPvm@@Base+0x14d4>  // b.tstop
  419304:	mov	x20, x0
  419308:	mov	w21, w21
  41930c:	ldrb	w0, [x20], #1
  419310:	mov	x1, x19
  419314:	bl	4019a0 <putc@plt>
  419318:	subs	x21, x21, #0x1
  41931c:	b.ne	41930c <_ZdlPvm@@Base+0x14c0>  // b.any
  419320:	ldp	x20, x19, [sp, #32]
  419324:	ldr	x21, [sp, #16]
  419328:	ldp	x29, x30, [sp], #48
  41932c:	ret
  419330:	stp	x29, x30, [sp, #-32]!
  419334:	stp	x20, x19, [sp, #16]
  419338:	mov	x29, sp
  41933c:	adrp	x20, 439000 <stderr@@GLIBC_2.17+0x3168>
  419340:	add	x20, x20, #0xfa8
  419344:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x51b4>
  419348:	mov	w2, w0
  41934c:	add	x1, x1, #0x141
  419350:	mov	x0, x20
  419354:	mov	x19, x8
  419358:	bl	401a80 <sprintf@plt>
  41935c:	mov	x0, x19
  419360:	mov	x1, x20
  419364:	bl	418924 <_ZdlPvm@@Base+0xad8>
  419368:	ldp	x20, x19, [sp, #16]
  41936c:	ldp	x29, x30, [sp], #32
  419370:	ret
  419374:	cbz	x0, 4193a4 <_ZdlPvm@@Base+0x1558>
  419378:	stp	x29, x30, [sp, #-32]!
  41937c:	str	x19, [sp, #16]
  419380:	mov	x29, sp
  419384:	mov	x19, x0
  419388:	bl	401960 <strlen@plt>
  41938c:	add	x0, x0, #0x1
  419390:	bl	401c40 <malloc@plt>
  419394:	mov	x1, x19
  419398:	bl	401a60 <strcpy@plt>
  41939c:	ldr	x19, [sp, #16]
  4193a0:	ldp	x29, x30, [sp], #32
  4193a4:	ret
  4193a8:	sub	sp, sp, #0x80
  4193ac:	stp	x29, x30, [sp, #32]
  4193b0:	stp	x28, x27, [sp, #48]
  4193b4:	stp	x26, x25, [sp, #64]
  4193b8:	stp	x24, x23, [sp, #80]
  4193bc:	stp	x22, x21, [sp, #96]
  4193c0:	stp	x20, x19, [sp, #112]
  4193c4:	add	x29, sp, #0x20
  4193c8:	mov	x19, x0
  4193cc:	cbz	x1, 419478 <_ZdlPvm@@Base+0x162c>
  4193d0:	ldrb	w8, [x1]
  4193d4:	mov	x20, x1
  4193d8:	cbz	w8, 419480 <_ZdlPvm@@Base+0x1634>
  4193dc:	adrp	x26, 439000 <stderr@@GLIBC_2.17+0x3168>
  4193e0:	ldr	x8, [x26, #4024]
  4193e4:	mov	w28, w2
  4193e8:	adrp	x21, 439000 <stderr@@GLIBC_2.17+0x3168>
  4193ec:	cbnz	x8, 419424 <_ZdlPvm@@Base+0x15d8>
  4193f0:	mov	w8, #0x65                  	// #101
  4193f4:	mov	w0, #0x328                 	// #808
  4193f8:	str	w8, [x21, #4036]
  4193fc:	bl	401900 <_Znam@plt>
  419400:	mov	x8, xzr
  419404:	str	x0, [x26, #4024]
  419408:	ldr	x9, [x26, #4024]
  41940c:	str	xzr, [x9, x8]
  419410:	add	x8, x8, #0x8
  419414:	cmp	x8, #0x328
  419418:	b.ne	419408 <_ZdlPvm@@Base+0x15bc>  // b.any
  41941c:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  419420:	str	wzr, [x8, #4032]
  419424:	mov	x0, x20
  419428:	bl	4196b8 <_ZdlPvm@@Base+0x186c>
  41942c:	ldrsw	x27, [x21, #4036]
  419430:	ldr	x23, [x26, #4024]
  419434:	mov	w22, w0
  419438:	udiv	w8, w0, w27
  41943c:	msub	w8, w8, w27, w0
  419440:	add	x25, x23, w8, uxtw #3
  419444:	ldr	x24, [x25]
  419448:	cbz	x24, 419470 <_ZdlPvm@@Base+0x1624>
  41944c:	add	x21, x23, x27, lsl #3
  419450:	mov	x0, x20
  419454:	mov	x1, x24
  419458:	bl	401c10 <strcmp@plt>
  41945c:	cbz	w0, 4194e0 <_ZdlPvm@@Base+0x1694>
  419460:	cmp	x25, x23
  419464:	csel	x25, x21, x25, eq  // eq = none
  419468:	ldr	x24, [x25, #-8]!
  41946c:	cbnz	x24, 419450 <_ZdlPvm@@Base+0x1604>
  419470:	cmp	w28, #0x2
  419474:	b.ne	419490 <_ZdlPvm@@Base+0x1644>  // b.any
  419478:	str	xzr, [x19]
  41947c:	b	419698 <_ZdlPvm@@Base+0x184c>
  419480:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x31b4>
  419484:	add	x8, x8, #0x256
  419488:	str	x8, [x19]
  41948c:	b	419698 <_ZdlPvm@@Base+0x184c>
  419490:	adrp	x11, 439000 <stderr@@GLIBC_2.17+0x3168>
  419494:	ldr	w8, [x11, #4032]
  419498:	sub	w9, w27, #0x1
  41949c:	stur	w28, [x29, #-12]
  4194a0:	and	x28, x27, #0xffffffff
  4194a4:	cmp	w8, w9
  4194a8:	b.ge	4194cc <_ZdlPvm@@Base+0x1680>  // b.tcont
  4194ac:	scvtf	d0, w8
  4194b0:	mov	x8, #0x3333333333333333    	// #3689348814741910323
  4194b4:	movk	x8, #0x3fd3, lsl #48
  4194b8:	scvtf	d1, w28
  4194bc:	fmov	d2, x8
  4194c0:	fmul	d1, d1, d2
  4194c4:	fcmp	d1, d0
  4194c8:	b.hi	419604 <_ZdlPvm@@Base+0x17b8>  // b.pmore
  4194cc:	cmp	w27, #0x1f7
  4194d0:	b.cs	4194e8 <_ZdlPvm@@Base+0x169c>  // b.hs, b.nlast
  4194d4:	mov	w27, #0x1f7                 	// #503
  4194d8:	adrp	x24, 439000 <stderr@@GLIBC_2.17+0x3168>
  4194dc:	b	41954c <_ZdlPvm@@Base+0x1700>
  4194e0:	str	x24, [x19]
  4194e4:	b	419698 <_ZdlPvm@@Base+0x184c>
  4194e8:	str	x19, [sp, #8]
  4194ec:	adrp	x24, 41e000 <_ZdlPvm@@Base+0x61b4>
  4194f0:	adrp	x25, 438000 <stderr@@GLIBC_2.17+0x2168>
  4194f4:	adrp	x19, 41e000 <_ZdlPvm@@Base+0x61b4>
  4194f8:	mov	x21, xzr
  4194fc:	add	x24, x24, #0x4e6
  419500:	add	x25, x25, #0xa90
  419504:	add	x19, x19, #0x500
  419508:	b	419520 <_ZdlPvm@@Base+0x16d4>
  41950c:	add	x8, x19, x21, lsl #2
  419510:	ldr	w27, [x8, #8]
  419514:	add	x21, x21, #0x1
  419518:	cmp	w27, w28
  41951c:	b.hi	419540 <_ZdlPvm@@Base+0x16f4>  // b.pmore
  419520:	cmp	x21, #0xf
  419524:	b.ne	41950c <_ZdlPvm@@Base+0x16c0>  // b.any
  419528:	mov	x0, x24
  41952c:	mov	x1, x25
  419530:	mov	x2, x25
  419534:	mov	x3, x25
  419538:	bl	412c94 <printf@plt+0x10f24>
  41953c:	b	41950c <_ZdlPvm@@Base+0x16c0>
  419540:	ldr	x19, [sp, #8]
  419544:	adrp	x24, 439000 <stderr@@GLIBC_2.17+0x3168>
  419548:	adrp	x11, 439000 <stderr@@GLIBC_2.17+0x3168>
  41954c:	sxtw	x8, w27
  419550:	sbfiz	x9, x27, #3, #32
  419554:	cmp	xzr, x8, lsr #61
  419558:	csinv	x0, x9, xzr, eq  // eq = none
  41955c:	str	w27, [x24, #4036]
  419560:	str	wzr, [x11, #4032]
  419564:	bl	401900 <_Znam@plt>
  419568:	cmp	w27, #0x1
  41956c:	str	x0, [x26, #4024]
  419570:	b.lt	419594 <_ZdlPvm@@Base+0x1748>  // b.tstop
  419574:	mov	w9, w27
  419578:	mov	x8, xzr
  41957c:	lsl	x9, x9, #3
  419580:	ldr	x10, [x26, #4024]
  419584:	str	xzr, [x10, x8]
  419588:	add	x8, x8, #0x8
  41958c:	cmp	x9, x8
  419590:	b.ne	419580 <_ZdlPvm@@Base+0x1734>  // b.any
  419594:	add	x8, x23, x28, lsl #3
  419598:	sub	x21, x8, #0x8
  41959c:	cmp	x21, x23
  4195a0:	b.cc	4195c4 <_ZdlPvm@@Base+0x1778>  // b.lo, b.ul, b.last
  4195a4:	ldr	x1, [x21], #-8
  4195a8:	sub	x0, x29, #0x8
  4195ac:	mov	w2, #0x1                   	// #1
  4195b0:	bl	4193a8 <_ZdlPvm@@Base+0x155c>
  4195b4:	sub	x0, x29, #0x8
  4195b8:	bl	419784 <_ZdlPvm@@Base+0x1938>
  4195bc:	cmp	x21, x23
  4195c0:	b.cs	4195a4 <_ZdlPvm@@Base+0x1758>  // b.hs, b.nlast
  4195c4:	cbz	x23, 4195d0 <_ZdlPvm@@Base+0x1784>
  4195c8:	mov	x0, x23
  4195cc:	bl	401bd0 <_ZdaPv@plt>
  4195d0:	ldrsw	x9, [x24, #4036]
  4195d4:	ldr	x8, [x26, #4024]
  4195d8:	adrp	x11, 439000 <stderr@@GLIBC_2.17+0x3168>
  4195dc:	udiv	w10, w22, w9
  4195e0:	msub	w10, w10, w9, w22
  4195e4:	add	x25, x8, w10, uxtw #3
  4195e8:	ldr	x10, [x25]
  4195ec:	cbz	x10, 419604 <_ZdlPvm@@Base+0x17b8>
  4195f0:	add	x9, x8, x9, lsl #3
  4195f4:	cmp	x25, x8
  4195f8:	csel	x25, x9, x25, eq  // eq = none
  4195fc:	ldr	x10, [x25, #-8]!
  419600:	cbnz	x10, 4195f4 <_ZdlPvm@@Base+0x17a8>
  419604:	ldr	w8, [x11, #4032]
  419608:	ldur	w9, [x29, #-12]
  41960c:	add	w8, w8, #0x1
  419610:	cmp	w9, #0x1
  419614:	str	w8, [x11, #4032]
  419618:	b.ne	419628 <_ZdlPvm@@Base+0x17dc>  // b.any
  41961c:	str	x20, [x25]
  419620:	str	x20, [x19]
  419624:	b	419698 <_ZdlPvm@@Base+0x184c>
  419628:	mov	x0, x20
  41962c:	bl	401960 <strlen@plt>
  419630:	adrp	x21, 439000 <stderr@@GLIBC_2.17+0x3168>
  419634:	ldr	x8, [x21, #4040]
  419638:	add	w23, w0, #0x1
  41963c:	adrp	x22, 439000 <stderr@@GLIBC_2.17+0x3168>
  419640:	cbz	x8, 419650 <_ZdlPvm@@Base+0x1804>
  419644:	ldr	w8, [x22, #4048]
  419648:	cmp	w8, w23
  41964c:	b.ge	419668 <_ZdlPvm@@Base+0x181c>  // b.tcont
  419650:	cmp	w23, #0x400
  419654:	mov	w8, #0x400                 	// #1024
  419658:	csel	w0, w23, w8, gt
  41965c:	str	w0, [x22, #4048]
  419660:	bl	401900 <_Znam@plt>
  419664:	str	x0, [x21, #4040]
  419668:	ldr	x0, [x21, #4040]
  41966c:	mov	x1, x20
  419670:	bl	401a60 <strcpy@plt>
  419674:	ldr	x8, [x21, #4040]
  419678:	str	x8, [x25]
  41967c:	str	x8, [x19]
  419680:	ldr	x8, [x21, #4040]
  419684:	ldr	w9, [x22, #4048]
  419688:	add	x8, x8, w23, sxtw
  41968c:	sub	w9, w9, w23
  419690:	str	x8, [x21, #4040]
  419694:	str	w9, [x22, #4048]
  419698:	ldp	x20, x19, [sp, #112]
  41969c:	ldp	x22, x21, [sp, #96]
  4196a0:	ldp	x24, x23, [sp, #80]
  4196a4:	ldp	x26, x25, [sp, #64]
  4196a8:	ldp	x28, x27, [sp, #48]
  4196ac:	ldp	x29, x30, [sp, #32]
  4196b0:	add	sp, sp, #0x80
  4196b4:	ret
  4196b8:	mov	x8, x0
  4196bc:	ldrb	w0, [x0]
  4196c0:	cbz	w0, 4196ec <_ZdlPvm@@Base+0x18a0>
  4196c4:	ldrb	w10, [x8, #1]
  4196c8:	cbz	w10, 4196ec <_ZdlPvm@@Base+0x18a0>
  4196cc:	ldrb	w9, [x8, #2]
  4196d0:	add	w0, w10, w0, lsl #7
  4196d4:	cbz	w9, 4196ec <_ZdlPvm@@Base+0x18a0>
  4196d8:	add	x8, x8, #0x3
  4196dc:	lsl	w10, w0, #4
  4196e0:	add	w0, w10, w9, uxtb
  4196e4:	ldrb	w9, [x8], #1
  4196e8:	cbnz	w9, 4196dc <_ZdlPvm@@Base+0x1890>
  4196ec:	ret
  4196f0:	sub	sp, sp, #0x30
  4196f4:	stp	x29, x30, [sp, #16]
  4196f8:	str	x19, [sp, #32]
  4196fc:	add	x29, sp, #0x10
  419700:	stp	x1, x0, [sp]
  419704:	add	x0, sp, #0x8
  419708:	bl	419788 <_ZdlPvm@@Base+0x193c>
  41970c:	bl	401960 <strlen@plt>
  419710:	mov	x19, x0
  419714:	mov	x0, sp
  419718:	bl	419788 <_ZdlPvm@@Base+0x193c>
  41971c:	bl	401960 <strlen@plt>
  419720:	add	x8, x19, x0
  419724:	add	x0, x8, #0x1
  419728:	bl	401900 <_Znam@plt>
  41972c:	mov	x19, x0
  419730:	add	x0, sp, #0x8
  419734:	bl	419788 <_ZdlPvm@@Base+0x193c>
  419738:	mov	x1, x0
  41973c:	mov	x0, x19
  419740:	bl	401a60 <strcpy@plt>
  419744:	mov	x0, sp
  419748:	bl	419788 <_ZdlPvm@@Base+0x193c>
  41974c:	mov	x1, x0
  419750:	mov	x0, x19
  419754:	bl	401d50 <strcat@plt>
  419758:	add	x0, x29, #0x18
  41975c:	mov	x1, x19
  419760:	mov	w2, wzr
  419764:	bl	4193a8 <_ZdlPvm@@Base+0x155c>
  419768:	mov	x0, x19
  41976c:	bl	401bd0 <_ZdaPv@plt>
  419770:	ldr	x0, [x29, #24]
  419774:	ldr	x19, [sp, #32]
  419778:	ldp	x29, x30, [sp, #16]
  41977c:	add	sp, sp, #0x30
  419780:	ret
  419784:	ret
  419788:	ldr	x0, [x0]
  41978c:	ret
  419790:	stp	x29, x30, [sp, #-48]!
  419794:	stp	x22, x21, [sp, #16]
  419798:	stp	x20, x19, [sp, #32]
  41979c:	mov	x29, sp
  4197a0:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x61b4>
  4197a4:	add	x0, x0, #0x544
  4197a8:	bl	401c80 <getenv@plt>
  4197ac:	mov	x20, x0
  4197b0:	cbnz	x0, 4197d0 <_ZdlPvm@@Base+0x1984>
  4197b4:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x61b4>
  4197b8:	add	x0, x0, #0x54a
  4197bc:	bl	401c80 <getenv@plt>
  4197c0:	adrp	x8, 41e000 <_ZdlPvm@@Base+0x61b4>
  4197c4:	add	x8, x8, #0x551
  4197c8:	cmp	x0, #0x0
  4197cc:	csel	x20, x8, x0, eq  // eq = none
  4197d0:	mov	x0, x20
  4197d4:	bl	401960 <strlen@plt>
  4197d8:	add	x8, x20, x0
  4197dc:	ldurb	w8, [x8, #-1]
  4197e0:	mov	w9, #0x1                   	// #1
  4197e4:	mov	x10, #0x1                   	// #1
  4197e8:	movk	x10, #0x8000, lsl #32
  4197ec:	cmp	x8, #0x3f
  4197f0:	lsl	x8, x9, x8
  4197f4:	cset	w9, hi  // hi = pmore
  4197f8:	tst	x8, x10
  4197fc:	cset	w8, eq  // eq = none
  419800:	orr	w22, w9, w8
  419804:	add	x21, x0, x22
  419808:	add	x0, x21, #0x1
  41980c:	bl	401900 <_Znam@plt>
  419810:	mov	x1, x20
  419814:	mov	x19, x0
  419818:	bl	401a60 <strcpy@plt>
  41981c:	cmp	w22, #0x1
  419820:	b.ne	419834 <_ZdlPvm@@Base+0x19e8>  // b.any
  419824:	mov	x0, x19
  419828:	bl	401960 <strlen@plt>
  41982c:	mov	w8, #0x2f                  	// #47
  419830:	strh	w8, [x19, x0]
  419834:	mov	x0, x19
  419838:	bl	419ccc <_ZdlPvm@@Base+0x1e80>
  41983c:	cmp	x0, #0xe
  419840:	b.hi	41985c <_ZdlPvm@@Base+0x1a10>  // b.pmore
  419844:	adrp	x20, 41b000 <_ZdlPvm@@Base+0x31b4>
  419848:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x4168>
  41984c:	mov	w9, #0x1                   	// #1
  419850:	add	x20, x20, #0x256
  419854:	str	w9, [x8]
  419858:	b	419864 <_ZdlPvm@@Base+0x1a18>
  41985c:	adrp	x20, 41e000 <_ZdlPvm@@Base+0x61b4>
  419860:	add	x20, x20, #0x556
  419864:	mov	x0, x20
  419868:	bl	401960 <strlen@plt>
  41986c:	add	x8, x0, x21
  419870:	adrp	x9, 439000 <stderr@@GLIBC_2.17+0x3168>
  419874:	add	x0, x8, #0x1
  419878:	str	x8, [x9, #4088]
  41987c:	bl	401900 <_Znam@plt>
  419880:	adrp	x21, 439000 <stderr@@GLIBC_2.17+0x3168>
  419884:	mov	x1, x19
  419888:	str	x0, [x21, #4080]
  41988c:	bl	401a60 <strcpy@plt>
  419890:	ldr	x0, [x21, #4080]
  419894:	mov	x1, x20
  419898:	bl	401d50 <strcat@plt>
  41989c:	mov	x0, x19
  4198a0:	bl	401bd0 <_ZdaPv@plt>
  4198a4:	ldp	x20, x19, [sp, #32]
  4198a8:	ldp	x22, x21, [sp, #16]
  4198ac:	ldp	x29, x30, [sp], #48
  4198b0:	ret
  4198b4:	stp	x29, x30, [sp, #-16]!
  4198b8:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  4198bc:	ldr	x0, [x8, #4080]
  4198c0:	mov	x29, sp
  4198c4:	cbz	x0, 4198cc <_ZdlPvm@@Base+0x1a80>
  4198c8:	bl	401bd0 <_ZdaPv@plt>
  4198cc:	ldp	x29, x30, [sp], #16
  4198d0:	ret
  4198d4:	stp	x29, x30, [sp, #-48]!
  4198d8:	str	x21, [sp, #16]
  4198dc:	stp	x20, x19, [sp, #32]
  4198e0:	mov	x29, sp
  4198e4:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x4168>
  4198e8:	ldr	w8, [x8]
  4198ec:	cmp	w8, #0x0
  4198f0:	csel	x19, x0, x1, eq  // eq = none
  4198f4:	cbz	x19, 419908 <_ZdlPvm@@Base+0x1abc>
  4198f8:	mov	x0, x19
  4198fc:	bl	401960 <strlen@plt>
  419900:	mov	x21, x0
  419904:	b	41990c <_ZdlPvm@@Base+0x1ac0>
  419908:	mov	w21, wzr
  41990c:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  419910:	ldr	x8, [x8, #4088]
  419914:	add	x8, x8, w21, sxtw
  419918:	add	x0, x8, #0x7
  41991c:	bl	401900 <_Znam@plt>
  419920:	adrp	x8, 439000 <stderr@@GLIBC_2.17+0x3168>
  419924:	ldr	x1, [x8, #4080]
  419928:	mov	x20, x0
  41992c:	bl	401a60 <strcpy@plt>
  419930:	cmp	w21, #0x1
  419934:	b.lt	419944 <_ZdlPvm@@Base+0x1af8>  // b.tstop
  419938:	mov	x0, x20
  41993c:	mov	x1, x19
  419940:	bl	401d50 <strcat@plt>
  419944:	mov	x0, x20
  419948:	bl	401960 <strlen@plt>
  41994c:	add	x8, x20, x0
  419950:	mov	x0, x20
  419954:	ldp	x20, x19, [sp, #32]
  419958:	ldr	x21, [sp, #16]
  41995c:	mov	w9, #0x5858                	// #22616
  419960:	mov	w10, #0x5858                	// #22616
  419964:	movk	w9, #0x5858, lsl #16
  419968:	movk	w10, #0x58, lsl #16
  41996c:	str	w9, [x8]
  419970:	stur	w10, [x8, #3]
  419974:	ldp	x29, x30, [sp], #48
  419978:	ret
  41997c:	sub	sp, sp, #0x50
  419980:	stp	x29, x30, [sp, #32]
  419984:	stp	x22, x21, [sp, #48]
  419988:	stp	x20, x19, [sp, #64]
  41998c:	add	x29, sp, #0x20
  419990:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x4168>
  419994:	ldr	x19, [x8, #8]
  419998:	cbz	x19, 419a14 <_ZdlPvm@@Base+0x1bc8>
  41999c:	adrp	x20, 41e000 <_ZdlPvm@@Base+0x61b4>
  4199a0:	adrp	x21, 438000 <stderr@@GLIBC_2.17+0x2168>
  4199a4:	add	x20, x20, #0x563
  4199a8:	add	x21, x21, #0xa90
  4199ac:	b	4199c0 <_ZdlPvm@@Base+0x1b74>
  4199b0:	mov	x0, x19
  4199b4:	bl	417e34 <_ZdlPv@@Base>
  4199b8:	mov	x19, x22
  4199bc:	cbz	x22, 419a14 <_ZdlPvm@@Base+0x1bc8>
  4199c0:	ldr	x0, [x19]
  4199c4:	bl	401aa0 <unlink@plt>
  4199c8:	tbz	w0, #31, 419a04 <_ZdlPvm@@Base+0x1bb8>
  4199cc:	ldr	x1, [x19]
  4199d0:	add	x0, sp, #0x10
  4199d4:	bl	412990 <printf@plt+0x10c20>
  4199d8:	bl	401be0 <__errno_location@plt>
  4199dc:	ldr	w0, [x0]
  4199e0:	bl	401a50 <strerror@plt>
  4199e4:	mov	x1, x0
  4199e8:	mov	x0, sp
  4199ec:	bl	412990 <printf@plt+0x10c20>
  4199f0:	add	x1, sp, #0x10
  4199f4:	mov	x2, sp
  4199f8:	mov	x0, x20
  4199fc:	mov	x3, x21
  419a00:	bl	412c00 <printf@plt+0x10e90>
  419a04:	ldp	x0, x22, [x19]
  419a08:	cbz	x0, 4199b0 <_ZdlPvm@@Base+0x1b64>
  419a0c:	bl	401bd0 <_ZdaPv@plt>
  419a10:	b	4199b0 <_ZdlPvm@@Base+0x1b64>
  419a14:	ldp	x20, x19, [sp, #64]
  419a18:	ldp	x22, x21, [sp, #48]
  419a1c:	ldp	x29, x30, [sp, #32]
  419a20:	add	sp, sp, #0x50
  419a24:	ret
  419a28:	bl	40c2e0 <printf@plt+0xa570>
  419a2c:	bl	40c2e0 <printf@plt+0xa570>
  419a30:	sub	sp, sp, #0x50
  419a34:	stp	x29, x30, [sp, #16]
  419a38:	str	x23, [sp, #32]
  419a3c:	stp	x22, x21, [sp, #48]
  419a40:	stp	x20, x19, [sp, #64]
  419a44:	add	x29, sp, #0x10
  419a48:	mov	x19, x0
  419a4c:	mov	x0, x1
  419a50:	mov	x1, x2
  419a54:	mov	w21, w3
  419a58:	bl	4198d4 <_ZdlPvm@@Base+0x1a88>
  419a5c:	mov	x20, x0
  419a60:	bl	401be0 <__errno_location@plt>
  419a64:	mov	x22, x0
  419a68:	str	wzr, [x0]
  419a6c:	mov	x0, x20
  419a70:	bl	401ae0 <mkstemp@plt>
  419a74:	mov	w23, w0
  419a78:	tbz	w0, #31, 419aac <_ZdlPvm@@Base+0x1c60>
  419a7c:	ldr	w0, [x22]
  419a80:	bl	401a50 <strerror@plt>
  419a84:	mov	x1, x0
  419a88:	mov	x0, sp
  419a8c:	bl	412990 <printf@plt+0x10c20>
  419a90:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  419a94:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x61b4>
  419a98:	add	x2, x2, #0xa90
  419a9c:	add	x0, x0, #0x57a
  419aa0:	mov	x1, sp
  419aa4:	mov	x3, x2
  419aa8:	bl	412c94 <printf@plt+0x10f24>
  419aac:	adrp	x1, 41e000 <_ZdlPvm@@Base+0x61b4>
  419ab0:	add	x1, x1, #0x59b
  419ab4:	mov	w0, w23
  419ab8:	str	wzr, [x22]
  419abc:	bl	401d00 <fdopen@plt>
  419ac0:	mov	x23, x0
  419ac4:	cbz	x0, 419ae0 <_ZdlPvm@@Base+0x1c94>
  419ac8:	cbz	w21, 419ad4 <_ZdlPvm@@Base+0x1c88>
  419acc:	mov	x0, x20
  419ad0:	bl	419b3c <_ZdlPvm@@Base+0x1cf0>
  419ad4:	cbz	x19, 419b18 <_ZdlPvm@@Base+0x1ccc>
  419ad8:	str	x20, [x19]
  419adc:	b	419b20 <_ZdlPvm@@Base+0x1cd4>
  419ae0:	ldr	w0, [x22]
  419ae4:	bl	401a50 <strerror@plt>
  419ae8:	mov	x1, x0
  419aec:	mov	x0, sp
  419af0:	bl	412990 <printf@plt+0x10c20>
  419af4:	adrp	x2, 438000 <stderr@@GLIBC_2.17+0x2168>
  419af8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x61b4>
  419afc:	add	x2, x2, #0xa90
  419b00:	add	x0, x0, #0x59e
  419b04:	mov	x1, sp
  419b08:	mov	x3, x2
  419b0c:	bl	412c94 <printf@plt+0x10f24>
  419b10:	cbnz	w21, 419acc <_ZdlPvm@@Base+0x1c80>
  419b14:	b	419ad4 <_ZdlPvm@@Base+0x1c88>
  419b18:	mov	x0, x20
  419b1c:	bl	401bd0 <_ZdaPv@plt>
  419b20:	mov	x0, x23
  419b24:	ldp	x20, x19, [sp, #64]
  419b28:	ldp	x22, x21, [sp, #48]
  419b2c:	ldr	x23, [sp, #32]
  419b30:	ldp	x29, x30, [sp, #16]
  419b34:	add	sp, sp, #0x50
  419b38:	ret
  419b3c:	stp	x29, x30, [sp, #-32]!
  419b40:	stp	x20, x19, [sp, #16]
  419b44:	mov	x29, sp
  419b48:	mov	x19, x0
  419b4c:	bl	401960 <strlen@plt>
  419b50:	add	x0, x0, #0x1
  419b54:	bl	401900 <_Znam@plt>
  419b58:	mov	x1, x19
  419b5c:	mov	x20, x0
  419b60:	bl	401a60 <strcpy@plt>
  419b64:	mov	w0, #0x10                  	// #16
  419b68:	bl	417db0 <_Znwm@@Base>
  419b6c:	mov	x1, x20
  419b70:	mov	x19, x0
  419b74:	bl	419b94 <_ZdlPvm@@Base+0x1d48>
  419b78:	adrp	x8, 43a000 <stderr@@GLIBC_2.17+0x4168>
  419b7c:	ldr	x9, [x8, #8]
  419b80:	str	x19, [x8, #8]
  419b84:	str	x9, [x19, #8]
  419b88:	ldp	x20, x19, [sp, #16]
  419b8c:	ldp	x29, x30, [sp], #32
  419b90:	ret
  419b94:	stp	x1, xzr, [x0]
  419b98:	ret
  419b9c:	stp	x29, x30, [sp, #-80]!
  419ba0:	stp	x24, x23, [sp, #32]
  419ba4:	stp	x22, x21, [sp, #48]
  419ba8:	stp	x20, x19, [sp, #64]
  419bac:	ldrb	w8, [x0]
  419bb0:	str	x25, [sp, #16]
  419bb4:	mov	x29, sp
  419bb8:	cmp	w8, #0x75
  419bbc:	b.ne	419cac <_ZdlPvm@@Base+0x1e60>  // b.any
  419bc0:	add	x19, x0, #0x1
  419bc4:	adrp	x20, 438000 <stderr@@GLIBC_2.17+0x2168>
  419bc8:	adrp	x21, 438000 <stderr@@GLIBC_2.17+0x2168>
  419bcc:	adrp	x22, 438000 <stderr@@GLIBC_2.17+0x2168>
  419bd0:	add	x20, x20, #0x388
  419bd4:	add	x21, x21, #0x288
  419bd8:	add	x22, x22, #0x88
  419bdc:	mov	x24, x19
  419be0:	mov	x23, x19
  419be4:	mov	w25, wzr
  419be8:	ldrb	w1, [x23]
  419bec:	mov	x0, x20
  419bf0:	bl	412554 <printf@plt+0x107e4>
  419bf4:	cbz	w0, 419c58 <_ZdlPvm@@Base+0x1e0c>
  419bf8:	ldrb	w1, [x23]
  419bfc:	mov	x0, x21
  419c00:	bl	412554 <printf@plt+0x107e4>
  419c04:	cbz	w0, 419c10 <_ZdlPvm@@Base+0x1dc4>
  419c08:	mov	w8, #0xffffffd0            	// #-48
  419c0c:	b	419c24 <_ZdlPvm@@Base+0x1dd8>
  419c10:	ldrb	w1, [x23]
  419c14:	mov	x0, x22
  419c18:	bl	412554 <printf@plt+0x107e4>
  419c1c:	cbz	w0, 419c58 <_ZdlPvm@@Base+0x1e0c>
  419c20:	mov	w8, #0xffffffc9            	// #-55
  419c24:	ldrb	w9, [x23]
  419c28:	add	w8, w8, w25, lsl #4
  419c2c:	add	w25, w8, w9
  419c30:	cmp	w25, #0x110, lsl #12
  419c34:	b.ge	419c58 <_ZdlPvm@@Base+0x1e0c>  // b.tcont
  419c38:	ldrb	w8, [x23, #1]!
  419c3c:	cmp	w8, #0x5f
  419c40:	b.eq	419c48 <_ZdlPvm@@Base+0x1dfc>  // b.none
  419c44:	cbnz	w8, 419be8 <_ZdlPvm@@Base+0x1d9c>
  419c48:	orr	w9, w25, #0x400
  419c4c:	lsr	w9, w9, #10
  419c50:	cmp	w9, #0x37
  419c54:	b.ne	419c68 <_ZdlPvm@@Base+0x1e1c>  // b.any
  419c58:	mov	w8, #0x1                   	// #1
  419c5c:	mov	x24, x23
  419c60:	cbz	w8, 419be4 <_ZdlPvm@@Base+0x1d98>
  419c64:	b	419ca4 <_ZdlPvm@@Base+0x1e58>
  419c68:	cmp	w25, #0x10, lsl #12
  419c6c:	b.lt	419c80 <_ZdlPvm@@Base+0x1e34>  // b.tstop
  419c70:	ldrb	w9, [x24]
  419c74:	cmp	w9, #0x30
  419c78:	b.eq	419c58 <_ZdlPvm@@Base+0x1e0c>  // b.none
  419c7c:	b	419c8c <_ZdlPvm@@Base+0x1e40>
  419c80:	sub	x9, x23, x24
  419c84:	cmp	x9, #0x4
  419c88:	b.ne	419c58 <_ZdlPvm@@Base+0x1e0c>  // b.any
  419c8c:	cmp	w8, #0x0
  419c90:	cset	w8, eq  // eq = none
  419c94:	cinc	x23, x23, ne  // ne = any
  419c98:	lsl	w8, w8, #1
  419c9c:	mov	x24, x23
  419ca0:	cbz	w8, 419be4 <_ZdlPvm@@Base+0x1d98>
  419ca4:	cmp	w8, #0x2
  419ca8:	b.eq	419cb0 <_ZdlPvm@@Base+0x1e64>  // b.none
  419cac:	mov	x19, xzr
  419cb0:	mov	x0, x19
  419cb4:	ldp	x20, x19, [sp, #64]
  419cb8:	ldp	x22, x21, [sp, #48]
  419cbc:	ldp	x24, x23, [sp, #32]
  419cc0:	ldr	x25, [sp, #16]
  419cc4:	ldp	x29, x30, [sp], #80
  419cc8:	ret
  419ccc:	stp	x29, x30, [sp, #-16]!
  419cd0:	mov	w1, #0x3                   	// #3
  419cd4:	mov	x29, sp
  419cd8:	bl	401ba0 <pathconf@plt>
  419cdc:	ldp	x29, x30, [sp], #16
  419ce0:	ret
  419ce4:	nop
  419ce8:	stp	x29, x30, [sp, #-64]!
  419cec:	mov	x29, sp
  419cf0:	stp	x19, x20, [sp, #16]
  419cf4:	adrp	x20, 433000 <_ZdlPvm@@Base+0x1b1b4>
  419cf8:	add	x20, x20, #0xd10
  419cfc:	stp	x21, x22, [sp, #32]
  419d00:	adrp	x21, 433000 <_ZdlPvm@@Base+0x1b1b4>
  419d04:	add	x21, x21, #0xc98
  419d08:	sub	x20, x20, x21
  419d0c:	mov	w22, w0
  419d10:	stp	x23, x24, [sp, #48]
  419d14:	mov	x23, x1
  419d18:	mov	x24, x2
  419d1c:	bl	4018c8 <_Znam@plt-0x38>
  419d20:	cmp	xzr, x20, asr #3
  419d24:	b.eq	419d50 <_ZdlPvm@@Base+0x1f04>  // b.none
  419d28:	asr	x20, x20, #3
  419d2c:	mov	x19, #0x0                   	// #0
  419d30:	ldr	x3, [x21, x19, lsl #3]
  419d34:	mov	x2, x24
  419d38:	add	x19, x19, #0x1
  419d3c:	mov	x1, x23
  419d40:	mov	w0, w22
  419d44:	blr	x3
  419d48:	cmp	x20, x19
  419d4c:	b.ne	419d30 <_ZdlPvm@@Base+0x1ee4>  // b.any
  419d50:	ldp	x19, x20, [sp, #16]
  419d54:	ldp	x21, x22, [sp, #32]
  419d58:	ldp	x23, x24, [sp, #48]
  419d5c:	ldp	x29, x30, [sp], #64
  419d60:	ret
  419d64:	nop
  419d68:	ret

Disassembly of section .fini:

0000000000419d6c <.fini>:
  419d6c:	stp	x29, x30, [sp, #-16]!
  419d70:	mov	x29, sp
  419d74:	ldp	x29, x30, [sp], #16
  419d78:	ret
