$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ resetn $end
  $var wire 1 % pcpi_valid $end
  $var wire 32 & pcpi_insn [31:0] $end
  $var wire 32 ' pcpi_rs1 [31:0] $end
  $var wire 32 ( pcpi_rs2 [31:0] $end
  $var wire 1 ) pcpi_wr $end
  $var wire 32 * pcpi_rd [31:0] $end
  $var wire 1 + pcpi_wait $end
  $var wire 1 , pcpi_ready $end
  $scope module tinyml_accelerator $end
   $var wire 1 # clk $end
   $var wire 1 $ resetn $end
   $var wire 1 % pcpi_valid $end
   $var wire 32 & pcpi_insn [31:0] $end
   $var wire 32 ' pcpi_rs1 [31:0] $end
   $var wire 32 ( pcpi_rs2 [31:0] $end
   $var wire 1 ) pcpi_wr $end
   $var wire 32 * pcpi_rd [31:0] $end
   $var wire 1 + pcpi_wait $end
   $var wire 1 , pcpi_ready $end
   $var wire 7 - opcode [6:0] $end
   $var wire 3 . funct3 [2:0] $end
   $var wire 1 / is_custom_instr $end
   $var wire 1 0 is_relu_en $end
   $var wire 32 1 accumulator [31:0] $end
   $var wire 32 2 product [31:0] $end
   $var wire 32 3 sum [31:0] $end
   $var wire 32 4 next_result [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
0%
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
0)
b00000000000000000000000000000000 *
0+
0,
b0000000 -
b000 .
0/
00
b00000000000000000000000000000000 1
b00000000000000000000000000000000 2
b00000000000000000000000000000000 3
b00000000000000000000000000000000 4
#1
0#
#2
1#
1$
#3
0#
#4
1#
1%
b00000000000000000000000000001011 &
b00000000000000000000000000001010 '
b00000000000000000000000000000101 (
1)
b00000000000000000000000000110010 *
1,
b0001011 -
1/
b00000000000000000000000000110010 1
b00000000000000000000000000110010 2
b00000000000000000000000001100100 3
b00000000000000000000000001100100 4
#5
0#
#6
1#
0%
0)
0,
#7
0#
#8
1#
#9
0#
#10
1#
#11
0#
#12
1#
#13
0#
#14
1#
#15
0#
#16
1#
#17
0#
#18
1#
#19
0#
