;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB @0, @2
	MOV -4, <-20
	JMZ <-724, 102
	MOV @-127, 107
	MOV -4, <-20
	JMZ <-724, 102
	MOV @-127, 107
	SUB @121, 103
	SUB 261, 100
	SUB #-16, <0
	CMP 26, @910
	DAT #210, #20
	DAT #210, #20
	ADD 258, <29
	SUB @124, 106
	SLT 210, 410
	SUB @0, @2
	SUB @-127, 140
	CMP @-127, 100
	ADD #210, 220
	SPL -207, @-120
	SUB 120, 9
	ADD 240, 460
	SUB @0, @2
	SUB 100, -100
	SUB @0, @2
	SUB @-127, 100
	SUB @-127, 140
	SUB -1, 0
	SUB @-127, 100
	SUB @-127, 100
	JMP <121, 102
	ADD -4, <-720
	MOV 210, 20
	CMP -207, <-120
	SUB @0, @2
	SUB 620, 0
	JMN 0, 0
	ADD 210, 20
	SUB 620, 0
	SUB 26, @910
	MOV -4, <-20
	SUB 261, 100
	SUB 261, 100
	SUB 261, 100
