ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB69:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 2


  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c ****  I2C_HandleTypeDef hi2c1;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** UART_HandleTypeDef huart2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** static void MX_I2C1_Init(void);
  54:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  55:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END 0 */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /**
  65:Core/Src/main.c ****   * @brief  The application entry point.
  66:Core/Src/main.c ****   * @retval int
  67:Core/Src/main.c ****   */
  68:Core/Src/main.c **** int main(void)
  69:Core/Src/main.c **** {
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* USER CODE END 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  77:Core/Src/main.c ****   HAL_Init();
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  80:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0); //Start the sub in standby mode
  81:Core/Src/main.c ****   /* USER CODE END Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* Configure the system clock */
  84:Core/Src/main.c ****   SystemClock_Config();
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE END SysInit */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 3


  91:Core/Src/main.c ****   MX_GPIO_Init();
  92:Core/Src/main.c ****   MX_I2C1_Init();
  93:Core/Src/main.c ****   MX_USART2_UART_Init();
  94:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END 2 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Infinite loop */
  99:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 100:Core/Src/main.c ****   while (1)
 101:Core/Src/main.c ****   {
 102:Core/Src/main.c ****     /*Check for rising edge of hall effect sensor*/
 103:Core/Src/main.c ****     //Wait for hall voltage to go low
 104:Core/Src/main.c ****     if(!HAL_GPIO_ReadPin(HALL_EFF_GPIO_Port, HALL_EFF_Pin)){
 105:Core/Src/main.c ****       //Wait until the button is pressed(i.e. for the hall voltage to go high)
 106:Core/Src/main.c ****       while(!HAL_GPIO_ReadPin(HALL_EFF_GPIO_Port, HALL_EFF_Pin)){   
 107:Core/Src/main.c ****       }
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****       //A potential button press has been detected. If the voltage is low after 50ms then it was ju
 110:Core/Src/main.c ****       HAL_Delay(50);
 111:Core/Src/main.c ****       if(!HAL_GPIO_ReadPin(HALL_EFF_GPIO_Port, HALL_EFF_Pin)){
 112:Core/Src/main.c ****       }
 113:Core/Src/main.c ****       else{
 114:Core/Src/main.c ****         //Button press detected: change the sub mode
 115:Core/Src/main.c ****         HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 116:Core/Src/main.c ****       }
 117:Core/Src/main.c ****     }
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****     /* USER CODE END WHILE */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 122:Core/Src/main.c ****   }
 123:Core/Src/main.c ****   /* USER CODE END 3 */
 124:Core/Src/main.c **** }
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** /**
 127:Core/Src/main.c ****   * @brief System Clock Configuration
 128:Core/Src/main.c ****   * @retval None
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c **** void SystemClock_Config(void)
 131:Core/Src/main.c **** {
 132:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 133:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 136:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 144:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 145:Core/Src/main.c ****   {
 146:Core/Src/main.c ****     Error_Handler();
 147:Core/Src/main.c ****   }
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 4


 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 152:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 153:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 159:Core/Src/main.c ****   {
 160:Core/Src/main.c ****     Error_Handler();
 161:Core/Src/main.c ****   }
 162:Core/Src/main.c **** }
 163:Core/Src/main.c **** 
 164:Core/Src/main.c **** /**
 165:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 166:Core/Src/main.c ****   * @param None
 167:Core/Src/main.c ****   * @retval None
 168:Core/Src/main.c ****   */
 169:Core/Src/main.c **** static void MX_I2C1_Init(void)
 170:Core/Src/main.c **** {
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 179:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 180:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 181:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 182:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 183:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 184:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 185:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 186:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 187:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 188:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 189:Core/Src/main.c ****   {
 190:Core/Src/main.c ****     Error_Handler();
 191:Core/Src/main.c ****   }
 192:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** }
 197:Core/Src/main.c **** 
 198:Core/Src/main.c **** /**
 199:Core/Src/main.c ****   * @brief USART2 Initialization Function
 200:Core/Src/main.c ****   * @param None
 201:Core/Src/main.c ****   * @retval None
 202:Core/Src/main.c ****   */
 203:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 204:Core/Src/main.c **** {
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 5


 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 213:Core/Src/main.c ****   huart2.Instance = USART2;
 214:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 215:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 216:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 217:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 218:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 219:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 220:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 221:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 222:Core/Src/main.c ****   {
 223:Core/Src/main.c ****     Error_Handler();
 224:Core/Src/main.c ****   }
 225:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 228:Core/Src/main.c **** 
 229:Core/Src/main.c **** }
 230:Core/Src/main.c **** 
 231:Core/Src/main.c **** /**
 232:Core/Src/main.c ****   * @brief GPIO Initialization Function
 233:Core/Src/main.c ****   * @param None
 234:Core/Src/main.c ****   * @retval None
 235:Core/Src/main.c ****   */
 236:Core/Src/main.c **** static void MX_GPIO_Init(void)
 237:Core/Src/main.c **** {
  26              		.loc 1 237 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 48
 238:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 238 3 view .LVU1
  40              		.loc 1 238 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0494     		str	r4, [sp, #16]
  43 0008 0594     		str	r4, [sp, #20]
  44 000a 0694     		str	r4, [sp, #24]
  45 000c 0794     		str	r4, [sp, #28]
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 241:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 6


  46              		.loc 1 241 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 241 3 view .LVU4
  49              		.loc 1 241 3 view .LVU5
  50 000e 294B     		ldr	r3, .L3
  51 0010 9A69     		ldr	r2, [r3, #24]
  52 0012 42F01002 		orr	r2, r2, #16
  53 0016 9A61     		str	r2, [r3, #24]
  54              		.loc 1 241 3 view .LVU6
  55 0018 9A69     		ldr	r2, [r3, #24]
  56 001a 02F01002 		and	r2, r2, #16
  57 001e 0092     		str	r2, [sp]
  58              		.loc 1 241 3 view .LVU7
  59 0020 009A     		ldr	r2, [sp]
  60              	.LBE4:
  61              		.loc 1 241 3 view .LVU8
 242:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  62              		.loc 1 242 3 view .LVU9
  63              	.LBB5:
  64              		.loc 1 242 3 view .LVU10
  65              		.loc 1 242 3 view .LVU11
  66 0022 9A69     		ldr	r2, [r3, #24]
  67 0024 42F02002 		orr	r2, r2, #32
  68 0028 9A61     		str	r2, [r3, #24]
  69              		.loc 1 242 3 view .LVU12
  70 002a 9A69     		ldr	r2, [r3, #24]
  71 002c 02F02002 		and	r2, r2, #32
  72 0030 0192     		str	r2, [sp, #4]
  73              		.loc 1 242 3 view .LVU13
  74 0032 019A     		ldr	r2, [sp, #4]
  75              	.LBE5:
  76              		.loc 1 242 3 view .LVU14
 243:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  77              		.loc 1 243 3 view .LVU15
  78              	.LBB6:
  79              		.loc 1 243 3 view .LVU16
  80              		.loc 1 243 3 view .LVU17
  81 0034 9A69     		ldr	r2, [r3, #24]
  82 0036 42F00402 		orr	r2, r2, #4
  83 003a 9A61     		str	r2, [r3, #24]
  84              		.loc 1 243 3 view .LVU18
  85 003c 9A69     		ldr	r2, [r3, #24]
  86 003e 02F00402 		and	r2, r2, #4
  87 0042 0292     		str	r2, [sp, #8]
  88              		.loc 1 243 3 view .LVU19
  89 0044 029A     		ldr	r2, [sp, #8]
  90              	.LBE6:
  91              		.loc 1 243 3 view .LVU20
 244:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  92              		.loc 1 244 3 view .LVU21
  93              	.LBB7:
  94              		.loc 1 244 3 view .LVU22
  95              		.loc 1 244 3 view .LVU23
  96 0046 9A69     		ldr	r2, [r3, #24]
  97 0048 42F00802 		orr	r2, r2, #8
  98 004c 9A61     		str	r2, [r3, #24]
  99              		.loc 1 244 3 view .LVU24
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 7


 100 004e 9B69     		ldr	r3, [r3, #24]
 101 0050 03F00803 		and	r3, r3, #8
 102 0054 0393     		str	r3, [sp, #12]
 103              		.loc 1 244 3 view .LVU25
 104 0056 039B     		ldr	r3, [sp, #12]
 105              	.LBE7:
 106              		.loc 1 244 3 view .LVU26
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 247:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, LD2_Pin|MODE_Pin, GPIO_PIN_RESET);
 107              		.loc 1 247 3 view .LVU27
 108 0058 174D     		ldr	r5, .L3+4
 109 005a 2246     		mov	r2, r4
 110 005c 6021     		movs	r1, #96
 111 005e 2846     		mov	r0, r5
 112 0060 FFF7FEFF 		bl	HAL_GPIO_WritePin
 113              	.LVL0:
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 250:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 114              		.loc 1 250 3 view .LVU28
 115              		.loc 1 250 23 is_stmt 0 view .LVU29
 116 0064 4FF40053 		mov	r3, #8192
 117 0068 0493     		str	r3, [sp, #16]
 251:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 118              		.loc 1 251 3 is_stmt 1 view .LVU30
 119              		.loc 1 251 24 is_stmt 0 view .LVU31
 120 006a 144B     		ldr	r3, .L3+8
 121 006c 0593     		str	r3, [sp, #20]
 252:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 122              		.loc 1 252 3 is_stmt 1 view .LVU32
 123              		.loc 1 252 24 is_stmt 0 view .LVU33
 124 006e 0694     		str	r4, [sp, #24]
 253:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 125              		.loc 1 253 3 is_stmt 1 view .LVU34
 126 0070 04A9     		add	r1, sp, #16
 127 0072 1348     		ldr	r0, .L3+12
 128 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 129              	.LVL1:
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /*Configure GPIO pins : LD2_Pin MODE_Pin */
 256:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin|MODE_Pin;
 130              		.loc 1 256 3 view .LVU35
 131              		.loc 1 256 23 is_stmt 0 view .LVU36
 132 0078 6023     		movs	r3, #96
 133 007a 0493     		str	r3, [sp, #16]
 257:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 134              		.loc 1 257 3 is_stmt 1 view .LVU37
 135              		.loc 1 257 24 is_stmt 0 view .LVU38
 136 007c 0123     		movs	r3, #1
 137 007e 0593     		str	r3, [sp, #20]
 258:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 138              		.loc 1 258 3 is_stmt 1 view .LVU39
 139              		.loc 1 258 24 is_stmt 0 view .LVU40
 140 0080 0694     		str	r4, [sp, #24]
 259:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 141              		.loc 1 259 3 is_stmt 1 view .LVU41
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 8


 142              		.loc 1 259 25 is_stmt 0 view .LVU42
 143 0082 0223     		movs	r3, #2
 144 0084 0793     		str	r3, [sp, #28]
 260:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 145              		.loc 1 260 3 is_stmt 1 view .LVU43
 146 0086 04A9     		add	r1, sp, #16
 147 0088 2846     		mov	r0, r5
 148 008a FFF7FEFF 		bl	HAL_GPIO_Init
 149              	.LVL2:
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /*Configure GPIO pin : HALL_EFF_Pin */
 263:Core/Src/main.c ****   GPIO_InitStruct.Pin = HALL_EFF_Pin;
 150              		.loc 1 263 3 view .LVU44
 151              		.loc 1 263 23 is_stmt 0 view .LVU45
 152 008e 8023     		movs	r3, #128
 153 0090 0493     		str	r3, [sp, #16]
 264:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 154              		.loc 1 264 3 is_stmt 1 view .LVU46
 155              		.loc 1 264 24 is_stmt 0 view .LVU47
 156 0092 0594     		str	r4, [sp, #20]
 265:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 157              		.loc 1 265 3 is_stmt 1 view .LVU48
 158              		.loc 1 265 24 is_stmt 0 view .LVU49
 159 0094 0694     		str	r4, [sp, #24]
 266:Core/Src/main.c ****   HAL_GPIO_Init(HALL_EFF_GPIO_Port, &GPIO_InitStruct);
 160              		.loc 1 266 3 is_stmt 1 view .LVU50
 161 0096 04A9     		add	r1, sp, #16
 162 0098 2846     		mov	r0, r5
 163 009a FFF7FEFF 		bl	HAL_GPIO_Init
 164              	.LVL3:
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /* EXTI interrupt init*/
 269:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 165              		.loc 1 269 3 view .LVU51
 166 009e 2246     		mov	r2, r4
 167 00a0 2146     		mov	r1, r4
 168 00a2 2820     		movs	r0, #40
 169 00a4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 170              	.LVL4:
 270:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 171              		.loc 1 270 3 view .LVU52
 172 00a8 2820     		movs	r0, #40
 173 00aa FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 174              	.LVL5:
 271:Core/Src/main.c **** 
 272:Core/Src/main.c **** }
 175              		.loc 1 272 1 is_stmt 0 view .LVU53
 176 00ae 09B0     		add	sp, sp, #36
 177              	.LCFI2:
 178              		.cfi_def_cfa_offset 12
 179              		@ sp needed
 180 00b0 30BD     		pop	{r4, r5, pc}
 181              	.L4:
 182 00b2 00BF     		.align	2
 183              	.L3:
 184 00b4 00100240 		.word	1073876992
 185 00b8 00080140 		.word	1073809408
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 9


 186 00bc 00001110 		.word	269549568
 187 00c0 00100140 		.word	1073811456
 188              		.cfi_endproc
 189              	.LFE69:
 191              		.section	.text.Error_Handler,"ax",%progbits
 192              		.align	1
 193              		.global	Error_Handler
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 198              	Error_Handler:
 199              	.LFB70:
 273:Core/Src/main.c **** 
 274:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 275:Core/Src/main.c **** 
 276:Core/Src/main.c **** /* USER CODE END 4 */
 277:Core/Src/main.c **** 
 278:Core/Src/main.c **** /**
 279:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 280:Core/Src/main.c ****   * @retval None
 281:Core/Src/main.c ****   */
 282:Core/Src/main.c **** void Error_Handler(void)
 283:Core/Src/main.c **** {
 200              		.loc 1 283 1 is_stmt 1 view -0
 201              		.cfi_startproc
 202              		@ Volatile: function does not return.
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205              		@ link register save eliminated.
 284:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 285:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 286:Core/Src/main.c ****   __disable_irq();
 206              		.loc 1 286 3 view .LVU55
 207              	.LBB8:
 208              	.LBI8:
 209              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 10


  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 11


  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 12


 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 210              		.loc 2 140 27 view .LVU56
 211              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 212              		.loc 2 142 3 view .LVU57
 213              		.syntax unified
 214              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 215 0000 72B6     		cpsid i
 216              	@ 0 "" 2
 217              		.thumb
 218              		.syntax unified
 219              	.L6:
 220              	.LBE9:
 221              	.LBE8:
 287:Core/Src/main.c ****   while (1)
 222              		.loc 1 287 3 discriminator 1 view .LVU58
 288:Core/Src/main.c ****   {
 289:Core/Src/main.c ****   }
 223              		.loc 1 289 3 discriminator 1 view .LVU59
 287:Core/Src/main.c ****   while (1)
 224              		.loc 1 287 9 discriminator 1 view .LVU60
 225 0002 FEE7     		b	.L6
 226              		.cfi_endproc
 227              	.LFE70:
 229              		.section	.text.MX_I2C1_Init,"ax",%progbits
 230              		.align	1
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 235              	MX_I2C1_Init:
 236              	.LFB67:
 170:Core/Src/main.c **** 
 237              		.loc 1 170 1 view -0
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 0, uses_anonymous_args = 0
 241 0000 08B5     		push	{r3, lr}
 242              	.LCFI3:
 243              		.cfi_def_cfa_offset 8
 244              		.cfi_offset 3, -8
 245              		.cfi_offset 14, -4
 179:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 246              		.loc 1 179 3 view .LVU62
 179:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 247              		.loc 1 179 18 is_stmt 0 view .LVU63
 248 0002 0A48     		ldr	r0, .L11
 249 0004 0A4B     		ldr	r3, .L11+4
 250 0006 0360     		str	r3, [r0]
 180:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 251              		.loc 1 180 3 is_stmt 1 view .LVU64
 180:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 252              		.loc 1 180 25 is_stmt 0 view .LVU65
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 13


 253 0008 0A4B     		ldr	r3, .L11+8
 254 000a 4360     		str	r3, [r0, #4]
 181:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 255              		.loc 1 181 3 is_stmt 1 view .LVU66
 181:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 256              		.loc 1 181 24 is_stmt 0 view .LVU67
 257 000c 0023     		movs	r3, #0
 258 000e 8360     		str	r3, [r0, #8]
 182:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 259              		.loc 1 182 3 is_stmt 1 view .LVU68
 182:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 260              		.loc 1 182 26 is_stmt 0 view .LVU69
 261 0010 C360     		str	r3, [r0, #12]
 183:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 262              		.loc 1 183 3 is_stmt 1 view .LVU70
 183:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 263              		.loc 1 183 29 is_stmt 0 view .LVU71
 264 0012 4FF48042 		mov	r2, #16384
 265 0016 0261     		str	r2, [r0, #16]
 184:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 266              		.loc 1 184 3 is_stmt 1 view .LVU72
 184:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 267              		.loc 1 184 30 is_stmt 0 view .LVU73
 268 0018 4361     		str	r3, [r0, #20]
 185:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 269              		.loc 1 185 3 is_stmt 1 view .LVU74
 185:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 270              		.loc 1 185 26 is_stmt 0 view .LVU75
 271 001a 8361     		str	r3, [r0, #24]
 186:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 272              		.loc 1 186 3 is_stmt 1 view .LVU76
 186:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 273              		.loc 1 186 30 is_stmt 0 view .LVU77
 274 001c C361     		str	r3, [r0, #28]
 187:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 275              		.loc 1 187 3 is_stmt 1 view .LVU78
 187:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 276              		.loc 1 187 28 is_stmt 0 view .LVU79
 277 001e 0362     		str	r3, [r0, #32]
 188:Core/Src/main.c ****   {
 278              		.loc 1 188 3 is_stmt 1 view .LVU80
 188:Core/Src/main.c ****   {
 279              		.loc 1 188 7 is_stmt 0 view .LVU81
 280 0020 FFF7FEFF 		bl	HAL_I2C_Init
 281              	.LVL6:
 188:Core/Src/main.c ****   {
 282              		.loc 1 188 6 view .LVU82
 283 0024 00B9     		cbnz	r0, .L10
 196:Core/Src/main.c **** 
 284              		.loc 1 196 1 view .LVU83
 285 0026 08BD     		pop	{r3, pc}
 286              	.L10:
 190:Core/Src/main.c ****   }
 287              		.loc 1 190 5 is_stmt 1 view .LVU84
 288 0028 FFF7FEFF 		bl	Error_Handler
 289              	.LVL7:
 290              	.L12:
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 14


 291              		.align	2
 292              	.L11:
 293 002c 00000000 		.word	.LANCHOR0
 294 0030 00540040 		.word	1073763328
 295 0034 A0860100 		.word	100000
 296              		.cfi_endproc
 297              	.LFE67:
 299              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 300              		.align	1
 301              		.syntax unified
 302              		.thumb
 303              		.thumb_func
 305              	MX_USART2_UART_Init:
 306              	.LFB68:
 204:Core/Src/main.c **** 
 307              		.loc 1 204 1 view -0
 308              		.cfi_startproc
 309              		@ args = 0, pretend = 0, frame = 0
 310              		@ frame_needed = 0, uses_anonymous_args = 0
 311 0000 08B5     		push	{r3, lr}
 312              	.LCFI4:
 313              		.cfi_def_cfa_offset 8
 314              		.cfi_offset 3, -8
 315              		.cfi_offset 14, -4
 213:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 316              		.loc 1 213 3 view .LVU86
 213:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 317              		.loc 1 213 19 is_stmt 0 view .LVU87
 318 0002 0A48     		ldr	r0, .L17
 319 0004 0A4B     		ldr	r3, .L17+4
 320 0006 0360     		str	r3, [r0]
 214:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 321              		.loc 1 214 3 is_stmt 1 view .LVU88
 214:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 322              		.loc 1 214 24 is_stmt 0 view .LVU89
 323 0008 4FF4E133 		mov	r3, #115200
 324 000c 4360     		str	r3, [r0, #4]
 215:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 325              		.loc 1 215 3 is_stmt 1 view .LVU90
 215:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 326              		.loc 1 215 26 is_stmt 0 view .LVU91
 327 000e 0023     		movs	r3, #0
 328 0010 8360     		str	r3, [r0, #8]
 216:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 329              		.loc 1 216 3 is_stmt 1 view .LVU92
 216:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 330              		.loc 1 216 24 is_stmt 0 view .LVU93
 331 0012 C360     		str	r3, [r0, #12]
 217:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 332              		.loc 1 217 3 is_stmt 1 view .LVU94
 217:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 333              		.loc 1 217 22 is_stmt 0 view .LVU95
 334 0014 0361     		str	r3, [r0, #16]
 218:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 335              		.loc 1 218 3 is_stmt 1 view .LVU96
 218:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 336              		.loc 1 218 20 is_stmt 0 view .LVU97
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 15


 337 0016 0C22     		movs	r2, #12
 338 0018 4261     		str	r2, [r0, #20]
 219:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 339              		.loc 1 219 3 is_stmt 1 view .LVU98
 219:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 340              		.loc 1 219 25 is_stmt 0 view .LVU99
 341 001a 8361     		str	r3, [r0, #24]
 220:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 342              		.loc 1 220 3 is_stmt 1 view .LVU100
 220:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 343              		.loc 1 220 28 is_stmt 0 view .LVU101
 344 001c C361     		str	r3, [r0, #28]
 221:Core/Src/main.c ****   {
 345              		.loc 1 221 3 is_stmt 1 view .LVU102
 221:Core/Src/main.c ****   {
 346              		.loc 1 221 7 is_stmt 0 view .LVU103
 347 001e FFF7FEFF 		bl	HAL_UART_Init
 348              	.LVL8:
 221:Core/Src/main.c ****   {
 349              		.loc 1 221 6 view .LVU104
 350 0022 00B9     		cbnz	r0, .L16
 229:Core/Src/main.c **** 
 351              		.loc 1 229 1 view .LVU105
 352 0024 08BD     		pop	{r3, pc}
 353              	.L16:
 223:Core/Src/main.c ****   }
 354              		.loc 1 223 5 is_stmt 1 view .LVU106
 355 0026 FFF7FEFF 		bl	Error_Handler
 356              	.LVL9:
 357              	.L18:
 358 002a 00BF     		.align	2
 359              	.L17:
 360 002c 00000000 		.word	.LANCHOR1
 361 0030 00440040 		.word	1073759232
 362              		.cfi_endproc
 363              	.LFE68:
 365              		.section	.text.SystemClock_Config,"ax",%progbits
 366              		.align	1
 367              		.global	SystemClock_Config
 368              		.syntax unified
 369              		.thumb
 370              		.thumb_func
 372              	SystemClock_Config:
 373              	.LFB66:
 131:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 374              		.loc 1 131 1 view -0
 375              		.cfi_startproc
 376              		@ args = 0, pretend = 0, frame = 64
 377              		@ frame_needed = 0, uses_anonymous_args = 0
 378 0000 00B5     		push	{lr}
 379              	.LCFI5:
 380              		.cfi_def_cfa_offset 4
 381              		.cfi_offset 14, -4
 382 0002 91B0     		sub	sp, sp, #68
 383              	.LCFI6:
 384              		.cfi_def_cfa_offset 72
 132:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 16


 385              		.loc 1 132 3 view .LVU108
 132:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 386              		.loc 1 132 22 is_stmt 0 view .LVU109
 387 0004 2822     		movs	r2, #40
 388 0006 0021     		movs	r1, #0
 389 0008 06A8     		add	r0, sp, #24
 390 000a FFF7FEFF 		bl	memset
 391              	.LVL10:
 133:Core/Src/main.c **** 
 392              		.loc 1 133 3 is_stmt 1 view .LVU110
 133:Core/Src/main.c **** 
 393              		.loc 1 133 22 is_stmt 0 view .LVU111
 394 000e 0023     		movs	r3, #0
 395 0010 0193     		str	r3, [sp, #4]
 396 0012 0293     		str	r3, [sp, #8]
 397 0014 0393     		str	r3, [sp, #12]
 398 0016 0493     		str	r3, [sp, #16]
 399 0018 0593     		str	r3, [sp, #20]
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 400              		.loc 1 138 3 is_stmt 1 view .LVU112
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 401              		.loc 1 138 36 is_stmt 0 view .LVU113
 402 001a 0223     		movs	r3, #2
 403 001c 0693     		str	r3, [sp, #24]
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 404              		.loc 1 139 3 is_stmt 1 view .LVU114
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 405              		.loc 1 139 30 is_stmt 0 view .LVU115
 406 001e 0122     		movs	r2, #1
 407 0020 0A92     		str	r2, [sp, #40]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 408              		.loc 1 140 3 is_stmt 1 view .LVU116
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 409              		.loc 1 140 41 is_stmt 0 view .LVU117
 410 0022 1022     		movs	r2, #16
 411 0024 0B92     		str	r2, [sp, #44]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 412              		.loc 1 141 3 is_stmt 1 view .LVU118
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 413              		.loc 1 141 34 is_stmt 0 view .LVU119
 414 0026 0D93     		str	r3, [sp, #52]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 415              		.loc 1 142 3 is_stmt 1 view .LVU120
 143:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 416              		.loc 1 143 3 view .LVU121
 143:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 417              		.loc 1 143 32 is_stmt 0 view .LVU122
 418 0028 4FF46013 		mov	r3, #3670016
 419 002c 0F93     		str	r3, [sp, #60]
 144:Core/Src/main.c ****   {
 420              		.loc 1 144 3 is_stmt 1 view .LVU123
 144:Core/Src/main.c ****   {
 421              		.loc 1 144 7 is_stmt 0 view .LVU124
 422 002e 06A8     		add	r0, sp, #24
 423 0030 FFF7FEFF 		bl	HAL_RCC_OscConfig
 424              	.LVL11:
 144:Core/Src/main.c ****   {
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 17


 425              		.loc 1 144 6 view .LVU125
 426 0034 80B9     		cbnz	r0, .L23
 151:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 427              		.loc 1 151 3 is_stmt 1 view .LVU126
 151:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 428              		.loc 1 151 31 is_stmt 0 view .LVU127
 429 0036 0F23     		movs	r3, #15
 430 0038 0193     		str	r3, [sp, #4]
 153:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 431              		.loc 1 153 3 is_stmt 1 view .LVU128
 153:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 432              		.loc 1 153 34 is_stmt 0 view .LVU129
 433 003a 0221     		movs	r1, #2
 434 003c 0291     		str	r1, [sp, #8]
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 435              		.loc 1 154 3 is_stmt 1 view .LVU130
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 436              		.loc 1 154 35 is_stmt 0 view .LVU131
 437 003e 0023     		movs	r3, #0
 438 0040 0393     		str	r3, [sp, #12]
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 439              		.loc 1 155 3 is_stmt 1 view .LVU132
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 440              		.loc 1 155 36 is_stmt 0 view .LVU133
 441 0042 4FF48062 		mov	r2, #1024
 442 0046 0492     		str	r2, [sp, #16]
 156:Core/Src/main.c **** 
 443              		.loc 1 156 3 is_stmt 1 view .LVU134
 156:Core/Src/main.c **** 
 444              		.loc 1 156 36 is_stmt 0 view .LVU135
 445 0048 0593     		str	r3, [sp, #20]
 158:Core/Src/main.c ****   {
 446              		.loc 1 158 3 is_stmt 1 view .LVU136
 158:Core/Src/main.c ****   {
 447              		.loc 1 158 7 is_stmt 0 view .LVU137
 448 004a 01A8     		add	r0, sp, #4
 449 004c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 450              	.LVL12:
 158:Core/Src/main.c ****   {
 451              		.loc 1 158 6 view .LVU138
 452 0050 20B9     		cbnz	r0, .L24
 162:Core/Src/main.c **** 
 453              		.loc 1 162 1 view .LVU139
 454 0052 11B0     		add	sp, sp, #68
 455              	.LCFI7:
 456              		.cfi_remember_state
 457              		.cfi_def_cfa_offset 4
 458              		@ sp needed
 459 0054 5DF804FB 		ldr	pc, [sp], #4
 460              	.L23:
 461              	.LCFI8:
 462              		.cfi_restore_state
 146:Core/Src/main.c ****   }
 463              		.loc 1 146 5 is_stmt 1 view .LVU140
 464 0058 FFF7FEFF 		bl	Error_Handler
 465              	.LVL13:
 466              	.L24:
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 18


 160:Core/Src/main.c ****   }
 467              		.loc 1 160 5 view .LVU141
 468 005c FFF7FEFF 		bl	Error_Handler
 469              	.LVL14:
 470              		.cfi_endproc
 471              	.LFE66:
 473              		.section	.text.main,"ax",%progbits
 474              		.align	1
 475              		.global	main
 476              		.syntax unified
 477              		.thumb
 478              		.thumb_func
 480              	main:
 481              	.LFB65:
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 482              		.loc 1 69 1 view -0
 483              		.cfi_startproc
 484              		@ Volatile: function does not return.
 485              		@ args = 0, pretend = 0, frame = 0
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487 0000 08B5     		push	{r3, lr}
 488              	.LCFI9:
 489              		.cfi_def_cfa_offset 8
 490              		.cfi_offset 3, -8
 491              		.cfi_offset 14, -4
  77:Core/Src/main.c **** 
 492              		.loc 1 77 3 view .LVU143
 493 0002 FFF7FEFF 		bl	HAL_Init
 494              	.LVL15:
  80:Core/Src/main.c ****   /* USER CODE END Init */
 495              		.loc 1 80 3 view .LVU144
 496 0006 0022     		movs	r2, #0
 497 0008 2021     		movs	r1, #32
 498 000a 1248     		ldr	r0, .L31
 499 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 500              	.LVL16:
  84:Core/Src/main.c **** 
 501              		.loc 1 84 3 view .LVU145
 502 0010 FFF7FEFF 		bl	SystemClock_Config
 503              	.LVL17:
  91:Core/Src/main.c ****   MX_I2C1_Init();
 504              		.loc 1 91 3 view .LVU146
 505 0014 FFF7FEFF 		bl	MX_GPIO_Init
 506              	.LVL18:
  92:Core/Src/main.c ****   MX_USART2_UART_Init();
 507              		.loc 1 92 3 view .LVU147
 508 0018 FFF7FEFF 		bl	MX_I2C1_Init
 509              	.LVL19:
  93:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 510              		.loc 1 93 3 view .LVU148
 511 001c FFF7FEFF 		bl	MX_USART2_UART_Init
 512              	.LVL20:
 513              	.L26:
 100:Core/Src/main.c ****   {
 514              		.loc 1 100 3 view .LVU149
 104:Core/Src/main.c ****       //Wait until the button is pressed(i.e. for the hall voltage to go high)
 515              		.loc 1 104 5 view .LVU150
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 19


 104:Core/Src/main.c ****       //Wait until the button is pressed(i.e. for the hall voltage to go high)
 516              		.loc 1 104 9 is_stmt 0 view .LVU151
 517 0020 8021     		movs	r1, #128
 518 0022 0C48     		ldr	r0, .L31
 519 0024 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 520              	.LVL21:
 104:Core/Src/main.c ****       //Wait until the button is pressed(i.e. for the hall voltage to go high)
 521              		.loc 1 104 7 view .LVU152
 522 0028 0028     		cmp	r0, #0
 523 002a F9D1     		bne	.L26
 524              	.L27:
 107:Core/Src/main.c **** 
 525              		.loc 1 107 7 is_stmt 1 discriminator 1 view .LVU153
 106:Core/Src/main.c ****       }
 526              		.loc 1 106 12 discriminator 1 view .LVU154
 106:Core/Src/main.c ****       }
 527              		.loc 1 106 14 is_stmt 0 discriminator 1 view .LVU155
 528 002c 8021     		movs	r1, #128
 529 002e 0948     		ldr	r0, .L31
 530 0030 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 531              	.LVL22:
 106:Core/Src/main.c ****       }
 532              		.loc 1 106 12 discriminator 1 view .LVU156
 533 0034 0028     		cmp	r0, #0
 534 0036 F9D0     		beq	.L27
 110:Core/Src/main.c ****       if(!HAL_GPIO_ReadPin(HALL_EFF_GPIO_Port, HALL_EFF_Pin)){
 535              		.loc 1 110 7 is_stmt 1 view .LVU157
 536 0038 3220     		movs	r0, #50
 537 003a FFF7FEFF 		bl	HAL_Delay
 538              	.LVL23:
 111:Core/Src/main.c ****       }
 539              		.loc 1 111 7 view .LVU158
 111:Core/Src/main.c ****       }
 540              		.loc 1 111 11 is_stmt 0 view .LVU159
 541 003e 8021     		movs	r1, #128
 542 0040 0448     		ldr	r0, .L31
 543 0042 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 544              	.LVL24:
 111:Core/Src/main.c ****       }
 545              		.loc 1 111 9 view .LVU160
 546 0046 0028     		cmp	r0, #0
 547 0048 EAD0     		beq	.L26
 115:Core/Src/main.c ****       }
 548              		.loc 1 115 9 is_stmt 1 view .LVU161
 549 004a 2021     		movs	r1, #32
 550 004c 0148     		ldr	r0, .L31
 551 004e FFF7FEFF 		bl	HAL_GPIO_TogglePin
 552              	.LVL25:
 553 0052 E5E7     		b	.L26
 554              	.L32:
 555              		.align	2
 556              	.L31:
 557 0054 00080140 		.word	1073809408
 558              		.cfi_endproc
 559              	.LFE65:
 561              		.global	huart2
 562              		.global	hi2c1
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 20


 563              		.section	.bss.hi2c1,"aw",%nobits
 564              		.align	2
 565              		.set	.LANCHOR0,. + 0
 568              	hi2c1:
 569 0000 00000000 		.space	84
 569      00000000 
 569      00000000 
 569      00000000 
 569      00000000 
 570              		.section	.bss.huart2,"aw",%nobits
 571              		.align	2
 572              		.set	.LANCHOR1,. + 0
 575              	huart2:
 576 0000 00000000 		.space	68
 576      00000000 
 576      00000000 
 576      00000000 
 576      00000000 
 577              		.text
 578              	.Letext0:
 579              		.file 3 "c:\\users\\benne\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 580              		.file 4 "c:\\users\\benne\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 581              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 582              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 583              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 584              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 585              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 586              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 587              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 588              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 589              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 590              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 591              		.file 15 "<built-in>"
ARM GAS  C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:18     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:23     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:184    .text.MX_GPIO_Init:00000000000000b4 $d
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:192    .text.Error_Handler:0000000000000000 $t
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:198    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:230    .text.MX_I2C1_Init:0000000000000000 $t
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:235    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:293    .text.MX_I2C1_Init:000000000000002c $d
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:300    .text.MX_USART2_UART_Init:0000000000000000 $t
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:305    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:360    .text.MX_USART2_UART_Init:000000000000002c $d
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:366    .text.SystemClock_Config:0000000000000000 $t
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:372    .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:474    .text.main:0000000000000000 $t
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:480    .text.main:0000000000000000 main
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:557    .text.main:0000000000000054 $d
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:575    .bss.huart2:0000000000000000 huart2
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:568    .bss.hi2c1:0000000000000000 hi2c1
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:564    .bss.hi2c1:0000000000000000 $d
C:\Users\benne\AppData\Local\Temp\ccR6HmU5.s:571    .bss.huart2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_I2C_Init
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_ReadPin
HAL_Delay
HAL_GPIO_TogglePin
