<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `msr_index` mod in crate `x86_64`."><meta name="keywords" content="rust, rustlang, rust-lang, msr_index"><title>x86_64::msr_index - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script src="../../crates.js"></script><script defer src="../../main.js"></script>
    <noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../x86_64/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../x86_64/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"><a href="#">Module msr_index</a></h2><div class="sidebar-elems"><section><div class="block"><ul><li><a href="#constants">Constants</a></li></ul></div></section><div id="sidebar-vars" data-name="msr_index" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../x86_64/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><div class="theme-picker hidden"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="22" height="22" alt="Pick another theme!" src="../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="main-heading">
    <h1 class="fqn"><span class="in-band">Module <a href="../index.html">x86_64</a>::<wbr><a class="mod" href="#">msr_index</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></span></h1><span class="out-of-band"><a class="srclink" href="../../src/x86_64/msr_index.rs.html#11-543">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><h2 id="constants" class="small-section-header"><a href="#constants">Constants</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.ATM_LNC_C6_AUTO_DEMOTE.html" title="x86_64::msr_index::ATM_LNC_C6_AUTO_DEMOTE constant">ATM_LNC_C6_AUTO_DEMOTE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DEBUGCTLMSR_BTF.html" title="x86_64::msr_index::DEBUGCTLMSR_BTF constant">DEBUGCTLMSR_BTF</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DEBUGCTLMSR_BTINT.html" title="x86_64::msr_index::DEBUGCTLMSR_BTINT constant">DEBUGCTLMSR_BTINT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DEBUGCTLMSR_BTS.html" title="x86_64::msr_index::DEBUGCTLMSR_BTS constant">DEBUGCTLMSR_BTS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DEBUGCTLMSR_BTS_OFF_OS.html" title="x86_64::msr_index::DEBUGCTLMSR_BTS_OFF_OS constant">DEBUGCTLMSR_BTS_OFF_OS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DEBUGCTLMSR_BTS_OFF_USR.html" title="x86_64::msr_index::DEBUGCTLMSR_BTS_OFF_USR constant">DEBUGCTLMSR_BTS_OFF_USR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DEBUGCTLMSR_FREEZE_LBRS_ON_PMI.html" title="x86_64::msr_index::DEBUGCTLMSR_FREEZE_LBRS_ON_PMI constant">DEBUGCTLMSR_FREEZE_LBRS_ON_PMI</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DEBUGCTLMSR_LBR.html" title="x86_64::msr_index::DEBUGCTLMSR_LBR constant">DEBUGCTLMSR_LBR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DEBUGCTLMSR_TR.html" title="x86_64::msr_index::DEBUGCTLMSR_TR constant">DEBUGCTLMSR_TR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.EFER_FFXSR.html" title="x86_64::msr_index::EFER_FFXSR constant">EFER_FFXSR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.EFER_LMA.html" title="x86_64::msr_index::EFER_LMA constant">EFER_LMA</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.EFER_LME.html" title="x86_64::msr_index::EFER_LME constant">EFER_LME</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.EFER_LMSLE.html" title="x86_64::msr_index::EFER_LMSLE constant">EFER_LMSLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.EFER_NX.html" title="x86_64::msr_index::EFER_NX constant">EFER_NX</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.EFER_SCE.html" title="x86_64::msr_index::EFER_SCE constant">EFER_SCE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.EFER_SVME.html" title="x86_64::msr_index::EFER_SVME constant">EFER_SVME</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.ENERGY_PERF_BIAS_NORMAL.html" title="x86_64::msr_index::ENERGY_PERF_BIAS_NORMAL constant">ENERGY_PERF_BIAS_NORMAL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.ENERGY_PERF_BIAS_PERFORMANCE.html" title="x86_64::msr_index::ENERGY_PERF_BIAS_PERFORMANCE constant">ENERGY_PERF_BIAS_PERFORMANCE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.ENERGY_PERF_BIAS_POWERSAVE.html" title="x86_64::msr_index::ENERGY_PERF_BIAS_POWERSAVE constant">ENERGY_PERF_BIAS_POWERSAVE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.FAM10H_MMIO_CONF_BASE_MASK.html" title="x86_64::msr_index::FAM10H_MMIO_CONF_BASE_MASK constant">FAM10H_MMIO_CONF_BASE_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.FAM10H_MMIO_CONF_BASE_SHIFT.html" title="x86_64::msr_index::FAM10H_MMIO_CONF_BASE_SHIFT constant">FAM10H_MMIO_CONF_BASE_SHIFT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.FAM10H_MMIO_CONF_BUSRANGE_MASK.html" title="x86_64::msr_index::FAM10H_MMIO_CONF_BUSRANGE_MASK constant">FAM10H_MMIO_CONF_BUSRANGE_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.FAM10H_MMIO_CONF_BUSRANGE_SHIFT.html" title="x86_64::msr_index::FAM10H_MMIO_CONF_BUSRANGE_SHIFT constant">FAM10H_MMIO_CONF_BUSRANGE_SHIFT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.FAM10H_MMIO_CONF_ENABLE.html" title="x86_64::msr_index::FAM10H_MMIO_CONF_ENABLE constant">FAM10H_MMIO_CONF_ENABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.FEATURE_CONTROL_LMCE.html" title="x86_64::msr_index::FEATURE_CONTROL_LMCE constant">FEATURE_CONTROL_LMCE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.FEATURE_CONTROL_LOCKED.html" title="x86_64::msr_index::FEATURE_CONTROL_LOCKED constant">FEATURE_CONTROL_LOCKED</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX.html" title="x86_64::msr_index::FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX constant">FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX.html" title="x86_64::msr_index::FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX constant">FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.HWP_ACTIVITY_WINDOW_BIT.html" title="x86_64::msr_index::HWP_ACTIVITY_WINDOW_BIT constant">HWP_ACTIVITY_WINDOW_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.HWP_BASE_BIT.html" title="x86_64::msr_index::HWP_BASE_BIT constant">HWP_BASE_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.HWP_ENERGY_PERF_PREFERENCE_BIT.html" title="x86_64::msr_index::HWP_ENERGY_PERF_PREFERENCE_BIT constant">HWP_ENERGY_PERF_PREFERENCE_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.HWP_NOTIFICATIONS_BIT.html" title="x86_64::msr_index::HWP_NOTIFICATIONS_BIT constant">HWP_NOTIFICATIONS_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.HWP_PACKAGE_LEVEL_REQUEST_BIT.html" title="x86_64::msr_index::HWP_PACKAGE_LEVEL_REQUEST_BIT constant">HWP_PACKAGE_LEVEL_REQUEST_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.INTEL_PERF_CTL_MASK.html" title="x86_64::msr_index::INTEL_PERF_CTL_MASK constant">INTEL_PERF_CTL_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.K8_INTP_C1E_ACTIVE_MASK.html" title="x86_64::msr_index::K8_INTP_C1E_ACTIVE_MASK constant">K8_INTP_C1E_ACTIVE_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.K8_MTRRFIXRANGE_DRAM_ENABLE.html" title="x86_64::msr_index::K8_MTRRFIXRANGE_DRAM_ENABLE constant">K8_MTRRFIXRANGE_DRAM_ENABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.K8_MTRRFIXRANGE_DRAM_MODIFY.html" title="x86_64::msr_index::K8_MTRRFIXRANGE_DRAM_MODIFY constant">K8_MTRRFIXRANGE_DRAM_MODIFY</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.K8_MTRR_RDMEM_WRMEM_MASK.html" title="x86_64::msr_index::K8_MTRR_RDMEM_WRMEM_MASK constant">K8_MTRR_RDMEM_WRMEM_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.LBR_INFO_CYCLES.html" title="x86_64::msr_index::LBR_INFO_CYCLES constant">LBR_INFO_CYCLES</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_BU_CFG2.html" title="x86_64::msr_index::MSR_AMD64_BU_CFG2 constant">MSR_AMD64_BU_CFG2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_DC_CFG.html" title="x86_64::msr_index::MSR_AMD64_DC_CFG constant">MSR_AMD64_DC_CFG</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSBRTARGET.html" title="x86_64::msr_index::MSR_AMD64_IBSBRTARGET constant">MSR_AMD64_IBSBRTARGET</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSCTL.html" title="x86_64::msr_index::MSR_AMD64_IBSCTL constant">MSR_AMD64_IBSCTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSDCLINAD.html" title="x86_64::msr_index::MSR_AMD64_IBSDCLINAD constant">MSR_AMD64_IBSDCLINAD</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSDCPHYSAD.html" title="x86_64::msr_index::MSR_AMD64_IBSDCPHYSAD constant">MSR_AMD64_IBSDCPHYSAD</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSFETCHCTL.html" title="x86_64::msr_index::MSR_AMD64_IBSFETCHCTL constant">MSR_AMD64_IBSFETCHCTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSFETCHLINAD.html" title="x86_64::msr_index::MSR_AMD64_IBSFETCHLINAD constant">MSR_AMD64_IBSFETCHLINAD</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSFETCHPHYSAD.html" title="x86_64::msr_index::MSR_AMD64_IBSFETCHPHYSAD constant">MSR_AMD64_IBSFETCHPHYSAD</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSFETCH_REG_COUNT.html" title="x86_64::msr_index::MSR_AMD64_IBSFETCH_REG_COUNT constant">MSR_AMD64_IBSFETCH_REG_COUNT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSFETCH_REG_MASK.html" title="x86_64::msr_index::MSR_AMD64_IBSFETCH_REG_MASK constant">MSR_AMD64_IBSFETCH_REG_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSOPCTL.html" title="x86_64::msr_index::MSR_AMD64_IBSOPCTL constant">MSR_AMD64_IBSOPCTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSOPDATA.html" title="x86_64::msr_index::MSR_AMD64_IBSOPDATA constant">MSR_AMD64_IBSOPDATA</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSOPDATA2.html" title="x86_64::msr_index::MSR_AMD64_IBSOPDATA2 constant">MSR_AMD64_IBSOPDATA2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSOPDATA3.html" title="x86_64::msr_index::MSR_AMD64_IBSOPDATA3 constant">MSR_AMD64_IBSOPDATA3</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSOPDATA4.html" title="x86_64::msr_index::MSR_AMD64_IBSOPDATA4 constant">MSR_AMD64_IBSOPDATA4</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSOPRIP.html" title="x86_64::msr_index::MSR_AMD64_IBSOPRIP constant">MSR_AMD64_IBSOPRIP</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSOP_REG_COUNT.html" title="x86_64::msr_index::MSR_AMD64_IBSOP_REG_COUNT constant">MSR_AMD64_IBSOP_REG_COUNT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBSOP_REG_MASK.html" title="x86_64::msr_index::MSR_AMD64_IBSOP_REG_MASK constant">MSR_AMD64_IBSOP_REG_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_IBS_REG_COUNT_MAX.html" title="x86_64::msr_index::MSR_AMD64_IBS_REG_COUNT_MAX constant">MSR_AMD64_IBS_REG_COUNT_MAX</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_LS_CFG.html" title="x86_64::msr_index::MSR_AMD64_LS_CFG constant">MSR_AMD64_LS_CFG</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_MC0_MASK.html" title="x86_64::msr_index::MSR_AMD64_MC0_MASK constant">MSR_AMD64_MC0_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_NB_CFG.html" title="x86_64::msr_index::MSR_AMD64_NB_CFG constant">MSR_AMD64_NB_CFG</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_OSVW_ID_LENGTH.html" title="x86_64::msr_index::MSR_AMD64_OSVW_ID_LENGTH constant">MSR_AMD64_OSVW_ID_LENGTH</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_OSVW_STATUS.html" title="x86_64::msr_index::MSR_AMD64_OSVW_STATUS constant">MSR_AMD64_OSVW_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_PATCH_LEVEL.html" title="x86_64::msr_index::MSR_AMD64_PATCH_LEVEL constant">MSR_AMD64_PATCH_LEVEL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_PATCH_LOADER.html" title="x86_64::msr_index::MSR_AMD64_PATCH_LOADER constant">MSR_AMD64_PATCH_LOADER</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD64_TSC_RATIO.html" title="x86_64::msr_index::MSR_AMD64_TSC_RATIO constant">MSR_AMD64_TSC_RATIO</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD_PERF_CTL.html" title="x86_64::msr_index::MSR_AMD_PERF_CTL constant">MSR_AMD_PERF_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD_PERF_STATUS.html" title="x86_64::msr_index::MSR_AMD_PERF_STATUS constant">MSR_AMD_PERF_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_AMD_PSTATE_DEF_BASE.html" title="x86_64::msr_index::MSR_AMD_PSTATE_DEF_BASE constant">MSR_AMD_PSTATE_DEF_BASE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_ATOM_CORE_RATIOS.html" title="x86_64::msr_index::MSR_ATOM_CORE_RATIOS constant">MSR_ATOM_CORE_RATIOS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_ATOM_CORE_TURBO_RATIOS.html" title="x86_64::msr_index::MSR_ATOM_CORE_TURBO_RATIOS constant">MSR_ATOM_CORE_TURBO_RATIOS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_ATOM_CORE_TURBO_VIDS.html" title="x86_64::msr_index::MSR_ATOM_CORE_TURBO_VIDS constant">MSR_ATOM_CORE_TURBO_VIDS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_ATOM_CORE_VIDS.html" title="x86_64::msr_index::MSR_ATOM_CORE_VIDS constant">MSR_ATOM_CORE_VIDS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_ATOM_PKG_C6_RESIDENCY.html" title="x86_64::msr_index::MSR_ATOM_PKG_C6_RESIDENCY constant">MSR_ATOM_PKG_C6_RESIDENCY</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CC6_DEMOTION_POLICY_CONFIG.html" title="x86_64::msr_index::MSR_CC6_DEMOTION_POLICY_CONFIG constant">MSR_CC6_DEMOTION_POLICY_CONFIG</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CONFIG_TDP_CONTROL.html" title="x86_64::msr_index::MSR_CONFIG_TDP_CONTROL constant">MSR_CONFIG_TDP_CONTROL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CONFIG_TDP_LEVEL_1.html" title="x86_64::msr_index::MSR_CONFIG_TDP_LEVEL_1 constant">MSR_CONFIG_TDP_LEVEL_1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CONFIG_TDP_LEVEL_2.html" title="x86_64::msr_index::MSR_CONFIG_TDP_LEVEL_2 constant">MSR_CONFIG_TDP_LEVEL_2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CONFIG_TDP_NOMINAL.html" title="x86_64::msr_index::MSR_CONFIG_TDP_NOMINAL constant">MSR_CONFIG_TDP_NOMINAL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_C1_RES.html" title="x86_64::msr_index::MSR_CORE_C1_RES constant">MSR_CORE_C1_RES</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_C3_RESIDENCY.html" title="x86_64::msr_index::MSR_CORE_C3_RESIDENCY constant">MSR_CORE_C3_RESIDENCY</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_C6_RESIDENCY.html" title="x86_64::msr_index::MSR_CORE_C6_RESIDENCY constant">MSR_CORE_C6_RESIDENCY</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_C7_RESIDENCY.html" title="x86_64::msr_index::MSR_CORE_C7_RESIDENCY constant">MSR_CORE_C7_RESIDENCY</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_PERF_FIXED_CTR0.html" title="x86_64::msr_index::MSR_CORE_PERF_FIXED_CTR0 constant">MSR_CORE_PERF_FIXED_CTR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_PERF_FIXED_CTR1.html" title="x86_64::msr_index::MSR_CORE_PERF_FIXED_CTR1 constant">MSR_CORE_PERF_FIXED_CTR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_PERF_FIXED_CTR2.html" title="x86_64::msr_index::MSR_CORE_PERF_FIXED_CTR2 constant">MSR_CORE_PERF_FIXED_CTR2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_PERF_FIXED_CTR_CTRL.html" title="x86_64::msr_index::MSR_CORE_PERF_FIXED_CTR_CTRL constant">MSR_CORE_PERF_FIXED_CTR_CTRL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_PERF_GLOBAL_CTRL.html" title="x86_64::msr_index::MSR_CORE_PERF_GLOBAL_CTRL constant">MSR_CORE_PERF_GLOBAL_CTRL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_PERF_GLOBAL_OVF_CTRL.html" title="x86_64::msr_index::MSR_CORE_PERF_GLOBAL_OVF_CTRL constant">MSR_CORE_PERF_GLOBAL_OVF_CTRL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_PERF_GLOBAL_STATUS.html" title="x86_64::msr_index::MSR_CORE_PERF_GLOBAL_STATUS constant">MSR_CORE_PERF_GLOBAL_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_PERF_LIMIT_REASONS.html" title="x86_64::msr_index::MSR_CORE_PERF_LIMIT_REASONS constant">MSR_CORE_PERF_LIMIT_REASONS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CSTAR.html" title="x86_64::msr_index::MSR_CSTAR constant">MSR_CSTAR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_DRAM_ENERGY_STATUS.html" title="x86_64::msr_index::MSR_DRAM_ENERGY_STATUS constant">MSR_DRAM_ENERGY_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_DRAM_PERF_STATUS.html" title="x86_64::msr_index::MSR_DRAM_PERF_STATUS constant">MSR_DRAM_PERF_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_DRAM_POWER_INFO.html" title="x86_64::msr_index::MSR_DRAM_POWER_INFO constant">MSR_DRAM_POWER_INFO</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_DRAM_POWER_LIMIT.html" title="x86_64::msr_index::MSR_DRAM_POWER_LIMIT constant">MSR_DRAM_POWER_LIMIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EBC_FREQUENCY_ID.html" title="x86_64::msr_index::MSR_EBC_FREQUENCY_ID constant">MSR_EBC_FREQUENCY_ID</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EFER.html" title="x86_64::msr_index::MSR_EFER constant">MSR_EFER</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_F15H_IC_CFG.html" title="x86_64::msr_index::MSR_F15H_IC_CFG constant">MSR_F15H_IC_CFG</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_F15H_NB_PERF_CTL.html" title="x86_64::msr_index::MSR_F15H_NB_PERF_CTL constant">MSR_F15H_NB_PERF_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_F15H_NB_PERF_CTR.html" title="x86_64::msr_index::MSR_F15H_NB_PERF_CTR constant">MSR_F15H_NB_PERF_CTR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_F15H_PERF_CTL.html" title="x86_64::msr_index::MSR_F15H_PERF_CTL constant">MSR_F15H_PERF_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_F15H_PERF_CTR.html" title="x86_64::msr_index::MSR_F15H_PERF_CTR constant">MSR_F15H_PERF_CTR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_F15H_PTSC.html" title="x86_64::msr_index::MSR_F15H_PTSC constant">MSR_F15H_PTSC</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_F16H_DR0_ADDR_MASK.html" title="x86_64::msr_index::MSR_F16H_DR0_ADDR_MASK constant">MSR_F16H_DR0_ADDR_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_F16H_DR1_ADDR_MASK.html" title="x86_64::msr_index::MSR_F16H_DR1_ADDR_MASK constant">MSR_F16H_DR1_ADDR_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_F16H_DR2_ADDR_MASK.html" title="x86_64::msr_index::MSR_F16H_DR2_ADDR_MASK constant">MSR_F16H_DR2_ADDR_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_F16H_DR3_ADDR_MASK.html" title="x86_64::msr_index::MSR_F16H_DR3_ADDR_MASK constant">MSR_F16H_DR3_ADDR_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_F16H_L2I_PERF_CTL.html" title="x86_64::msr_index::MSR_F16H_L2I_PERF_CTL constant">MSR_F16H_L2I_PERF_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_F16H_L2I_PERF_CTR.html" title="x86_64::msr_index::MSR_F16H_L2I_PERF_CTR constant">MSR_F16H_L2I_PERF_CTR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_F17H_IRPERF.html" title="x86_64::msr_index::MSR_F17H_IRPERF constant">MSR_F17H_IRPERF</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FAM10H_MMIO_CONF_BASE.html" title="x86_64::msr_index::MSR_FAM10H_MMIO_CONF_BASE constant">MSR_FAM10H_MMIO_CONF_BASE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FAM10H_NODE_ID.html" title="x86_64::msr_index::MSR_FAM10H_NODE_ID constant">MSR_FAM10H_NODE_ID</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FSB_FREQ.html" title="x86_64::msr_index::MSR_FSB_FREQ constant">MSR_FSB_FREQ</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FS_BASE.html" title="x86_64::msr_index::MSR_FS_BASE constant">MSR_FS_BASE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_GEODE_BUSCONT_CONF0.html" title="x86_64::msr_index::MSR_GEODE_BUSCONT_CONF0 constant">MSR_GEODE_BUSCONT_CONF0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_GFX_PERF_LIMIT_REASONS.html" title="x86_64::msr_index::MSR_GFX_PERF_LIMIT_REASONS constant">MSR_GFX_PERF_LIMIT_REASONS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_GS_BASE.html" title="x86_64::msr_index::MSR_GS_BASE constant">MSR_GS_BASE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_HWP_CAPABILITIES.html" title="x86_64::msr_index::MSR_HWP_CAPABILITIES constant">MSR_HWP_CAPABILITIES</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_HWP_INTERRUPT.html" title="x86_64::msr_index::MSR_HWP_INTERRUPT constant">MSR_HWP_INTERRUPT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_HWP_REQUEST.html" title="x86_64::msr_index::MSR_HWP_REQUEST constant">MSR_HWP_REQUEST</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_HWP_REQUEST_PKG.html" title="x86_64::msr_index::MSR_HWP_REQUEST_PKG constant">MSR_HWP_REQUEST_PKG</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_HWP_STATUS.html" title="x86_64::msr_index::MSR_HWP_STATUS constant">MSR_HWP_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_APERF.html" title="x86_64::msr_index::MSR_IA32_APERF constant">MSR_IA32_APERF</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_APICBASE.html" title="x86_64::msr_index::MSR_IA32_APICBASE constant">MSR_IA32_APICBASE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_APICBASE_BASE.html" title="x86_64::msr_index::MSR_IA32_APICBASE_BASE constant">MSR_IA32_APICBASE_BASE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_APICBASE_BSP.html" title="x86_64::msr_index::MSR_IA32_APICBASE_BSP constant">MSR_IA32_APICBASE_BSP</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_APICBASE_ENABLE.html" title="x86_64::msr_index::MSR_IA32_APICBASE_ENABLE constant">MSR_IA32_APICBASE_ENABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_BBL_CR_CTL.html" title="x86_64::msr_index::MSR_IA32_BBL_CR_CTL constant">MSR_IA32_BBL_CR_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_BBL_CR_CTL3.html" title="x86_64::msr_index::MSR_IA32_BBL_CR_CTL3 constant">MSR_IA32_BBL_CR_CTL3</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_BNDCFGS.html" title="x86_64::msr_index::MSR_IA32_BNDCFGS constant">MSR_IA32_BNDCFGS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_CR_PAT.html" title="x86_64::msr_index::MSR_IA32_CR_PAT constant">MSR_IA32_CR_PAT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_DEBUGCTLMSR.html" title="x86_64::msr_index::MSR_IA32_DEBUGCTLMSR constant">MSR_IA32_DEBUGCTLMSR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_DS_AREA.html" title="x86_64::msr_index::MSR_IA32_DS_AREA constant">MSR_IA32_DS_AREA</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_EBL_CR_POWERON.html" title="x86_64::msr_index::MSR_IA32_EBL_CR_POWERON constant">MSR_IA32_EBL_CR_POWERON</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_ENERGY_PERF_BIAS.html" title="x86_64::msr_index::MSR_IA32_ENERGY_PERF_BIAS constant">MSR_IA32_ENERGY_PERF_BIAS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_FEATURE_CONTROL.html" title="x86_64::msr_index::MSR_IA32_FEATURE_CONTROL constant">MSR_IA32_FEATURE_CONTROL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_LASTBRANCHFROMIP.html" title="x86_64::msr_index::MSR_IA32_LASTBRANCHFROMIP constant">MSR_IA32_LASTBRANCHFROMIP</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_LASTBRANCHTOIP.html" title="x86_64::msr_index::MSR_IA32_LASTBRANCHTOIP constant">MSR_IA32_LASTBRANCHTOIP</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_LASTINTFROMIP.html" title="x86_64::msr_index::MSR_IA32_LASTINTFROMIP constant">MSR_IA32_LASTINTFROMIP</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_LASTINTTOIP.html" title="x86_64::msr_index::MSR_IA32_LASTINTTOIP constant">MSR_IA32_LASTINTTOIP</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MC0_ADDR.html" title="x86_64::msr_index::MSR_IA32_MC0_ADDR constant">MSR_IA32_MC0_ADDR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MC0_CTL.html" title="x86_64::msr_index::MSR_IA32_MC0_CTL constant">MSR_IA32_MC0_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MC0_CTL2.html" title="x86_64::msr_index::MSR_IA32_MC0_CTL2 constant">MSR_IA32_MC0_CTL2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MC0_MISC.html" title="x86_64::msr_index::MSR_IA32_MC0_MISC constant">MSR_IA32_MC0_MISC</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MC0_STATUS.html" title="x86_64::msr_index::MSR_IA32_MC0_STATUS constant">MSR_IA32_MC0_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MCG_CAP.html" title="x86_64::msr_index::MSR_IA32_MCG_CAP constant">MSR_IA32_MCG_CAP</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MCG_CTL.html" title="x86_64::msr_index::MSR_IA32_MCG_CTL constant">MSR_IA32_MCG_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MCG_EAX.html" title="x86_64::msr_index::MSR_IA32_MCG_EAX constant">MSR_IA32_MCG_EAX</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MCG_EBP.html" title="x86_64::msr_index::MSR_IA32_MCG_EBP constant">MSR_IA32_MCG_EBP</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MCG_EBX.html" title="x86_64::msr_index::MSR_IA32_MCG_EBX constant">MSR_IA32_MCG_EBX</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MCG_ECX.html" title="x86_64::msr_index::MSR_IA32_MCG_ECX constant">MSR_IA32_MCG_ECX</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MCG_EDI.html" title="x86_64::msr_index::MSR_IA32_MCG_EDI constant">MSR_IA32_MCG_EDI</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MCG_EDX.html" title="x86_64::msr_index::MSR_IA32_MCG_EDX constant">MSR_IA32_MCG_EDX</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MCG_EFLAGS.html" title="x86_64::msr_index::MSR_IA32_MCG_EFLAGS constant">MSR_IA32_MCG_EFLAGS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MCG_EIP.html" title="x86_64::msr_index::MSR_IA32_MCG_EIP constant">MSR_IA32_MCG_EIP</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MCG_ESI.html" title="x86_64::msr_index::MSR_IA32_MCG_ESI constant">MSR_IA32_MCG_ESI</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MCG_ESP.html" title="x86_64::msr_index::MSR_IA32_MCG_ESP constant">MSR_IA32_MCG_ESP</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MCG_EXT_CTL.html" title="x86_64::msr_index::MSR_IA32_MCG_EXT_CTL constant">MSR_IA32_MCG_EXT_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MCG_RESERVED.html" title="x86_64::msr_index::MSR_IA32_MCG_RESERVED constant">MSR_IA32_MCG_RESERVED</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MCG_STATUS.html" title="x86_64::msr_index::MSR_IA32_MCG_STATUS constant">MSR_IA32_MCG_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE constant">MSR_IA32_MISC_ENABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE constant">MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT constant">MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_BTS_UNAVAIL.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_BTS_UNAVAIL constant">MSR_IA32_MISC_ENABLE_BTS_UNAVAIL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT constant">MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE constant">MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT constant">MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_EMON.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_EMON constant">MSR_IA32_MISC_ENABLE_EMON</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_EMON_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_EMON_BIT constant">MSR_IA32_MISC_ENABLE_EMON_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP constant">MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT constant">MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_FAST_STRING.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_FAST_STRING constant">MSR_IA32_MISC_ENABLE_FAST_STRING</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_FAST_STRING_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_FAST_STRING_BIT constant">MSR_IA32_MISC_ENABLE_FAST_STRING_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_FERR.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_FERR constant">MSR_IA32_MISC_ENABLE_FERR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_FERR_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_FERR_BIT constant">MSR_IA32_MISC_ENABLE_FERR_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX constant">MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT constant">MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE constant">MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT constant">MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_L1D_CONTEXT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_L1D_CONTEXT constant">MSR_IA32_MISC_ENABLE_L1D_CONTEXT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT constant">MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE constant">MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT constant">MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_LIMIT_CPUID.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_LIMIT_CPUID constant">MSR_IA32_MISC_ENABLE_LIMIT_CPUID</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT constant">MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_MWAIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_MWAIT constant">MSR_IA32_MISC_ENABLE_MWAIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_MWAIT_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_MWAIT_BIT constant">MSR_IA32_MISC_ENABLE_MWAIT_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL constant">MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT constant">MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE constant">MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT constant">MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK constant">MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT constant">MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE constant">MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT constant">MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK constant">MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT constant">MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TCC.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_TCC constant">MSR_IA32_MISC_ENABLE_TCC</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TCC_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_TCC_BIT constant">MSR_IA32_MISC_ENABLE_TCC_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TM1.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_TM1 constant">MSR_IA32_MISC_ENABLE_TM1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TM1_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_TM1_BIT constant">MSR_IA32_MISC_ENABLE_TM1_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TM2.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_TM2 constant">MSR_IA32_MISC_ENABLE_TM2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TM2_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_TM2_BIT constant">MSR_IA32_MISC_ENABLE_TM2_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TURBO_DISABLE.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_TURBO_DISABLE constant">MSR_IA32_MISC_ENABLE_TURBO_DISABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT constant">MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_X87_COMPAT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_X87_COMPAT constant">MSR_IA32_MISC_ENABLE_X87_COMPAT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT constant">MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_XD_DISABLE.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_XD_DISABLE constant">MSR_IA32_MISC_ENABLE_XD_DISABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT constant">MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_XTPR_DISABLE.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_XTPR_DISABLE constant">MSR_IA32_MISC_ENABLE_XTPR_DISABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT.html" title="x86_64::msr_index::MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT constant">MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_MPERF.html" title="x86_64::msr_index::MSR_IA32_MPERF constant">MSR_IA32_MPERF</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_P5_MC_ADDR.html" title="x86_64::msr_index::MSR_IA32_P5_MC_ADDR constant">MSR_IA32_P5_MC_ADDR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_P5_MC_TYPE.html" title="x86_64::msr_index::MSR_IA32_P5_MC_TYPE constant">MSR_IA32_P5_MC_TYPE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_PACKAGE_THERM_INTERRUPT.html" title="x86_64::msr_index::MSR_IA32_PACKAGE_THERM_INTERRUPT constant">MSR_IA32_PACKAGE_THERM_INTERRUPT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_PACKAGE_THERM_STATUS.html" title="x86_64::msr_index::MSR_IA32_PACKAGE_THERM_STATUS constant">MSR_IA32_PACKAGE_THERM_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_PEBS_ENABLE.html" title="x86_64::msr_index::MSR_IA32_PEBS_ENABLE constant">MSR_IA32_PEBS_ENABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_PERFCTR0.html" title="x86_64::msr_index::MSR_IA32_PERFCTR0 constant">MSR_IA32_PERFCTR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_PERFCTR1.html" title="x86_64::msr_index::MSR_IA32_PERFCTR1 constant">MSR_IA32_PERFCTR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_PERF_CAPABILITIES.html" title="x86_64::msr_index::MSR_IA32_PERF_CAPABILITIES constant">MSR_IA32_PERF_CAPABILITIES</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_PERF_CTL.html" title="x86_64::msr_index::MSR_IA32_PERF_CTL constant">MSR_IA32_PERF_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_PERF_STATUS.html" title="x86_64::msr_index::MSR_IA32_PERF_STATUS constant">MSR_IA32_PERF_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_PLATFORM_ID.html" title="x86_64::msr_index::MSR_IA32_PLATFORM_ID constant">MSR_IA32_PLATFORM_ID</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_PMC0.html" title="x86_64::msr_index::MSR_IA32_PMC0 constant">MSR_IA32_PMC0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_POWER_CTL.html" title="x86_64::msr_index::MSR_IA32_POWER_CTL constant">MSR_IA32_POWER_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR0_A.html" title="x86_64::msr_index::MSR_IA32_RTIT_ADDR0_A constant">MSR_IA32_RTIT_ADDR0_A</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR0_B.html" title="x86_64::msr_index::MSR_IA32_RTIT_ADDR0_B constant">MSR_IA32_RTIT_ADDR0_B</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR1_A.html" title="x86_64::msr_index::MSR_IA32_RTIT_ADDR1_A constant">MSR_IA32_RTIT_ADDR1_A</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR1_B.html" title="x86_64::msr_index::MSR_IA32_RTIT_ADDR1_B constant">MSR_IA32_RTIT_ADDR1_B</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR2_A.html" title="x86_64::msr_index::MSR_IA32_RTIT_ADDR2_A constant">MSR_IA32_RTIT_ADDR2_A</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR2_B.html" title="x86_64::msr_index::MSR_IA32_RTIT_ADDR2_B constant">MSR_IA32_RTIT_ADDR2_B</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR3_A.html" title="x86_64::msr_index::MSR_IA32_RTIT_ADDR3_A constant">MSR_IA32_RTIT_ADDR3_A</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR3_B.html" title="x86_64::msr_index::MSR_IA32_RTIT_ADDR3_B constant">MSR_IA32_RTIT_ADDR3_B</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_CR3_MATCH.html" title="x86_64::msr_index::MSR_IA32_RTIT_CR3_MATCH constant">MSR_IA32_RTIT_CR3_MATCH</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_CTL.html" title="x86_64::msr_index::MSR_IA32_RTIT_CTL constant">MSR_IA32_RTIT_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_OUTPUT_BASE.html" title="x86_64::msr_index::MSR_IA32_RTIT_OUTPUT_BASE constant">MSR_IA32_RTIT_OUTPUT_BASE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_OUTPUT_MASK.html" title="x86_64::msr_index::MSR_IA32_RTIT_OUTPUT_MASK constant">MSR_IA32_RTIT_OUTPUT_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_STATUS.html" title="x86_64::msr_index::MSR_IA32_RTIT_STATUS constant">MSR_IA32_RTIT_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_SMBASE.html" title="x86_64::msr_index::MSR_IA32_SMBASE constant">MSR_IA32_SMBASE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_SMM_MONITOR_CTL.html" title="x86_64::msr_index::MSR_IA32_SMM_MONITOR_CTL constant">MSR_IA32_SMM_MONITOR_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_SYSENTER_CS.html" title="x86_64::msr_index::MSR_IA32_SYSENTER_CS constant">MSR_IA32_SYSENTER_CS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_SYSENTER_EIP.html" title="x86_64::msr_index::MSR_IA32_SYSENTER_EIP constant">MSR_IA32_SYSENTER_EIP</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_SYSENTER_ESP.html" title="x86_64::msr_index::MSR_IA32_SYSENTER_ESP constant">MSR_IA32_SYSENTER_ESP</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_TEMPERATURE_TARGET.html" title="x86_64::msr_index::MSR_IA32_TEMPERATURE_TARGET constant">MSR_IA32_TEMPERATURE_TARGET</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_THERM_CONTROL.html" title="x86_64::msr_index::MSR_IA32_THERM_CONTROL constant">MSR_IA32_THERM_CONTROL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_THERM_INTERRUPT.html" title="x86_64::msr_index::MSR_IA32_THERM_INTERRUPT constant">MSR_IA32_THERM_INTERRUPT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_THERM_STATUS.html" title="x86_64::msr_index::MSR_IA32_THERM_STATUS constant">MSR_IA32_THERM_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_TSC.html" title="x86_64::msr_index::MSR_IA32_TSC constant">MSR_IA32_TSC</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_TSCDEADLINE.html" title="x86_64::msr_index::MSR_IA32_TSCDEADLINE constant">MSR_IA32_TSCDEADLINE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_TSC_ADJUST.html" title="x86_64::msr_index::MSR_IA32_TSC_ADJUST constant">MSR_IA32_TSC_ADJUST</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_TSC_DEADLINE.html" title="x86_64::msr_index::MSR_IA32_TSC_DEADLINE constant">MSR_IA32_TSC_DEADLINE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_UCODE_REV.html" title="x86_64::msr_index::MSR_IA32_UCODE_REV constant">MSR_IA32_UCODE_REV</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_UCODE_WRITE.html" title="x86_64::msr_index::MSR_IA32_UCODE_WRITE constant">MSR_IA32_UCODE_WRITE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_BASIC.html" title="x86_64::msr_index::MSR_IA32_VMX_BASIC constant">MSR_IA32_VMX_BASIC</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_CR0_FIXED0.html" title="x86_64::msr_index::MSR_IA32_VMX_CR0_FIXED0 constant">MSR_IA32_VMX_CR0_FIXED0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_CR0_FIXED1.html" title="x86_64::msr_index::MSR_IA32_VMX_CR0_FIXED1 constant">MSR_IA32_VMX_CR0_FIXED1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_CR4_FIXED0.html" title="x86_64::msr_index::MSR_IA32_VMX_CR4_FIXED0 constant">MSR_IA32_VMX_CR4_FIXED0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_CR4_FIXED1.html" title="x86_64::msr_index::MSR_IA32_VMX_CR4_FIXED1 constant">MSR_IA32_VMX_CR4_FIXED1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_ENTRY_CTLS.html" title="x86_64::msr_index::MSR_IA32_VMX_ENTRY_CTLS constant">MSR_IA32_VMX_ENTRY_CTLS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_EPT_VPID_CAP.html" title="x86_64::msr_index::MSR_IA32_VMX_EPT_VPID_CAP constant">MSR_IA32_VMX_EPT_VPID_CAP</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_EXIT_CTLS.html" title="x86_64::msr_index::MSR_IA32_VMX_EXIT_CTLS constant">MSR_IA32_VMX_EXIT_CTLS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_MISC.html" title="x86_64::msr_index::MSR_IA32_VMX_MISC constant">MSR_IA32_VMX_MISC</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE.html" title="x86_64::msr_index::MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE constant">MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS.html" title="x86_64::msr_index::MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS constant">MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_PINBASED_CTLS.html" title="x86_64::msr_index::MSR_IA32_VMX_PINBASED_CTLS constant">MSR_IA32_VMX_PINBASED_CTLS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_PROCBASED_CTLS.html" title="x86_64::msr_index::MSR_IA32_VMX_PROCBASED_CTLS constant">MSR_IA32_VMX_PROCBASED_CTLS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_PROCBASED_CTLS2.html" title="x86_64::msr_index::MSR_IA32_VMX_PROCBASED_CTLS2 constant">MSR_IA32_VMX_PROCBASED_CTLS2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_TRUE_ENTRY_CTLS.html" title="x86_64::msr_index::MSR_IA32_VMX_TRUE_ENTRY_CTLS constant">MSR_IA32_VMX_TRUE_ENTRY_CTLS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_TRUE_EXIT_CTLS.html" title="x86_64::msr_index::MSR_IA32_VMX_TRUE_EXIT_CTLS constant">MSR_IA32_VMX_TRUE_EXIT_CTLS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_TRUE_PINBASED_CTLS.html" title="x86_64::msr_index::MSR_IA32_VMX_TRUE_PINBASED_CTLS constant">MSR_IA32_VMX_TRUE_PINBASED_CTLS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_TRUE_PROCBASED_CTLS.html" title="x86_64::msr_index::MSR_IA32_VMX_TRUE_PROCBASED_CTLS constant">MSR_IA32_VMX_TRUE_PROCBASED_CTLS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_VMCS_ENUM.html" title="x86_64::msr_index::MSR_IA32_VMX_VMCS_ENUM constant">MSR_IA32_VMX_VMCS_ENUM</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_VMX_VMFUNC.html" title="x86_64::msr_index::MSR_IA32_VMX_VMFUNC constant">MSR_IA32_VMX_VMFUNC</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_XSS.html" title="x86_64::msr_index::MSR_IA32_XSS constant">MSR_IA32_XSS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IDT_FCR1.html" title="x86_64::msr_index::MSR_IDT_FCR1 constant">MSR_IDT_FCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IDT_FCR2.html" title="x86_64::msr_index::MSR_IDT_FCR2 constant">MSR_IDT_FCR2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IDT_FCR3.html" title="x86_64::msr_index::MSR_IDT_FCR3 constant">MSR_IDT_FCR3</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IDT_FCR4.html" title="x86_64::msr_index::MSR_IDT_FCR4 constant">MSR_IDT_FCR4</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IDT_MCR0.html" title="x86_64::msr_index::MSR_IDT_MCR0 constant">MSR_IDT_MCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IDT_MCR1.html" title="x86_64::msr_index::MSR_IDT_MCR1 constant">MSR_IDT_MCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IDT_MCR2.html" title="x86_64::msr_index::MSR_IDT_MCR2 constant">MSR_IDT_MCR2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IDT_MCR3.html" title="x86_64::msr_index::MSR_IDT_MCR3 constant">MSR_IDT_MCR3</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IDT_MCR4.html" title="x86_64::msr_index::MSR_IDT_MCR4 constant">MSR_IDT_MCR4</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IDT_MCR5.html" title="x86_64::msr_index::MSR_IDT_MCR5 constant">MSR_IDT_MCR5</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IDT_MCR6.html" title="x86_64::msr_index::MSR_IDT_MCR6 constant">MSR_IDT_MCR6</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IDT_MCR7.html" title="x86_64::msr_index::MSR_IDT_MCR7 constant">MSR_IDT_MCR7</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IDT_MCR_CTRL.html" title="x86_64::msr_index::MSR_IDT_MCR_CTRL constant">MSR_IDT_MCR_CTRL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K6_EPMR.html" title="x86_64::msr_index::MSR_K6_EPMR constant">MSR_K6_EPMR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K6_PFIR.html" title="x86_64::msr_index::MSR_K6_PFIR constant">MSR_K6_PFIR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K6_PSOR.html" title="x86_64::msr_index::MSR_K6_PSOR constant">MSR_K6_PSOR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K6_UWCCR.html" title="x86_64::msr_index::MSR_K6_UWCCR constant">MSR_K6_UWCCR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K6_WHCR.html" title="x86_64::msr_index::MSR_K6_WHCR constant">MSR_K6_WHCR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K7_CLK_CTL.html" title="x86_64::msr_index::MSR_K7_CLK_CTL constant">MSR_K7_CLK_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K7_EVNTSEL0.html" title="x86_64::msr_index::MSR_K7_EVNTSEL0 constant">MSR_K7_EVNTSEL0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K7_EVNTSEL1.html" title="x86_64::msr_index::MSR_K7_EVNTSEL1 constant">MSR_K7_EVNTSEL1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K7_EVNTSEL2.html" title="x86_64::msr_index::MSR_K7_EVNTSEL2 constant">MSR_K7_EVNTSEL2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K7_EVNTSEL3.html" title="x86_64::msr_index::MSR_K7_EVNTSEL3 constant">MSR_K7_EVNTSEL3</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K7_FID_VID_CTL.html" title="x86_64::msr_index::MSR_K7_FID_VID_CTL constant">MSR_K7_FID_VID_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K7_FID_VID_STATUS.html" title="x86_64::msr_index::MSR_K7_FID_VID_STATUS constant">MSR_K7_FID_VID_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K7_HWCR.html" title="x86_64::msr_index::MSR_K7_HWCR constant">MSR_K7_HWCR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K7_PERFCTR0.html" title="x86_64::msr_index::MSR_K7_PERFCTR0 constant">MSR_K7_PERFCTR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K7_PERFCTR1.html" title="x86_64::msr_index::MSR_K7_PERFCTR1 constant">MSR_K7_PERFCTR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K7_PERFCTR2.html" title="x86_64::msr_index::MSR_K7_PERFCTR2 constant">MSR_K7_PERFCTR2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K7_PERFCTR3.html" title="x86_64::msr_index::MSR_K7_PERFCTR3 constant">MSR_K7_PERFCTR3</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K8_INT_PENDING_MSG.html" title="x86_64::msr_index::MSR_K8_INT_PENDING_MSG constant">MSR_K8_INT_PENDING_MSG</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K8_SYSCFG.html" title="x86_64::msr_index::MSR_K8_SYSCFG constant">MSR_K8_SYSCFG</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K8_TOP_MEM1.html" title="x86_64::msr_index::MSR_K8_TOP_MEM1 constant">MSR_K8_TOP_MEM1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K8_TOP_MEM2.html" title="x86_64::msr_index::MSR_K8_TOP_MEM2 constant">MSR_K8_TOP_MEM2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K8_TSEG_ADDR.html" title="x86_64::msr_index::MSR_K8_TSEG_ADDR constant">MSR_K8_TSEG_ADDR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_K8_TSEG_MASK.html" title="x86_64::msr_index::MSR_K8_TSEG_MASK constant">MSR_K8_TSEG_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_KERNEL_GS_BASE.html" title="x86_64::msr_index::MSR_KERNEL_GS_BASE constant">MSR_KERNEL_GS_BASE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_KNC_EVNTSEL0.html" title="x86_64::msr_index::MSR_KNC_EVNTSEL0 constant">MSR_KNC_EVNTSEL0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_KNC_EVNTSEL1.html" title="x86_64::msr_index::MSR_KNC_EVNTSEL1 constant">MSR_KNC_EVNTSEL1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_KNC_PERFCTR0.html" title="x86_64::msr_index::MSR_KNC_PERFCTR0 constant">MSR_KNC_PERFCTR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_KNC_PERFCTR1.html" title="x86_64::msr_index::MSR_KNC_PERFCTR1 constant">MSR_KNC_PERFCTR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_KNL_CORE_C6_RESIDENCY.html" title="x86_64::msr_index::MSR_KNL_CORE_C6_RESIDENCY constant">MSR_KNL_CORE_C6_RESIDENCY</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LBR_CORE_FROM.html" title="x86_64::msr_index::MSR_LBR_CORE_FROM constant">MSR_LBR_CORE_FROM</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LBR_CORE_TO.html" title="x86_64::msr_index::MSR_LBR_CORE_TO constant">MSR_LBR_CORE_TO</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LBR_INFO_0.html" title="x86_64::msr_index::MSR_LBR_INFO_0 constant">MSR_LBR_INFO_0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LBR_NHM_FROM.html" title="x86_64::msr_index::MSR_LBR_NHM_FROM constant">MSR_LBR_NHM_FROM</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LBR_NHM_TO.html" title="x86_64::msr_index::MSR_LBR_NHM_TO constant">MSR_LBR_NHM_TO</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LBR_SELECT.html" title="x86_64::msr_index::MSR_LBR_SELECT constant">MSR_LBR_SELECT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LBR_TOS.html" title="x86_64::msr_index::MSR_LBR_TOS constant">MSR_LBR_TOS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LSTAR.html" title="x86_64::msr_index::MSR_LSTAR constant">MSR_LSTAR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC6_DEMOTION_POLICY_CONFIG.html" title="x86_64::msr_index::MSR_MC6_DEMOTION_POLICY_CONFIG constant">MSR_MC6_DEMOTION_POLICY_CONFIG</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MISC_FEATURE_CONTROL.html" title="x86_64::msr_index::MSR_MISC_FEATURE_CONTROL constant">MSR_MISC_FEATURE_CONTROL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MISC_FEATURE_ENABLES.html" title="x86_64::msr_index::MSR_MISC_FEATURE_ENABLES constant">MSR_MISC_FEATURE_ENABLES</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MISC_FEATURE_ENABLES_RING3MWAIT_BIT.html" title="x86_64::msr_index::MSR_MISC_FEATURE_ENABLES_RING3MWAIT_BIT constant">MSR_MISC_FEATURE_ENABLES_RING3MWAIT_BIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MISC_PWR_MGMT.html" title="x86_64::msr_index::MSR_MISC_PWR_MGMT constant">MSR_MISC_PWR_MGMT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MODULE_C6_RES_MS.html" title="x86_64::msr_index::MSR_MODULE_C6_RES_MS constant">MSR_MODULE_C6_RES_MS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MTRRcap.html" title="x86_64::msr_index::MSR_MTRRcap constant">MSR_MTRRcap</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MTRRdefType.html" title="x86_64::msr_index::MSR_MTRRdefType constant">MSR_MTRRdefType</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MTRRfix4K_C0000.html" title="x86_64::msr_index::MSR_MTRRfix4K_C0000 constant">MSR_MTRRfix4K_C0000</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MTRRfix4K_C8000.html" title="x86_64::msr_index::MSR_MTRRfix4K_C8000 constant">MSR_MTRRfix4K_C8000</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MTRRfix4K_D0000.html" title="x86_64::msr_index::MSR_MTRRfix4K_D0000 constant">MSR_MTRRfix4K_D0000</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MTRRfix4K_D8000.html" title="x86_64::msr_index::MSR_MTRRfix4K_D8000 constant">MSR_MTRRfix4K_D8000</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MTRRfix4K_E0000.html" title="x86_64::msr_index::MSR_MTRRfix4K_E0000 constant">MSR_MTRRfix4K_E0000</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MTRRfix4K_E8000.html" title="x86_64::msr_index::MSR_MTRRfix4K_E8000 constant">MSR_MTRRfix4K_E8000</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MTRRfix4K_F0000.html" title="x86_64::msr_index::MSR_MTRRfix4K_F0000 constant">MSR_MTRRfix4K_F0000</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MTRRfix4K_F8000.html" title="x86_64::msr_index::MSR_MTRRfix4K_F8000 constant">MSR_MTRRfix4K_F8000</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MTRRfix16K_80000.html" title="x86_64::msr_index::MSR_MTRRfix16K_80000 constant">MSR_MTRRfix16K_80000</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MTRRfix16K_A0000.html" title="x86_64::msr_index::MSR_MTRRfix16K_A0000 constant">MSR_MTRRfix16K_A0000</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MTRRfix64K_00000.html" title="x86_64::msr_index::MSR_MTRRfix64K_00000 constant">MSR_MTRRfix64K_00000</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_OFFCORE_RSP_0.html" title="x86_64::msr_index::MSR_OFFCORE_RSP_0 constant">MSR_OFFCORE_RSP_0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_OFFCORE_RSP_1.html" title="x86_64::msr_index::MSR_OFFCORE_RSP_1 constant">MSR_OFFCORE_RSP_1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_ALF_ESCR0.html" title="x86_64::msr_index::MSR_P4_ALF_ESCR0 constant">MSR_P4_ALF_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_ALF_ESCR1.html" title="x86_64::msr_index::MSR_P4_ALF_ESCR1 constant">MSR_P4_ALF_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_BPU_CCCR0.html" title="x86_64::msr_index::MSR_P4_BPU_CCCR0 constant">MSR_P4_BPU_CCCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_BPU_CCCR1.html" title="x86_64::msr_index::MSR_P4_BPU_CCCR1 constant">MSR_P4_BPU_CCCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_BPU_CCCR2.html" title="x86_64::msr_index::MSR_P4_BPU_CCCR2 constant">MSR_P4_BPU_CCCR2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_BPU_CCCR3.html" title="x86_64::msr_index::MSR_P4_BPU_CCCR3 constant">MSR_P4_BPU_CCCR3</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_BPU_ESCR0.html" title="x86_64::msr_index::MSR_P4_BPU_ESCR0 constant">MSR_P4_BPU_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_BPU_ESCR1.html" title="x86_64::msr_index::MSR_P4_BPU_ESCR1 constant">MSR_P4_BPU_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_BPU_PERFCTR0.html" title="x86_64::msr_index::MSR_P4_BPU_PERFCTR0 constant">MSR_P4_BPU_PERFCTR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_BPU_PERFCTR1.html" title="x86_64::msr_index::MSR_P4_BPU_PERFCTR1 constant">MSR_P4_BPU_PERFCTR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_BPU_PERFCTR2.html" title="x86_64::msr_index::MSR_P4_BPU_PERFCTR2 constant">MSR_P4_BPU_PERFCTR2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_BPU_PERFCTR3.html" title="x86_64::msr_index::MSR_P4_BPU_PERFCTR3 constant">MSR_P4_BPU_PERFCTR3</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_BSU_ESCR0.html" title="x86_64::msr_index::MSR_P4_BSU_ESCR0 constant">MSR_P4_BSU_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_BSU_ESCR1.html" title="x86_64::msr_index::MSR_P4_BSU_ESCR1 constant">MSR_P4_BSU_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_CRU_ESCR0.html" title="x86_64::msr_index::MSR_P4_CRU_ESCR0 constant">MSR_P4_CRU_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_CRU_ESCR1.html" title="x86_64::msr_index::MSR_P4_CRU_ESCR1 constant">MSR_P4_CRU_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_CRU_ESCR2.html" title="x86_64::msr_index::MSR_P4_CRU_ESCR2 constant">MSR_P4_CRU_ESCR2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_CRU_ESCR3.html" title="x86_64::msr_index::MSR_P4_CRU_ESCR3 constant">MSR_P4_CRU_ESCR3</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_CRU_ESCR4.html" title="x86_64::msr_index::MSR_P4_CRU_ESCR4 constant">MSR_P4_CRU_ESCR4</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_CRU_ESCR5.html" title="x86_64::msr_index::MSR_P4_CRU_ESCR5 constant">MSR_P4_CRU_ESCR5</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_DAC_ESCR0.html" title="x86_64::msr_index::MSR_P4_DAC_ESCR0 constant">MSR_P4_DAC_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_DAC_ESCR1.html" title="x86_64::msr_index::MSR_P4_DAC_ESCR1 constant">MSR_P4_DAC_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_FIRM_ESCR0.html" title="x86_64::msr_index::MSR_P4_FIRM_ESCR0 constant">MSR_P4_FIRM_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_FIRM_ESCR1.html" title="x86_64::msr_index::MSR_P4_FIRM_ESCR1 constant">MSR_P4_FIRM_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_FLAME_CCCR0.html" title="x86_64::msr_index::MSR_P4_FLAME_CCCR0 constant">MSR_P4_FLAME_CCCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_FLAME_CCCR1.html" title="x86_64::msr_index::MSR_P4_FLAME_CCCR1 constant">MSR_P4_FLAME_CCCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_FLAME_CCCR2.html" title="x86_64::msr_index::MSR_P4_FLAME_CCCR2 constant">MSR_P4_FLAME_CCCR2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_FLAME_CCCR3.html" title="x86_64::msr_index::MSR_P4_FLAME_CCCR3 constant">MSR_P4_FLAME_CCCR3</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_FLAME_ESCR0.html" title="x86_64::msr_index::MSR_P4_FLAME_ESCR0 constant">MSR_P4_FLAME_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_FLAME_ESCR1.html" title="x86_64::msr_index::MSR_P4_FLAME_ESCR1 constant">MSR_P4_FLAME_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_FLAME_PERFCTR0.html" title="x86_64::msr_index::MSR_P4_FLAME_PERFCTR0 constant">MSR_P4_FLAME_PERFCTR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_FLAME_PERFCTR1.html" title="x86_64::msr_index::MSR_P4_FLAME_PERFCTR1 constant">MSR_P4_FLAME_PERFCTR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_FLAME_PERFCTR2.html" title="x86_64::msr_index::MSR_P4_FLAME_PERFCTR2 constant">MSR_P4_FLAME_PERFCTR2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_FLAME_PERFCTR3.html" title="x86_64::msr_index::MSR_P4_FLAME_PERFCTR3 constant">MSR_P4_FLAME_PERFCTR3</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_FSB_ESCR0.html" title="x86_64::msr_index::MSR_P4_FSB_ESCR0 constant">MSR_P4_FSB_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_FSB_ESCR1.html" title="x86_64::msr_index::MSR_P4_FSB_ESCR1 constant">MSR_P4_FSB_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IQ_CCCR0.html" title="x86_64::msr_index::MSR_P4_IQ_CCCR0 constant">MSR_P4_IQ_CCCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IQ_CCCR1.html" title="x86_64::msr_index::MSR_P4_IQ_CCCR1 constant">MSR_P4_IQ_CCCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IQ_CCCR2.html" title="x86_64::msr_index::MSR_P4_IQ_CCCR2 constant">MSR_P4_IQ_CCCR2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IQ_CCCR3.html" title="x86_64::msr_index::MSR_P4_IQ_CCCR3 constant">MSR_P4_IQ_CCCR3</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IQ_CCCR4.html" title="x86_64::msr_index::MSR_P4_IQ_CCCR4 constant">MSR_P4_IQ_CCCR4</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IQ_CCCR5.html" title="x86_64::msr_index::MSR_P4_IQ_CCCR5 constant">MSR_P4_IQ_CCCR5</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IQ_ESCR0.html" title="x86_64::msr_index::MSR_P4_IQ_ESCR0 constant">MSR_P4_IQ_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IQ_ESCR1.html" title="x86_64::msr_index::MSR_P4_IQ_ESCR1 constant">MSR_P4_IQ_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IQ_PERFCTR0.html" title="x86_64::msr_index::MSR_P4_IQ_PERFCTR0 constant">MSR_P4_IQ_PERFCTR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IQ_PERFCTR1.html" title="x86_64::msr_index::MSR_P4_IQ_PERFCTR1 constant">MSR_P4_IQ_PERFCTR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IQ_PERFCTR2.html" title="x86_64::msr_index::MSR_P4_IQ_PERFCTR2 constant">MSR_P4_IQ_PERFCTR2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IQ_PERFCTR3.html" title="x86_64::msr_index::MSR_P4_IQ_PERFCTR3 constant">MSR_P4_IQ_PERFCTR3</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IQ_PERFCTR4.html" title="x86_64::msr_index::MSR_P4_IQ_PERFCTR4 constant">MSR_P4_IQ_PERFCTR4</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IQ_PERFCTR5.html" title="x86_64::msr_index::MSR_P4_IQ_PERFCTR5 constant">MSR_P4_IQ_PERFCTR5</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IS_ESCR0.html" title="x86_64::msr_index::MSR_P4_IS_ESCR0 constant">MSR_P4_IS_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IS_ESCR1.html" title="x86_64::msr_index::MSR_P4_IS_ESCR1 constant">MSR_P4_IS_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_ITLB_ESCR0.html" title="x86_64::msr_index::MSR_P4_ITLB_ESCR0 constant">MSR_P4_ITLB_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_ITLB_ESCR1.html" title="x86_64::msr_index::MSR_P4_ITLB_ESCR1 constant">MSR_P4_ITLB_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IX_ESCR0.html" title="x86_64::msr_index::MSR_P4_IX_ESCR0 constant">MSR_P4_IX_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_IX_ESCR1.html" title="x86_64::msr_index::MSR_P4_IX_ESCR1 constant">MSR_P4_IX_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_MOB_ESCR0.html" title="x86_64::msr_index::MSR_P4_MOB_ESCR0 constant">MSR_P4_MOB_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_MOB_ESCR1.html" title="x86_64::msr_index::MSR_P4_MOB_ESCR1 constant">MSR_P4_MOB_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_MS_CCCR0.html" title="x86_64::msr_index::MSR_P4_MS_CCCR0 constant">MSR_P4_MS_CCCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_MS_CCCR1.html" title="x86_64::msr_index::MSR_P4_MS_CCCR1 constant">MSR_P4_MS_CCCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_MS_CCCR2.html" title="x86_64::msr_index::MSR_P4_MS_CCCR2 constant">MSR_P4_MS_CCCR2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_MS_CCCR3.html" title="x86_64::msr_index::MSR_P4_MS_CCCR3 constant">MSR_P4_MS_CCCR3</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_MS_ESCR0.html" title="x86_64::msr_index::MSR_P4_MS_ESCR0 constant">MSR_P4_MS_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_MS_ESCR1.html" title="x86_64::msr_index::MSR_P4_MS_ESCR1 constant">MSR_P4_MS_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_MS_PERFCTR0.html" title="x86_64::msr_index::MSR_P4_MS_PERFCTR0 constant">MSR_P4_MS_PERFCTR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_MS_PERFCTR1.html" title="x86_64::msr_index::MSR_P4_MS_PERFCTR1 constant">MSR_P4_MS_PERFCTR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_MS_PERFCTR2.html" title="x86_64::msr_index::MSR_P4_MS_PERFCTR2 constant">MSR_P4_MS_PERFCTR2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_MS_PERFCTR3.html" title="x86_64::msr_index::MSR_P4_MS_PERFCTR3 constant">MSR_P4_MS_PERFCTR3</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_PEBS_MATRIX_VERT.html" title="x86_64::msr_index::MSR_P4_PEBS_MATRIX_VERT constant">MSR_P4_PEBS_MATRIX_VERT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_PMH_ESCR0.html" title="x86_64::msr_index::MSR_P4_PMH_ESCR0 constant">MSR_P4_PMH_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_PMH_ESCR1.html" title="x86_64::msr_index::MSR_P4_PMH_ESCR1 constant">MSR_P4_PMH_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_RAT_ESCR0.html" title="x86_64::msr_index::MSR_P4_RAT_ESCR0 constant">MSR_P4_RAT_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_RAT_ESCR1.html" title="x86_64::msr_index::MSR_P4_RAT_ESCR1 constant">MSR_P4_RAT_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_SAAT_ESCR0.html" title="x86_64::msr_index::MSR_P4_SAAT_ESCR0 constant">MSR_P4_SAAT_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_SAAT_ESCR1.html" title="x86_64::msr_index::MSR_P4_SAAT_ESCR1 constant">MSR_P4_SAAT_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_SSU_ESCR0.html" title="x86_64::msr_index::MSR_P4_SSU_ESCR0 constant">MSR_P4_SSU_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_SSU_ESCR1.html" title="x86_64::msr_index::MSR_P4_SSU_ESCR1 constant">MSR_P4_SSU_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_TBPU_ESCR0.html" title="x86_64::msr_index::MSR_P4_TBPU_ESCR0 constant">MSR_P4_TBPU_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_TBPU_ESCR1.html" title="x86_64::msr_index::MSR_P4_TBPU_ESCR1 constant">MSR_P4_TBPU_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_TC_ESCR0.html" title="x86_64::msr_index::MSR_P4_TC_ESCR0 constant">MSR_P4_TC_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_TC_ESCR1.html" title="x86_64::msr_index::MSR_P4_TC_ESCR1 constant">MSR_P4_TC_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_U2L_ESCR0.html" title="x86_64::msr_index::MSR_P4_U2L_ESCR0 constant">MSR_P4_U2L_ESCR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P4_U2L_ESCR1.html" title="x86_64::msr_index::MSR_P4_U2L_ESCR1 constant">MSR_P4_U2L_ESCR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P6_EVNTSEL0.html" title="x86_64::msr_index::MSR_P6_EVNTSEL0 constant">MSR_P6_EVNTSEL0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P6_EVNTSEL1.html" title="x86_64::msr_index::MSR_P6_EVNTSEL1 constant">MSR_P6_EVNTSEL1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P6_PERFCTR0.html" title="x86_64::msr_index::MSR_P6_PERFCTR0 constant">MSR_P6_PERFCTR0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_P6_PERFCTR1.html" title="x86_64::msr_index::MSR_P6_PERFCTR1 constant">MSR_P6_PERFCTR1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PEBS_FRONTEND.html" title="x86_64::msr_index::MSR_PEBS_FRONTEND constant">MSR_PEBS_FRONTEND</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PEBS_LD_LAT_THRESHOLD.html" title="x86_64::msr_index::MSR_PEBS_LD_LAT_THRESHOLD constant">MSR_PEBS_LD_LAT_THRESHOLD</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PERF_LIMIT_REASONS.html" title="x86_64::msr_index::MSR_PERF_LIMIT_REASONS constant">MSR_PERF_LIMIT_REASONS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKGC3_IRTL.html" title="x86_64::msr_index::MSR_PKGC3_IRTL constant">MSR_PKGC3_IRTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKGC6_IRTL.html" title="x86_64::msr_index::MSR_PKGC6_IRTL constant">MSR_PKGC6_IRTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKGC7_IRTL.html" title="x86_64::msr_index::MSR_PKGC7_IRTL constant">MSR_PKGC7_IRTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKGC8_IRTL.html" title="x86_64::msr_index::MSR_PKGC8_IRTL constant">MSR_PKGC8_IRTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKGC9_IRTL.html" title="x86_64::msr_index::MSR_PKGC9_IRTL constant">MSR_PKGC9_IRTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKGC10_IRTL.html" title="x86_64::msr_index::MSR_PKGC10_IRTL constant">MSR_PKGC10_IRTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_ANY_CORE_C0_RES.html" title="x86_64::msr_index::MSR_PKG_ANY_CORE_C0_RES constant">MSR_PKG_ANY_CORE_C0_RES</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_ANY_GFXE_C0_RES.html" title="x86_64::msr_index::MSR_PKG_ANY_GFXE_C0_RES constant">MSR_PKG_ANY_GFXE_C0_RES</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_BOTH_CORE_GFXE_C0_RES.html" title="x86_64::msr_index::MSR_PKG_BOTH_CORE_GFXE_C0_RES constant">MSR_PKG_BOTH_CORE_GFXE_C0_RES</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_C2_RESIDENCY.html" title="x86_64::msr_index::MSR_PKG_C2_RESIDENCY constant">MSR_PKG_C2_RESIDENCY</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_C3_RESIDENCY.html" title="x86_64::msr_index::MSR_PKG_C3_RESIDENCY constant">MSR_PKG_C3_RESIDENCY</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_C6_RESIDENCY.html" title="x86_64::msr_index::MSR_PKG_C6_RESIDENCY constant">MSR_PKG_C6_RESIDENCY</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_C7_RESIDENCY.html" title="x86_64::msr_index::MSR_PKG_C7_RESIDENCY constant">MSR_PKG_C7_RESIDENCY</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_C8_RESIDENCY.html" title="x86_64::msr_index::MSR_PKG_C8_RESIDENCY constant">MSR_PKG_C8_RESIDENCY</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_C9_RESIDENCY.html" title="x86_64::msr_index::MSR_PKG_C9_RESIDENCY constant">MSR_PKG_C9_RESIDENCY</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_C10_RESIDENCY.html" title="x86_64::msr_index::MSR_PKG_C10_RESIDENCY constant">MSR_PKG_C10_RESIDENCY</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_CST_CONFIG_CONTROL.html" title="x86_64::msr_index::MSR_PKG_CST_CONFIG_CONTROL constant">MSR_PKG_CST_CONFIG_CONTROL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_ENERGY_STATUS.html" title="x86_64::msr_index::MSR_PKG_ENERGY_STATUS constant">MSR_PKG_ENERGY_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_PERF_STATUS.html" title="x86_64::msr_index::MSR_PKG_PERF_STATUS constant">MSR_PKG_PERF_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_POWER_INFO.html" title="x86_64::msr_index::MSR_PKG_POWER_INFO constant">MSR_PKG_POWER_INFO</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_POWER_LIMIT.html" title="x86_64::msr_index::MSR_PKG_POWER_LIMIT constant">MSR_PKG_POWER_LIMIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_WEIGHTED_CORE_C0_RES.html" title="x86_64::msr_index::MSR_PKG_WEIGHTED_CORE_C0_RES constant">MSR_PKG_WEIGHTED_CORE_C0_RES</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PLATFORM_ENERGY_STATUS.html" title="x86_64::msr_index::MSR_PLATFORM_ENERGY_STATUS constant">MSR_PLATFORM_ENERGY_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PLATFORM_INFO.html" title="x86_64::msr_index::MSR_PLATFORM_INFO constant">MSR_PLATFORM_INFO</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PM_ENABLE.html" title="x86_64::msr_index::MSR_PM_ENABLE constant">MSR_PM_ENABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PP0_ENERGY_STATUS.html" title="x86_64::msr_index::MSR_PP0_ENERGY_STATUS constant">MSR_PP0_ENERGY_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PP0_PERF_STATUS.html" title="x86_64::msr_index::MSR_PP0_PERF_STATUS constant">MSR_PP0_PERF_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PP0_POLICY.html" title="x86_64::msr_index::MSR_PP0_POLICY constant">MSR_PP0_POLICY</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PP0_POWER_LIMIT.html" title="x86_64::msr_index::MSR_PP0_POWER_LIMIT constant">MSR_PP0_POWER_LIMIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PP1_ENERGY_STATUS.html" title="x86_64::msr_index::MSR_PP1_ENERGY_STATUS constant">MSR_PP1_ENERGY_STATUS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PP1_POLICY.html" title="x86_64::msr_index::MSR_PP1_POLICY constant">MSR_PP1_POLICY</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PP1_POWER_LIMIT.html" title="x86_64::msr_index::MSR_PP1_POWER_LIMIT constant">MSR_PP1_POWER_LIMIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PPERF.html" title="x86_64::msr_index::MSR_PPERF constant">MSR_PPERF</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PPIN.html" title="x86_64::msr_index::MSR_PPIN constant">MSR_PPIN</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PPIN_CTL.html" title="x86_64::msr_index::MSR_PPIN_CTL constant">MSR_PPIN_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_RAPL_POWER_UNIT.html" title="x86_64::msr_index::MSR_RAPL_POWER_UNIT constant">MSR_RAPL_POWER_UNIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_RING_PERF_LIMIT_REASONS.html" title="x86_64::msr_index::MSR_RING_PERF_LIMIT_REASONS constant">MSR_RING_PERF_LIMIT_REASONS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_SMI_COUNT.html" title="x86_64::msr_index::MSR_SMI_COUNT constant">MSR_SMI_COUNT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_STAR.html" title="x86_64::msr_index::MSR_STAR constant">MSR_STAR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_SYSCALL_MASK.html" title="x86_64::msr_index::MSR_SYSCALL_MASK constant">MSR_SYSCALL_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_THERM2_CTL.html" title="x86_64::msr_index::MSR_THERM2_CTL constant">MSR_THERM2_CTL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_THERM2_CTL_TM_SELECT.html" title="x86_64::msr_index::MSR_THERM2_CTL_TM_SELECT constant">MSR_THERM2_CTL_TM_SELECT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TMTA_LONGRUN_CTRL.html" title="x86_64::msr_index::MSR_TMTA_LONGRUN_CTRL constant">MSR_TMTA_LONGRUN_CTRL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TMTA_LONGRUN_FLAGS.html" title="x86_64::msr_index::MSR_TMTA_LONGRUN_FLAGS constant">MSR_TMTA_LONGRUN_FLAGS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TMTA_LRTI_READOUT.html" title="x86_64::msr_index::MSR_TMTA_LRTI_READOUT constant">MSR_TMTA_LRTI_READOUT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TMTA_LRTI_VOLT_MHZ.html" title="x86_64::msr_index::MSR_TMTA_LRTI_VOLT_MHZ constant">MSR_TMTA_LRTI_VOLT_MHZ</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TSC_AUX.html" title="x86_64::msr_index::MSR_TSC_AUX constant">MSR_TSC_AUX</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TURBO_ACTIVATION_RATIO.html" title="x86_64::msr_index::MSR_TURBO_ACTIVATION_RATIO constant">MSR_TURBO_ACTIVATION_RATIO</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TURBO_RATIO_LIMIT.html" title="x86_64::msr_index::MSR_TURBO_RATIO_LIMIT constant">MSR_TURBO_RATIO_LIMIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TURBO_RATIO_LIMIT1.html" title="x86_64::msr_index::MSR_TURBO_RATIO_LIMIT1 constant">MSR_TURBO_RATIO_LIMIT1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TURBO_RATIO_LIMIT2.html" title="x86_64::msr_index::MSR_TURBO_RATIO_LIMIT2 constant">MSR_TURBO_RATIO_LIMIT2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_VIA_BCR2.html" title="x86_64::msr_index::MSR_VIA_BCR2 constant">MSR_VIA_BCR2</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_VIA_FCR.html" title="x86_64::msr_index::MSR_VIA_FCR constant">MSR_VIA_FCR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_VIA_LONGHAUL.html" title="x86_64::msr_index::MSR_VIA_LONGHAUL constant">MSR_VIA_LONGHAUL</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_VIA_RNG.html" title="x86_64::msr_index::MSR_VIA_RNG constant">MSR_VIA_RNG</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_VM_CR.html" title="x86_64::msr_index::MSR_VM_CR constant">MSR_VM_CR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_VM_HSAVE_PA.html" title="x86_64::msr_index::MSR_VM_HSAVE_PA constant">MSR_VM_HSAVE_PA</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_VM_IGNNE.html" title="x86_64::msr_index::MSR_VM_IGNNE constant">MSR_VM_IGNNE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.NHM_C1_AUTO_DEMOTE.html" title="x86_64::msr_index::NHM_C1_AUTO_DEMOTE constant">NHM_C1_AUTO_DEMOTE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.NHM_C3_AUTO_DEMOTE.html" title="x86_64::msr_index::NHM_C3_AUTO_DEMOTE constant">NHM_C3_AUTO_DEMOTE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.PACKAGE_THERM_INT_HIGH_ENABLE.html" title="x86_64::msr_index::PACKAGE_THERM_INT_HIGH_ENABLE constant">PACKAGE_THERM_INT_HIGH_ENABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.PACKAGE_THERM_INT_LOW_ENABLE.html" title="x86_64::msr_index::PACKAGE_THERM_INT_LOW_ENABLE constant">PACKAGE_THERM_INT_LOW_ENABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.PACKAGE_THERM_INT_PLN_ENABLE.html" title="x86_64::msr_index::PACKAGE_THERM_INT_PLN_ENABLE constant">PACKAGE_THERM_INT_PLN_ENABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.PACKAGE_THERM_STATUS_POWER_LIMIT.html" title="x86_64::msr_index::PACKAGE_THERM_STATUS_POWER_LIMIT constant">PACKAGE_THERM_STATUS_POWER_LIMIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.PACKAGE_THERM_STATUS_PROCHOT.html" title="x86_64::msr_index::PACKAGE_THERM_STATUS_PROCHOT constant">PACKAGE_THERM_STATUS_PROCHOT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.SNB_C1_AUTO_UNDEMOTE.html" title="x86_64::msr_index::SNB_C1_AUTO_UNDEMOTE constant">SNB_C1_AUTO_UNDEMOTE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.SNB_C3_AUTO_UNDEMOTE.html" title="x86_64::msr_index::SNB_C3_AUTO_UNDEMOTE constant">SNB_C3_AUTO_UNDEMOTE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.THERM_INT_HIGH_ENABLE.html" title="x86_64::msr_index::THERM_INT_HIGH_ENABLE constant">THERM_INT_HIGH_ENABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.THERM_INT_LOW_ENABLE.html" title="x86_64::msr_index::THERM_INT_LOW_ENABLE constant">THERM_INT_LOW_ENABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.THERM_INT_PLN_ENABLE.html" title="x86_64::msr_index::THERM_INT_PLN_ENABLE constant">THERM_INT_PLN_ENABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.THERM_INT_THRESHOLD0_ENABLE.html" title="x86_64::msr_index::THERM_INT_THRESHOLD0_ENABLE constant">THERM_INT_THRESHOLD0_ENABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.THERM_INT_THRESHOLD1_ENABLE.html" title="x86_64::msr_index::THERM_INT_THRESHOLD1_ENABLE constant">THERM_INT_THRESHOLD1_ENABLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.THERM_LOG_THRESHOLD0.html" title="x86_64::msr_index::THERM_LOG_THRESHOLD0 constant">THERM_LOG_THRESHOLD0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.THERM_LOG_THRESHOLD1.html" title="x86_64::msr_index::THERM_LOG_THRESHOLD1 constant">THERM_LOG_THRESHOLD1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.THERM_MASK_THRESHOLD0.html" title="x86_64::msr_index::THERM_MASK_THRESHOLD0 constant">THERM_MASK_THRESHOLD0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.THERM_MASK_THRESHOLD1.html" title="x86_64::msr_index::THERM_MASK_THRESHOLD1 constant">THERM_MASK_THRESHOLD1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.THERM_SHIFT_THRESHOLD0.html" title="x86_64::msr_index::THERM_SHIFT_THRESHOLD0 constant">THERM_SHIFT_THRESHOLD0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.THERM_SHIFT_THRESHOLD1.html" title="x86_64::msr_index::THERM_SHIFT_THRESHOLD1 constant">THERM_SHIFT_THRESHOLD1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.THERM_STATUS_POWER_LIMIT.html" title="x86_64::msr_index::THERM_STATUS_POWER_LIMIT constant">THERM_STATUS_POWER_LIMIT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.THERM_STATUS_PROCHOT.html" title="x86_64::msr_index::THERM_STATUS_PROCHOT constant">THERM_STATUS_PROCHOT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.THERM_STATUS_THRESHOLD0.html" title="x86_64::msr_index::THERM_STATUS_THRESHOLD0 constant">THERM_STATUS_THRESHOLD0</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.THERM_STATUS_THRESHOLD1.html" title="x86_64::msr_index::THERM_STATUS_THRESHOLD1 constant">THERM_STATUS_THRESHOLD1</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.VMX_BASIC_64.html" title="x86_64::msr_index::VMX_BASIC_64 constant">VMX_BASIC_64</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.VMX_BASIC_INOUT.html" title="x86_64::msr_index::VMX_BASIC_INOUT constant">VMX_BASIC_INOUT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.VMX_BASIC_MEM_TYPE_MASK.html" title="x86_64::msr_index::VMX_BASIC_MEM_TYPE_MASK constant">VMX_BASIC_MEM_TYPE_MASK</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.VMX_BASIC_MEM_TYPE_SHIFT.html" title="x86_64::msr_index::VMX_BASIC_MEM_TYPE_SHIFT constant">VMX_BASIC_MEM_TYPE_SHIFT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.VMX_BASIC_MEM_TYPE_WB.html" title="x86_64::msr_index::VMX_BASIC_MEM_TYPE_WB constant">VMX_BASIC_MEM_TYPE_WB</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.VMX_BASIC_TRUE_CTLS.html" title="x86_64::msr_index::VMX_BASIC_TRUE_CTLS constant">VMX_BASIC_TRUE_CTLS</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.VMX_BASIC_VMCS_SIZE_SHIFT.html" title="x86_64::msr_index::VMX_BASIC_VMCS_SIZE_SHIFT constant">VMX_BASIC_VMCS_SIZE_SHIFT</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant._EFER_FFXSR.html" title="x86_64::msr_index::_EFER_FFXSR constant">_EFER_FFXSR</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant._EFER_LMA.html" title="x86_64::msr_index::_EFER_LMA constant">_EFER_LMA</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant._EFER_LME.html" title="x86_64::msr_index::_EFER_LME constant">_EFER_LME</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant._EFER_LMSLE.html" title="x86_64::msr_index::_EFER_LMSLE constant">_EFER_LMSLE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant._EFER_NX.html" title="x86_64::msr_index::_EFER_NX constant">_EFER_NX</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant._EFER_SCE.html" title="x86_64::msr_index::_EFER_SCE constant">_EFER_SCE</a></div><div class="item-right docblock-short"></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant._EFER_SVME.html" title="x86_64::msr_index::_EFER_SVME constant">_EFER_SVME</a></div><div class="item-right docblock-short"></div></div></div></section><section id="search" class="content hidden"></section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="x86_64" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.60.0 (7737e0b5c 2022-04-04)" ></div>
</body></html>