
*** Running vivado
    with args -log T03_M3_Top_Level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source T03_M3_Top_Level.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source T03_M3_Top_Level.tcl -notrace
Command: synth_design -top T03_M3_Top_Level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17988
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1012.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'T03_M3_Top_Level' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_Top_Level.vhd:26]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.runs/synth_1/.Xil/Vivado-25972-DESKTOP-DJO5JUN/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'system_DCM' of component 'clk_wiz_0' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_Top_Level.vhd:129]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.runs/synth_1/.Xil/Vivado-25972-DESKTOP-DJO5JUN/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'T03_M3_ClockEnable' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_ClockEnable.vhd:24]
	Parameter g_maxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'T03_M3_ClockEnable' (1#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_ClockEnable.vhd:24]
INFO: [Synth 8-638] synthesizing module 'T03_M3_ClockEnable__parameterized0' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_ClockEnable.vhd:24]
	Parameter g_maxCount bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'T03_M3_ClockEnable__parameterized0' (1#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_ClockEnable.vhd:24]
INFO: [Synth 8-638] synthesizing module 'T03_M3_ClockEnable__parameterized1' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_ClockEnable.vhd:24]
	Parameter g_maxCount bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'T03_M3_ClockEnable__parameterized1' (1#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_ClockEnable.vhd:24]
INFO: [Synth 8-638] synthesizing module 'T03_M3_ClockEnable__parameterized2' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_ClockEnable.vhd:24]
	Parameter g_maxCount bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'T03_M3_ClockEnable__parameterized2' (1#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_ClockEnable.vhd:24]
INFO: [Synth 8-638] synthesizing module 'T03_M3_ClockEnable__parameterized3' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_ClockEnable.vhd:24]
	Parameter g_maxCount bound to: 6250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'T03_M3_ClockEnable__parameterized3' (1#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_ClockEnable.vhd:24]
INFO: [Synth 8-638] synthesizing module 'T03_M3_ClockEnable__parameterized4' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_ClockEnable.vhd:24]
	Parameter g_maxCount bound to: 4545454 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'T03_M3_ClockEnable__parameterized4' (1#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_ClockEnable.vhd:24]
INFO: [Synth 8-638] synthesizing module 'T03_M3_Debounce' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_Debounce.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_Debounce' (2#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_Debounce.vhd:26]
INFO: [Synth 8-638] synthesizing module 'T03_M3_StartStop' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_StartStop.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_StartStop' (3#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_StartStop.vhd:20]
INFO: [Synth 8-638] synthesizing module 'T03_M3_StudentNum' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_StudentNum.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_StudentNum' (4#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_StudentNum.vhd:21]
INFO: [Synth 8-638] synthesizing module 'T03_M3_Counter_0_F' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_Counter_0_F.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_Counter_0_F' (5#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_Counter_0_F.vhd:22]
INFO: [Synth 8-638] synthesizing module 'T03_M3_Random_num' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_Random_num.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_Random_num' (6#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_Random_num.vhd:21]
INFO: [Synth 8-638] synthesizing module 'T03_M3_DataGen' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_DataGen.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_DataGen' (7#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_DataGen.vhd:26]
INFO: [Synth 8-638] synthesizing module 'T03_M3_SelectCounter' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_SelectCounter.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_SelectCounter' (8#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_SelectCounter.vhd:21]
INFO: [Synth 8-638] synthesizing module 'T03_M3_MUX' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_MUX.vhd:36]
INFO: [Synth 8-226] default block is never used [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_MUX.vhd:50]
INFO: [Synth 8-226] default block is never used [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_MUX.vhd:60]
INFO: [Synth 8-226] default block is never used [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_MUX.vhd:69]
INFO: [Synth 8-226] default block is never used [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_MUX.vhd:78]
INFO: [Synth 8-226] default block is never used [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_MUX.vhd:87]
INFO: [Synth 8-226] default block is never used [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_MUX.vhd:96]
INFO: [Synth 8-226] default block is never used [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_MUX.vhd:106]
INFO: [Synth 8-226] default block is never used [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_MUX.vhd:115]
INFO: [Synth 8-226] default block is never used [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_MUX.vhd:124]
INFO: [Synth 8-226] default block is never used [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_MUX.vhd:133]
INFO: [Synth 8-226] default block is never used [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_MUX.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_MUX' (9#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_MUX.vhd:36]
INFO: [Synth 8-638] synthesizing module 'T03_M3_SymbolConverter' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_SymbolConverter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_SymbolConverter' (10#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_SymbolConverter.vhd:30]
INFO: [Synth 8-638] synthesizing module 'T03_M3_DisplayDriver' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_DisplayDriver.vhd:20]
INFO: [Synth 8-226] default block is never used [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_DisplayDriver.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_DisplayDriver' (11#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/M3 - resources/T03_M3_DisplayDriver.vhd:20]
INFO: [Synth 8-638] synthesizing module 'T03_M3_CRC_Gen' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_CRC_Gen.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_CRC_Gen' (12#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_CRC_Gen.vhd:24]
INFO: [Synth 8-638] synthesizing module 'T03_M3_CRC_Check' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_CRC_Check.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_CRC_Check' (13#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_CRC_Check.vhd:26]
INFO: [Synth 8-638] synthesizing module 'T03_M3_Modulator_B' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_Modulator_B.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_Modulator_B' (14#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_Modulator_B.vhd:23]
INFO: [Synth 8-638] synthesizing module 'T03_M3_Error_Select_B' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_Error_Select_B.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_Error_Select_B' (15#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_Error_Select_B.vhd:22]
INFO: [Synth 8-638] synthesizing module 'T03_M3_Noise_Channel_B' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_Noise_Channel_B.vhd:29]
INFO: [Synth 8-226] default block is never used [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_Noise_Channel_B.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_Noise_Channel_B' (16#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_Noise_Channel_B.vhd:29]
INFO: [Synth 8-638] synthesizing module 'T03_M3_Multiply_Acc_B' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_Multiply_Acc_B.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_Multiply_Acc_B' (17#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_Multiply_Acc_B.vhd:26]
INFO: [Synth 8-638] synthesizing module 'T03_M3_Demodulator_B' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_Demodulator_B.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_Demodulator_B' (18#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_Demodulator_B.vhd:26]
INFO: [Synth 8-638] synthesizing module 'M3_T03_Modulator_A' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Modulator_A.vhd:35]
INFO: [Synth 8-226] default block is never used [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Modulator_A.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'M3_T03_Modulator_A' (19#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Modulator_A.vhd:35]
INFO: [Synth 8-638] synthesizing module 'M3_T03_Send' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Send_A.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'M3_T03_Send' (20#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Send_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'M3_T03_Noise_Channel' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Noise_Channel_A.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'M3_T03_Noise_Channel' (21#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Noise_Channel_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'M3_T03_Recive' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Reciver_A.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'M3_T03_Recive' (22#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Reciver_A.vhd:30]
INFO: [Synth 8-638] synthesizing module 'M3_T03_Multiply_Accumulate' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Multiply_Accumulate_A.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'M3_T03_Multiply_Accumulate' (23#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Multiply_Accumulate_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'M3_T03_Demodulator' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Demodulator_A.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'M3_T03_Demodulator' (24#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Demodulator_A.vhd:29]
INFO: [Synth 8-638] synthesizing module 'M3_T03_Reconstruct' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Reconstruct_A.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'M3_T03_Reconstruct' (25#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Reconstruct_A.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'T03_M3_Top_Level' (26#1) [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/new/T03_M3_Top_Level.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1012.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.734 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1012.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'system_DCM'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'system_DCM'
Parsing XDC File [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/constrs_1/new/T03_M3_constraints.xdc]
Finished Parsing XDC File [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/constrs_1/new/T03_M3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/constrs_1/new/T03_M3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/T03_M3_Top_Level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/T03_M3_Top_Level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1026.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1026.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1026.426 ; gain = 13.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1026.426 ; gain = 13.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_C100MHZ. (constraint file  c:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_C100MHZ. (constraint file  c:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for system_DCM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1026.426 ; gain = 13.691
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'position_reg' in module 'M3_T03_Multiply_Accumulate'
WARNING: [Synth 8-327] inferring latch for variable 'o_I_Recived_reg[0]' [C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.srcs/sources_1/imports/new/T03_M3_Reciver_A.vhd:38]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               01 |                               00
                 iSTATE0 |                               10 |                               01
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'position_reg' using encoding 'one-hot' in module 'M3_T03_Multiply_Accumulate'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1026.426 ; gain = 13.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 22    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   5 Input   18 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 11    
	  11 Input    8 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 19    
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 23    
	   7 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 12    
	   3 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 18    
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 94    
	   5 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 7     
	  11 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1026.426 ; gain = 13.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1026.426 ; gain = 13.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1026.426 ; gain = 13.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1026.426 ; gain = 13.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1026.426 ; gain = 13.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1026.426 ; gain = 13.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1026.426 ; gain = 13.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1026.426 ; gain = 13.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1026.426 ; gain = 13.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1026.426 ; gain = 13.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |CARRY4         |   190|
|3     |LUT1           |   227|
|4     |LUT2           |   583|
|5     |LUT3           |   118|
|6     |LUT4           |   168|
|7     |LUT5           |   129|
|8     |LUT6           |   163|
|9     |MUXF7          |    22|
|10    |FDCE           |   336|
|11    |FDPE           |    22|
|12    |FDRE           |   203|
|13    |FDSE           |     2|
|14    |LDC            |    16|
|15    |IBUF           |    12|
|16    |OBUF           |    15|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1026.426 ; gain = 13.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:05 . Memory (MB): peak = 1026.426 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1026.426 ; gain = 13.691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1026.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 228 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1026.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LDC => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 1026.426 ; gain = 13.691
INFO: [Common 17-1381] The checkpoint 'C:/Users/Victorious/Desktop/m3/M21414_CW1_T03_M3/M21414_CW1_T03_M3.runs/synth_1/T03_M3_Top_Level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file T03_M3_Top_Level_utilization_synth.rpt -pb T03_M3_Top_Level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 21 14:03:02 2021...
