
---------------------------------- Formula Set ----------------------------------

PRE	F0= [PIDReg]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={31,rT,rA,0,1233}
	F3= ICache[addr]={31,rT,rA,0,1233}
	F4= GPRegs[rA]=a
	F5= XER[SO]=so

IF	F6= PIDReg.Out=>IMMU.PID
	F7= PC.Out=>IMMU.IEA
	F8= IMMU.Addr=>IAddrReg.In
	F9= IMMU.Hit=>IMMUHitReg.In
	F10= PC.Out=>ICache.IEA
	F11= ICache.Out=>ICacheReg.In
	F12= ICache.Hit=>ICacheHitReg.In
	F13= IMMUHitReg.Out=>CU.IMemHit
	F14= ICacheHitReg.Out=>CU.ICacheHit
	F15= IAddrReg.Out=>IMem.RAddr
	F16= IMem.Out=>IRMux.MemData
	F17= ICacheReg.Out=>IRMux.CacheData
	F18= IMMUHitReg.Out=>IRMux.MemSel
	F19= ICacheHitReg.Out=>IRMux.CacheSel
	F20= IRMux.Out=>IR.In
	F21= IMem.MEM8WordOut=>ICache.WData
	F22= PC.Out=>ICache.IEA
	F23= IR.Out0_5=>CU.Op
	F24= IR.Out11_15=>GPRegs.RReg1
	F25= IR.Out21_31=>CU.IRFunc
	F26= GPRegs.Rdata1=>A.In
	F27= A.Out=>ALU.A
	F28= B.Out=>ALU.B
	F29= CU.Func=>ALU.Func
	F30= ALU.Out=>ALUOut.In
	F31= ALU.CMP=>DataCmb.A
	F32= ORGate.Out=>DataCmb.B
	F33= ALU.OV=>OVReg.In
	F34= XER.SOOut=>ORGate.A
	F35= ALU.OV=>ORGate.B
	F36= ORGate.Out=>DR1bit.In
	F37= DataCmb.Out=>DR4bit.In
	F38= IR.Out6_10=>GPRegs.WReg
	F39= ALUOut.Out=>GPRegs.WData
	F40= DR4bit.Out=>CRRegs.CR0In
	F41= DR1bit.Out=>XER.SOIn
	F42= OVReg.Out=>XER.OVIn
	F43= CtrlPIDReg=0
	F44= CtrlIMMU=0
	F45= CtrlPC=0
	F46= CtrlPCInc=0
	F47= CtrlIAddrReg=1
	F48= CtrlIMMUHitReg=1
	F49= CtrlICache=0
	F50= CtrlICacheReg=1
	F51= CtrlICacheHitReg=1
	F52= CtrlIMem=0
	F53= CtrlIRMux=0
	F54= CtrlIR=0
	F55= CtrlGPRegs=0
	F56= CtrlA=0
	F57= CtrlB=0
	F58= CtrlALUOut=0
	F59= CtrlOVReg=0
	F60= CtrlXERSO=0
	F61= CtrlXEROV=0
	F62= CtrlXERCA=0
	F63= CtrlDR1bit=0
	F64= CtrlDR4bit=0
	F65= CtrlCRRegs=0
	F66= CtrlCRRegsCR0=0
	F67= CtrlCRRegsW4bitRegs=0
	F68= CtrlCRRegsW1bitRegs=0

IMMU	F69= PIDReg.Out=>IMMU.PID
	F70= PC.Out=>IMMU.IEA
	F71= IMMU.Addr=>IAddrReg.In
	F72= IMMU.Hit=>IMMUHitReg.In
	F73= PC.Out=>ICache.IEA
	F74= ICache.Out=>ICacheReg.In
	F75= ICache.Hit=>ICacheHitReg.In
	F76= IMMUHitReg.Out=>CU.IMemHit
	F77= ICacheHitReg.Out=>CU.ICacheHit
	F78= IAddrReg.Out=>IMem.RAddr
	F79= IMem.Out=>IRMux.MemData
	F80= ICacheReg.Out=>IRMux.CacheData
	F81= IMMUHitReg.Out=>IRMux.MemSel
	F82= ICacheHitReg.Out=>IRMux.CacheSel
	F83= IRMux.Out=>IR.In
	F84= IMem.MEM8WordOut=>ICache.WData
	F85= PC.Out=>ICache.IEA
	F86= IR.Out0_5=>CU.Op
	F87= IR.Out11_15=>GPRegs.RReg1
	F88= IR.Out21_31=>CU.IRFunc
	F89= GPRegs.Rdata1=>A.In
	F90= A.Out=>ALU.A
	F91= B.Out=>ALU.B
	F92= CU.Func=>ALU.Func
	F93= ALU.Out=>ALUOut.In
	F94= ALU.CMP=>DataCmb.A
	F95= ORGate.Out=>DataCmb.B
	F96= ALU.OV=>OVReg.In
	F97= XER.SOOut=>ORGate.A
	F98= ALU.OV=>ORGate.B
	F99= ORGate.Out=>DR1bit.In
	F100= DataCmb.Out=>DR4bit.In
	F101= IR.Out6_10=>GPRegs.WReg
	F102= ALUOut.Out=>GPRegs.WData
	F103= DR4bit.Out=>CRRegs.CR0In
	F104= DR1bit.Out=>XER.SOIn
	F105= OVReg.Out=>XER.OVIn
	F106= CtrlPIDReg=0
	F107= CtrlIMMU=0
	F108= CtrlPC=0
	F109= CtrlPCInc=1
	F110= CtrlIAddrReg=0
	F111= CtrlIMMUHitReg=0
	F112= CtrlICache=0
	F113= CtrlICacheReg=0
	F114= CtrlICacheHitReg=0
	F115= CtrlIMem=0
	F116= CtrlIRMux=0
	F117= CtrlIR=1
	F118= CtrlGPRegs=0
	F119= CtrlA=0
	F120= CtrlB=0
	F121= CtrlALUOut=0
	F122= CtrlOVReg=0
	F123= CtrlXERSO=0
	F124= CtrlXEROV=0
	F125= CtrlXERCA=0
	F126= CtrlDR1bit=0
	F127= CtrlDR4bit=0
	F128= CtrlCRRegs=0
	F129= CtrlCRRegsCR0=0
	F130= CtrlCRRegsW4bitRegs=0
	F131= CtrlCRRegsW1bitRegs=0

ID	F132= PIDReg.Out=>IMMU.PID
	F133= PC.Out=>IMMU.IEA
	F134= IMMU.Addr=>IAddrReg.In
	F135= IMMU.Hit=>IMMUHitReg.In
	F136= PC.Out=>ICache.IEA
	F137= ICache.Out=>ICacheReg.In
	F138= ICache.Hit=>ICacheHitReg.In
	F139= IMMUHitReg.Out=>CU.IMemHit
	F140= ICacheHitReg.Out=>CU.ICacheHit
	F141= IAddrReg.Out=>IMem.RAddr
	F142= IMem.Out=>IRMux.MemData
	F143= ICacheReg.Out=>IRMux.CacheData
	F144= IMMUHitReg.Out=>IRMux.MemSel
	F145= ICacheHitReg.Out=>IRMux.CacheSel
	F146= IRMux.Out=>IR.In
	F147= IMem.MEM8WordOut=>ICache.WData
	F148= PC.Out=>ICache.IEA
	F149= IR.Out0_5=>CU.Op
	F150= IR.Out11_15=>GPRegs.RReg1
	F151= IR.Out21_31=>CU.IRFunc
	F152= GPRegs.Rdata1=>A.In
	F153= B.In=32'b0
	F154= A.Out=>ALU.A
	F155= B.Out=>ALU.B
	F156= CU.Func=>ALU.Func
	F157= ALU.Out=>ALUOut.In
	F158= ALU.CMP=>DataCmb.A
	F159= ORGate.Out=>DataCmb.B
	F160= ALU.OV=>OVReg.In
	F161= XER.SOOut=>ORGate.A
	F162= ALU.OV=>ORGate.B
	F163= ORGate.Out=>DR1bit.In
	F164= DataCmb.Out=>DR4bit.In
	F165= IR.Out6_10=>GPRegs.WReg
	F166= ALUOut.Out=>GPRegs.WData
	F167= DR4bit.Out=>CRRegs.CR0In
	F168= DR1bit.Out=>XER.SOIn
	F169= OVReg.Out=>XER.OVIn
	F170= CtrlPIDReg=0
	F171= CtrlIMMU=0
	F172= CtrlPC=0
	F173= CtrlPCInc=0
	F174= CtrlIAddrReg=0
	F175= CtrlIMMUHitReg=0
	F176= CtrlICache=0
	F177= CtrlICacheReg=0
	F178= CtrlICacheHitReg=0
	F179= CtrlIMem=0
	F180= CtrlIRMux=0
	F181= CtrlIR=0
	F182= CtrlGPRegs=0
	F183= CtrlA=1
	F184= CtrlB=1
	F185= CtrlALUOut=0
	F186= CtrlOVReg=0
	F187= CtrlXERSO=0
	F188= CtrlXEROV=0
	F189= CtrlXERCA=0
	F190= CtrlDR1bit=0
	F191= CtrlDR4bit=0
	F192= CtrlCRRegs=0
	F193= CtrlCRRegsCR0=0
	F194= CtrlCRRegsW4bitRegs=0
	F195= CtrlCRRegsW1bitRegs=0

EX	F196= PIDReg.Out=>IMMU.PID
	F197= PC.Out=>IMMU.IEA
	F198= IMMU.Addr=>IAddrReg.In
	F199= IMMU.Hit=>IMMUHitReg.In
	F200= PC.Out=>ICache.IEA
	F201= ICache.Out=>ICacheReg.In
	F202= ICache.Hit=>ICacheHitReg.In
	F203= IMMUHitReg.Out=>CU.IMemHit
	F204= ICacheHitReg.Out=>CU.ICacheHit
	F205= IAddrReg.Out=>IMem.RAddr
	F206= IMem.Out=>IRMux.MemData
	F207= ICacheReg.Out=>IRMux.CacheData
	F208= IMMUHitReg.Out=>IRMux.MemSel
	F209= ICacheHitReg.Out=>IRMux.CacheSel
	F210= IRMux.Out=>IR.In
	F211= IMem.MEM8WordOut=>ICache.WData
	F212= PC.Out=>ICache.IEA
	F213= IR.Out0_5=>CU.Op
	F214= IR.Out11_15=>GPRegs.RReg1
	F215= IR.Out21_31=>CU.IRFunc
	F216= GPRegs.Rdata1=>A.In
	F217= A.Out=>ALU.A
	F218= B.Out=>ALU.B
	F219= CU.Func=>ALU.Func
	F220= ALU.Out=>ALUOut.In
	F221= ALU.CMP=>DataCmb.A
	F222= ORGate.Out=>DataCmb.B
	F223= ALU.OV=>OVReg.In
	F224= XER.SOOut=>ORGate.A
	F225= ALU.OV=>ORGate.B
	F226= ORGate.Out=>DR1bit.In
	F227= DataCmb.Out=>DR4bit.In
	F228= IR.Out6_10=>GPRegs.WReg
	F229= ALUOut.Out=>GPRegs.WData
	F230= DR4bit.Out=>CRRegs.CR0In
	F231= DR1bit.Out=>XER.SOIn
	F232= OVReg.Out=>XER.OVIn
	F233= CtrlPIDReg=0
	F234= CtrlIMMU=0
	F235= CtrlPC=0
	F236= CtrlPCInc=0
	F237= CtrlIAddrReg=0
	F238= CtrlIMMUHitReg=0
	F239= CtrlICache=0
	F240= CtrlICacheReg=0
	F241= CtrlICacheHitReg=0
	F242= CtrlIMem=0
	F243= CtrlIRMux=0
	F244= CtrlIR=0
	F245= CtrlGPRegs=0
	F246= CtrlA=0
	F247= CtrlB=0
	F248= CtrlALUOut=1
	F249= CtrlOVReg=1
	F250= CtrlXERSO=0
	F251= CtrlXEROV=0
	F252= CtrlXERCA=0
	F253= CtrlDR1bit=1
	F254= CtrlDR4bit=1
	F255= CtrlCRRegs=0
	F256= CtrlCRRegsCR0=0
	F257= CtrlCRRegsW4bitRegs=0
	F258= CtrlCRRegsW1bitRegs=0

MEM	F259= PIDReg.Out=>IMMU.PID
	F260= PC.Out=>IMMU.IEA
	F261= IMMU.Addr=>IAddrReg.In
	F262= IMMU.Hit=>IMMUHitReg.In
	F263= PC.Out=>ICache.IEA
	F264= ICache.Out=>ICacheReg.In
	F265= ICache.Hit=>ICacheHitReg.In
	F266= IMMUHitReg.Out=>CU.IMemHit
	F267= ICacheHitReg.Out=>CU.ICacheHit
	F268= IAddrReg.Out=>IMem.RAddr
	F269= IMem.Out=>IRMux.MemData
	F270= ICacheReg.Out=>IRMux.CacheData
	F271= IMMUHitReg.Out=>IRMux.MemSel
	F272= ICacheHitReg.Out=>IRMux.CacheSel
	F273= IRMux.Out=>IR.In
	F274= IMem.MEM8WordOut=>ICache.WData
	F275= PC.Out=>ICache.IEA
	F276= IR.Out0_5=>CU.Op
	F277= IR.Out11_15=>GPRegs.RReg1
	F278= IR.Out21_31=>CU.IRFunc
	F279= GPRegs.Rdata1=>A.In
	F280= A.Out=>ALU.A
	F281= B.Out=>ALU.B
	F282= CU.Func=>ALU.Func
	F283= ALU.Out=>ALUOut.In
	F284= ALU.CMP=>DataCmb.A
	F285= ORGate.Out=>DataCmb.B
	F286= ALU.OV=>OVReg.In
	F287= XER.SOOut=>ORGate.A
	F288= ALU.OV=>ORGate.B
	F289= ORGate.Out=>DR1bit.In
	F290= DataCmb.Out=>DR4bit.In
	F291= IR.Out6_10=>GPRegs.WReg
	F292= ALUOut.Out=>GPRegs.WData
	F293= DR4bit.Out=>CRRegs.CR0In
	F294= DR1bit.Out=>XER.SOIn
	F295= OVReg.Out=>XER.OVIn
	F296= CtrlPIDReg=0
	F297= CtrlIMMU=0
	F298= CtrlPC=0
	F299= CtrlPCInc=0
	F300= CtrlIAddrReg=0
	F301= CtrlIMMUHitReg=0
	F302= CtrlICache=0
	F303= CtrlICacheReg=0
	F304= CtrlICacheHitReg=0
	F305= CtrlIMem=0
	F306= CtrlIRMux=0
	F307= CtrlIR=0
	F308= CtrlGPRegs=0
	F309= CtrlA=0
	F310= CtrlB=0
	F311= CtrlALUOut=0
	F312= CtrlOVReg=0
	F313= CtrlXERSO=0
	F314= CtrlXEROV=0
	F315= CtrlXERCA=0
	F316= CtrlDR1bit=0
	F317= CtrlDR4bit=0
	F318= CtrlCRRegs=0
	F319= CtrlCRRegsCR0=0
	F320= CtrlCRRegsW4bitRegs=0
	F321= CtrlCRRegsW1bitRegs=0

DMMU1	F322= PIDReg.Out=>IMMU.PID
	F323= PC.Out=>IMMU.IEA
	F324= IMMU.Addr=>IAddrReg.In
	F325= IMMU.Hit=>IMMUHitReg.In
	F326= PC.Out=>ICache.IEA
	F327= ICache.Out=>ICacheReg.In
	F328= ICache.Hit=>ICacheHitReg.In
	F329= IMMUHitReg.Out=>CU.IMemHit
	F330= ICacheHitReg.Out=>CU.ICacheHit
	F331= IAddrReg.Out=>IMem.RAddr
	F332= IMem.Out=>IRMux.MemData
	F333= ICacheReg.Out=>IRMux.CacheData
	F334= IMMUHitReg.Out=>IRMux.MemSel
	F335= ICacheHitReg.Out=>IRMux.CacheSel
	F336= IRMux.Out=>IR.In
	F337= IMem.MEM8WordOut=>ICache.WData
	F338= PC.Out=>ICache.IEA
	F339= IR.Out0_5=>CU.Op
	F340= IR.Out11_15=>GPRegs.RReg1
	F341= IR.Out21_31=>CU.IRFunc
	F342= GPRegs.Rdata1=>A.In
	F343= A.Out=>ALU.A
	F344= B.Out=>ALU.B
	F345= CU.Func=>ALU.Func
	F346= ALU.Out=>ALUOut.In
	F347= ALU.CMP=>DataCmb.A
	F348= ORGate.Out=>DataCmb.B
	F349= ALU.OV=>OVReg.In
	F350= XER.SOOut=>ORGate.A
	F351= ALU.OV=>ORGate.B
	F352= ORGate.Out=>DR1bit.In
	F353= DataCmb.Out=>DR4bit.In
	F354= IR.Out6_10=>GPRegs.WReg
	F355= ALUOut.Out=>GPRegs.WData
	F356= DR4bit.Out=>CRRegs.CR0In
	F357= DR1bit.Out=>XER.SOIn
	F358= OVReg.Out=>XER.OVIn
	F359= CtrlPIDReg=0
	F360= CtrlIMMU=0
	F361= CtrlPC=0
	F362= CtrlPCInc=0
	F363= CtrlIAddrReg=0
	F364= CtrlIMMUHitReg=0
	F365= CtrlICache=0
	F366= CtrlICacheReg=0
	F367= CtrlICacheHitReg=0
	F368= CtrlIMem=0
	F369= CtrlIRMux=0
	F370= CtrlIR=0
	F371= CtrlGPRegs=0
	F372= CtrlA=0
	F373= CtrlB=0
	F374= CtrlALUOut=0
	F375= CtrlOVReg=0
	F376= CtrlXERSO=0
	F377= CtrlXEROV=0
	F378= CtrlXERCA=0
	F379= CtrlDR1bit=0
	F380= CtrlDR4bit=0
	F381= CtrlCRRegs=0
	F382= CtrlCRRegsCR0=0
	F383= CtrlCRRegsW4bitRegs=0
	F384= CtrlCRRegsW1bitRegs=0

DMMU2	F385= PIDReg.Out=>IMMU.PID
	F386= PC.Out=>IMMU.IEA
	F387= IMMU.Addr=>IAddrReg.In
	F388= IMMU.Hit=>IMMUHitReg.In
	F389= PC.Out=>ICache.IEA
	F390= ICache.Out=>ICacheReg.In
	F391= ICache.Hit=>ICacheHitReg.In
	F392= IMMUHitReg.Out=>CU.IMemHit
	F393= ICacheHitReg.Out=>CU.ICacheHit
	F394= IAddrReg.Out=>IMem.RAddr
	F395= IMem.Out=>IRMux.MemData
	F396= ICacheReg.Out=>IRMux.CacheData
	F397= IMMUHitReg.Out=>IRMux.MemSel
	F398= ICacheHitReg.Out=>IRMux.CacheSel
	F399= IRMux.Out=>IR.In
	F400= IMem.MEM8WordOut=>ICache.WData
	F401= PC.Out=>ICache.IEA
	F402= IR.Out0_5=>CU.Op
	F403= IR.Out11_15=>GPRegs.RReg1
	F404= IR.Out21_31=>CU.IRFunc
	F405= GPRegs.Rdata1=>A.In
	F406= A.Out=>ALU.A
	F407= B.Out=>ALU.B
	F408= CU.Func=>ALU.Func
	F409= ALU.Out=>ALUOut.In
	F410= ALU.CMP=>DataCmb.A
	F411= ORGate.Out=>DataCmb.B
	F412= ALU.OV=>OVReg.In
	F413= XER.SOOut=>ORGate.A
	F414= ALU.OV=>ORGate.B
	F415= ORGate.Out=>DR1bit.In
	F416= DataCmb.Out=>DR4bit.In
	F417= IR.Out6_10=>GPRegs.WReg
	F418= ALUOut.Out=>GPRegs.WData
	F419= DR4bit.Out=>CRRegs.CR0In
	F420= DR1bit.Out=>XER.SOIn
	F421= OVReg.Out=>XER.OVIn
	F422= CtrlPIDReg=0
	F423= CtrlIMMU=0
	F424= CtrlPC=0
	F425= CtrlPCInc=0
	F426= CtrlIAddrReg=0
	F427= CtrlIMMUHitReg=0
	F428= CtrlICache=0
	F429= CtrlICacheReg=0
	F430= CtrlICacheHitReg=0
	F431= CtrlIMem=0
	F432= CtrlIRMux=0
	F433= CtrlIR=0
	F434= CtrlGPRegs=0
	F435= CtrlA=0
	F436= CtrlB=0
	F437= CtrlALUOut=0
	F438= CtrlOVReg=0
	F439= CtrlXERSO=0
	F440= CtrlXEROV=0
	F441= CtrlXERCA=0
	F442= CtrlDR1bit=0
	F443= CtrlDR4bit=0
	F444= CtrlCRRegs=0
	F445= CtrlCRRegsCR0=0
	F446= CtrlCRRegsW4bitRegs=0
	F447= CtrlCRRegsW1bitRegs=0

WB	F448= PIDReg.Out=>IMMU.PID
	F449= PC.Out=>IMMU.IEA
	F450= IMMU.Addr=>IAddrReg.In
	F451= IMMU.Hit=>IMMUHitReg.In
	F452= PC.Out=>ICache.IEA
	F453= ICache.Out=>ICacheReg.In
	F454= ICache.Hit=>ICacheHitReg.In
	F455= IMMUHitReg.Out=>CU.IMemHit
	F456= ICacheHitReg.Out=>CU.ICacheHit
	F457= IAddrReg.Out=>IMem.RAddr
	F458= IMem.Out=>IRMux.MemData
	F459= ICacheReg.Out=>IRMux.CacheData
	F460= IMMUHitReg.Out=>IRMux.MemSel
	F461= ICacheHitReg.Out=>IRMux.CacheSel
	F462= IRMux.Out=>IR.In
	F463= IMem.MEM8WordOut=>ICache.WData
	F464= PC.Out=>ICache.IEA
	F465= IR.Out0_5=>CU.Op
	F466= IR.Out11_15=>GPRegs.RReg1
	F467= IR.Out21_31=>CU.IRFunc
	F468= GPRegs.Rdata1=>A.In
	F469= A.Out=>ALU.A
	F470= B.Out=>ALU.B
	F471= CU.Func=>ALU.Func
	F472= ALU.Out=>ALUOut.In
	F473= ALU.CMP=>DataCmb.A
	F474= ORGate.Out=>DataCmb.B
	F475= ALU.OV=>OVReg.In
	F476= XER.SOOut=>ORGate.A
	F477= ALU.OV=>ORGate.B
	F478= ORGate.Out=>DR1bit.In
	F479= DataCmb.Out=>DR4bit.In
	F480= IR.Out6_10=>GPRegs.WReg
	F481= ALUOut.Out=>GPRegs.WData
	F482= DR4bit.Out=>CRRegs.CR0In
	F483= DR1bit.Out=>XER.SOIn
	F484= OVReg.Out=>XER.OVIn
	F485= CtrlPIDReg=0
	F486= CtrlIMMU=0
	F487= CtrlPC=0
	F488= CtrlPCInc=0
	F489= CtrlIAddrReg=0
	F490= CtrlIMMUHitReg=0
	F491= CtrlICache=0
	F492= CtrlICacheReg=0
	F493= CtrlICacheHitReg=0
	F494= CtrlIMem=0
	F495= CtrlIRMux=0
	F496= CtrlIR=0
	F497= CtrlGPRegs=1
	F498= CtrlA=0
	F499= CtrlB=0
	F500= CtrlALUOut=0
	F501= CtrlOVReg=0
	F502= CtrlXERSO=1
	F503= CtrlXEROV=1
	F504= CtrlXERCA=0
	F505= CtrlDR1bit=0
	F506= CtrlDR4bit=0
	F507= CtrlCRRegs=0
	F508= CtrlCRRegsCR0=1
	F509= CtrlCRRegsW4bitRegs=0
	F510= CtrlCRRegsW1bitRegs=0

POST	F511= PC[Out]=addr+4
	F512= GPRegs[rT]=(-a)
	F513= CRRegs[CR0]={Compare0((-a)),so|OverFlow((-a))}
	F514= XER[SO]=so|OverFlow((-a))
	F515= XER[OV]=OverFlow((-a))

