vendor_name = ModelSim
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/gates.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tl_cntr_struct.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/ns_logic.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/_dff_r_async.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/o_logic.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/_register2_r_async.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tb_tl_cntr_struct.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tb_ns_logic.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tb_register2_r_async.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/tb_o_logic.v
source_file = 1, C:/Users/kk200/verilog/Assignment6. TrafficLightControl/db/tl_cntr_struct.cbx.xml
design_name = o_logic
instance = comp, \La[0]~output , La[0]~output, o_logic, 1
instance = comp, \La[1]~output , La[1]~output, o_logic, 1
instance = comp, \Lb[0]~output , Lb[0]~output, o_logic, 1
instance = comp, \Lb[1]~output , Lb[1]~output, o_logic, 1
instance = comp, \Q[1]~input , Q[1]~input, o_logic, 1
instance = comp, \Q[0]~input , Q[0]~input, o_logic, 1
instance = comp, \U1_and2|y , U1_and2|y, o_logic, 1
instance = comp, \U3_and2|y , U3_and2|y, o_logic, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, o_logic, 1
