/** ==================================================================
 *  @file   mshsi2cocp_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   MSHSI2COCP
 *
 *  @Filename:    mshsi2cocp_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __MSHSI2COCP_CRED_H
#define __MSHSI2COCP_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance MSHSI2COCP3 of component MSHSI2COCP mapped in MONICA at address 0x48060000
     * Instance MSHSI2COCP1 of component MSHSI2COCP mapped in MONICA at address 0x48070000
     * Instance MSHSI2COCP2 of component MSHSI2COCP mapped in MONICA at address 0x48072000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_16

    /* 
     *  List of Register arrays for component MSHSI2COCP
     *
     */

    /* 
     *  List of bundle arrays for component MSHSI2COCP
     *
     */

    /* 
     *  List of bundles for component MSHSI2COCP
     *
     */

    /* 
     * List of registers for component MSHSI2COCP
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_REVNB_LO
 *
 * @BRIEF        Revision Number register (Low) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_REVNB_LO                           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_REVNB_HI
 *
 * @BRIEF        Revision Number register (High) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_REVNB_HI                           0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC
 *
 * @BRIEF        System Configuration register 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC                               0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_EOI
 *
 * @BRIEF        End Of Interrupt number specification 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_EOI                                0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW
 *
 * @BRIEF        Per-event raw interrupt status vector 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW                      0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS
 *
 * @BRIEF        Per-event enabled interrupt status vector 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS                          0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET
 *
 * @BRIEF        Per-event interrupt enable bit vector. 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET                      0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR
 *
 * @BRIEF        Per-event interrupt clear bit vector. 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR                      0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE
 *
 * @BRIEF        I2C wakeup enable vector (legacy). 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE                                 0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXENABLE_SET
 *
 * @BRIEF        Per-event DMA RX enable set. 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXENABLE_SET                    0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXENABLE_SET
 *
 * @BRIEF        Per-event DMA TX enable set. 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXENABLE_SET                    0x3Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXENABLE_CLR
 *
 * @BRIEF        Per-event DMA RX enable clear. 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXENABLE_CLR                    0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXENABLE_CLR
 *
 * @BRIEF        Per-event DMA TX enable clear. 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXENABLE_CLR                    0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN
 *
 * @BRIEF        Per-event DMA RX wakeup enable. 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN                       0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN
 *
 * @BRIEF        Per-event DMA TX wakeup enable. 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN                       0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE
 *
 * @BRIEF        I2C interrupt enable vector (legacy). 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE                                 0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT
 *
 * @BRIEF        I2C interrupt status vector (legacy). 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT                               0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSS
 *
 * @BRIEF        System Status register 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSS                               0x90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUF
 *
 * @BRIEF        Buffer Configuration register 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUF                                0x94ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CNT
 *
 * @BRIEF        Data counter register 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CNT                                0x98ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DATA
 *
 * @BRIEF        Data access register 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DATA                               0x9Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON
 *
 * @BRIEF        I2C configuration register. 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON                                0xA4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_OA
 *
 * @BRIEF        Own address register 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_OA                                 0xA8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SA
 *
 * @BRIEF        Slave address register 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SA                                 0xACul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_PSC
 *
 * @BRIEF        I2C Clock Prescaler Register 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_PSC                                0xB0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SCLL
 *
 * @BRIEF        I2C SCL Low Time Register. 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SCLL                               0xB4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SCLH
 *
 * @BRIEF        I2C SCL High Time Register. 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SCLH                               0xB8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST
 *
 * @BRIEF        I2C System Test Register. 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST                            0xBCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUFSTAT
 *
 * @BRIEF        I2C Buffer Status Register. 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUFSTAT                            0xC0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_OA1
 *
 * @BRIEF        I2C Own Address 1 Register 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_OA1                                0xC4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_OA2
 *
 * @BRIEF        I2C Own Address 2 
 *                Register 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_OA2                                0xC8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_OA3
 *
 * @BRIEF        I2C Own Address 3 Register 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_OA3                                0xCCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_ACTOA
 *
 * @BRIEF        I2C Active Own Address Register. 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_ACTOA                              0xD0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SBLOCK
 *
 * @BRIEF        I2C Clock Blocking Enable Register. 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SBLOCK                             0xD4ul

    /* 
     * List of register bitfields for component MSHSI2COCP
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_REVNB_LO__RTL   
 *
 * @BRIEF        RTL version 
 *               This field changes on bug fix, and resets to - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_REVNB_LO__RTL                 BITFIELD(15, 11)
#define MSHSI2COCP__I2C_REVNB_LO__RTL__POS            11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_REVNB_LO__MAJOR   
 *
 * @BRIEF        Major Revision 
 *               This field changes when there is a major feature change. 
 *               This field does not change due to bug fix, or minor feature 
 *               change. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_REVNB_LO__MAJOR               BITFIELD(10, 8)
#define MSHSI2COCP__I2C_REVNB_LO__MAJOR__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_REVNB_LO__CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device.  
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers.   
 *               0 if non-custom. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_REVNB_LO__CUSTOM              BITFIELD(7, 6)
#define MSHSI2COCP__I2C_REVNB_LO__CUSTOM__POS         6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_REVNB_LO__MINOR   
 *
 * @BRIEF        Minor Revision 
 *               This field changes when features are scaled up or down. 
 *               This field does not change due to bug fix, or major feature 
 *               change. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_REVNB_LO__MINOR               BITFIELD(5, 0)
#define MSHSI2COCP__I2C_REVNB_LO__MINOR__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_REVNB_HI__SCHEME   
 *
 * @BRIEF        Used to distinguish between old Scheme and current.  
 *               Spare bit to encode future schemes. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_REVNB_HI__SCHEME              BITFIELD(15, 14)
#define MSHSI2COCP__I2C_REVNB_HI__SCHEME__POS         14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_REVNB_HI__FUNC   
 *
 * @BRIEF        Function: Indicates a software compatible module family - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_REVNB_HI__FUNC                BITFIELD(11, 0)
#define MSHSI2COCP__I2C_REVNB_HI__FUNC__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__CLKACTIVITY   
 *
 * @BRIEF        Clock Activity selection bits - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__CLKACTIVITY             BITFIELD(9, 8)
#define MSHSI2COCP__I2C_SYSC__CLKACTIVITY__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__IDLEMODE   
 *
 * @BRIEF        Idle Mode selection bits - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__IDLEMODE                BITFIELD(4, 3)
#define MSHSI2COCP__I2C_SYSC__IDLEMODE__POS           3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__ENAWAKEUP   
 *
 * @BRIEF        Enable Wakeup control bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__ENAWAKEUP               BITFIELD(2, 2)
#define MSHSI2COCP__I2C_SYSC__ENAWAKEUP__POS          2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__SRST   
 *
 * @BRIEF        SoftReset bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__SRST                    BITFIELD(1, 1)
#define MSHSI2COCP__I2C_SYSC__SRST__POS               1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__AUTOIDLE   
 *
 * @BRIEF        Autoidle bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__AUTOIDLE                BITFIELD(0, 0)
#define MSHSI2COCP__I2C_SYSC__AUTOIDLE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_EOI__LINE_NUMBER   
 *
 * @BRIEF        Software End Of Interrupt (EOI) control. Write number of 
 *               interrupt output. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_EOI__LINE_NUMBER              BITFIELD(0, 0)
#define MSHSI2COCP__I2C_EOI__LINE_NUMBER__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__XDR   
 *
 * @BRIEF        Transmit draining IRQ status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__XDR            BITFIELD(14, 14)
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__XDR__POS       14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__RDR   
 *
 * @BRIEF        Receive draining IRQ status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__RDR            BITFIELD(13, 13)
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__RDR__POS       13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__BB   
 *
 * @BRIEF        Bus busy status.Writing into this bit has no effect. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__BB             BITFIELD(12, 12)
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__BB__POS        12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__ROVR   
 *
 * @BRIEF        Receive overrun status.Writing into this bit has no effect. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__ROVR           BITFIELD(11, 11)
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__ROVR__POS      11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__XUDF   
 *
 * @BRIEF        Transmit underflow status.Writing into this bit has no 
 *               effect. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__XUDF           BITFIELD(10, 10)
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__XUDF__POS      10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__AAS   
 *
 * @BRIEF        Address recognized as slave IRQ status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__AAS            BITFIELD(9, 9)
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__AAS__POS       9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__BF   
 *
 * @BRIEF        Bus Free IRQ status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__BF             BITFIELD(8, 8)
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__BF__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__AERR   
 *
 * @BRIEF        Access Error IRQ status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__AERR           BITFIELD(7, 7)
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__AERR__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__STC   
 *
 * @BRIEF        Start Condition IRQ status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__STC            BITFIELD(6, 6)
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__STC__POS       6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__GC   
 *
 * @BRIEF        General call IRQ status. Set to '1' by core when General 
 *               call address detected and interrupt signaled to MPUSS. Write 
 *               '1' to clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__GC             BITFIELD(5, 5)
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__GC__POS        5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__XRDY   
 *
 * @BRIEF        Transmit data ready IRQ status. Set to '1' by core when 
 *               transmitter and when new data is requested. When set to '1' 
 *               by core, an interrupt is signaled to MPUSS. Write '1' to 
 *               clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__XRDY           BITFIELD(4, 4)
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__XRDY__POS      4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__RRDY   
 *
 * @BRIEF        Receive data ready IRQ status. Set to '1' by core when 
 *               receiver mode, a new data is able to be read. When set to 
 *               '1' by core, an interrupt is signaled to MPUSS. Write '1' to 
 *               clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__RRDY           BITFIELD(3, 3)
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__RRDY__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__ARDY   
 *
 * @BRIEF        Register access ready IRQ status. When set to '1' it 
 *               indicates that previous access has been performed and 
 *               registers are ready to be accessed again. An interrupt is 
 *               signaled to MPUSS. Write '1' to clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__ARDY           BITFIELD(2, 2)
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__ARDY__POS      2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__NACK   
 *
 * @BRIEF        No acknowledgement IRQ status. Bit is set when No 
 *               Acknowledge has been received, an interrupt is signaled to 
 *               MPUSS. Write '1' to clear this bit. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__NACK           BITFIELD(1, 1)
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__NACK__POS      1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__AL   
 *
 * @BRIEF        Arbitration lost IRQ status. This bit is automatically set 
 *               by the hardware when it loses the Arbitration in master 
 *               transmit mode, an interrupt is signaled to MPUSS. During 
 *               reads, it always returns 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__AL             BITFIELD(0, 0)
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__AL__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__XDR   
 *
 * @BRIEF        Transmit draining IRQ enabled status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__XDR                BITFIELD(14, 14)
#define MSHSI2COCP__I2C_IRQSTATUS__XDR__POS           14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__RDR   
 *
 * @BRIEF        Receive draining IRQ enabled status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__RDR                BITFIELD(13, 13)
#define MSHSI2COCP__I2C_IRQSTATUS__RDR__POS           13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__BB   
 *
 * @BRIEF        Bus busy enabled status.Writing into this bit has no effect. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__BB                 BITFIELD(12, 12)
#define MSHSI2COCP__I2C_IRQSTATUS__BB__POS            12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__ROVR   
 *
 * @BRIEF        Receive overrun enabled status.Writing into this bit has no 
 *               effect. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__ROVR               BITFIELD(11, 11)
#define MSHSI2COCP__I2C_IRQSTATUS__ROVR__POS          11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__XUDF   
 *
 * @BRIEF        Transmit underflow enabled status.Writing into this bit has 
 *               no effect. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__XUDF               BITFIELD(10, 10)
#define MSHSI2COCP__I2C_IRQSTATUS__XUDF__POS          10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__AAS   
 *
 * @BRIEF        Address recognized as slave IRQ enabled status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__AAS                BITFIELD(9, 9)
#define MSHSI2COCP__I2C_IRQSTATUS__AAS__POS           9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__BF   
 *
 * @BRIEF        Bus Free IRQ enabled status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__BF                 BITFIELD(8, 8)
#define MSHSI2COCP__I2C_IRQSTATUS__BF__POS            8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__AERR   
 *
 * @BRIEF        Access Error IRQ enabled status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__AERR               BITFIELD(7, 7)
#define MSHSI2COCP__I2C_IRQSTATUS__AERR__POS          7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__STC   
 *
 * @BRIEF        Start Condition IRQ enabled status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__STC                BITFIELD(6, 6)
#define MSHSI2COCP__I2C_IRQSTATUS__STC__POS           6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__GC   
 *
 * @BRIEF        General call IRQ enabled status. Set to '1' by core when 
 *               General call address detected and interrupt signaled to 
 *               MPUSS. Write '1' to clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__GC                 BITFIELD(5, 5)
#define MSHSI2COCP__I2C_IRQSTATUS__GC__POS            5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__XRDY   
 *
 * @BRIEF        Transmit data ready IRQ enabled status. Set to '1' by core 
 *               when transmitter and when new data is requested. When set to 
 *               '1' by core, an interrupt is signaled to MPUSS. Write '1' to 
 *               clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__XRDY               BITFIELD(4, 4)
#define MSHSI2COCP__I2C_IRQSTATUS__XRDY__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__RRDY   
 *
 * @BRIEF        Receive data ready IRQ enabled status. Set to '1' by core 
 *               when receiver mode, a new data is able to be read. When set 
 *               to '1' by core, an interrupt is signaled to MPUSS. Write '1' 
 *               to clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__RRDY               BITFIELD(3, 3)
#define MSHSI2COCP__I2C_IRQSTATUS__RRDY__POS          3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__ARDY   
 *
 * @BRIEF        Register access ready IRQ enabled status. When set to '1' it 
 *               indicates that previous access has been performed and 
 *               registers are ready to be accessed again. An interrupt is 
 *               signaled to MPUSS. Write '1' to clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__ARDY               BITFIELD(2, 2)
#define MSHSI2COCP__I2C_IRQSTATUS__ARDY__POS          2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__NACK   
 *
 * @BRIEF        No acknowledgement IRQ enabled status. Bit is set when No 
 *               Acknowledge has been received, an interrupt is signaled to 
 *               MPUSS. Write '1' to clear this bit. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__NACK               BITFIELD(1, 1)
#define MSHSI2COCP__I2C_IRQSTATUS__NACK__POS          1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__AL   
 *
 * @BRIEF        Arbitration lost IRQ enabled status. This bit is 
 *               automatically set by the hardware when it loses the 
 *               Arbitration in master transmit mode, an interrupt is 
 *               signaled to MPUSS. During reads, it always returns 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__AL                 BITFIELD(0, 0)
#define MSHSI2COCP__I2C_IRQSTATUS__AL__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__XDR_IE   
 *
 * @BRIEF        Transmit Draining interrupt enable set. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[XDR]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__XDR_IE         BITFIELD(14, 14)
#define MSHSI2COCP__I2C_IRQENABLE_SET__XDR_IE__POS    14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__RDR_IE   
 *
 * @BRIEF        Receive Draining interrupt enable set. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[RDR]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__RDR_IE         BITFIELD(13, 13)
#define MSHSI2COCP__I2C_IRQENABLE_SET__RDR_IE__POS    13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__ROVR   
 *
 * @BRIEF        Receive overrun enable set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__ROVR           BITFIELD(11, 11)
#define MSHSI2COCP__I2C_IRQENABLE_SET__ROVR__POS      11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__XUDF   
 *
 * @BRIEF        Transmit underflow enable set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__XUDF           BITFIELD(10, 10)
#define MSHSI2COCP__I2C_IRQENABLE_SET__XUDF__POS      10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__ASS_IE   
 *
 * @BRIEF        Addressed as Slave interrupt enable set. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[AAS]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__ASS_IE         BITFIELD(9, 9)
#define MSHSI2COCP__I2C_IRQENABLE_SET__ASS_IE__POS    9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__BF_IE   
 *
 * @BRIEF        Bus Free interrupt enable set. Mask or unmask the interrupt 
 *               signaled by bit in I2C_STAT[BF]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__BF_IE          BITFIELD(8, 8)
#define MSHSI2COCP__I2C_IRQENABLE_SET__BF_IE__POS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__AERR_IE   
 *
 * @BRIEF        Access Error interrupt enable set. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[AERR]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__AERR_IE        BITFIELD(7, 7)
#define MSHSI2COCP__I2C_IRQENABLE_SET__AERR_IE__POS   7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__STC_IE   
 *
 * @BRIEF        Start Condition interrupt enable set. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[STC]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__STC_IE         BITFIELD(6, 6)
#define MSHSI2COCP__I2C_IRQENABLE_SET__STC_IE__POS    6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__GC_IE   
 *
 * @BRIEF        General call Interrupt enable set. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[GC] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__GC_IE          BITFIELD(5, 5)
#define MSHSI2COCP__I2C_IRQENABLE_SET__GC_IE__POS     5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__XRDY_IE   
 *
 * @BRIEF        Transmit data ready interrupt enable set. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[XRDY] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__XRDY_IE        BITFIELD(4, 4)
#define MSHSI2COCP__I2C_IRQENABLE_SET__XRDY_IE__POS   4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__RRDY_IE   
 *
 * @BRIEF        Receive data ready interrupt enable set. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[RRDY] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__RRDY_IE        BITFIELD(3, 3)
#define MSHSI2COCP__I2C_IRQENABLE_SET__RRDY_IE__POS   3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__ARDY_IE   
 *
 * @BRIEF        Register access ready interrupt enable set. Mask or unmask 
 *               the interrupt signaled by bit in I2C_STAT[ARDY] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__ARDY_IE        BITFIELD(2, 2)
#define MSHSI2COCP__I2C_IRQENABLE_SET__ARDY_IE__POS   2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__NACK_IE   
 *
 * @BRIEF        No acknowledgement interrupt enable set. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[NACK] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__NACK_IE        BITFIELD(1, 1)
#define MSHSI2COCP__I2C_IRQENABLE_SET__NACK_IE__POS   1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__AL_IE   
 *
 * @BRIEF        Arbitration lost interrupt enable set. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[AL] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__AL_IE          BITFIELD(0, 0)
#define MSHSI2COCP__I2C_IRQENABLE_SET__AL_IE__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__XDR_IE   
 *
 * @BRIEF        Transmit Draining interrupt enable clear. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[XDR]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__XDR_IE         BITFIELD(14, 14)
#define MSHSI2COCP__I2C_IRQENABLE_CLR__XDR_IE__POS    14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__RDR_IE   
 *
 * @BRIEF        Receive Draining interrupt enable clear. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[RDR]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__RDR_IE         BITFIELD(13, 13)
#define MSHSI2COCP__I2C_IRQENABLE_CLR__RDR_IE__POS    13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__ROVR   
 *
 * @BRIEF        Receive overrun enable clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__ROVR           BITFIELD(11, 11)
#define MSHSI2COCP__I2C_IRQENABLE_CLR__ROVR__POS      11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__XUDF   
 *
 * @BRIEF        Transmit underflow enable clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__XUDF           BITFIELD(10, 10)
#define MSHSI2COCP__I2C_IRQENABLE_CLR__XUDF__POS      10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__ASS_IE   
 *
 * @BRIEF        Addressed as Slave interrupt enable clear. Mask or unmask 
 *               the interrupt signaled by bit in I2C_STAT[AAS]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__ASS_IE         BITFIELD(9, 9)
#define MSHSI2COCP__I2C_IRQENABLE_CLR__ASS_IE__POS    9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__BF_IE   
 *
 * @BRIEF        Bus Free interrupt enable clear. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[BF]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__BF_IE          BITFIELD(8, 8)
#define MSHSI2COCP__I2C_IRQENABLE_CLR__BF_IE__POS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__AERR_IE   
 *
 * @BRIEF        Access Error interrupt enable clear. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[AERR]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__AERR_IE        BITFIELD(7, 7)
#define MSHSI2COCP__I2C_IRQENABLE_CLR__AERR_IE__POS   7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__STC_IE   
 *
 * @BRIEF        Start Condition interrupt enable clear. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[STC]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__STC_IE         BITFIELD(6, 6)
#define MSHSI2COCP__I2C_IRQENABLE_CLR__STC_IE__POS    6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__GC_IE   
 *
 * @BRIEF        General call Interrupt enable clear. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[GC] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__GC_IE          BITFIELD(5, 5)
#define MSHSI2COCP__I2C_IRQENABLE_CLR__GC_IE__POS     5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__XRDY_IE   
 *
 * @BRIEF        Transmit data ready interrupt enable clear. Mask or unmask 
 *               the interrupt signaled by bit in I2C_STAT[XRDY] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__XRDY_IE        BITFIELD(4, 4)
#define MSHSI2COCP__I2C_IRQENABLE_CLR__XRDY_IE__POS   4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__RRDY_IE   
 *
 * @BRIEF        Receive data ready interrupt enable clear. Mask or unmask 
 *               the interrupt signaled by bit in I2C_STAT[RRDY] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__RRDY_IE        BITFIELD(3, 3)
#define MSHSI2COCP__I2C_IRQENABLE_CLR__RRDY_IE__POS   3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__ARDY_IE   
 *
 * @BRIEF        Register access ready interrupt enable clear. Mask or unmask 
 *               the interrupt signaled by bit in I2C_STAT[ARDY] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__ARDY_IE        BITFIELD(2, 2)
#define MSHSI2COCP__I2C_IRQENABLE_CLR__ARDY_IE__POS   2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__NACK_IE   
 *
 * @BRIEF        No acknowledgement interrupt enable clear. Mask or unmask 
 *               the interrupt signaled by bit in I2C_STAT[NACK] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__NACK_IE        BITFIELD(1, 1)
#define MSHSI2COCP__I2C_IRQENABLE_CLR__NACK_IE__POS   1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__AL_IE   
 *
 * @BRIEF        Arbitration lost interrupt enable clear. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[AL] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__AL_IE          BITFIELD(0, 0)
#define MSHSI2COCP__I2C_IRQENABLE_CLR__AL_IE__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__XDR   
 *
 * @BRIEF        Transmit Draining wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__XDR                       BITFIELD(14, 14)
#define MSHSI2COCP__I2C_WE__XDR__POS                  14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__RDR   
 *
 * @BRIEF        Receive Draining wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__RDR                       BITFIELD(13, 13)
#define MSHSI2COCP__I2C_WE__RDR__POS                  13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__ROVR   
 *
 * @BRIEF        Receive overrun wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__ROVR                      BITFIELD(11, 11)
#define MSHSI2COCP__I2C_WE__ROVR__POS                 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__XUDF   
 *
 * @BRIEF        Transmit underflow wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__XUDF                      BITFIELD(10, 10)
#define MSHSI2COCP__I2C_WE__XUDF__POS                 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__AAS   
 *
 * @BRIEF        Address as slave IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__AAS                       BITFIELD(9, 9)
#define MSHSI2COCP__I2C_WE__AAS__POS                  9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__BF   
 *
 * @BRIEF        Bus Free IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__BF                        BITFIELD(8, 8)
#define MSHSI2COCP__I2C_WE__BF__POS                   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__STC   
 *
 * @BRIEF        Start Condition IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__STC                       BITFIELD(6, 6)
#define MSHSI2COCP__I2C_WE__STC__POS                  6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__GC   
 *
 * @BRIEF        General call IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__GC                        BITFIELD(5, 5)
#define MSHSI2COCP__I2C_WE__GC__POS                   5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__DRDY   
 *
 * @BRIEF        Receive/Transmit data ready IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__DRDY                      BITFIELD(3, 3)
#define MSHSI2COCP__I2C_WE__DRDY__POS                 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__ARDY   
 *
 * @BRIEF        Register access ready IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__ARDY                      BITFIELD(2, 2)
#define MSHSI2COCP__I2C_WE__ARDY__POS                 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__NACK   
 *
 * @BRIEF        No acknowledgment IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__NACK                      BITFIELD(1, 1)
#define MSHSI2COCP__I2C_WE__NACK__POS                 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__AL   
 *
 * @BRIEF        Arbitration lost IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__AL                        BITFIELD(0, 0)
#define MSHSI2COCP__I2C_WE__AL__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXENABLE_SET__DMARX_ENABLE_SET   
 *
 * @BRIEF        Receive DMA channel enable set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXENABLE_SET__DMARX_ENABLE_SET BITFIELD(0, 0)
#define MSHSI2COCP__I2C_DMARXENABLE_SET__DMARX_ENABLE_SET__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXENABLE_SET__DMATX_ENABLE_SET   
 *
 * @BRIEF        Transmit DMA channel enable set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXENABLE_SET__DMATX_ENABLE_SET BITFIELD(0, 0)
#define MSHSI2COCP__I2C_DMATXENABLE_SET__DMATX_ENABLE_SET__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXENABLE_CLR__DMARX_ENABLE_CLEAR   
 *
 * @BRIEF        Receive DMA channel enable clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXENABLE_CLR__DMARX_ENABLE_CLEAR BITFIELD(0, 0)
#define MSHSI2COCP__I2C_DMARXENABLE_CLR__DMARX_ENABLE_CLEAR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXENABLE_CLR__DMATX_ENABLE_CLEAR   
 *
 * @BRIEF        Transmit DMA channel enable clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXENABLE_CLR__DMATX_ENABLE_CLEAR BITFIELD(0, 0)
#define MSHSI2COCP__I2C_DMATXENABLE_CLR__DMATX_ENABLE_CLEAR__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__XDR   
 *
 * @BRIEF        Transmit Draining wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__XDR             BITFIELD(14, 14)
#define MSHSI2COCP__I2C_DMARXWAKE_EN__XDR__POS        14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__RDR   
 *
 * @BRIEF        Receive Draining wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__RDR             BITFIELD(13, 13)
#define MSHSI2COCP__I2C_DMARXWAKE_EN__RDR__POS        13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__ROVR   
 *
 * @BRIEF        Receive overrun wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__ROVR            BITFIELD(11, 11)
#define MSHSI2COCP__I2C_DMARXWAKE_EN__ROVR__POS       11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__XUDF   
 *
 * @BRIEF        Transmit underflow wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__XUDF            BITFIELD(10, 10)
#define MSHSI2COCP__I2C_DMARXWAKE_EN__XUDF__POS       10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__AAS   
 *
 * @BRIEF        Address as slave IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__AAS             BITFIELD(9, 9)
#define MSHSI2COCP__I2C_DMARXWAKE_EN__AAS__POS        9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__BF   
 *
 * @BRIEF        Bus Free IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__BF              BITFIELD(8, 8)
#define MSHSI2COCP__I2C_DMARXWAKE_EN__BF__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__STC   
 *
 * @BRIEF        Start Condition IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__STC             BITFIELD(6, 6)
#define MSHSI2COCP__I2C_DMARXWAKE_EN__STC__POS        6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__GC   
 *
 * @BRIEF        General call IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__GC              BITFIELD(5, 5)
#define MSHSI2COCP__I2C_DMARXWAKE_EN__GC__POS         5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__DRDY   
 *
 * @BRIEF        Receive/Transmit data ready IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__DRDY            BITFIELD(3, 3)
#define MSHSI2COCP__I2C_DMARXWAKE_EN__DRDY__POS       3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__ARDY   
 *
 * @BRIEF        Register access ready IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__ARDY            BITFIELD(2, 2)
#define MSHSI2COCP__I2C_DMARXWAKE_EN__ARDY__POS       2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__NACK   
 *
 * @BRIEF        No acknowledgment IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__NACK            BITFIELD(1, 1)
#define MSHSI2COCP__I2C_DMARXWAKE_EN__NACK__POS       1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__AL   
 *
 * @BRIEF        Arbitration lost IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__AL              BITFIELD(0, 0)
#define MSHSI2COCP__I2C_DMARXWAKE_EN__AL__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__XDR   
 *
 * @BRIEF        Transmit Draining wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__XDR             BITFIELD(14, 14)
#define MSHSI2COCP__I2C_DMATXWAKE_EN__XDR__POS        14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__RDR   
 *
 * @BRIEF        Receive Draining wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__RDR             BITFIELD(13, 13)
#define MSHSI2COCP__I2C_DMATXWAKE_EN__RDR__POS        13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__ROVR   
 *
 * @BRIEF        Receive overrun wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__ROVR            BITFIELD(11, 11)
#define MSHSI2COCP__I2C_DMATXWAKE_EN__ROVR__POS       11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__XUDF   
 *
 * @BRIEF        Transmit underflow wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__XUDF            BITFIELD(10, 10)
#define MSHSI2COCP__I2C_DMATXWAKE_EN__XUDF__POS       10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__AAS   
 *
 * @BRIEF        Address as slave IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__AAS             BITFIELD(9, 9)
#define MSHSI2COCP__I2C_DMATXWAKE_EN__AAS__POS        9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__BF   
 *
 * @BRIEF        Bus Free IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__BF              BITFIELD(8, 8)
#define MSHSI2COCP__I2C_DMATXWAKE_EN__BF__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__STC   
 *
 * @BRIEF        Start Condition IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__STC             BITFIELD(6, 6)
#define MSHSI2COCP__I2C_DMATXWAKE_EN__STC__POS        6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__GC   
 *
 * @BRIEF        General call IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__GC              BITFIELD(5, 5)
#define MSHSI2COCP__I2C_DMATXWAKE_EN__GC__POS         5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__DRDY   
 *
 * @BRIEF        Receive/Transmit data ready IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__DRDY            BITFIELD(3, 3)
#define MSHSI2COCP__I2C_DMATXWAKE_EN__DRDY__POS       3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__ARDY   
 *
 * @BRIEF        Register access ready IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__ARDY            BITFIELD(2, 2)
#define MSHSI2COCP__I2C_DMATXWAKE_EN__ARDY__POS       2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__NACK   
 *
 * @BRIEF        No acknowledgment IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__NACK            BITFIELD(1, 1)
#define MSHSI2COCP__I2C_DMATXWAKE_EN__NACK__POS       1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__AL   
 *
 * @BRIEF        Arbitration lost IRQ wakeup set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__AL              BITFIELD(0, 0)
#define MSHSI2COCP__I2C_DMATXWAKE_EN__AL__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__XDR_IE   
 *
 * @BRIEF        Transmit Draining interrupt enable. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[XDR]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__XDR_IE                    BITFIELD(14, 14)
#define MSHSI2COCP__I2C_IE__XDR_IE__POS               14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__RDR_IE   
 *
 * @BRIEF        Receive Draining interrupt enable. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[RDR]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__RDR_IE                    BITFIELD(13, 13)
#define MSHSI2COCP__I2C_IE__RDR_IE__POS               13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__ROVR   
 *
 * @BRIEF        Receive overrun enable set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__ROVR                      BITFIELD(11, 11)
#define MSHSI2COCP__I2C_IE__ROVR__POS                 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__XUDF   
 *
 * @BRIEF        Transmit underflow enable set. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__XUDF                      BITFIELD(10, 10)
#define MSHSI2COCP__I2C_IE__XUDF__POS                 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__ASS_IE   
 *
 * @BRIEF        Addressed as Slave interrupt enable. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[AAS]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__ASS_IE                    BITFIELD(9, 9)
#define MSHSI2COCP__I2C_IE__ASS_IE__POS               9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__BF_IE   
 *
 * @BRIEF        Bus Free interrupt enable. Mask or unmask the interrupt 
 *               signaled by bit in I2C_STAT[BF]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__BF_IE                     BITFIELD(8, 8)
#define MSHSI2COCP__I2C_IE__BF_IE__POS                8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__AERR_IE   
 *
 * @BRIEF        Access Error interrupt enable. Mask or unmask the interrupt 
 *               signaled by bit in I2C_STAT[AERR]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__AERR_IE                   BITFIELD(7, 7)
#define MSHSI2COCP__I2C_IE__AERR_IE__POS              7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__STC_IE   
 *
 * @BRIEF        Start Condition interrupt enable. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[STC]. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__STC_IE                    BITFIELD(6, 6)
#define MSHSI2COCP__I2C_IE__STC_IE__POS               6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__GC_IE   
 *
 * @BRIEF        General call Interrupt enable. Mask or unmask the interrupt 
 *               signaled by bit in I2C_STAT[GC] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__GC_IE                     BITFIELD(5, 5)
#define MSHSI2COCP__I2C_IE__GC_IE__POS                5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__XRDY_IE   
 *
 * @BRIEF        Transmit data ready interrupt enable. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[XRDY] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__XRDY_IE                   BITFIELD(4, 4)
#define MSHSI2COCP__I2C_IE__XRDY_IE__POS              4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__RRDY_IE   
 *
 * @BRIEF        Receive data ready interrupt enable. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[RRDY] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__RRDY_IE                   BITFIELD(3, 3)
#define MSHSI2COCP__I2C_IE__RRDY_IE__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__ARDY_IE   
 *
 * @BRIEF        Register access ready interrupt enable. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[ARDY] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__ARDY_IE                   BITFIELD(2, 2)
#define MSHSI2COCP__I2C_IE__ARDY_IE__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__NACK_IE   
 *
 * @BRIEF        No acknowledgement interrupt enable. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[NACK] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__NACK_IE                   BITFIELD(1, 1)
#define MSHSI2COCP__I2C_IE__NACK_IE__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__AL_IE   
 *
 * @BRIEF        Arbitration lost interrupt enable. Mask or unmask the 
 *               interrupt signaled by bit in I2C_STAT[AL] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__AL_IE                     BITFIELD(0, 0)
#define MSHSI2COCP__I2C_IE__AL_IE__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__XDR   
 *
 * @BRIEF        Transmit draining IRQ status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__XDR                     BITFIELD(14, 14)
#define MSHSI2COCP__I2C_STAT__XDR__POS                14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__RDR   
 *
 * @BRIEF        Receive draining IRQ status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__RDR                     BITFIELD(13, 13)
#define MSHSI2COCP__I2C_STAT__RDR__POS                13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__BB   
 *
 * @BRIEF        Bus busy status.Writing into this bit has no effect. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__BB                      BITFIELD(12, 12)
#define MSHSI2COCP__I2C_STAT__BB__POS                 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__ROVR   
 *
 * @BRIEF        Receive overrun status.Writing into this bit has no effect. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__ROVR                    BITFIELD(11, 11)
#define MSHSI2COCP__I2C_STAT__ROVR__POS               11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__XUDF   
 *
 * @BRIEF        Transmit underflow status.Writing into this bit has no 
 *               effect. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__XUDF                    BITFIELD(10, 10)
#define MSHSI2COCP__I2C_STAT__XUDF__POS               10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__AAS   
 *
 * @BRIEF        Address recognized as slave IRQ status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__AAS                     BITFIELD(9, 9)
#define MSHSI2COCP__I2C_STAT__AAS__POS                9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__BF   
 *
 * @BRIEF        Bus Free IRQ status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__BF                      BITFIELD(8, 8)
#define MSHSI2COCP__I2C_STAT__BF__POS                 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__AERR   
 *
 * @BRIEF        Access Error IRQ status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__AERR                    BITFIELD(7, 7)
#define MSHSI2COCP__I2C_STAT__AERR__POS               7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__STC   
 *
 * @BRIEF        Start Condition IRQ status. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__STC                     BITFIELD(6, 6)
#define MSHSI2COCP__I2C_STAT__STC__POS                6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__GC   
 *
 * @BRIEF        General call IRQ status. Set to '1' by core when General 
 *               call address detected and interrupt signaled to MPUSS. Write 
 *               '1' to clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__GC                      BITFIELD(5, 5)
#define MSHSI2COCP__I2C_STAT__GC__POS                 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__XRDY   
 *
 * @BRIEF        Transmit data ready IRQ status. Set to '1' by core when 
 *               transmitter and when new data is requested. When set to '1' 
 *               by core, an interrupt is signaled to MPUSS. Write '1' to 
 *               clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__XRDY                    BITFIELD(4, 4)
#define MSHSI2COCP__I2C_STAT__XRDY__POS               4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__RRDY   
 *
 * @BRIEF        Receive data ready IRQ status. Set to '1' by core when 
 *               receiver mode, a new data is able to be read. When set to 
 *               '1' by core, an interrupt is signaled to MPUSS. Write '1' to 
 *               clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__RRDY                    BITFIELD(3, 3)
#define MSHSI2COCP__I2C_STAT__RRDY__POS               3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__ARDY   
 *
 * @BRIEF        Register access ready IRQ status. When set to '1' it 
 *               indicates that previous access has been performed and 
 *               registers are ready to be accessed again. An interrupt is 
 *               signaled to MPUSS. Write '1' to clear. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__ARDY                    BITFIELD(2, 2)
#define MSHSI2COCP__I2C_STAT__ARDY__POS               2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__NACK   
 *
 * @BRIEF        No acknowledgement IRQ status. Bit is set when No 
 *               Acknowledge has been received, an interrupt is signaled to 
 *               MPUSS. Write '1' to clear this bit. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__NACK                    BITFIELD(1, 1)
#define MSHSI2COCP__I2C_STAT__NACK__POS               1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__AL   
 *
 * @BRIEF        Arbitration lost IRQ status. This bit is automatically set 
 *               by the hardware when it loses the Arbitration in master 
 *               transmit mode, an interrupt is signaled to MPUSS. During 
 *               reads, it always returns 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__AL                      BITFIELD(0, 0)
#define MSHSI2COCP__I2C_STAT__AL__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSS__RDONE   
 *
 * @BRIEF        Reset done bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSS__RDONE                   BITFIELD(0, 0)
#define MSHSI2COCP__I2C_SYSS__RDONE__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUF__RDMA_EN   
 *
 * @BRIEF        Receive DMA channel enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUF__RDMA_EN                  BITFIELD(15, 15)
#define MSHSI2COCP__I2C_BUF__RDMA_EN__POS             15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUF__RXFIFO_CLR   
 *
 * @BRIEF        Receive FIFO clear - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUF__RXFIFO_CLR               BITFIELD(14, 14)
#define MSHSI2COCP__I2C_BUF__RXFIFO_CLR__POS          14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUF__RXTRSH   
 *
 * @BRIEF        Threshold value for FIFO buffer in RX mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUF__RXTRSH                   BITFIELD(13, 8)
#define MSHSI2COCP__I2C_BUF__RXTRSH__POS              8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUF__XDMA_EN   
 *
 * @BRIEF        Transmit DMA channel enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUF__XDMA_EN                  BITFIELD(7, 7)
#define MSHSI2COCP__I2C_BUF__XDMA_EN__POS             7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUF__TXFIFO_CLR   
 *
 * @BRIEF        Transmit FIFO clear - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUF__TXFIFO_CLR               BITFIELD(6, 6)
#define MSHSI2COCP__I2C_BUF__TXFIFO_CLR__POS          6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUF__TXTRSH   
 *
 * @BRIEF        Threshold value for FIFO buffer in TX mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUF__TXTRSH                   BITFIELD(5, 0)
#define MSHSI2COCP__I2C_BUF__TXTRSH__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CNT__DCOUNT   
 *
 * @BRIEF        Data count - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CNT__DCOUNT                   BITFIELD(15, 0)
#define MSHSI2COCP__I2C_CNT__DCOUNT__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DATA__DATA   
 *
 * @BRIEF        Transmit/Receive data FIFO endpoint - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DATA__DATA                    BITFIELD(7, 0)
#define MSHSI2COCP__I2C_DATA__DATA__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__I2C_EN   
 *
 * @BRIEF        I2C module enable. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__I2C_EN                   BITFIELD(15, 15)
#define MSHSI2COCP__I2C_CON__I2C_EN__POS              15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__OPMODE   
 *
 * @BRIEF        Operation mode selection. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__OPMODE                   BITFIELD(13, 12)
#define MSHSI2COCP__I2C_CON__OPMODE__POS              12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__STB   
 *
 * @BRIEF        Start byte mode (master mode only). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__STB                      BITFIELD(11, 11)
#define MSHSI2COCP__I2C_CON__STB__POS                 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__MST   
 *
 * @BRIEF        Master/slave mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__MST                      BITFIELD(10, 10)
#define MSHSI2COCP__I2C_CON__MST__POS                 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__TRX   
 *
 * @BRIEF        Transmitter/Receiver mode (master mode only). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__TRX                      BITFIELD(9, 9)
#define MSHSI2COCP__I2C_CON__TRX__POS                 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__XSA   
 *
 * @BRIEF        Expand Slave address. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__XSA                      BITFIELD(8, 8)
#define MSHSI2COCP__I2C_CON__XSA__POS                 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__XOA0   
 *
 * @BRIEF        Expand Own address 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__XOA0                     BITFIELD(7, 7)
#define MSHSI2COCP__I2C_CON__XOA0__POS                7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__XOA1   
 *
 * @BRIEF        Expand Own address 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__XOA1                     BITFIELD(6, 6)
#define MSHSI2COCP__I2C_CON__XOA1__POS                6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__XOA2   
 *
 * @BRIEF        Expand Own address 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__XOA2                     BITFIELD(5, 5)
#define MSHSI2COCP__I2C_CON__XOA2__POS                5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__XOA3   
 *
 * @BRIEF        Expand Own address 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__XOA3                     BITFIELD(4, 4)
#define MSHSI2COCP__I2C_CON__XOA3__POS                4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__STP   
 *
 * @BRIEF        Stop condition (master mode only). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__STP                      BITFIELD(1, 1)
#define MSHSI2COCP__I2C_CON__STP__POS                 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__STT   
 *
 * @BRIEF        Start condition (master mode only). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__STT                      BITFIELD(0, 0)
#define MSHSI2COCP__I2C_CON__STT__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_OA__MCODE   
 *
 * @BRIEF        Master Code - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_OA__MCODE                     BITFIELD(15, 13)
#define MSHSI2COCP__I2C_OA__MCODE__POS                13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_OA__OA   
 *
 * @BRIEF        Own address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_OA__OA                        BITFIELD(9, 0)
#define MSHSI2COCP__I2C_OA__OA__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SA__SA   
 *
 * @BRIEF        Slave address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SA__SA                        BITFIELD(9, 0)
#define MSHSI2COCP__I2C_SA__SA__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_PSC__PSC   
 *
 * @BRIEF        Fast/Standard mode prescale sampling clock divider value 
 *               0x0:   Divide by 1 
 *               0x1:   Divide by 2 
 *               ..............................                     
 *               0xFF:   Divide by 256 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_PSC__PSC                      BITFIELD(7, 0)
#define MSHSI2COCP__I2C_PSC__PSC__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SCLL__HSSCLL   
 *
 * @BRIEF        High Speed mode SCL low time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SCLL__HSSCLL                  BITFIELD(15, 8)
#define MSHSI2COCP__I2C_SCLL__HSSCLL__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SCLL__SCLL   
 *
 * @BRIEF        Fast/Standard mode SCL low time. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SCLL__SCLL                    BITFIELD(7, 0)
#define MSHSI2COCP__I2C_SCLL__SCLL__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SCLH__HSSCLH   
 *
 * @BRIEF        High Speed mode SCL high time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SCLH__HSSCLH                  BITFIELD(15, 8)
#define MSHSI2COCP__I2C_SCLH__HSSCLH__POS             8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SCLH__SCLH   
 *
 * @BRIEF        Fast/Standard mode SCL high time. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SCLH__SCLH                    BITFIELD(7, 0)
#define MSHSI2COCP__I2C_SCLH__SCLH__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__ST_EN   
 *
 * @BRIEF        System test enable. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__ST_EN                BITFIELD(15, 15)
#define MSHSI2COCP__I2C_SYSTEST__ST_EN__POS           15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__FREE   
 *
 * @BRIEF        Free running mode (on breakpoint) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__FREE                 BITFIELD(14, 14)
#define MSHSI2COCP__I2C_SYSTEST__FREE__POS            14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__TMODE   
 *
 * @BRIEF        Test mode select. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__TMODE                BITFIELD(13, 12)
#define MSHSI2COCP__I2C_SYSTEST__TMODE__POS           12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SSB   
 *
 * @BRIEF        Set status bits. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SSB                  BITFIELD(11, 11)
#define MSHSI2COCP__I2C_SYSTEST__SSB__POS             11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SCL_I_FUNC   
 *
 * @BRIEF        SCL line input value (functional mode). - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SCL_I_FUNC           BITFIELD(8, 8)
#define MSHSI2COCP__I2C_SYSTEST__SCL_I_FUNC__POS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SCL_O_FUNC   
 *
 * @BRIEF        SCL line output value (functional mode). - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SCL_O_FUNC           BITFIELD(7, 7)
#define MSHSI2COCP__I2C_SYSTEST__SCL_O_FUNC__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SDA_I_FUNC   
 *
 * @BRIEF        SDA line input value (functional mode). - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SDA_I_FUNC           BITFIELD(6, 6)
#define MSHSI2COCP__I2C_SYSTEST__SDA_I_FUNC__POS      6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SDA_O_FUNC   
 *
 * @BRIEF        SDA line output value (functional mode). - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SDA_O_FUNC           BITFIELD(5, 5)
#define MSHSI2COCP__I2C_SYSTEST__SDA_O_FUNC__POS      5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SCCB_E_O   
 *
 * @BRIEF        SCCB_E line sense output value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SCCB_E_O             BITFIELD(4, 4)
#define MSHSI2COCP__I2C_SYSTEST__SCCB_E_O__POS        4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SCL_I   
 *
 * @BRIEF        SCL line sense input value - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SCL_I                BITFIELD(3, 3)
#define MSHSI2COCP__I2C_SYSTEST__SCL_I__POS           3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SCL_O   
 *
 * @BRIEF        SCL line drive output value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SCL_O                BITFIELD(2, 2)
#define MSHSI2COCP__I2C_SYSTEST__SCL_O__POS           2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SDA_I   
 *
 * @BRIEF        SDA line sense input value. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SDA_I                BITFIELD(1, 1)
#define MSHSI2COCP__I2C_SYSTEST__SDA_I__POS           1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SDA_O   
 *
 * @BRIEF        SDA line drive output value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SDA_O                BITFIELD(0, 0)
#define MSHSI2COCP__I2C_SYSTEST__SDA_O__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUFSTAT__FIFODEPTH   
 *
 * @BRIEF        Internal FIFO buffers depth. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUFSTAT__FIFODEPTH            BITFIELD(15, 14)
#define MSHSI2COCP__I2C_BUFSTAT__FIFODEPTH__POS       14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUFSTAT__RXSTAT   
 *
 * @BRIEF        RX Buffer Status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUFSTAT__RXSTAT               BITFIELD(13, 8)
#define MSHSI2COCP__I2C_BUFSTAT__RXSTAT__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUFSTAT__TXSTAT   
 *
 * @BRIEF        TX Buffer Status. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUFSTAT__TXSTAT               BITFIELD(5, 0)
#define MSHSI2COCP__I2C_BUFSTAT__TXSTAT__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_OA1__OA1   
 *
 * @BRIEF        Own address 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_OA1__OA1                      BITFIELD(9, 0)
#define MSHSI2COCP__I2C_OA1__OA1__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_OA2__OA2   
 *
 * @BRIEF        Own address 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_OA2__OA2                      BITFIELD(9, 0)
#define MSHSI2COCP__I2C_OA2__OA2__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_OA3__OA3   
 *
 * @BRIEF        Own address 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_OA3__OA3                      BITFIELD(9, 0)
#define MSHSI2COCP__I2C_OA3__OA3__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_ACTOA__OA3_ACT   
 *
 * @BRIEF        Own Address 3 active. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_ACTOA__OA3_ACT                BITFIELD(3, 3)
#define MSHSI2COCP__I2C_ACTOA__OA3_ACT__POS           3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_ACTOA__OA2_ACT   
 *
 * @BRIEF        Own Address 2 active. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_ACTOA__OA2_ACT                BITFIELD(2, 2)
#define MSHSI2COCP__I2C_ACTOA__OA2_ACT__POS           2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_ACTOA__OA1_ACT   
 *
 * @BRIEF        Own Address 1 active. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_ACTOA__OA1_ACT                BITFIELD(1, 1)
#define MSHSI2COCP__I2C_ACTOA__OA1_ACT__POS           1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_ACTOA__OA0_ACT   
 *
 * @BRIEF        Own Address 0 active. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_ACTOA__OA0_ACT                BITFIELD(0, 0)
#define MSHSI2COCP__I2C_ACTOA__OA0_ACT__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SBLOCK__OA3_EN   
 *
 * @BRIEF        Enable I2C Clock Blocking for Own Address 3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SBLOCK__OA3_EN                BITFIELD(3, 3)
#define MSHSI2COCP__I2C_SBLOCK__OA3_EN__POS           3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SBLOCK__OA2_EN   
 *
 * @BRIEF        Enable I2C Clock Blocking for Own Address 2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SBLOCK__OA2_EN                BITFIELD(2, 2)
#define MSHSI2COCP__I2C_SBLOCK__OA2_EN__POS           2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SBLOCK__OA1_EN   
 *
 * @BRIEF        Enable I2C Clock Blocking for Own Address 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SBLOCK__OA1_EN                BITFIELD(1, 1)
#define MSHSI2COCP__I2C_SBLOCK__OA1_EN__POS           1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SBLOCK__OA0_EN   
 *
 * @BRIEF        Enable I2C Clock Blocking for Own Address 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SBLOCK__OA0_EN                BITFIELD(0, 0)
#define MSHSI2COCP__I2C_SBLOCK__OA0_EN__POS           0

    /* 
     * List of register bitfields values for component MSHSI2COCP
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__CLKACTIVITY__BOOTHOFF
 *
 * @BRIEF        Both clocks can be cut off - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__CLKACTIVITY__BOOTHOFF   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__CLKACTIVITY__OCPON
 *
 * @BRIEF        Only OCP clock must be kept active; system clock can be cut 
 *               off  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__CLKACTIVITY__OCPON      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__CLKACTIVITY__SYSON
 *
 * @BRIEF        Only system clock must be kept active; OCP clock can be cut 
 *               off - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__CLKACTIVITY__SYSON      0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__CLKACTIVITY__BOOTHON
 *
 * @BRIEF        Both clocks must be kept active - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__CLKACTIVITY__BOOTHON    0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__IDLEMODE__FORCEIDLE
 *
 * @BRIEF        Force Idle mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__IDLEMODE__FORCEIDLE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__IDLEMODE__NOIDLE
 *
 * @BRIEF        No Idle mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__IDLEMODE__NOIDLE        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__IDLEMODE__SMARTIDLE
 *
 * @BRIEF        Smart Idle mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__IDLEMODE__SMARTIDLE     0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__IDLEMODE__SMARTIDLE_WAKEUP
 *
 * @BRIEF        smartidle_wakeup - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__IDLEMODE__SMARTIDLE_WAKEUP 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__ENAWAKEUP__DISABLE
 *
 * @BRIEF        Wakeup mechanism is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__ENAWAKEUP__DISABLE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__ENAWAKEUP__ENABLE
 *
 * @BRIEF        Wakeup mechanism is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__ENAWAKEUP__ENABLE       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__SRST__NMODE
 *
 * @BRIEF        Normal mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__SRST__NMODE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__SRST__RSTMODE
 *
 * @BRIEF        The module is reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__SRST__RSTMODE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__AUTOIDLE__DISABLE
 *
 * @BRIEF        Auto Idle mechanism is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__AUTOIDLE__DISABLE       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSC__AUTOIDLE__ENABLE
 *
 * @BRIEF        Auto Idle mechanism is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSC__AUTOIDLE__ENABLE        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__XDR__CLEAR
 *
 * @BRIEF        Transmit draining inactive. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__XDR__CLEAR     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__XDR__SET
 *
 * @BRIEF        Transmit draining enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__XDR__SET       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__RDR__CLEAR
 *
 * @BRIEF        Receive draining inactive. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__RDR__CLEAR     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__RDR__SET
 *
 * @BRIEF        Receive draining enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__RDR__SET       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__BB__CLEAR
 *
 * @BRIEF        Bus is free. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__BB__CLEAR      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__BB__SET
 *
 * @BRIEF        Bus is occupied. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__BB__SET        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__ROVR__CLEAR
 *
 * @BRIEF        Normal operation. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__ROVR__CLEAR    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__ROVR__SET
 *
 * @BRIEF        Receiver overrun. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__ROVR__SET      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__XUDF__CLEAR
 *
 * @BRIEF        Normal operation. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__XUDF__CLEAR    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__XUDF__SET
 *
 * @BRIEF        Transmit underflow. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__XUDF__SET      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__AAS__CLEAR
 *
 * @BRIEF        No action. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__AAS__CLEAR     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__AAS__SET
 *
 * @BRIEF        Address recognized. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__AAS__SET       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__BF__CLEAR
 *
 * @BRIEF        No action. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__BF__CLEAR      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__BF__SET
 *
 * @BRIEF        Bus Free. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__BF__SET        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__AERR__CLEAR
 *
 * @BRIEF        No action. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__AERR__CLEAR    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__AERR__SET
 *
 * @BRIEF        Access Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__AERR__SET      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__STC__CLEAR
 *
 * @BRIEF        No action. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__STC__CLEAR     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__STC__SET
 *
 * @BRIEF        Start Condition detected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__STC__SET       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__GC__CLEAR
 *
 * @BRIEF        No general call detected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__GC__CLEAR      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__GC__SET
 *
 * @BRIEF        General call address detected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__GC__SET        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__XRDY__CLEAR
 *
 * @BRIEF        Transmision ongoing. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__XRDY__CLEAR    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__XRDY__SET
 *
 * @BRIEF        Transmit data ready. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__XRDY__SET      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__RRDY__CLEAR
 *
 * @BRIEF        No data available. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__RRDY__CLEAR    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__RRDY__SET
 *
 * @BRIEF        Receive data available. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__RRDY__SET      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__ARDY__CLEAR
 *
 * @BRIEF        Module busy. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__ARDY__CLEAR    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__ARDY__SET
 *
 * @BRIEF        Access ready. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__ARDY__SET      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__NACK__CLEAR
 *
 * @BRIEF        Normal operation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__NACK__CLEAR    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__NACK__SET
 *
 * @BRIEF        Not Acknowledge detected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__NACK__SET      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__AL__CLEAR
 *
 * @BRIEF        Normal operation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__AL__CLEAR      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS_RAW__AL__SET
 *
 * @BRIEF        Arbitration lost detected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS_RAW__AL__SET        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__XDR__CLEAR
 *
 * @BRIEF        Transmit draining inactive. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__XDR__CLEAR         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__XDR__SET
 *
 * @BRIEF        Transmit draining enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__XDR__SET           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__RDR__CLEAR
 *
 * @BRIEF        Receive draining inactive. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__RDR__CLEAR         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__RDR__SET
 *
 * @BRIEF        Receive draining enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__RDR__SET           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__BB__CLEAR
 *
 * @BRIEF        Bus is free. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__BB__CLEAR          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__BB__SET
 *
 * @BRIEF        Bus is occupied. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__BB__SET            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__ROVR__CLEAR
 *
 * @BRIEF        Normal operation. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__ROVR__CLEAR        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__ROVR__SET
 *
 * @BRIEF        Receiver overrun. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__ROVR__SET          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__XUDF__CLEAR
 *
 * @BRIEF        Normal operation. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__XUDF__CLEAR        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__XUDF__SET
 *
 * @BRIEF        Transmit underflow. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__XUDF__SET          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__AAS__CLEAR
 *
 * @BRIEF        No action. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__AAS__CLEAR         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__AAS__SET
 *
 * @BRIEF        Address recognized. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__AAS__SET           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__BF__CLEAR
 *
 * @BRIEF        No action. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__BF__CLEAR          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__BF__SET
 *
 * @BRIEF        Bus Free. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__BF__SET            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__AERR__CLEAR
 *
 * @BRIEF        No action. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__AERR__CLEAR        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__AERR__SET
 *
 * @BRIEF        Access Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__AERR__SET          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__STC__CLEAR
 *
 * @BRIEF        No action. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__STC__CLEAR         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__STC__SET
 *
 * @BRIEF        Start Condition detected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__STC__SET           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__GC__CLEAR
 *
 * @BRIEF        No general call detected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__GC__CLEAR          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__GC__SET
 *
 * @BRIEF        General call address detected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__GC__SET            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__XRDY__CLEAR
 *
 * @BRIEF        Transmision ongoing. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__XRDY__CLEAR        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__XRDY__SET
 *
 * @BRIEF        Transmit data ready. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__XRDY__SET          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__RRDY__CLEAR
 *
 * @BRIEF        No data available. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__RRDY__CLEAR        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__RRDY__SET
 *
 * @BRIEF        Receive data available. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__RRDY__SET          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__ARDY__CLEAR
 *
 * @BRIEF        Module busy. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__ARDY__CLEAR        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__ARDY__SET
 *
 * @BRIEF        Access ready. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__ARDY__SET          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__NACK__CLEAR
 *
 * @BRIEF        Normal operation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__NACK__CLEAR        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__NACK__SET
 *
 * @BRIEF        Not Acknowledge detected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__NACK__SET          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__AL__CLEAR
 *
 * @BRIEF        Normal operation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__AL__CLEAR          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQSTATUS__AL__SET
 *
 * @BRIEF        Arbitration lost detected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQSTATUS__AL__SET            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__XDR_IE__DISABLE
 *
 * @BRIEF        Transmit Draining interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__XDR_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__XDR_IE__ENABLE
 *
 * @BRIEF        Transmit Draining interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__XDR_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__RDR_IE__DISABLE
 *
 * @BRIEF        Receive Draining interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__RDR_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__RDR_IE__ENABLE
 *
 * @BRIEF        Receive Draining interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__RDR_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__ROVR__DISABLE
 *
 * @BRIEF        Receive overrun interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__ROVR__DISABLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__ROVR__ENABLE
 *
 * @BRIEF        Receive Draining interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__ROVR__ENABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__XUDF__DISABLE
 *
 * @BRIEF        Transmit underflow interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__XUDF__DISABLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__XUDF__ENABLE
 *
 * @BRIEF        Transmit underflow interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__XUDF__ENABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__ASS_IE__DISABLE
 *
 * @BRIEF        Addressed as Slave interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__ASS_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__ASS_IE__ENABLE
 *
 * @BRIEF        Addressed as Slave interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__ASS_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__BF_IE__DISABLE
 *
 * @BRIEF        Bus Free interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__BF_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__BF_IE__ENABLE
 *
 * @BRIEF        Bus Free interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__BF_IE__ENABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__AERR_IE__DISABLE
 *
 * @BRIEF        Access Error interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__AERR_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__AERR_IE__ENABLE
 *
 * @BRIEF        Access Error interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__AERR_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__STC_IE__DISABLE
 *
 * @BRIEF        Start Condition interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__STC_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__STC_IE__ENABLE
 *
 * @BRIEF        Start Condition interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__STC_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__GC_IE__DISABLE
 *
 * @BRIEF        General call interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__GC_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__GC_IE__ENABLE
 *
 * @BRIEF        General call interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__GC_IE__ENABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__XRDY_IE__DISABLE
 *
 * @BRIEF        Transmit data ready interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__XRDY_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__XRDY_IE__ENABLE
 *
 * @BRIEF        Transmit data ready interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__XRDY_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__RRDY_IE__DISABLE
 *
 * @BRIEF        Receive data ready interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__RRDY_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__RRDY_IE__ENABLE
 *
 * @BRIEF        Receive data ready interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__RRDY_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__ARDY_IE__DISABLE
 *
 * @BRIEF        Register access ready interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__ARDY_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__ARDY_IE__ENABLE
 *
 * @BRIEF        Register access ready interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__ARDY_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__NACK_IE__DISABLE
 *
 * @BRIEF        Not Acknowledge interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__NACK_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__NACK_IE__ENABLE
 *
 * @BRIEF        Not Acknowledge interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__NACK_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__AL_IE__DISABLE
 *
 * @BRIEF        Arbitration lost interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__AL_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_SET__AL_IE__ENABLE
 *
 * @BRIEF        Arbitration lost interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_SET__AL_IE__ENABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__XDR_IE__DISABLE
 *
 * @BRIEF        Transmit Draining interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__XDR_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__XDR_IE__ENABLE
 *
 * @BRIEF        Transmit Draining interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__XDR_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__RDR_IE__DISABLE
 *
 * @BRIEF        Receive Draining interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__RDR_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__RDR_IE__ENABLE
 *
 * @BRIEF        Receive Draining interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__RDR_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__ROVR__DISABLE
 *
 * @BRIEF        Receive overrun interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__ROVR__DISABLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__ROVR__ENABLE
 *
 * @BRIEF        Receive Draining interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__ROVR__ENABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__XUDF__DISABLE
 *
 * @BRIEF        Transmit underflow interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__XUDF__DISABLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__XUDF__ENABLE
 *
 * @BRIEF        Transmit underflow interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__XUDF__ENABLE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__ASS_IE__DISABLE
 *
 * @BRIEF        Addressed as Slave interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__ASS_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__ASS_IE__ENABLE
 *
 * @BRIEF        Addressed as Slave interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__ASS_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__BF_IE__DISABLE
 *
 * @BRIEF        Bus Free interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__BF_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__BF_IE__ENABLE
 *
 * @BRIEF        Bus Free interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__BF_IE__ENABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__AERR_IE__DISABLE
 *
 * @BRIEF        Access Error interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__AERR_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__AERR_IE__ENABLE
 *
 * @BRIEF        Access Error interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__AERR_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__STC_IE__DISABLE
 *
 * @BRIEF        Start Condition interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__STC_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__STC_IE__ENABLE
 *
 * @BRIEF        Start Condition interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__STC_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__GC_IE__DISABLE
 *
 * @BRIEF        General call interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__GC_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__GC_IE__ENABLE
 *
 * @BRIEF        General call interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__GC_IE__ENABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__XRDY_IE__DISABLE
 *
 * @BRIEF        Transmit data ready interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__XRDY_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__XRDY_IE__ENABLE
 *
 * @BRIEF        Transmit data ready interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__XRDY_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__RRDY_IE__DISABLE
 *
 * @BRIEF        Receive data ready interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__RRDY_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__RRDY_IE__ENABLE
 *
 * @BRIEF        Receive data ready interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__RRDY_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__ARDY_IE__DISABLE
 *
 * @BRIEF        Register access ready interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__ARDY_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__ARDY_IE__ENABLE
 *
 * @BRIEF        Register access ready interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__ARDY_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__NACK_IE__DISABLE
 *
 * @BRIEF        Not Acknowledge interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__NACK_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__NACK_IE__ENABLE
 *
 * @BRIEF        Not Acknowledge interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__NACK_IE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__AL_IE__DISABLE
 *
 * @BRIEF        Arbitration lost interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__AL_IE__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IRQENABLE_CLR__AL_IE__ENABLE
 *
 * @BRIEF        Arbitration lost interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IRQENABLE_CLR__AL_IE__ENABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__XDR__DISABLE
 *
 * @BRIEF        Transmit draining wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__XDR__DISABLE              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__XDR__ENABLE
 *
 * @BRIEF        Transmit draining wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__XDR__ENABLE               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__RDR__DISABLE
 *
 * @BRIEF        Receive draining wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__RDR__DISABLE              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__RDR__ENABLE
 *
 * @BRIEF        Receive draining wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__RDR__ENABLE               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__ROVR__DISABLE
 *
 * @BRIEF        Receive overrun wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__ROVR__DISABLE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__ROVR__ENABLE
 *
 * @BRIEF        Receive overrun wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__ROVR__ENABLE              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__XUDF__DISABLE
 *
 * @BRIEF        Transmit underflow wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__XUDF__DISABLE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__XUDF__ENABLE
 *
 * @BRIEF        Transmit underflow wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__XUDF__ENABLE              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__AAS__DISABLE
 *
 * @BRIEF        Addressed as slave wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__AAS__DISABLE              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__AAS__ENABLE
 *
 * @BRIEF        Addressed as slave wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__AAS__ENABLE               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__BF__DISABLE
 *
 * @BRIEF        Bus Free wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__BF__DISABLE               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__BF__ENABLE
 *
 * @BRIEF        Bus Free wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__BF__ENABLE                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__STC__DISABLE
 *
 * @BRIEF        Start condition wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__STC__DISABLE              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__STC__ENABLE
 *
 * @BRIEF        Start condition wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__STC__ENABLE               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__GC__DISABLE
 *
 * @BRIEF        General call wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__GC__DISABLE               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__GC__ENABLE
 *
 * @BRIEF        General call wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__GC__ENABLE                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__DRDY__DISABLE
 *
 * @BRIEF        Transmit/receive data ready wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__DRDY__DISABLE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__DRDY__ENABLE
 *
 * @BRIEF        Transmit/receive data ready wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__DRDY__ENABLE              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__ARDY__DISABLE
 *
 * @BRIEF        Register access ready wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__ARDY__DISABLE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__ARDY__ENABLE
 *
 * @BRIEF        Register access ready wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__ARDY__ENABLE              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__NACK__DISABLE
 *
 * @BRIEF        Not Acknowledge wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__NACK__DISABLE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__NACK__ENABLE
 *
 * @BRIEF        Not Acknowledge wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__NACK__ENABLE              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__AL__DISABLE
 *
 * @BRIEF        Arbitration lost wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__AL__DISABLE               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_WE__AL__ENABLE
 *
 * @BRIEF        Arbitration lost wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_WE__AL__ENABLE                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__XDR__DISABLE
 *
 * @BRIEF        Transmit draining wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__XDR__DISABLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__XDR__ENABLE
 *
 * @BRIEF        Transmit draining wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__XDR__ENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__RDR__DISABLE
 *
 * @BRIEF        Receive draining wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__RDR__DISABLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__RDR__ENABLE
 *
 * @BRIEF        Receive draining wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__RDR__ENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__ROVR__DISABLE
 *
 * @BRIEF        Receive overrun wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__ROVR__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__ROVR__ENABLE
 *
 * @BRIEF        Receive overrun wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__ROVR__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__XUDF__DISABLE
 *
 * @BRIEF        Transmit underflow wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__XUDF__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__XUDF__ENABLE
 *
 * @BRIEF        Transmit underflow wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__XUDF__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__AAS__DISABLE
 *
 * @BRIEF        Addressed as slave wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__AAS__DISABLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__AAS__ENABLE
 *
 * @BRIEF        Addressed as slave wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__AAS__ENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__BF__DISABLE
 *
 * @BRIEF        Bus Free wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__BF__DISABLE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__BF__ENABLE
 *
 * @BRIEF        Bus Free wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__BF__ENABLE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__STC__DISABLE
 *
 * @BRIEF        Start condition wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__STC__DISABLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__STC__ENABLE
 *
 * @BRIEF        Start condition wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__STC__ENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__GC__DISABLE
 *
 * @BRIEF        General call wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__GC__DISABLE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__GC__ENABLE
 *
 * @BRIEF        General call wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__GC__ENABLE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__DRDY__DISABLE
 *
 * @BRIEF        Transmit/receive data ready wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__DRDY__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__DRDY__ENABLE
 *
 * @BRIEF        Transmit/receive data ready wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__DRDY__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__ARDY__DISABLE
 *
 * @BRIEF        Register access ready wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__ARDY__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__ARDY__ENABLE
 *
 * @BRIEF        Register access ready wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__ARDY__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__NACK__DISABLE
 *
 * @BRIEF        Not Acknowledge wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__NACK__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__NACK__ENABLE
 *
 * @BRIEF        Not Acknowledge wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__NACK__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__AL__DISABLE
 *
 * @BRIEF        Arbitration lost wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__AL__DISABLE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMARXWAKE_EN__AL__ENABLE
 *
 * @BRIEF        Arbitration lost wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMARXWAKE_EN__AL__ENABLE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__XDR__DISABLE
 *
 * @BRIEF        Transmit draining wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__XDR__DISABLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__XDR__ENABLE
 *
 * @BRIEF        Transmit draining wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__XDR__ENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__RDR__DISABLE
 *
 * @BRIEF        Receive draining wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__RDR__DISABLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__RDR__ENABLE
 *
 * @BRIEF        Receive draining wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__RDR__ENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__ROVR__DISABLE
 *
 * @BRIEF        Receive overrun wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__ROVR__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__ROVR__ENABLE
 *
 * @BRIEF        Receive overrun wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__ROVR__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__XUDF__DISABLE
 *
 * @BRIEF        Transmit underflow wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__XUDF__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__XUDF__ENABLE
 *
 * @BRIEF        Transmit underflow wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__XUDF__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__AAS__DISABLE
 *
 * @BRIEF        Addressed as slave wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__AAS__DISABLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__AAS__ENABLE
 *
 * @BRIEF        Addressed as slave wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__AAS__ENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__BF__DISABLE
 *
 * @BRIEF        Bus Free wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__BF__DISABLE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__BF__ENABLE
 *
 * @BRIEF        Bus Free wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__BF__ENABLE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__STC__DISABLE
 *
 * @BRIEF        Start condition wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__STC__DISABLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__STC__ENABLE
 *
 * @BRIEF        Start condition wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__STC__ENABLE     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__GC__DISABLE
 *
 * @BRIEF        General call wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__GC__DISABLE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__GC__ENABLE
 *
 * @BRIEF        General call wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__GC__ENABLE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__DRDY__DISABLE
 *
 * @BRIEF        Transmit/receive data ready wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__DRDY__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__DRDY__ENABLE
 *
 * @BRIEF        Transmit/receive data ready wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__DRDY__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__ARDY__DISABLE
 *
 * @BRIEF        Register access ready wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__ARDY__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__ARDY__ENABLE
 *
 * @BRIEF        Register access ready wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__ARDY__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__NACK__DISABLE
 *
 * @BRIEF        Not Acknowledge wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__NACK__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__NACK__ENABLE
 *
 * @BRIEF        Not Acknowledge wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__NACK__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__AL__DISABLE
 *
 * @BRIEF        Arbitration lost wakeup disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__AL__DISABLE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_DMATXWAKE_EN__AL__ENABLE
 *
 * @BRIEF        Arbitration lost wakeup enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_DMATXWAKE_EN__AL__ENABLE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__XDR_IE__DISABLE
 *
 * @BRIEF        Transmit Draining interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__XDR_IE__DISABLE           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__XDR_IE__ENABLE
 *
 * @BRIEF        Transmit Draining interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__XDR_IE__ENABLE            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__RDR_IE__DISABLE
 *
 * @BRIEF        Receive Draining interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__RDR_IE__DISABLE           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__RDR_IE__ENABLE
 *
 * @BRIEF        Receive Draining interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__RDR_IE__ENABLE            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__ROVR__DISABLE
 *
 * @BRIEF        Receive overrun interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__ROVR__DISABLE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__ROVR__ENABLE
 *
 * @BRIEF        Receive Draining interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__ROVR__ENABLE              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__XUDF__DISABLE
 *
 * @BRIEF        Transmit underflow interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__XUDF__DISABLE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__XUDF__ENABLE
 *
 * @BRIEF        Transmit underflow interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__XUDF__ENABLE              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__ASS_IE__DISABLE
 *
 * @BRIEF        Addressed as Slave interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__ASS_IE__DISABLE           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__ASS_IE__ENABLE
 *
 * @BRIEF        Addressed as Slave interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__ASS_IE__ENABLE            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__BF_IE__DISABLE
 *
 * @BRIEF        Bus Free interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__BF_IE__DISABLE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__BF_IE__ENABLE
 *
 * @BRIEF        Bus Free interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__BF_IE__ENABLE             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__AERR_IE__DISABLE
 *
 * @BRIEF        Access Error interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__AERR_IE__DISABLE          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__AERR_IE__ENABLE
 *
 * @BRIEF        Access Error interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__AERR_IE__ENABLE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__STC_IE__DISABLE
 *
 * @BRIEF        Start Condition interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__STC_IE__DISABLE           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__STC_IE__ENABLE
 *
 * @BRIEF        Start Condition interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__STC_IE__ENABLE            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__GC_IE__DISABLE
 *
 * @BRIEF        General call interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__GC_IE__DISABLE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__GC_IE__ENABLE
 *
 * @BRIEF        General call interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__GC_IE__ENABLE             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__XRDY_IE__DISABLE
 *
 * @BRIEF        Transmit data ready interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__XRDY_IE__DISABLE          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__XRDY_IE__ENABLE
 *
 * @BRIEF        Transmit data ready interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__XRDY_IE__ENABLE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__RRDY_IE__DISABLE
 *
 * @BRIEF        Receive data ready interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__RRDY_IE__DISABLE          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__RRDY_IE__ENABLE
 *
 * @BRIEF        Receive data ready interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__RRDY_IE__ENABLE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__ARDY_IE__DISABLE
 *
 * @BRIEF        Register access ready interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__ARDY_IE__DISABLE          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__ARDY_IE__ENABLE
 *
 * @BRIEF        Register access ready interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__ARDY_IE__ENABLE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__NACK_IE__DISABLE
 *
 * @BRIEF        Not Acknowledge interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__NACK_IE__DISABLE          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__NACK_IE__ENABLE
 *
 * @BRIEF        Not Acknowledge interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__NACK_IE__ENABLE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__AL_IE__DISABLE
 *
 * @BRIEF        Arbitration lost interrupt disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__AL_IE__DISABLE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_IE__AL_IE__ENABLE
 *
 * @BRIEF        Arbitration lost interrupt enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_IE__AL_IE__ENABLE             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__XDR__CLEAR
 *
 * @BRIEF        Transmit draining inactive. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__XDR__CLEAR              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__XDR__SET
 *
 * @BRIEF        Transmit draining enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__XDR__SET                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__RDR__CLEAR
 *
 * @BRIEF        Receive draining inactive. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__RDR__CLEAR              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__RDR__SET
 *
 * @BRIEF        Receive draining enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__RDR__SET                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__BB__CLEAR
 *
 * @BRIEF        Bus is free. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__BB__CLEAR               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__BB__SET
 *
 * @BRIEF        Bus is occupied. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__BB__SET                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__ROVR__CLEAR
 *
 * @BRIEF        Normal operation. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__ROVR__CLEAR             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__ROVR__SET
 *
 * @BRIEF        Receiver overrun. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__ROVR__SET               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__XUDF__CLEAR
 *
 * @BRIEF        Normal operation. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__XUDF__CLEAR             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__XUDF__SET
 *
 * @BRIEF        Transmit underflow. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__XUDF__SET               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__AAS__CLEAR
 *
 * @BRIEF        No action. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__AAS__CLEAR              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__AAS__SET
 *
 * @BRIEF        Address recognized. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__AAS__SET                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__BF__CLEAR
 *
 * @BRIEF        No action. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__BF__CLEAR               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__BF__SET
 *
 * @BRIEF        Bus Free. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__BF__SET                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__AERR__CLEAR
 *
 * @BRIEF        No action. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__AERR__CLEAR             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__AERR__SET
 *
 * @BRIEF        Access Error. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__AERR__SET               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__STC__CLEAR
 *
 * @BRIEF        No action. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__STC__CLEAR              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__STC__SET
 *
 * @BRIEF        Start Condition detected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__STC__SET                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__GC__CLEAR
 *
 * @BRIEF        No general call detected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__GC__CLEAR               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__GC__SET
 *
 * @BRIEF        General call address detected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__GC__SET                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__XRDY__CLEAR
 *
 * @BRIEF        Transmision ongoing. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__XRDY__CLEAR             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__XRDY__SET
 *
 * @BRIEF        Transmit data ready. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__XRDY__SET               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__RRDY__CLEAR
 *
 * @BRIEF        No data available. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__RRDY__CLEAR             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__RRDY__SET
 *
 * @BRIEF        Receive data available. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__RRDY__SET               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__ARDY__CLEAR
 *
 * @BRIEF        Module busy. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__ARDY__CLEAR             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__ARDY__SET
 *
 * @BRIEF        Access ready. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__ARDY__SET               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__NACK__CLEAR
 *
 * @BRIEF        Normal operation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__NACK__CLEAR             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__NACK__SET
 *
 * @BRIEF        Not Acknowledge detected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__NACK__SET               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__AL__CLEAR
 *
 * @BRIEF        Normal operation. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__AL__CLEAR               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_STAT__AL__SET
 *
 * @BRIEF        Arbitration lost detected. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_STAT__AL__SET                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSS__RDONE__RSTONGOING
 *
 * @BRIEF        Internal module reset in on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSS__RDONE__RSTONGOING       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSS__RDONE__RSTCOMP
 *
 * @BRIEF        Reset completed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSS__RDONE__RSTCOMP          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUF__RDMA_EN__DISABLE
 *
 * @BRIEF        Receive DMA channel disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUF__RDMA_EN__DISABLE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUF__RDMA_EN__ENABLE
 *
 * @BRIEF        Receive DMA channel enabled  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUF__RDMA_EN__ENABLE          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUF__RXFIFO_CLR__NMODE
 *
 * @BRIEF        Normal mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUF__RXFIFO_CLR__NMODE        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUF__RXFIFO_CLR__RSTMODE
 *
 * @BRIEF        Rx FIFO is reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUF__RXFIFO_CLR__RSTMODE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUF__XDMA_EN__DISABLE
 *
 * @BRIEF        Transmit DMA channel disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUF__XDMA_EN__DISABLE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUF__XDMA_EN__ENABLE
 *
 * @BRIEF        Transmit DMA channel enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUF__XDMA_EN__ENABLE          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUF__TXFIFO_CLR__NMODE
 *
 * @BRIEF        Normal mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUF__TXFIFO_CLR__NMODE        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_BUF__TXFIFO_CLR__RSTMODE
 *
 * @BRIEF        Tx FIFO is reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_BUF__TXFIFO_CLR__RSTMODE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__I2C_EN__DISABLE
 *
 * @BRIEF        Controller in reset. FIFO are cleared and status bits are 
 *               set to their default value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__I2C_EN__DISABLE          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__I2C_EN__ENABLE
 *
 * @BRIEF        Module enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__I2C_EN__ENABLE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__OPMODE__FSI2C
 *
 * @BRIEF        I2C Fast/Standard mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__OPMODE__FSI2C            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__OPMODE__HSI2C
 *
 * @BRIEF        I2C High Speed mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__OPMODE__HSI2C            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__OPMODE__SCCB
 *
 * @BRIEF        SCCB mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__OPMODE__SCCB             0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__OPMODE__RESERVED
 *
 * @BRIEF        Reserved. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__OPMODE__RESERVED         0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__STB__NORMAL
 *
 * @BRIEF        Normal mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__STB__NORMAL              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__STB__STB
 *
 * @BRIEF        Start byte mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__STB__STB                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__MST__SLV
 *
 * @BRIEF        Slave mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__MST__SLV                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__MST__MST
 *
 * @BRIEF        Master mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__MST__MST                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__TRX__RCV
 *
 * @BRIEF        Receiver mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__TRX__RCV                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__TRX__TRX
 *
 * @BRIEF        Transmitter mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__TRX__TRX                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__XSA__B07
 *
 * @BRIEF        7-bit address mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__XSA__B07                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__XSA__B10
 *
 * @BRIEF        10-bit address mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__XSA__B10                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__XOA0__B07
 *
 * @BRIEF        7-bit address mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__XOA0__B07                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__XOA0__B10
 *
 * @BRIEF        10-bit address mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__XOA0__B10                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__XOA1__B07
 *
 * @BRIEF        7-bit address mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__XOA1__B07                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__XOA1__B10
 *
 * @BRIEF        10-bit address mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__XOA1__B10                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__XOA2__B07
 *
 * @BRIEF        7-bit address mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__XOA2__B07                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__XOA2__B10
 *
 * @BRIEF        10-bit address mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__XOA2__B10                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__XOA3__B07
 *
 * @BRIEF        7-bit address mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__XOA3__B07                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__XOA3__B10
 *
 * @BRIEF        10-bit address mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__XOA3__B10                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__STP__NSTP
 *
 * @BRIEF        No action or stop condition detected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__STP__NSTP                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__STP__STP
 *
 * @BRIEF        Stop condition queried - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__STP__STP                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__STT__NSTT
 *
 * @BRIEF        No action or start condition detected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__STT__NSTT                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_CON__STT__STT
 *
 * @BRIEF        Start condition queried - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_CON__STT__STT                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__ST_EN__DISABLE
 *
 * @BRIEF        Normal mode. All others bits in register are read only - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__ST_EN__DISABLE       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__ST_EN__ENABLE
 *
 * @BRIEF        System test enabled. Permit other system test registers bits 
 *               to be set - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__ST_EN__ENABLE        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__FREE__STOP
 *
 * @BRIEF        Stop mode (on breakpoint condition). If Master mode, it 
 *               stops after completion of the on-going bit transfer. In 
 *               slave mode, it stops during the phase transfer when 1 byte 
 *               is completely transmitted/received. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__FREE__STOP           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__FREE__FREE
 *
 * @BRIEF        Free running mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__FREE__FREE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__TMODE__FUNCTIONAL
 *
 * @BRIEF        Functional mode (default) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__TMODE__FUNCTIONAL    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__TMODE__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__TMODE__RESERVED      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__TMODE__TEST
 *
 * @BRIEF        Test of SCL counters (SCLL, SCLH, PSC). SCL provides a 
 *               permanent clock with master mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__TMODE__TEST          0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__TMODE__LOOPBACK
 *
 * @BRIEF        Loop back mode select + SDA/SCL IO mode select - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__TMODE__LOOPBACK      0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SSB__NOACTION
 *
 * @BRIEF        No action - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SSB__NOACTION        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SSB__SETSTATUS
 *
 * @BRIEF        Set all interrupt status bits to 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SSB__SETSTATUS       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SCL_I_FUNC__SCLIL
 *
 * @BRIEF        Read 0 from SCL line - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SCL_I_FUNC__SCLIL    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SCL_I_FUNC__SCLIH
 *
 * @BRIEF        Read 1 from SCL line - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SCL_I_FUNC__SCLIH    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SCL_O_FUNC__SCLIL
 *
 * @BRIEF        Driven 0 on SCL line - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SCL_O_FUNC__SCLIL    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SCL_O_FUNC__SCLIH
 *
 * @BRIEF        Driven 1 on SCL line - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SCL_O_FUNC__SCLIH    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SDA_I_FUNC__SDAIL
 *
 * @BRIEF        Read 0 from SDA line - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SDA_I_FUNC__SDAIL    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SDA_I_FUNC__SDAIH
 *
 * @BRIEF        Read 1 from SDA line - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SDA_I_FUNC__SDAIH    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SDA_O_FUNC__SDAOL
 *
 * @BRIEF        Driven 0 to SDA line - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SDA_O_FUNC__SDAOL    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SDA_O_FUNC__SDAOH
 *
 * @BRIEF        Driven 1 to SDA line - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SDA_O_FUNC__SDAOH    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SCCB_E_O__SCCBOL
 *
 * @BRIEF        Write 0 to SCCBE line - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SCCB_E_O__SCCBOL     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SCCB_E_O__SCCBOH
 *
 * @BRIEF        Write 1 to SCCBE line - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SCCB_E_O__SCCBOH     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SCL_I__SCLIL
 *
 * @BRIEF        Read 0 from SCL line - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SCL_I__SCLIL         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SCL_I__SCLIH
 *
 * @BRIEF        Read 1 from SCL line - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SCL_I__SCLIH         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SCL_O__SCLOL
 *
 * @BRIEF        Write 0 to SCL line - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SCL_O__SCLOL         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SCL_O__SCLOH
 *
 * @BRIEF        Write 1 to SCL line - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SCL_O__SCLOH         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SDA_I__SDAIL
 *
 * @BRIEF        Read 0 from SDA line - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SDA_I__SDAIL         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SDA_I__SDAIH
 *
 * @BRIEF        Read 1 from SDA line - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SDA_I__SDAIH         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SDA_O__SDAOL
 *
 * @BRIEF        Write 0 to SDA line - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SDA_O__SDAOL         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SYSTEST__SDA_O__SDAOH
 *
 * @BRIEF        Write 1 to SDA line - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SYSTEST__SDA_O__SDAOH         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_ACTOA__OA3_ACT__INACTIVE
 *
 * @BRIEF        Own Address inactive. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_ACTOA__OA3_ACT__INACTIVE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_ACTOA__OA3_ACT__ACTIVE
 *
 * @BRIEF        Own Address active. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_ACTOA__OA3_ACT__ACTIVE        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_ACTOA__OA2_ACT__INACTIVE
 *
 * @BRIEF        Own Address inactive. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_ACTOA__OA2_ACT__INACTIVE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_ACTOA__OA2_ACT__ACTIVE
 *
 * @BRIEF        Own Address active. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_ACTOA__OA2_ACT__ACTIVE        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_ACTOA__OA1_ACT__INACTIVE
 *
 * @BRIEF        Own Address inactive. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_ACTOA__OA1_ACT__INACTIVE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_ACTOA__OA1_ACT__ACTIVE
 *
 * @BRIEF        Own Address active. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_ACTOA__OA1_ACT__ACTIVE        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_ACTOA__OA0_ACT__INACTIVE
 *
 * @BRIEF        Own Address inactive. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_ACTOA__OA0_ACT__INACTIVE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_ACTOA__OA0_ACT__ACTIVE
 *
 * @BRIEF        Own Address active. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_ACTOA__OA0_ACT__ACTIVE        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SBLOCK__OA3_EN__UNLOCK
 *
 * @BRIEF        I2C Clock Released. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SBLOCK__OA3_EN__UNLOCK        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SBLOCK__OA3_EN__LOCK
 *
 * @BRIEF        I2C Clock Blocked. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SBLOCK__OA3_EN__LOCK          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SBLOCK__OA2_EN__UNLOCK
 *
 * @BRIEF        I2C Clock Released. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SBLOCK__OA2_EN__UNLOCK        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SBLOCK__OA2_EN__LOCK
 *
 * @BRIEF        I2C Clock Blocked. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SBLOCK__OA2_EN__LOCK          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SBLOCK__OA1_EN__UNLOCK
 *
 * @BRIEF        I2C Clock Released. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SBLOCK__OA1_EN__UNLOCK        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SBLOCK__OA1_EN__LOCK
 *
 * @BRIEF        I2C Clock Blocked. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SBLOCK__OA1_EN__LOCK          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SBLOCK__OA0_EN__UNLOCK
 *
 * @BRIEF        I2C Clock Released. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SBLOCK__OA0_EN__UNLOCK        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   MSHSI2COCP__I2C_SBLOCK__OA0_EN__LOCK
 *
 * @BRIEF        I2C Clock Blocked. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define MSHSI2COCP__I2C_SBLOCK__OA0_EN__LOCK          0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __MSHSI2COCP_CRED_H 
                                                            */
