

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Wed Mar 13 22:55:45 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 3.00ns
ST_1: phaseClass_V_read (25)  [1/1] 0.00ns
codeRepl:0  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)

ST_1: start_V_read (26)  [1/1] 0.00ns
codeRepl:1  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

ST_1: currentState_load (42)  [1/1] 0.00ns  loc: correlator.cpp:45
codeRepl:17  %currentState_load = load i1* @currentState, align 1

ST_1: StgValue_9 (45)  [1/1] 0.00ns  loc: correlator.cpp:51
codeRepl:20  br i1 %currentState_load, label %2, label %0

ST_1: StgValue_10 (47)  [1/1] 0.00ns  loc: correlator.cpp:53
:0  br i1 %start_V_read, label %1, label %._crit_edge80

ST_1: StgValue_11 (50)  [1/1] 0.00ns  loc: correlator.cpp:55
:1  store i1 true, i1* @currentState, align 1

ST_1: empty (55)  [2/2] 0.00ns
:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_1: cond_i (62)  [1/1] 1.97ns  loc: correlator.cpp:84->correlator.cpp:63
:7  %cond_i = icmp eq i4 %phaseClass_V_read, 0

ST_1: StgValue_14 (63)  [1/1] 1.03ns  loc: correlator.cpp:84->correlator.cpp:63
:8  br i1 %cond_i, label %.preheader.0.i, label %correlator.exit

ST_1: StgValue_15 (123)  [1/1] 0.00ns  loc: correlator.cpp:76
correlator.exit:12  store i1 true, i1* @currentState, align 1


 <State 2>: 8.61ns
ST_2: empty (55)  [1/2] 0.00ns
:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_2: p_Val2_s (56)  [1/1] 0.00ns
:1  %p_Val2_s = extractvalue { i32, i1 } %empty, 0

ST_2: i_data_last_V_tmp (57)  [1/1] 0.00ns
:2  %i_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1

ST_2: tmp_1 (58)  [1/1] 0.00ns  loc: correlator.cpp:61
:3  %tmp_1 = trunc i32 %p_Val2_s to i16

ST_2: StgValue_20 (59)  [1/1] 0.00ns  loc: correlator.cpp:61
:4  store i16 %tmp_1, i16* @newVal_V, align 2

ST_2: cor_phaseClass0_V_14 (65)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:0  %cor_phaseClass0_V_14 = load i16* @cor_phaseClass0_V_14, align 4

ST_2: cor_phaseClass0_V_13 (66)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:1  %cor_phaseClass0_V_13 = load i16* @cor_phaseClass0_V_13, align 2

ST_2: StgValue_23 (67)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:2  store i16 %cor_phaseClass0_V_13, i16* @cor_phaseClass0_V_14, align 4

ST_2: cor_phaseClass0_V_12 (68)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:3  %cor_phaseClass0_V_12 = load i16* @cor_phaseClass0_V_12, align 8

ST_2: StgValue_25 (69)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:4  store i16 %cor_phaseClass0_V_12, i16* @cor_phaseClass0_V_13, align 2

ST_2: cor_phaseClass0_V_11 (70)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:5  %cor_phaseClass0_V_11 = load i16* @cor_phaseClass0_V_11, align 2

ST_2: StgValue_27 (71)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:6  store i16 %cor_phaseClass0_V_11, i16* @cor_phaseClass0_V_12, align 8

ST_2: cor_phaseClass0_V_10 (72)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:7  %cor_phaseClass0_V_10 = load i16* @cor_phaseClass0_V_10, align 4

ST_2: StgValue_29 (73)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:8  store i16 %cor_phaseClass0_V_10, i16* @cor_phaseClass0_V_11, align 2

ST_2: cor_phaseClass0_V_9_s (74)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:9  %cor_phaseClass0_V_9_s = load i16* @cor_phaseClass0_V_9, align 2

ST_2: StgValue_31 (75)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:10  store i16 %cor_phaseClass0_V_9_s, i16* @cor_phaseClass0_V_10, align 4

ST_2: cor_phaseClass0_V_8_s (76)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:11  %cor_phaseClass0_V_8_s = load i16* @cor_phaseClass0_V_8, align 16

ST_2: StgValue_33 (77)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:12  store i16 %cor_phaseClass0_V_8_s, i16* @cor_phaseClass0_V_9, align 2

ST_2: cor_phaseClass0_V_7_s (78)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:13  %cor_phaseClass0_V_7_s = load i16* @cor_phaseClass0_V_7, align 2

ST_2: StgValue_35 (79)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:14  store i16 %cor_phaseClass0_V_7_s, i16* @cor_phaseClass0_V_8, align 16

ST_2: cor_phaseClass0_V_6_s (80)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:15  %cor_phaseClass0_V_6_s = load i16* @cor_phaseClass0_V_6, align 4

ST_2: StgValue_37 (81)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:16  store i16 %cor_phaseClass0_V_6_s, i16* @cor_phaseClass0_V_7, align 2

ST_2: cor_phaseClass0_V_5_s (82)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:17  %cor_phaseClass0_V_5_s = load i16* @cor_phaseClass0_V_5, align 2

ST_2: StgValue_39 (83)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:18  store i16 %cor_phaseClass0_V_5_s, i16* @cor_phaseClass0_V_6, align 4

ST_2: cor_phaseClass0_V_4_s (84)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:19  %cor_phaseClass0_V_4_s = load i16* @cor_phaseClass0_V_4, align 8

ST_2: StgValue_41 (85)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:20  store i16 %cor_phaseClass0_V_4_s, i16* @cor_phaseClass0_V_5, align 2

ST_2: cor_phaseClass0_V_3_s (86)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:21  %cor_phaseClass0_V_3_s = load i16* @cor_phaseClass0_V_3, align 2

ST_2: StgValue_43 (87)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:22  store i16 %cor_phaseClass0_V_3_s, i16* @cor_phaseClass0_V_4, align 8

ST_2: cor_phaseClass0_V_2_s (88)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:23  %cor_phaseClass0_V_2_s = load i16* @cor_phaseClass0_V_2, align 4

ST_2: StgValue_45 (89)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:24  store i16 %cor_phaseClass0_V_2_s, i16* @cor_phaseClass0_V_3, align 2

ST_2: cor_phaseClass0_V_1_s (90)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:25  %cor_phaseClass0_V_1_s = load i16* @cor_phaseClass0_V_1, align 2

ST_2: StgValue_47 (91)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:26  store i16 %cor_phaseClass0_V_1_s, i16* @cor_phaseClass0_V_2, align 4

ST_2: cor_phaseClass0_V_0_s (92)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:27  %cor_phaseClass0_V_0_s = load i16* @cor_phaseClass0_V_0, align 16

ST_2: StgValue_49 (93)  [1/1] 0.00ns  loc: correlator.cpp:88->correlator.cpp:63
.preheader.0.i:28  store i16 %cor_phaseClass0_V_0_s, i16* @cor_phaseClass0_V_1, align 2

ST_2: StgValue_50 (94)  [1/1] 0.00ns  loc: correlator.cpp:90->correlator.cpp:63
.preheader.0.i:29  store i16 %tmp_1, i16* @cor_phaseClass0_V_0, align 16

ST_2: tmp1 (95)  [1/1] 1.68ns  loc: correlator.cpp:103->correlator.cpp:64
.preheader.0.i:30  %tmp1 = add i16 %cor_phaseClass0_V_9_s, %cor_phaseClass0_V_10

ST_2: tmp2 (96)  [1/1] 1.68ns  loc: correlator.cpp:103->correlator.cpp:64
.preheader.0.i:31  %tmp2 = add i16 %cor_phaseClass0_V_8_s, %cor_phaseClass0_V_7_s

ST_2: tmp (97)  [1/1] 1.27ns  loc: correlator.cpp:103->correlator.cpp:64
.preheader.0.i:32  %tmp = add i16 %tmp2, %tmp1

ST_2: tmp4 (98)  [1/1] 1.27ns  loc: correlator.cpp:103->correlator.cpp:64
.preheader.0.i:33  %tmp4 = add i16 %cor_phaseClass0_V_5_s, %cor_phaseClass0_V_3_s

ST_2: tmp5 (99)  [1/1] 1.68ns  loc: correlator.cpp:103->correlator.cpp:64
.preheader.0.i:34  %tmp5 = add i16 %cor_phaseClass0_V_2_s, %cor_phaseClass0_V_0_s

ST_2: tmp3 (100)  [1/1] 1.27ns  loc: correlator.cpp:103->correlator.cpp:64
.preheader.0.i:35  %tmp3 = add i16 %tmp5, %tmp4

ST_2: p_Val2_5_2_i (101)  [1/1] 1.27ns  loc: correlator.cpp:103->correlator.cpp:64
.preheader.0.i:36  %p_Val2_5_2_i = add i16 %tmp3, %tmp

ST_2: tmp7 (102)  [1/1] 1.68ns  loc: correlator.cpp:105->correlator.cpp:64
.preheader.0.i:37  %tmp7 = add i16 %cor_phaseClass0_V_13, %cor_phaseClass0_V_14

ST_2: tmp8 (103)  [1/1] 1.68ns  loc: correlator.cpp:105->correlator.cpp:64
.preheader.0.i:38  %tmp8 = add i16 %cor_phaseClass0_V_12, %cor_phaseClass0_V_11

ST_2: tmp6 (104)  [1/1] 1.27ns  loc: correlator.cpp:105->correlator.cpp:64
.preheader.0.i:39  %tmp6 = add i16 %tmp8, %tmp7

ST_2: tmp10 (105)  [1/1] 1.27ns  loc: correlator.cpp:105->correlator.cpp:64
.preheader.0.i:40  %tmp10 = add i16 %cor_phaseClass0_V_6_s, %cor_phaseClass0_V_4_s

ST_2: tmp11 (106)  [1/1] 1.68ns  loc: correlator.cpp:105->correlator.cpp:64
.preheader.0.i:41  %tmp11 = add i16 %cor_phaseClass0_V_1_s, %tmp_1

ST_2: tmp9 (107)  [1/1] 1.27ns  loc: correlator.cpp:105->correlator.cpp:64
.preheader.0.i:42  %tmp9 = add i16 %tmp11, %tmp10

ST_2: p_Val2_2_5_i (108)  [1/1] 1.27ns  loc: correlator.cpp:105->correlator.cpp:64
.preheader.0.i:43  %p_Val2_2_5_i = add i16 %tmp9, %tmp6

ST_2: StgValue_65 (109)  [1/1] 1.03ns
.preheader.0.i:44  br label %correlator.exit

ST_2: p_Val2_1 (111)  [1/1] 0.00ns  loc: correlator.cpp:105->correlator.cpp:64
correlator.exit:0  %p_Val2_1 = phi i16 [ %p_Val2_2_5_i, %.preheader.0.i ], [ 0, %2 ]

ST_2: p_Val2_2 (112)  [1/1] 0.00ns  loc: correlator.cpp:103->correlator.cpp:64
correlator.exit:1  %p_Val2_2 = phi i16 [ %p_Val2_5_2_i, %.preheader.0.i ], [ 0, %2 ]

ST_2: tmp_i (113)  [1/1] 1.96ns  loc: correlator.cpp:109->correlator.cpp:64
correlator.exit:2  %tmp_i = icmp sgt i16 %p_Val2_2, %p_Val2_1

ST_2: p_Val2_9_i (114)  [1/1] 1.68ns  loc: correlator.cpp:112->correlator.cpp:64
correlator.exit:3  %p_Val2_9_i = sub i16 %p_Val2_1, %p_Val2_2

ST_2: p_Val2_8_i (115)  [1/1] 1.68ns  loc: correlator.cpp:110->correlator.cpp:64
correlator.exit:4  %p_Val2_8_i = sub i16 %p_Val2_2, %p_Val2_1

ST_2: tmp_1_i (116)  [1/1] 1.40ns  loc: correlator.cpp:109->correlator.cpp:64
correlator.exit:5  %tmp_1_i = select i1 %tmp_i, i16 %p_Val2_8_i, i16 %p_Val2_9_i


 <State 3>: 5.79ns
ST_3: OP1_V_cast (117)  [1/1] 0.00ns  loc: correlator.cpp:114->correlator.cpp:64
correlator.exit:6  %OP1_V_cast = sext i16 %tmp_1_i to i21

ST_3: p_Val2_3 (118)  [1/1] 5.79ns  loc: correlator.cpp:114->correlator.cpp:64
correlator.exit:7  %p_Val2_3 = mul i21 %OP1_V_cast, %OP1_V_cast

ST_3: res_V (119)  [1/1] 0.00ns  loc: correlator.cpp:114->correlator.cpp:64
correlator.exit:8  %res_V = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_3, i32 5, i32 20)


 <State 4>: 3.36ns
ST_4: loadCount_V_load (44)  [1/1] 0.00ns  loc: correlator.cpp:62
codeRepl:19  %loadCount_V_load = load i32* @loadCount_V, align 4

ST_4: StgValue_76 (49)  [1/1] 1.03ns  loc: correlator.cpp:54
:0  store i32 0, i32* @loadCount_V, align 4

ST_4: tmp_2 (60)  [1/1] 1.73ns  loc: correlator.cpp:62
:5  %tmp_2 = add i32 32, %loadCount_V_load

ST_4: StgValue_78 (61)  [1/1] 1.03ns  loc: correlator.cpp:62
:6  store i32 %tmp_2, i32* @loadCount_V, align 4

ST_4: tmp_3 (120)  [1/1] 1.96ns  loc: correlator.cpp:67
correlator.exit:9  %tmp_3 = icmp sgt i16 %res_V, 3200

ST_4: o_data_data_V_tmp (121)  [1/1] 1.40ns  loc: correlator.cpp:67
correlator.exit:10  %o_data_data_V_tmp = select i1 %tmp_3, i32 %tmp_2, i32 0

ST_4: StgValue_81 (122)  [2/2] 0.00ns  loc: correlator.cpp:67
correlator.exit:11  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)


 <State 5>: 0.00ns
ST_5: StgValue_82 (27)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !84

ST_5: StgValue_83 (28)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !88

ST_5: StgValue_84 (29)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !92

ST_5: StgValue_85 (30)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !96

ST_5: StgValue_86 (31)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !100

ST_5: StgValue_87 (32)  [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !106

ST_5: StgValue_88 (33)  [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind

ST_5: StgValue_89 (34)  [1/1] 0.00ns  loc: correlator.cpp:12
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_90 (35)  [1/1] 0.00ns  loc: correlator.cpp:13
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_91 (36)  [1/1] 0.00ns  loc: correlator.cpp:14
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_92 (37)  [1/1] 0.00ns  loc: correlator.cpp:16
codeRepl:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_93 (38)  [1/1] 0.00ns  loc: correlator.cpp:25
codeRepl:13  call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_94 (39)  [1/1] 0.00ns  loc: correlator.cpp:32
codeRepl:14  call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_95 (40)  [1/1] 0.00ns  loc: correlator.cpp:37
codeRepl:15  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_96 (41)  [1/1] 0.00ns  loc: correlator.cpp:40
codeRepl:16  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_97 (43)  [1/1] 0.00ns  loc: correlator.cpp:45
codeRepl:18  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind

ST_5: StgValue_98 (51)  [1/1] 0.00ns  loc: correlator.cpp:56
:2  br label %._crit_edge80

ST_5: StgValue_99 (53)  [1/1] 0.00ns  loc: correlator.cpp:57
._crit_edge80:0  br label %._crit_edge79

ST_5: StgValue_100 (122)  [1/2] 0.00ns  loc: correlator.cpp:67
correlator.exit:11  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)

ST_5: StgValue_101 (124)  [1/1] 0.00ns  loc: correlator.cpp:78
correlator.exit:13  br label %._crit_edge79

ST_5: StgValue_102 (126)  [1/1] 0.00ns  loc: correlator.cpp:81
._crit_edge79:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3ns
The critical path consists of the following:
	wire read on port 'phaseClass_V' [25]  (0 ns)
	'icmp' operation ('cond_i', correlator.cpp:84->correlator.cpp:63) [62]  (1.97 ns)
	multiplexor before 'phi' operation ('__Val2__', correlator.cpp:105->correlator.cpp:64) with incoming values : ('p_Val2_2_5_i', correlator.cpp:105->correlator.cpp:64) [111]  (1.03 ns)

 <State 2>: 8.61ns
The critical path consists of the following:
	axis read on port 'i_data_data_V' [55]  (0 ns)
	'add' operation ('tmp11', correlator.cpp:105->correlator.cpp:64) [106]  (1.68 ns)
	'add' operation ('tmp9', correlator.cpp:105->correlator.cpp:64) [107]  (1.27 ns)
	'add' operation ('p_Val2_2_5_i', correlator.cpp:105->correlator.cpp:64) [108]  (1.27 ns)
	multiplexor before 'phi' operation ('__Val2__', correlator.cpp:103->correlator.cpp:64) with incoming values : ('p_Val2_5_2_i', correlator.cpp:103->correlator.cpp:64) [112]  (1.03 ns)
	'phi' operation ('__Val2__', correlator.cpp:103->correlator.cpp:64) with incoming values : ('p_Val2_5_2_i', correlator.cpp:103->correlator.cpp:64) [112]  (0 ns)
	'icmp' operation ('tmp_i', correlator.cpp:109->correlator.cpp:64) [113]  (1.96 ns)
	'select' operation ('tmp_1_i', correlator.cpp:109->correlator.cpp:64) [116]  (1.4 ns)

 <State 3>: 5.79ns
The critical path consists of the following:
	'mul' operation ('__Val2__', correlator.cpp:114->correlator.cpp:64) [118]  (5.79 ns)

 <State 4>: 3.36ns
The critical path consists of the following:
	'icmp' operation ('tmp_3', correlator.cpp:67) [120]  (1.96 ns)
	'select' operation ('o_data_data_V_tmp', correlator.cpp:67) [121]  (1.4 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
