// Seed: 3624392035
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout tri0 id_1;
  logic id_6[1 : 1] = -1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd80,
    parameter id_5 = 32'd18
) (
    id_1[1 : id_2],
    _id_2,
    id_3[{id_5{-1'd0}} : 1],
    id_4,
    _id_5[id_2 : id_5]
);
  output logic [7:0] _id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  input wire _id_2;
  input logic [7:0] id_1;
  task id_6;
    output [id_2 : 1 'b0] id_7;
  endtask
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
