<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file machx03l_jrc1.ncd.
Design name: MyTopLevel
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Fri May 15 15:28:06 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o machx03l_jrc1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx03l/promote.xml machx03l_jrc1.ncd machx03l_jrc1.prf 
Design file:     machx03l_jrc1.ncd
Preference file: machx03l_jrc1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "osc_OSC" 12.090000 MHz (0 errors)</A></LI>            590 items scored, 0 timing errors detected.
Report:  111.359MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "osc_OSC" 12.090000 MHz ;
            590 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 73.733ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i4  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i18  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_225__i17

   Delay:               8.732ns  (30.6% logic, 69.4% route), 6 logic levels.

 Constraint Details:

      8.732ns physical path delay globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_1 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.733ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19C.CLK to     R16C19C.Q1 globalClockArea_toggler/SLICE_2 (from osc_OSC)
ROUTE         2     1.187     R16C19C.Q1 to     R16C22B.B1 globalClockArea_toggler/timeout_counter_value_4
CTOF_DEL    ---     0.452     R16C22B.B1 to     R16C22B.F1 SLICE_63
ROUTE         1     0.839     R16C22B.F1 to     R15C21A.D0 globalClockArea_toggler/n1209
CTOF_DEL    ---     0.452     R15C21A.D0 to     R15C21A.F0 globalClockArea_toggler/SLICE_94
ROUTE         1     0.659     R15C21A.F0 to     R15C21D.C0 globalClockArea_toggler/n1217
CTOF_DEL    ---     0.452     R15C21D.C0 to     R15C21D.F0 globalClockArea_toggler/SLICE_93
ROUTE         1     0.839     R15C21D.F0 to     R14C20B.D1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20B.D1 to     R14C20B.F1 globalClockArea_toggler/SLICE_92
ROUTE         2     0.392     R14C20B.F1 to     R14C20B.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20B.C0 to     R14C20B.F0 globalClockArea_toggler/SLICE_92
ROUTE        12     2.147     R14C20B.F0 to    R16C21B.LSR globalClockArea_toggler/n70 (to osc_OSC)
                  --------
                    8.732   (30.6% logic, 69.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C19C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C21B.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.733ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i4  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i8  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_225__i7

   Delay:               8.732ns  (30.6% logic, 69.4% route), 6 logic levels.

 Constraint Details:

      8.732ns physical path delay globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_9 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.733ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19C.CLK to     R16C19C.Q1 globalClockArea_toggler/SLICE_2 (from osc_OSC)
ROUTE         2     1.187     R16C19C.Q1 to     R16C22B.B1 globalClockArea_toggler/timeout_counter_value_4
CTOF_DEL    ---     0.452     R16C22B.B1 to     R16C22B.F1 SLICE_63
ROUTE         1     0.839     R16C22B.F1 to     R15C21A.D0 globalClockArea_toggler/n1209
CTOF_DEL    ---     0.452     R15C21A.D0 to     R15C21A.F0 globalClockArea_toggler/SLICE_94
ROUTE         1     0.659     R15C21A.F0 to     R15C21D.C0 globalClockArea_toggler/n1217
CTOF_DEL    ---     0.452     R15C21D.C0 to     R15C21D.F0 globalClockArea_toggler/SLICE_93
ROUTE         1     0.839     R15C21D.F0 to     R14C20B.D1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20B.D1 to     R14C20B.F1 globalClockArea_toggler/SLICE_92
ROUTE         2     0.392     R14C20B.F1 to     R14C20B.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20B.C0 to     R14C20B.F0 globalClockArea_toggler/SLICE_92
ROUTE        12     2.147     R14C20B.F0 to    R16C20A.LSR globalClockArea_toggler/n70 (to osc_OSC)
                  --------
                    8.732   (30.6% logic, 69.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C19C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C20A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.733ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i4  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i20  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_225__i19

   Delay:               8.732ns  (30.6% logic, 69.4% route), 6 logic levels.

 Constraint Details:

      8.732ns physical path delay globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_11 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.733ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19C.CLK to     R16C19C.Q1 globalClockArea_toggler/SLICE_2 (from osc_OSC)
ROUTE         2     1.187     R16C19C.Q1 to     R16C22B.B1 globalClockArea_toggler/timeout_counter_value_4
CTOF_DEL    ---     0.452     R16C22B.B1 to     R16C22B.F1 SLICE_63
ROUTE         1     0.839     R16C22B.F1 to     R15C21A.D0 globalClockArea_toggler/n1209
CTOF_DEL    ---     0.452     R15C21A.D0 to     R15C21A.F0 globalClockArea_toggler/SLICE_94
ROUTE         1     0.659     R15C21A.F0 to     R15C21D.C0 globalClockArea_toggler/n1217
CTOF_DEL    ---     0.452     R15C21D.C0 to     R15C21D.F0 globalClockArea_toggler/SLICE_93
ROUTE         1     0.839     R15C21D.F0 to     R14C20B.D1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20B.D1 to     R14C20B.F1 globalClockArea_toggler/SLICE_92
ROUTE         2     0.392     R14C20B.F1 to     R14C20B.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20B.C0 to     R14C20B.F0 globalClockArea_toggler/SLICE_92
ROUTE        12     2.147     R14C20B.F0 to    R16C21C.LSR globalClockArea_toggler/n70 (to osc_OSC)
                  --------
                    8.732   (30.6% logic, 69.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C19C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C21C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.733ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i4  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i10  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_225__i9

   Delay:               8.732ns  (30.6% logic, 69.4% route), 6 logic levels.

 Constraint Details:

      8.732ns physical path delay globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_7 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.733ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19C.CLK to     R16C19C.Q1 globalClockArea_toggler/SLICE_2 (from osc_OSC)
ROUTE         2     1.187     R16C19C.Q1 to     R16C22B.B1 globalClockArea_toggler/timeout_counter_value_4
CTOF_DEL    ---     0.452     R16C22B.B1 to     R16C22B.F1 SLICE_63
ROUTE         1     0.839     R16C22B.F1 to     R15C21A.D0 globalClockArea_toggler/n1209
CTOF_DEL    ---     0.452     R15C21A.D0 to     R15C21A.F0 globalClockArea_toggler/SLICE_94
ROUTE         1     0.659     R15C21A.F0 to     R15C21D.C0 globalClockArea_toggler/n1217
CTOF_DEL    ---     0.452     R15C21D.C0 to     R15C21D.F0 globalClockArea_toggler/SLICE_93
ROUTE         1     0.839     R15C21D.F0 to     R14C20B.D1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20B.D1 to     R14C20B.F1 globalClockArea_toggler/SLICE_92
ROUTE         2     0.392     R14C20B.F1 to     R14C20B.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20B.C0 to     R14C20B.F0 globalClockArea_toggler/SLICE_92
ROUTE        12     2.147     R14C20B.F0 to    R16C20B.LSR globalClockArea_toggler/n70 (to osc_OSC)
                  --------
                    8.732   (30.6% logic, 69.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C19C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C20B.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.733ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i4  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i0  (to osc_OSC +)

   Delay:               8.732ns  (30.6% logic, 69.4% route), 6 logic levels.

 Constraint Details:

      8.732ns physical path delay globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_3 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.733ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19C.CLK to     R16C19C.Q1 globalClockArea_toggler/SLICE_2 (from osc_OSC)
ROUTE         2     1.187     R16C19C.Q1 to     R16C22B.B1 globalClockArea_toggler/timeout_counter_value_4
CTOF_DEL    ---     0.452     R16C22B.B1 to     R16C22B.F1 SLICE_63
ROUTE         1     0.839     R16C22B.F1 to     R15C21A.D0 globalClockArea_toggler/n1209
CTOF_DEL    ---     0.452     R15C21A.D0 to     R15C21A.F0 globalClockArea_toggler/SLICE_94
ROUTE         1     0.659     R15C21A.F0 to     R15C21D.C0 globalClockArea_toggler/n1217
CTOF_DEL    ---     0.452     R15C21D.C0 to     R15C21D.F0 globalClockArea_toggler/SLICE_93
ROUTE         1     0.839     R15C21D.F0 to     R14C20B.D1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20B.D1 to     R14C20B.F1 globalClockArea_toggler/SLICE_92
ROUTE         2     0.392     R14C20B.F1 to     R14C20B.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20B.C0 to     R14C20B.F0 globalClockArea_toggler/SLICE_92
ROUTE        12     2.147     R14C20B.F0 to    R16C19A.LSR globalClockArea_toggler/n70 (to osc_OSC)
                  --------
                    8.732   (30.6% logic, 69.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C19C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C19A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.733ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i4  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i12  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_225__i11

   Delay:               8.732ns  (30.6% logic, 69.4% route), 6 logic levels.

 Constraint Details:

      8.732ns physical path delay globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_5 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.733ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19C.CLK to     R16C19C.Q1 globalClockArea_toggler/SLICE_2 (from osc_OSC)
ROUTE         2     1.187     R16C19C.Q1 to     R16C22B.B1 globalClockArea_toggler/timeout_counter_value_4
CTOF_DEL    ---     0.452     R16C22B.B1 to     R16C22B.F1 SLICE_63
ROUTE         1     0.839     R16C22B.F1 to     R15C21A.D0 globalClockArea_toggler/n1209
CTOF_DEL    ---     0.452     R15C21A.D0 to     R15C21A.F0 globalClockArea_toggler/SLICE_94
ROUTE         1     0.659     R15C21A.F0 to     R15C21D.C0 globalClockArea_toggler/n1217
CTOF_DEL    ---     0.452     R15C21D.C0 to     R15C21D.F0 globalClockArea_toggler/SLICE_93
ROUTE         1     0.839     R15C21D.F0 to     R14C20B.D1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20B.D1 to     R14C20B.F1 globalClockArea_toggler/SLICE_92
ROUTE         2     0.392     R14C20B.F1 to     R14C20B.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20B.C0 to     R14C20B.F0 globalClockArea_toggler/SLICE_92
ROUTE        12     2.147     R14C20B.F0 to    R16C20C.LSR globalClockArea_toggler/n70 (to osc_OSC)
                  --------
                    8.732   (30.6% logic, 69.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C19C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C20C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.733ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i4  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i6  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_225__i5

   Delay:               8.732ns  (30.6% logic, 69.4% route), 6 logic levels.

 Constraint Details:

      8.732ns physical path delay globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_0 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.733ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19C.CLK to     R16C19C.Q1 globalClockArea_toggler/SLICE_2 (from osc_OSC)
ROUTE         2     1.187     R16C19C.Q1 to     R16C22B.B1 globalClockArea_toggler/timeout_counter_value_4
CTOF_DEL    ---     0.452     R16C22B.B1 to     R16C22B.F1 SLICE_63
ROUTE         1     0.839     R16C22B.F1 to     R15C21A.D0 globalClockArea_toggler/n1209
CTOF_DEL    ---     0.452     R15C21A.D0 to     R15C21A.F0 globalClockArea_toggler/SLICE_94
ROUTE         1     0.659     R15C21A.F0 to     R15C21D.C0 globalClockArea_toggler/n1217
CTOF_DEL    ---     0.452     R15C21D.C0 to     R15C21D.F0 globalClockArea_toggler/SLICE_93
ROUTE         1     0.839     R15C21D.F0 to     R14C20B.D1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20B.D1 to     R14C20B.F1 globalClockArea_toggler/SLICE_92
ROUTE         2     0.392     R14C20B.F1 to     R14C20B.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20B.C0 to     R14C20B.F0 globalClockArea_toggler/SLICE_92
ROUTE        12     2.147     R14C20B.F0 to    R16C19D.LSR globalClockArea_toggler/n70 (to osc_OSC)
                  --------
                    8.732   (30.6% logic, 69.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C19C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C19D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.733ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i4  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i14  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_225__i13

   Delay:               8.732ns  (30.6% logic, 69.4% route), 6 logic levels.

 Constraint Details:

      8.732ns physical path delay globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_10 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.733ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19C.CLK to     R16C19C.Q1 globalClockArea_toggler/SLICE_2 (from osc_OSC)
ROUTE         2     1.187     R16C19C.Q1 to     R16C22B.B1 globalClockArea_toggler/timeout_counter_value_4
CTOF_DEL    ---     0.452     R16C22B.B1 to     R16C22B.F1 SLICE_63
ROUTE         1     0.839     R16C22B.F1 to     R15C21A.D0 globalClockArea_toggler/n1209
CTOF_DEL    ---     0.452     R15C21A.D0 to     R15C21A.F0 globalClockArea_toggler/SLICE_94
ROUTE         1     0.659     R15C21A.F0 to     R15C21D.C0 globalClockArea_toggler/n1217
CTOF_DEL    ---     0.452     R15C21D.C0 to     R15C21D.F0 globalClockArea_toggler/SLICE_93
ROUTE         1     0.839     R15C21D.F0 to     R14C20B.D1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20B.D1 to     R14C20B.F1 globalClockArea_toggler/SLICE_92
ROUTE         2     0.392     R14C20B.F1 to     R14C20B.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20B.C0 to     R14C20B.F0 globalClockArea_toggler/SLICE_92
ROUTE        12     2.147     R14C20B.F0 to    R16C20D.LSR globalClockArea_toggler/n70 (to osc_OSC)
                  --------
                    8.732   (30.6% logic, 69.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C19C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C20D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.733ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i4  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i22  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_225__i21

   Delay:               8.732ns  (30.6% logic, 69.4% route), 6 logic levels.

 Constraint Details:

      8.732ns physical path delay globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_8 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.733ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19C.CLK to     R16C19C.Q1 globalClockArea_toggler/SLICE_2 (from osc_OSC)
ROUTE         2     1.187     R16C19C.Q1 to     R16C22B.B1 globalClockArea_toggler/timeout_counter_value_4
CTOF_DEL    ---     0.452     R16C22B.B1 to     R16C22B.F1 SLICE_63
ROUTE         1     0.839     R16C22B.F1 to     R15C21A.D0 globalClockArea_toggler/n1209
CTOF_DEL    ---     0.452     R15C21A.D0 to     R15C21A.F0 globalClockArea_toggler/SLICE_94
ROUTE         1     0.659     R15C21A.F0 to     R15C21D.C0 globalClockArea_toggler/n1217
CTOF_DEL    ---     0.452     R15C21D.C0 to     R15C21D.F0 globalClockArea_toggler/SLICE_93
ROUTE         1     0.839     R15C21D.F0 to     R14C20B.D1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20B.D1 to     R14C20B.F1 globalClockArea_toggler/SLICE_92
ROUTE         2     0.392     R14C20B.F1 to     R14C20B.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20B.C0 to     R14C20B.F0 globalClockArea_toggler/SLICE_92
ROUTE        12     2.147     R14C20B.F0 to    R16C21D.LSR globalClockArea_toggler/n70 (to osc_OSC)
                  --------
                    8.732   (30.6% logic, 69.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C19C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C21D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.733ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i4  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i4  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_225__i3

   Delay:               8.732ns  (30.6% logic, 69.4% route), 6 logic levels.

 Constraint Details:

      8.732ns physical path delay globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_2 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.733ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19C.CLK to     R16C19C.Q1 globalClockArea_toggler/SLICE_2 (from osc_OSC)
ROUTE         2     1.187     R16C19C.Q1 to     R16C22B.B1 globalClockArea_toggler/timeout_counter_value_4
CTOF_DEL    ---     0.452     R16C22B.B1 to     R16C22B.F1 SLICE_63
ROUTE         1     0.839     R16C22B.F1 to     R15C21A.D0 globalClockArea_toggler/n1209
CTOF_DEL    ---     0.452     R15C21A.D0 to     R15C21A.F0 globalClockArea_toggler/SLICE_94
ROUTE         1     0.659     R15C21A.F0 to     R15C21D.C0 globalClockArea_toggler/n1217
CTOF_DEL    ---     0.452     R15C21D.C0 to     R15C21D.F0 globalClockArea_toggler/SLICE_93
ROUTE         1     0.839     R15C21D.F0 to     R14C20B.D1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20B.D1 to     R14C20B.F1 globalClockArea_toggler/SLICE_92
ROUTE         2     0.392     R14C20B.F1 to     R14C20B.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20B.C0 to     R14C20B.F0 globalClockArea_toggler/SLICE_92
ROUTE        12     2.147     R14C20B.F0 to    R16C19C.LSR globalClockArea_toggler/n70 (to osc_OSC)
                  --------
                    8.732   (30.6% logic, 69.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C19C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R16C19C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:  111.359MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_OSC" 12.090000 MHz ; |   12.090 MHz|  111.359 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: osc_OSC   Source: osc.OSC   Loads: 14
   Covered under: FREQUENCY NET "osc_OSC" 12.090000 MHz ;

Clock Domain: io_jtag_tck_c   Source: io_jtag_tck.PAD   Loads: 57
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 590 paths, 1 nets, and 123 connections (16.73% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Fri May 15 15:28:06 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o machx03l_jrc1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/machx03l/promote.xml machx03l_jrc1.ncd machx03l_jrc1.prf 
Design file:     machx03l_jrc1.ncd
Preference file: machx03l_jrc1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "osc_OSC" 12.090000 MHz (0 errors)</A></LI>            590 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "osc_OSC" 12.090000 MHz ;
            590 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.340ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_state_21  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_state_21  (to osc_OSC +)

   Delay:               0.283ns  (47.0% logic, 53.0% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay SLICE_69 to SLICE_69 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.057ns) by 0.340ns

 Physical Path Details:

      Data path SLICE_69 to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C26C.CLK to     R16C26C.Q0 SLICE_69 (from osc_OSC)
ROUTE         3     0.150     R16C26C.Q0 to    R16C26C.LSR globalClockArea_toggler/timeout_state (to osc_OSC)
                  --------
                    0.283   (47.0% logic, 53.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C26C.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C26C.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/toggle_23  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/toggle_23  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_70 to SLICE_70 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_70 to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C26B.CLK to     R16C26B.Q0 SLICE_70 (from osc_OSC)
ROUTE         2     0.132     R16C26B.Q0 to     R16C26B.A0 globalClockArea_toggler_io_led
CTOF_DEL    ---     0.101     R16C26B.A0 to     R16C26B.F0 SLICE_70
ROUTE         1     0.000     R16C26B.F0 to    R16C26B.DI0 globalClockArea_toggler/io_led_N_57 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C26B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C26B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i18  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i18  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_1 to globalClockArea_toggler/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_1 to globalClockArea_toggler/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21B.CLK to     R16C21B.Q1 globalClockArea_toggler/SLICE_1 (from osc_OSC)
ROUTE         2     0.132     R16C21B.Q1 to     R16C21B.A1 globalClockArea_toggler/timeout_counter_value_18
CTOF_DEL    ---     0.101     R16C21B.A1 to     R16C21B.F1 globalClockArea_toggler/SLICE_1
ROUTE         1     0.000     R16C21B.F1 to    R16C21B.DI1 globalClockArea_toggler/n102 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C21B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C21B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i20  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i20  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21C.CLK to     R16C21C.Q1 globalClockArea_toggler/SLICE_11 (from osc_OSC)
ROUTE         2     0.132     R16C21C.Q1 to     R16C21C.A1 globalClockArea_toggler/timeout_counter_value_20
CTOF_DEL    ---     0.101     R16C21C.A1 to     R16C21C.F1 globalClockArea_toggler/SLICE_11
ROUTE         1     0.000     R16C21C.F1 to    R16C21C.DI1 globalClockArea_toggler/n100 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C21C.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C21C.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i22  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i22  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_8 to globalClockArea_toggler/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_8 to globalClockArea_toggler/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21D.CLK to     R16C21D.Q1 globalClockArea_toggler/SLICE_8 (from osc_OSC)
ROUTE         2     0.132     R16C21D.Q1 to     R16C21D.A1 globalClockArea_toggler/timeout_counter_value_22
CTOF_DEL    ---     0.101     R16C21D.A1 to     R16C21D.F1 globalClockArea_toggler/SLICE_8
ROUTE         1     0.000     R16C21D.F1 to    R16C21D.DI1 globalClockArea_toggler/n98 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C21D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C21D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i4  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i4  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_2 to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q1 globalClockArea_toggler/SLICE_2 (from osc_OSC)
ROUTE         2     0.132     R16C19C.Q1 to     R16C19C.A1 globalClockArea_toggler/timeout_counter_value_4
CTOF_DEL    ---     0.101     R16C19C.A1 to     R16C19C.F1 globalClockArea_toggler/SLICE_2
ROUTE         1     0.000     R16C19C.F1 to    R16C19C.DI1 globalClockArea_toggler/n116 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C19C.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C19C.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i6  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i6  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_0 to globalClockArea_toggler/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_0 to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19D.CLK to     R16C19D.Q1 globalClockArea_toggler/SLICE_0 (from osc_OSC)
ROUTE         2     0.132     R16C19D.Q1 to     R16C19D.A1 globalClockArea_toggler/timeout_counter_value_6
CTOF_DEL    ---     0.101     R16C19D.A1 to     R16C19D.F1 globalClockArea_toggler/SLICE_0
ROUTE         1     0.000     R16C19D.F1 to    R16C19D.DI1 globalClockArea_toggler/n114 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C19D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C19D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i8  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i8  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_9 to globalClockArea_toggler/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_9 to globalClockArea_toggler/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20A.CLK to     R16C20A.Q1 globalClockArea_toggler/SLICE_9 (from osc_OSC)
ROUTE         2     0.132     R16C20A.Q1 to     R16C20A.A1 globalClockArea_toggler/timeout_counter_value_8
CTOF_DEL    ---     0.101     R16C20A.A1 to     R16C20A.F1 globalClockArea_toggler/SLICE_9
ROUTE         1     0.000     R16C20A.F1 to    R16C20A.DI1 globalClockArea_toggler/n112 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C20A.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C20A.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i10  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i10  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_7 to globalClockArea_toggler/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_7 to globalClockArea_toggler/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20B.CLK to     R16C20B.Q1 globalClockArea_toggler/SLICE_7 (from osc_OSC)
ROUTE         2     0.132     R16C20B.Q1 to     R16C20B.A1 globalClockArea_toggler/timeout_counter_value_10
CTOF_DEL    ---     0.101     R16C20B.A1 to     R16C20B.F1 globalClockArea_toggler/SLICE_7
ROUTE         1     0.000     R16C20B.F1 to    R16C20B.DI1 globalClockArea_toggler/n110 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C20B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C20B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_225__i14  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_225__i14  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_10 to globalClockArea_toggler/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_10 to globalClockArea_toggler/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20D.CLK to     R16C20D.Q1 globalClockArea_toggler/SLICE_10 (from osc_OSC)
ROUTE         2     0.132     R16C20D.Q1 to     R16C20D.A1 globalClockArea_toggler/timeout_counter_value_14
CTOF_DEL    ---     0.101     R16C20D.A1 to     R16C20D.F1 globalClockArea_toggler/SLICE_10
ROUTE         1     0.000     R16C20D.F1 to    R16C20D.DI1 globalClockArea_toggler/n106 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C20D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R16C20D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_OSC" 12.090000 MHz ; |     0.000 ns|     0.340 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: osc_OSC   Source: osc.OSC   Loads: 14
   Covered under: FREQUENCY NET "osc_OSC" 12.090000 MHz ;

Clock Domain: io_jtag_tck_c   Source: io_jtag_tck.PAD   Loads: 57
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 590 paths, 1 nets, and 123 connections (16.73% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
