# do programador.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:11:37 on Apr 26,2024
# vcom -work work programador.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity programador
# -- Compiling architecture structure of programador
# End time: 16:11:37 on Apr 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:11:37 on Apr 26,2024
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity programador_vhd_vec_tst
# -- Compiling architecture programador_arch of programador_vhd_vec_tst
# End time: 16:11:37 on Apr 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -c -t 1ps -sdfmax "serialout_vhd_vec_tst/i1=programador_vhd.sdo" -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.serialout_vhd_vec_tst 
# Start time: 16:11:37 on Apr 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.serialout_vhd_vec_tst(serialout_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.serialout(structure)#1
# Loading work.hard_block(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)#1
# Loading cycloneive.cycloneive_io_ibuf(arch)#1
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)#1
# Loading cycloneive.cycloneive_ena_reg(behave)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#1
# Loading altera.dffeas(vital_dffeas)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#2
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#3
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#4
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#5
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#6
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#7
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#8
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#9
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#10
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#11
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#12
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#13
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#14
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#15
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#16
# Loading altera.dffeas(vital_dffeas)#2
# Loading instances from programador_vhd.sdo
# ** Error (suppressible): (vsim-SDF-3250) programador_vhd.sdo(74): Failed to find INSTANCE '\clk_div2_int~0\'.
# ** Error (suppressible): (vsim-SDF-3250) programador_vhd.sdo(84): Failed to find INSTANCE '\clk_div2_int~feeder\'.
# ** Error (suppressible): (vsim-SDF-3250) programador_vhd.sdo(55): Failed to find INSTANCE '\clk_div2~output\'.
# ** Error (suppressible): (vsim-SDF-3250) programador_vhd.sdo(108): Failed to find INSTANCE '\clk_div4_int~0\'.
# ** Error (suppressible): (vsim-SDF-3250) programador_vhd.sdo(45): Failed to find INSTANCE '\clk_div4~output\'.
# ** Error (suppressible): (vsim-SDF-3250) programador_vhd.sdo(94): Failed to find INSTANCE 'clk_div2_int'.
# ** Error (suppressible): (vsim-SDF-3250) programador_vhd.sdo(117): Failed to find INSTANCE 'clk_div4_int'.
# ** Error (suppressible): (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# Error loading design
# End time: 16:11:40 on Apr 26,2024, Elapsed time: 0:00:03
# Errors: 8, Warnings: 1
