Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu May 02 16:13:29 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 9 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   ad7606_data<0>_IBUF
   ad7606_data<1>_IBUF
   ad7606_data<2>_IBUF
   ad7606_data<3>_IBUF
   ad7606_data<4>_IBUF
   ad7606_data<5>_IBUF
   ad7606_data<6>_IBUF
   ad7606_data<7>_IBUF
   ad7606_first_data_IBUF


