WARNING:coreutil:1006 - Xilinx repository path
   'D:\Xilinx\14.7\ISE_DS\ISE_XCN14003_patch\coregen' is not a valid directory
INFO:sim:172 - Generating IP...
Resolving generics for 'ROM_32_32'...
Applying external generics to 'ROM_32_32'...
Delivering associated files for 'ROM_32_32'...
Delivering EJava files for 'ROM_32_32'...
Generating implementation netlist for 'ROM_32_32'...
INFO:sim - Pre-processing HDL files for 'ROM_32_32'...
Running synthesis for 'ROM_32_32'
Running ngcbuild...
Writing VEO instantiation template for 'ROM_32_32'...
Writing Verilog behavioral simulation model for 'ROM_32_32'...
WARNING:sim - Overwriting existing file
   D:/FPGA_work/SWord-DLD/Exp44-MEMS/ipcore_dir/tmp/_cg/ROM_32_32/doc/dist_mem_g
   en_v7_2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory
D:/FPGA_work/SWord-DLD/Exp44-MEMS/ipcore_dir/tmp/_cg/ROM_32_32
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ROM_32_32'...
Generating metadata file...
Generating ISE project file for 'ROM_32_32'...
Generating ISE project...
XCO file found: ROM_32_32.xco
XMDF file found: ROM_32_32_xmdf.tcl
Adding D:/FPGA_work/SWord-DLD/Exp44-MEMS/ipcore_dir/tmp/_cg/ROM_32_32.asy -view
all -origin_type imported
Adding D:/FPGA_work/SWord-DLD/Exp44-MEMS/ipcore_dir/tmp/_cg/ROM_32_32.ngc -view
all -origin_type created
Checking file
"D:/FPGA_work/SWord-DLD/Exp44-MEMS/ipcore_dir/tmp/_cg/ROM_32_32.ngc" for project
device match ...
File "D:/FPGA_work/SWord-DLD/Exp44-MEMS/ipcore_dir/tmp/_cg/ROM_32_32.ngc" device
information matches project device.
Adding D:/FPGA_work/SWord-DLD/Exp44-MEMS/ipcore_dir/tmp/_cg/ROM_32_32.sym -view
all -origin_type imported
Adding D:/FPGA_work/SWord-DLD/Exp44-MEMS/ipcore_dir/tmp/_cg/ROM_32_32.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/FPGA_work/SWord-DLD/Exp44-MEMS/ipcore_dir/tmp/_cg/ROM_32_32.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/FPGA_work/SWord-DLD/Exp44-MEMS/ipcore_dir/tmp/_cg/ROM_32_32.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ROM_32_32"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ROM_32_32'.
