/// Auto-generated bit field definitions for I2SC0
/// Family: samv71
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samv71::i2sc0 {

using namespace alloy::hal::bitfields;

// ============================================================================
// I2SC0 Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
/// Receiver Enable
/// Position: 0, Width: 1
using RXEN = BitField<0, 1>;
constexpr uint32_t RXEN_Pos = 0;
constexpr uint32_t RXEN_Msk = RXEN::mask;

/// Receiver Disable
/// Position: 1, Width: 1
using RXDIS = BitField<1, 1>;
constexpr uint32_t RXDIS_Pos = 1;
constexpr uint32_t RXDIS_Msk = RXDIS::mask;

/// Clocks Enable
/// Position: 2, Width: 1
using CKEN = BitField<2, 1>;
constexpr uint32_t CKEN_Pos = 2;
constexpr uint32_t CKEN_Msk = CKEN::mask;

/// Clocks Disable
/// Position: 3, Width: 1
using CKDIS = BitField<3, 1>;
constexpr uint32_t CKDIS_Pos = 3;
constexpr uint32_t CKDIS_Msk = CKDIS::mask;

/// Transmitter Enable
/// Position: 4, Width: 1
using TXEN = BitField<4, 1>;
constexpr uint32_t TXEN_Pos = 4;
constexpr uint32_t TXEN_Msk = TXEN::mask;

/// Transmitter Disable
/// Position: 5, Width: 1
using TXDIS = BitField<5, 1>;
constexpr uint32_t TXDIS_Pos = 5;
constexpr uint32_t TXDIS_Msk = TXDIS::mask;

/// Software Reset
/// Position: 7, Width: 1
using SWRST = BitField<7, 1>;
constexpr uint32_t SWRST_Pos = 7;
constexpr uint32_t SWRST_Msk = SWRST::mask;

}  // namespace cr

/// MR - Mode Register
namespace mr {
/// Inter-IC Sound Controller Mode
/// Position: 0, Width: 1
using MODE = BitField<0, 1>;
constexpr uint32_t MODE_Pos = 0;
constexpr uint32_t MODE_Msk = MODE::mask;
/// Enumerated values for MODE
namespace mode {
constexpr uint32_t SLAVE = 0;
constexpr uint32_t MASTER = 1;
}  // namespace mode

/// Data Word Length
/// Position: 2, Width: 3
using DATALENGTH = BitField<2, 3>;
constexpr uint32_t DATALENGTH_Pos = 2;
constexpr uint32_t DATALENGTH_Msk = DATALENGTH::mask;
/// Enumerated values for DATALENGTH
namespace datalength {
constexpr uint32_t _32_BITS = 0;
constexpr uint32_t _24_BITS = 1;
constexpr uint32_t _20_BITS = 2;
constexpr uint32_t _18_BITS = 3;
constexpr uint32_t _16_BITS = 4;
constexpr uint32_t _16_BITS_COMPACT = 5;
constexpr uint32_t _8_BITS = 6;
constexpr uint32_t _8_BITS_COMPACT = 7;
}  // namespace datalength

/// Receive Mono
/// Position: 8, Width: 1
using RXMONO = BitField<8, 1>;
constexpr uint32_t RXMONO_Pos = 8;
constexpr uint32_t RXMONO_Msk = RXMONO::mask;

/// Single or Multiple DMA Controller Channels for Receiver
/// Position: 9, Width: 1
using RXDMA = BitField<9, 1>;
constexpr uint32_t RXDMA_Pos = 9;
constexpr uint32_t RXDMA_Msk = RXDMA::mask;

/// Loopback Test Mode
/// Position: 10, Width: 1
using RXLOOP = BitField<10, 1>;
constexpr uint32_t RXLOOP_Pos = 10;
constexpr uint32_t RXLOOP_Msk = RXLOOP::mask;

/// Transmit Mono
/// Position: 12, Width: 1
using TXMONO = BitField<12, 1>;
constexpr uint32_t TXMONO_Pos = 12;
constexpr uint32_t TXMONO_Msk = TXMONO::mask;

/// Single or Multiple DMA Controller Channels for Transmitter
/// Position: 13, Width: 1
using TXDMA = BitField<13, 1>;
constexpr uint32_t TXDMA_Pos = 13;
constexpr uint32_t TXDMA_Msk = TXDMA::mask;

/// Transmit Data when Underrun
/// Position: 14, Width: 1
using TXSAME = BitField<14, 1>;
constexpr uint32_t TXSAME_Pos = 14;
constexpr uint32_t TXSAME_Msk = TXSAME::mask;

/// Selected Clock to I2SC Master Clock Ratio
/// Position: 16, Width: 6
using IMCKDIV = BitField<16, 6>;
constexpr uint32_t IMCKDIV_Pos = 16;
constexpr uint32_t IMCKDIV_Msk = IMCKDIV::mask;

/// Master Clock to fs Ratio
/// Position: 24, Width: 6
using IMCKFS = BitField<24, 6>;
constexpr uint32_t IMCKFS_Pos = 24;
constexpr uint32_t IMCKFS_Msk = IMCKFS::mask;
/// Enumerated values for IMCKFS
namespace imckfs {
constexpr uint32_t M2SF32 = 0;
constexpr uint32_t M2SF64 = 1;
constexpr uint32_t M2SF96 = 2;
constexpr uint32_t M2SF128 = 3;
constexpr uint32_t M2SF192 = 5;
constexpr uint32_t M2SF256 = 7;
constexpr uint32_t M2SF384 = 11;
constexpr uint32_t M2SF512 = 15;
constexpr uint32_t M2SF768 = 23;
constexpr uint32_t M2SF1024 = 31;
constexpr uint32_t M2SF1536 = 47;
constexpr uint32_t M2SF2048 = 63;
}  // namespace imckfs

/// Master Clock Mode
/// Position: 30, Width: 1
using IMCKMODE = BitField<30, 1>;
constexpr uint32_t IMCKMODE_Pos = 30;
constexpr uint32_t IMCKMODE_Msk = IMCKMODE::mask;

/// I2SC_WS Slot Width
/// Position: 31, Width: 1
using IWS = BitField<31, 1>;
constexpr uint32_t IWS_Pos = 31;
constexpr uint32_t IWS_Msk = IWS::mask;

}  // namespace mr

/// SR - Status Register
namespace sr {
/// Receiver Enabled
/// Position: 0, Width: 1
using RXEN = BitField<0, 1>;
constexpr uint32_t RXEN_Pos = 0;
constexpr uint32_t RXEN_Msk = RXEN::mask;

/// Receive Ready
/// Position: 1, Width: 1
using RXRDY = BitField<1, 1>;
constexpr uint32_t RXRDY_Pos = 1;
constexpr uint32_t RXRDY_Msk = RXRDY::mask;

/// Receive Overrun
/// Position: 2, Width: 1
using RXOR = BitField<2, 1>;
constexpr uint32_t RXOR_Pos = 2;
constexpr uint32_t RXOR_Msk = RXOR::mask;

/// Transmitter Enabled
/// Position: 4, Width: 1
using TXEN = BitField<4, 1>;
constexpr uint32_t TXEN_Pos = 4;
constexpr uint32_t TXEN_Msk = TXEN::mask;

/// Transmit Ready
/// Position: 5, Width: 1
using TXRDY = BitField<5, 1>;
constexpr uint32_t TXRDY_Pos = 5;
constexpr uint32_t TXRDY_Msk = TXRDY::mask;

/// Transmit Underrun
/// Position: 6, Width: 1
using TXUR = BitField<6, 1>;
constexpr uint32_t TXUR_Pos = 6;
constexpr uint32_t TXUR_Msk = TXUR::mask;

/// Receive Overrun Channel
/// Position: 8, Width: 2
using RXORCH = BitField<8, 2>;
constexpr uint32_t RXORCH_Pos = 8;
constexpr uint32_t RXORCH_Msk = RXORCH::mask;

/// Transmit Underrun Channel
/// Position: 20, Width: 2
using TXURCH = BitField<20, 2>;
constexpr uint32_t TXURCH_Pos = 20;
constexpr uint32_t TXURCH_Msk = TXURCH::mask;

}  // namespace sr

/// SCR - Status Clear Register
namespace scr {
/// Receive Overrun Status Clear
/// Position: 2, Width: 1
using RXOR = BitField<2, 1>;
constexpr uint32_t RXOR_Pos = 2;
constexpr uint32_t RXOR_Msk = RXOR::mask;

/// Transmit Underrun Status Clear
/// Position: 6, Width: 1
using TXUR = BitField<6, 1>;
constexpr uint32_t TXUR_Pos = 6;
constexpr uint32_t TXUR_Msk = TXUR::mask;

/// Receive Overrun Per Channel Status Clear
/// Position: 8, Width: 2
using RXORCH = BitField<8, 2>;
constexpr uint32_t RXORCH_Pos = 8;
constexpr uint32_t RXORCH_Msk = RXORCH::mask;

/// Transmit Underrun Per Channel Status Clear
/// Position: 20, Width: 2
using TXURCH = BitField<20, 2>;
constexpr uint32_t TXURCH_Pos = 20;
constexpr uint32_t TXURCH_Msk = TXURCH::mask;

}  // namespace scr

/// SSR - Status Set Register
namespace ssr {
/// Receive Overrun Status Set
/// Position: 2, Width: 1
using RXOR = BitField<2, 1>;
constexpr uint32_t RXOR_Pos = 2;
constexpr uint32_t RXOR_Msk = RXOR::mask;

/// Transmit Underrun Status Set
/// Position: 6, Width: 1
using TXUR = BitField<6, 1>;
constexpr uint32_t TXUR_Pos = 6;
constexpr uint32_t TXUR_Msk = TXUR::mask;

/// Receive Overrun Per Channel Status Set
/// Position: 8, Width: 2
using RXORCH = BitField<8, 2>;
constexpr uint32_t RXORCH_Pos = 8;
constexpr uint32_t RXORCH_Msk = RXORCH::mask;

/// Transmit Underrun Per Channel Status Set
/// Position: 20, Width: 2
using TXURCH = BitField<20, 2>;
constexpr uint32_t TXURCH_Pos = 20;
constexpr uint32_t TXURCH_Msk = TXURCH::mask;

}  // namespace ssr

/// IER - Interrupt Enable Register
namespace ier {
/// Receiver Ready Interrupt Enable
/// Position: 1, Width: 1
using RXRDY = BitField<1, 1>;
constexpr uint32_t RXRDY_Pos = 1;
constexpr uint32_t RXRDY_Msk = RXRDY::mask;

/// Receiver Overrun Interrupt Enable
/// Position: 2, Width: 1
using RXOR = BitField<2, 1>;
constexpr uint32_t RXOR_Pos = 2;
constexpr uint32_t RXOR_Msk = RXOR::mask;

/// Transmit Ready Interrupt Enable
/// Position: 5, Width: 1
using TXRDY = BitField<5, 1>;
constexpr uint32_t TXRDY_Pos = 5;
constexpr uint32_t TXRDY_Msk = TXRDY::mask;

/// Transmit Underflow Interrupt Enable
/// Position: 6, Width: 1
using TXUR = BitField<6, 1>;
constexpr uint32_t TXUR_Pos = 6;
constexpr uint32_t TXUR_Msk = TXUR::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
/// Receiver Ready Interrupt Disable
/// Position: 1, Width: 1
using RXRDY = BitField<1, 1>;
constexpr uint32_t RXRDY_Pos = 1;
constexpr uint32_t RXRDY_Msk = RXRDY::mask;

/// Receiver Overrun Interrupt Disable
/// Position: 2, Width: 1
using RXOR = BitField<2, 1>;
constexpr uint32_t RXOR_Pos = 2;
constexpr uint32_t RXOR_Msk = RXOR::mask;

/// Transmit Ready Interrupt Disable
/// Position: 5, Width: 1
using TXRDY = BitField<5, 1>;
constexpr uint32_t TXRDY_Pos = 5;
constexpr uint32_t TXRDY_Msk = TXRDY::mask;

/// Transmit Underflow Interrupt Disable
/// Position: 6, Width: 1
using TXUR = BitField<6, 1>;
constexpr uint32_t TXUR_Pos = 6;
constexpr uint32_t TXUR_Msk = TXUR::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
/// Receiver Ready Interrupt Disable
/// Position: 1, Width: 1
using RXRDY = BitField<1, 1>;
constexpr uint32_t RXRDY_Pos = 1;
constexpr uint32_t RXRDY_Msk = RXRDY::mask;

/// Receiver Overrun Interrupt Disable
/// Position: 2, Width: 1
using RXOR = BitField<2, 1>;
constexpr uint32_t RXOR_Pos = 2;
constexpr uint32_t RXOR_Msk = RXOR::mask;

/// Transmit Ready Interrupt Disable
/// Position: 5, Width: 1
using TXRDY = BitField<5, 1>;
constexpr uint32_t TXRDY_Pos = 5;
constexpr uint32_t TXRDY_Msk = TXRDY::mask;

/// Transmit Underflow Interrupt Disable
/// Position: 6, Width: 1
using TXUR = BitField<6, 1>;
constexpr uint32_t TXUR_Pos = 6;
constexpr uint32_t TXUR_Msk = TXUR::mask;

}  // namespace imr

/// RHR - Receiver Holding Register
namespace rhr {
/// Receiver Holding Register
/// Position: 0, Width: 32
using RHR = BitField<0, 32>;
constexpr uint32_t RHR_Pos = 0;
constexpr uint32_t RHR_Msk = RHR::mask;

}  // namespace rhr

/// THR - Transmitter Holding Register
namespace thr {
/// Transmitter Holding Register
/// Position: 0, Width: 32
using THR = BitField<0, 32>;
constexpr uint32_t THR_Pos = 0;
constexpr uint32_t THR_Msk = THR::mask;

}  // namespace thr

}  // namespace alloy::hal::atmel::samv71::i2sc0
