# Verilog CAM: Content Addressable Memory

Source: https://github.com/alexforencich/verilog-cam

Two designs:

- **CAM_SRL_TOP** Content addressable memory built out of shift registers.

- **CAM_BRAM_TOP** Content addressable memory built out of block RAM.
