// Seed: 157511566
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri0 id_4
);
  tri0 id_6, id_7, id_8 = id_6 ? id_2 : 1 === id_2, id_9;
  assign id_8 = (1);
  wire id_10;
  always @(posedge 1'h0 or "") begin
    $display(1);
  end
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4,
    input logic id_5
);
  always begin
    id_1 <= 1 << 1'b0;
    id_0 <= id_5;
  end
  module_0(
      id_3, id_4, id_3, id_3, id_4
  );
endmodule
