; Definitions for the Aspeed AST2500 BMC
;
; Contributors:
;  Joel Stanley <joel@jms.id.au>
;
; Most definitions are from the documents:
; [regs]:
; ASPEED AST2500/AST2520 A2 Datasheet
;	version 1.2
;

[G5SCU08]
name:	SCU Clock Selection Register
width:	32
order:	bit-0-is-lsb
field:	23:25	AHB Bus PCLK divider selection
value:	0	H-PLL/4
value:	1	H-PLL/8
value:	2	H-PLL/12
value:	3	H-PLL/16
value:	4	H-PLL/20
value:	5	H-PLL/24
value:	6	H-PLL/28
value:	7	H-PLL/32

[G5SCU70]
name:	SCU Hardware strapping register
width:	32
order:	bit-0-is-lsb
field:	23	Select 25MHz reference clock input mode
value:	0	CLKIN is 24MHz and USBCLI is not sued
value:	1	CLKIN is 25MHz and USBCLKI = 24/48MHz
field:	18	Select USBCKI input frequency
value:	0	24MHz (default)
value: 	1	48MHz
field:	9:11	AXI/ABH Clock frequency ratio (HCLK = H-PLL/2/ratio)
value:	0	Undefined
value:	1	2:1 (default)
value:	2	3:1
value:	3	4:1
value:	4	5:1
value:	5	6:1
value:	6	7:1
value:	7	8:1
