// Seed: 2966395009
module module_0 (
    output uwire id_0,
    output wire id_1,
    input supply1 id_2,
    output wire id_3,
    input tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    input tri0 id_7,
    input uwire id_8,
    input uwire id_9,
    output supply0 id_10
);
  wire id_12;
  ;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd8
) (
    output wire id_0,
    output logic id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    input supply0 _id_6,
    input tri id_7
);
  localparam id_9 = 1;
  wand id_10;
  wire id_11;
  assign id_10 = -1;
  wire [id_6 : -1] id_12;
  wire id_13;
  if (1) begin : LABEL_0
    logic id_14;
  end else wire [id_6 : -1] id_15;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_7,
      id_0,
      id_7,
      id_7,
      id_5,
      id_4,
      id_4,
      id_7,
      id_0
  );
  always id_1 <= -1;
  wire id_16;
endmodule
