
lcd_smol.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d69c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f34  0800d830  0800d830  0001d830  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e764  0800e764  00020260  2**0
                  CONTENTS
  4 .ARM          00000008  0800e764  0800e764  0001e764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e76c  0800e76c  00020260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e76c  0800e76c  0001e76c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e770  0800e770  0001e770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000260  20000000  0800e774  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000035fc  20000260  0800e9d4  00020260  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000385c  0800e9d4  0002385c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020260  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020290  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b715  00000000  00000000  000202d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d2b  00000000  00000000  0003b9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018a8  00000000  00000000  0003f718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001326  00000000  00000000  00040fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000253bf  00000000  00000000  000422e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000207fb  00000000  00000000  000676a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d61a9  00000000  00000000  00087ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007934  00000000  00000000  0015e04c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  00165980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000260 	.word	0x20000260
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d814 	.word	0x0800d814

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000264 	.word	0x20000264
 80001cc:	0800d814 	.word	0x0800d814

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eb2:	f002 ff63 	bl	8003d7c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000eb6:	2001      	movs	r0, #1
 8000eb8:	f002 fc64 	bl	8003784 <HAL_Delay>
}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ece:	f002 ff55 	bl	8003d7c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	f002 fc56 	bl	8003784 <HAL_Delay>
}
 8000ed8:	bf00      	nop
 8000eda:	bd80      	pop	{r7, pc}

08000edc <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000ee6:	bf00      	nop
 8000ee8:	4b08      	ldr	r3, [pc, #32]	; (8000f0c <SPI_TxByte+0x30>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	689b      	ldr	r3, [r3, #8]
 8000eee:	f003 0302 	and.w	r3, r3, #2
 8000ef2:	2b02      	cmp	r3, #2
 8000ef4:	d1f8      	bne.n	8000ee8 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000ef6:	1df9      	adds	r1, r7, #7
 8000ef8:	2364      	movs	r3, #100	; 0x64
 8000efa:	2201      	movs	r2, #1
 8000efc:	4803      	ldr	r0, [pc, #12]	; (8000f0c <SPI_TxByte+0x30>)
 8000efe:	f004 faec 	bl	80054da <HAL_SPI_Transmit>
}
 8000f02:	bf00      	nop
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	2000034c 	.word	0x2000034c

08000f10 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	460b      	mov	r3, r1
 8000f1a:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000f1c:	bf00      	nop
 8000f1e:	4b08      	ldr	r3, [pc, #32]	; (8000f40 <SPI_TxBuffer+0x30>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	689b      	ldr	r3, [r3, #8]
 8000f24:	f003 0302 	and.w	r3, r3, #2
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d1f8      	bne.n	8000f1e <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000f2c:	887a      	ldrh	r2, [r7, #2]
 8000f2e:	2364      	movs	r3, #100	; 0x64
 8000f30:	6879      	ldr	r1, [r7, #4]
 8000f32:	4803      	ldr	r0, [pc, #12]	; (8000f40 <SPI_TxBuffer+0x30>)
 8000f34:	f004 fad1 	bl	80054da <HAL_SPI_Transmit>
}
 8000f38:	bf00      	nop
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	2000034c 	.word	0x2000034c

08000f44 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8000f4a:	23ff      	movs	r3, #255	; 0xff
 8000f4c:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000f4e:	bf00      	nop
 8000f50:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <SPI_RxByte+0x34>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	f003 0302 	and.w	r3, r3, #2
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d1f8      	bne.n	8000f50 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8000f5e:	1dba      	adds	r2, r7, #6
 8000f60:	1df9      	adds	r1, r7, #7
 8000f62:	2364      	movs	r3, #100	; 0x64
 8000f64:	9300      	str	r3, [sp, #0]
 8000f66:	2301      	movs	r3, #1
 8000f68:	4803      	ldr	r0, [pc, #12]	; (8000f78 <SPI_RxByte+0x34>)
 8000f6a:	f004 fc2b 	bl	80057c4 <HAL_SPI_TransmitReceive>

	return data;
 8000f6e:	79bb      	ldrb	r3, [r7, #6]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	2000034c 	.word	0x2000034c

08000f7c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000f84:	f7ff ffde 	bl	8000f44 <SPI_RxByte>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	701a      	strb	r2, [r3, #0]
}
 8000f90:	bf00      	nop
 8000f92:	3708      	adds	r7, #8
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8000f9e:	4b0a      	ldr	r3, [pc, #40]	; (8000fc8 <SD_ReadyWait+0x30>)
 8000fa0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000fa4:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000fa6:	f7ff ffcd 	bl	8000f44 <SPI_RxByte>
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	2bff      	cmp	r3, #255	; 0xff
 8000fb2:	d003      	beq.n	8000fbc <SD_ReadyWait+0x24>
 8000fb4:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <SD_ReadyWait+0x30>)
 8000fb6:	881b      	ldrh	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d1f4      	bne.n	8000fa6 <SD_ReadyWait+0xe>

	return res;
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	2000027e 	.word	0x2000027e

08000fcc <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8000fd2:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000fd6:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8000fd8:	f7ff ff72 	bl	8000ec0 <DESELECT>
	for(int i = 0; i < 10; i++)
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60bb      	str	r3, [r7, #8]
 8000fe0:	e005      	b.n	8000fee <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8000fe2:	20ff      	movs	r0, #255	; 0xff
 8000fe4:	f7ff ff7a 	bl	8000edc <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	3301      	adds	r3, #1
 8000fec:	60bb      	str	r3, [r7, #8]
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	2b09      	cmp	r3, #9
 8000ff2:	ddf6      	ble.n	8000fe2 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8000ff4:	f7ff ff56 	bl	8000ea4 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8000ff8:	2340      	movs	r3, #64	; 0x40
 8000ffa:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8001008:	2300      	movs	r3, #0
 800100a:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 800100c:	2395      	movs	r3, #149	; 0x95
 800100e:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8001010:	463b      	mov	r3, r7
 8001012:	2106      	movs	r1, #6
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff ff7b 	bl	8000f10 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800101a:	e002      	b.n	8001022 <SD_PowerOn+0x56>
	{
		cnt--;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	3b01      	subs	r3, #1
 8001020:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8001022:	f7ff ff8f 	bl	8000f44 <SPI_RxByte>
 8001026:	4603      	mov	r3, r0
 8001028:	2b01      	cmp	r3, #1
 800102a:	d002      	beq.n	8001032 <SD_PowerOn+0x66>
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d1f4      	bne.n	800101c <SD_PowerOn+0x50>
	}

	DESELECT();
 8001032:	f7ff ff45 	bl	8000ec0 <DESELECT>
	SPI_TxByte(0XFF);
 8001036:	20ff      	movs	r0, #255	; 0xff
 8001038:	f7ff ff50 	bl	8000edc <SPI_TxByte>

	PowerFlag = 1;
 800103c:	4b03      	ldr	r3, [pc, #12]	; (800104c <SD_PowerOn+0x80>)
 800103e:	2201      	movs	r2, #1
 8001040:	701a      	strb	r2, [r3, #0]
}
 8001042:	bf00      	nop
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	20000281 	.word	0x20000281

08001050 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8001054:	4b03      	ldr	r3, [pc, #12]	; (8001064 <SD_PowerOff+0x14>)
 8001056:	2200      	movs	r2, #0
 8001058:	701a      	strb	r2, [r3, #0]
}
 800105a:	bf00      	nop
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	20000281 	.word	0x20000281

08001068 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
	return PowerFlag;
 800106c:	4b03      	ldr	r3, [pc, #12]	; (800107c <SD_CheckPower+0x14>)
 800106e:	781b      	ldrb	r3, [r3, #0]
}
 8001070:	4618      	mov	r0, r3
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	20000281 	.word	0x20000281

08001080 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800108a:	4b13      	ldr	r3, [pc, #76]	; (80010d8 <SD_RxDataBlock+0x58>)
 800108c:	22c8      	movs	r2, #200	; 0xc8
 800108e:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8001090:	f7ff ff58 	bl	8000f44 <SPI_RxByte>
 8001094:	4603      	mov	r3, r0
 8001096:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8001098:	7bfb      	ldrb	r3, [r7, #15]
 800109a:	2bff      	cmp	r3, #255	; 0xff
 800109c:	d103      	bne.n	80010a6 <SD_RxDataBlock+0x26>
 800109e:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <SD_RxDataBlock+0x58>)
 80010a0:	881b      	ldrh	r3, [r3, #0]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d1f4      	bne.n	8001090 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 80010a6:	7bfb      	ldrb	r3, [r7, #15]
 80010a8:	2bfe      	cmp	r3, #254	; 0xfe
 80010aa:	d001      	beq.n	80010b0 <SD_RxDataBlock+0x30>
 80010ac:	2300      	movs	r3, #0
 80010ae:	e00f      	b.n	80010d0 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	1c5a      	adds	r2, r3, #1
 80010b4:	607a      	str	r2, [r7, #4]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff ff60 	bl	8000f7c <SPI_RxBytePtr>
	} while(len--);
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	1e5a      	subs	r2, r3, #1
 80010c0:	603a      	str	r2, [r7, #0]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d1f4      	bne.n	80010b0 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 80010c6:	f7ff ff3d 	bl	8000f44 <SPI_RxByte>
	SPI_RxByte();
 80010ca:	f7ff ff3b 	bl	8000f44 <SPI_RxByte>

	return TRUE;
 80010ce:	2301      	movs	r3, #1
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	2000027c 	.word	0x2000027c

080010dc <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	460b      	mov	r3, r1
 80010e6:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80010ec:	f7ff ff54 	bl	8000f98 <SD_ReadyWait>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2bff      	cmp	r3, #255	; 0xff
 80010f4:	d001      	beq.n	80010fa <SD_TxDataBlock+0x1e>
 80010f6:	2300      	movs	r3, #0
 80010f8:	e02f      	b.n	800115a <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80010fa:	78fb      	ldrb	r3, [r7, #3]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff feed 	bl	8000edc <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8001102:	78fb      	ldrb	r3, [r7, #3]
 8001104:	2bfd      	cmp	r3, #253	; 0xfd
 8001106:	d020      	beq.n	800114a <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8001108:	f44f 7100 	mov.w	r1, #512	; 0x200
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff feff 	bl	8000f10 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8001112:	f7ff ff17 	bl	8000f44 <SPI_RxByte>
		SPI_RxByte();
 8001116:	f7ff ff15 	bl	8000f44 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800111a:	e00b      	b.n	8001134 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 800111c:	f7ff ff12 	bl	8000f44 <SPI_RxByte>
 8001120:	4603      	mov	r3, r0
 8001122:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8001124:	7bfb      	ldrb	r3, [r7, #15]
 8001126:	f003 031f 	and.w	r3, r3, #31
 800112a:	2b05      	cmp	r3, #5
 800112c:	d006      	beq.n	800113c <SD_TxDataBlock+0x60>
			i++;
 800112e:	7bbb      	ldrb	r3, [r7, #14]
 8001130:	3301      	adds	r3, #1
 8001132:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8001134:	7bbb      	ldrb	r3, [r7, #14]
 8001136:	2b40      	cmp	r3, #64	; 0x40
 8001138:	d9f0      	bls.n	800111c <SD_TxDataBlock+0x40>
 800113a:	e000      	b.n	800113e <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 800113c:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 800113e:	bf00      	nop
 8001140:	f7ff ff00 	bl	8000f44 <SPI_RxByte>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d0fa      	beq.n	8001140 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	f003 031f 	and.w	r3, r3, #31
 8001150:	2b05      	cmp	r3, #5
 8001152:	d101      	bne.n	8001158 <SD_TxDataBlock+0x7c>
 8001154:	2301      	movs	r3, #1
 8001156:	e000      	b.n	800115a <SD_TxDataBlock+0x7e>

	return FALSE;
 8001158:	2300      	movs	r3, #0
}
 800115a:	4618      	mov	r0, r3
 800115c:	3710      	adds	r7, #16
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b084      	sub	sp, #16
 8001166:	af00      	add	r7, sp, #0
 8001168:	4603      	mov	r3, r0
 800116a:	6039      	str	r1, [r7, #0]
 800116c:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800116e:	f7ff ff13 	bl	8000f98 <SD_ReadyWait>
 8001172:	4603      	mov	r3, r0
 8001174:	2bff      	cmp	r3, #255	; 0xff
 8001176:	d001      	beq.n	800117c <SD_SendCmd+0x1a>
 8001178:	23ff      	movs	r3, #255	; 0xff
 800117a:	e042      	b.n	8001202 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff feac 	bl	8000edc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	0e1b      	lsrs	r3, r3, #24
 8001188:	b2db      	uxtb	r3, r3
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff fea6 	bl	8000edc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	0c1b      	lsrs	r3, r3, #16
 8001194:	b2db      	uxtb	r3, r3
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff fea0 	bl	8000edc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	0a1b      	lsrs	r3, r3, #8
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff fe9a 	bl	8000edc <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff fe95 	bl	8000edc <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	2b40      	cmp	r3, #64	; 0x40
 80011b6:	d102      	bne.n	80011be <SD_SendCmd+0x5c>
 80011b8:	2395      	movs	r3, #149	; 0x95
 80011ba:	73fb      	strb	r3, [r7, #15]
 80011bc:	e007      	b.n	80011ce <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 80011be:	79fb      	ldrb	r3, [r7, #7]
 80011c0:	2b48      	cmp	r3, #72	; 0x48
 80011c2:	d102      	bne.n	80011ca <SD_SendCmd+0x68>
 80011c4:	2387      	movs	r3, #135	; 0x87
 80011c6:	73fb      	strb	r3, [r7, #15]
 80011c8:	e001      	b.n	80011ce <SD_SendCmd+0x6c>
	else crc = 1;
 80011ca:	2301      	movs	r3, #1
 80011cc:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff fe83 	bl	8000edc <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	2b4c      	cmp	r3, #76	; 0x4c
 80011da:	d101      	bne.n	80011e0 <SD_SendCmd+0x7e>
 80011dc:	f7ff feb2 	bl	8000f44 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80011e0:	230a      	movs	r3, #10
 80011e2:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80011e4:	f7ff feae 	bl	8000f44 <SPI_RxByte>
 80011e8:	4603      	mov	r3, r0
 80011ea:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 80011ec:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	da05      	bge.n	8001200 <SD_SendCmd+0x9e>
 80011f4:	7bbb      	ldrb	r3, [r7, #14]
 80011f6:	3b01      	subs	r3, #1
 80011f8:	73bb      	strb	r3, [r7, #14]
 80011fa:	7bbb      	ldrb	r3, [r7, #14]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d1f1      	bne.n	80011e4 <SD_SendCmd+0x82>

	return res;
 8001200:	7b7b      	ldrb	r3, [r7, #13]
}
 8001202:	4618      	mov	r0, r3
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
	...

0800120c <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 800120c:	b590      	push	{r4, r7, lr}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <SD_disk_initialize+0x14>
 800121c:	2301      	movs	r3, #1
 800121e:	e0d1      	b.n	80013c4 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8001220:	4b6a      	ldr	r3, [pc, #424]	; (80013cc <SD_disk_initialize+0x1c0>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b2db      	uxtb	r3, r3
 8001226:	f003 0302 	and.w	r3, r3, #2
 800122a:	2b00      	cmp	r3, #0
 800122c:	d003      	beq.n	8001236 <SD_disk_initialize+0x2a>
 800122e:	4b67      	ldr	r3, [pc, #412]	; (80013cc <SD_disk_initialize+0x1c0>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	b2db      	uxtb	r3, r3
 8001234:	e0c6      	b.n	80013c4 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 8001236:	f7ff fec9 	bl	8000fcc <SD_PowerOn>

	/* slave select */
	SELECT();
 800123a:	f7ff fe33 	bl	8000ea4 <SELECT>

	/* check disk type */
	type = 0;
 800123e:	2300      	movs	r3, #0
 8001240:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8001242:	2100      	movs	r1, #0
 8001244:	2040      	movs	r0, #64	; 0x40
 8001246:	f7ff ff8c 	bl	8001162 <SD_SendCmd>
 800124a:	4603      	mov	r3, r0
 800124c:	2b01      	cmp	r3, #1
 800124e:	f040 80a1 	bne.w	8001394 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8001252:	4b5f      	ldr	r3, [pc, #380]	; (80013d0 <SD_disk_initialize+0x1c4>)
 8001254:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001258:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800125a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800125e:	2048      	movs	r0, #72	; 0x48
 8001260:	f7ff ff7f 	bl	8001162 <SD_SendCmd>
 8001264:	4603      	mov	r3, r0
 8001266:	2b01      	cmp	r3, #1
 8001268:	d155      	bne.n	8001316 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800126a:	2300      	movs	r3, #0
 800126c:	73fb      	strb	r3, [r7, #15]
 800126e:	e00c      	b.n	800128a <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8001270:	7bfc      	ldrb	r4, [r7, #15]
 8001272:	f7ff fe67 	bl	8000f44 <SPI_RxByte>
 8001276:	4603      	mov	r3, r0
 8001278:	461a      	mov	r2, r3
 800127a:	f104 0310 	add.w	r3, r4, #16
 800127e:	443b      	add	r3, r7
 8001280:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8001284:	7bfb      	ldrb	r3, [r7, #15]
 8001286:	3301      	adds	r3, #1
 8001288:	73fb      	strb	r3, [r7, #15]
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	2b03      	cmp	r3, #3
 800128e:	d9ef      	bls.n	8001270 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001290:	7abb      	ldrb	r3, [r7, #10]
 8001292:	2b01      	cmp	r3, #1
 8001294:	d17e      	bne.n	8001394 <SD_disk_initialize+0x188>
 8001296:	7afb      	ldrb	r3, [r7, #11]
 8001298:	2baa      	cmp	r3, #170	; 0xaa
 800129a:	d17b      	bne.n	8001394 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800129c:	2100      	movs	r1, #0
 800129e:	2077      	movs	r0, #119	; 0x77
 80012a0:	f7ff ff5f 	bl	8001162 <SD_SendCmd>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d807      	bhi.n	80012ba <SD_disk_initialize+0xae>
 80012aa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80012ae:	2069      	movs	r0, #105	; 0x69
 80012b0:	f7ff ff57 	bl	8001162 <SD_SendCmd>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d004      	beq.n	80012c4 <SD_disk_initialize+0xb8>
				} while (Timer1);
 80012ba:	4b45      	ldr	r3, [pc, #276]	; (80013d0 <SD_disk_initialize+0x1c4>)
 80012bc:	881b      	ldrh	r3, [r3, #0]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1ec      	bne.n	800129c <SD_disk_initialize+0x90>
 80012c2:	e000      	b.n	80012c6 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80012c4:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80012c6:	4b42      	ldr	r3, [pc, #264]	; (80013d0 <SD_disk_initialize+0x1c4>)
 80012c8:	881b      	ldrh	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d062      	beq.n	8001394 <SD_disk_initialize+0x188>
 80012ce:	2100      	movs	r1, #0
 80012d0:	207a      	movs	r0, #122	; 0x7a
 80012d2:	f7ff ff46 	bl	8001162 <SD_SendCmd>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d15b      	bne.n	8001394 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80012dc:	2300      	movs	r3, #0
 80012de:	73fb      	strb	r3, [r7, #15]
 80012e0:	e00c      	b.n	80012fc <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 80012e2:	7bfc      	ldrb	r4, [r7, #15]
 80012e4:	f7ff fe2e 	bl	8000f44 <SPI_RxByte>
 80012e8:	4603      	mov	r3, r0
 80012ea:	461a      	mov	r2, r3
 80012ec:	f104 0310 	add.w	r3, r4, #16
 80012f0:	443b      	add	r3, r7
 80012f2:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80012f6:	7bfb      	ldrb	r3, [r7, #15]
 80012f8:	3301      	adds	r3, #1
 80012fa:	73fb      	strb	r3, [r7, #15]
 80012fc:	7bfb      	ldrb	r3, [r7, #15]
 80012fe:	2b03      	cmp	r3, #3
 8001300:	d9ef      	bls.n	80012e2 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8001302:	7a3b      	ldrb	r3, [r7, #8]
 8001304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <SD_disk_initialize+0x104>
 800130c:	230c      	movs	r3, #12
 800130e:	e000      	b.n	8001312 <SD_disk_initialize+0x106>
 8001310:	2304      	movs	r3, #4
 8001312:	73bb      	strb	r3, [r7, #14]
 8001314:	e03e      	b.n	8001394 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8001316:	2100      	movs	r1, #0
 8001318:	2077      	movs	r0, #119	; 0x77
 800131a:	f7ff ff22 	bl	8001162 <SD_SendCmd>
 800131e:	4603      	mov	r3, r0
 8001320:	2b01      	cmp	r3, #1
 8001322:	d808      	bhi.n	8001336 <SD_disk_initialize+0x12a>
 8001324:	2100      	movs	r1, #0
 8001326:	2069      	movs	r0, #105	; 0x69
 8001328:	f7ff ff1b 	bl	8001162 <SD_SendCmd>
 800132c:	4603      	mov	r3, r0
 800132e:	2b01      	cmp	r3, #1
 8001330:	d801      	bhi.n	8001336 <SD_disk_initialize+0x12a>
 8001332:	2302      	movs	r3, #2
 8001334:	e000      	b.n	8001338 <SD_disk_initialize+0x12c>
 8001336:	2301      	movs	r3, #1
 8001338:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 800133a:	7bbb      	ldrb	r3, [r7, #14]
 800133c:	2b02      	cmp	r3, #2
 800133e:	d10e      	bne.n	800135e <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8001340:	2100      	movs	r1, #0
 8001342:	2077      	movs	r0, #119	; 0x77
 8001344:	f7ff ff0d 	bl	8001162 <SD_SendCmd>
 8001348:	4603      	mov	r3, r0
 800134a:	2b01      	cmp	r3, #1
 800134c:	d80e      	bhi.n	800136c <SD_disk_initialize+0x160>
 800134e:	2100      	movs	r1, #0
 8001350:	2069      	movs	r0, #105	; 0x69
 8001352:	f7ff ff06 	bl	8001162 <SD_SendCmd>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d107      	bne.n	800136c <SD_disk_initialize+0x160>
 800135c:	e00c      	b.n	8001378 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800135e:	2100      	movs	r1, #0
 8001360:	2041      	movs	r0, #65	; 0x41
 8001362:	f7ff fefe 	bl	8001162 <SD_SendCmd>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d004      	beq.n	8001376 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 800136c:	4b18      	ldr	r3, [pc, #96]	; (80013d0 <SD_disk_initialize+0x1c4>)
 800136e:	881b      	ldrh	r3, [r3, #0]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d1e2      	bne.n	800133a <SD_disk_initialize+0x12e>
 8001374:	e000      	b.n	8001378 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001376:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001378:	4b15      	ldr	r3, [pc, #84]	; (80013d0 <SD_disk_initialize+0x1c4>)
 800137a:	881b      	ldrh	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d007      	beq.n	8001390 <SD_disk_initialize+0x184>
 8001380:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001384:	2050      	movs	r0, #80	; 0x50
 8001386:	f7ff feec 	bl	8001162 <SD_SendCmd>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <SD_disk_initialize+0x188>
 8001390:	2300      	movs	r3, #0
 8001392:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8001394:	4a0f      	ldr	r2, [pc, #60]	; (80013d4 <SD_disk_initialize+0x1c8>)
 8001396:	7bbb      	ldrb	r3, [r7, #14]
 8001398:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 800139a:	f7ff fd91 	bl	8000ec0 <DESELECT>
	SPI_RxByte();
 800139e:	f7ff fdd1 	bl	8000f44 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 80013a2:	7bbb      	ldrb	r3, [r7, #14]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d008      	beq.n	80013ba <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 80013a8:	4b08      	ldr	r3, [pc, #32]	; (80013cc <SD_disk_initialize+0x1c0>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	f023 0301 	bic.w	r3, r3, #1
 80013b2:	b2da      	uxtb	r2, r3
 80013b4:	4b05      	ldr	r3, [pc, #20]	; (80013cc <SD_disk_initialize+0x1c0>)
 80013b6:	701a      	strb	r2, [r3, #0]
 80013b8:	e001      	b.n	80013be <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 80013ba:	f7ff fe49 	bl	8001050 <SD_PowerOff>
	}

	return Stat;
 80013be:	4b03      	ldr	r3, [pc, #12]	; (80013cc <SD_disk_initialize+0x1c0>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	b2db      	uxtb	r3, r3
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3714      	adds	r7, #20
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd90      	pop	{r4, r7, pc}
 80013cc:	20000000 	.word	0x20000000
 80013d0:	2000027c 	.word	0x2000027c
 80013d4:	20000280 	.word	0x20000280

080013d8 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 80013e2:	79fb      	ldrb	r3, [r7, #7]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <SD_disk_status+0x14>
 80013e8:	2301      	movs	r3, #1
 80013ea:	e002      	b.n	80013f2 <SD_disk_status+0x1a>
	return Stat;
 80013ec:	4b04      	ldr	r3, [pc, #16]	; (8001400 <SD_disk_status+0x28>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b2db      	uxtb	r3, r3
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	20000000 	.word	0x20000000

08001404 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af00      	add	r7, sp, #0
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	607a      	str	r2, [r7, #4]
 800140e:	603b      	str	r3, [r7, #0]
 8001410:	4603      	mov	r3, r0
 8001412:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8001414:	7bfb      	ldrb	r3, [r7, #15]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d102      	bne.n	8001420 <SD_disk_read+0x1c>
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d101      	bne.n	8001424 <SD_disk_read+0x20>
 8001420:	2304      	movs	r3, #4
 8001422:	e051      	b.n	80014c8 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001424:	4b2a      	ldr	r3, [pc, #168]	; (80014d0 <SD_disk_read+0xcc>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	b2db      	uxtb	r3, r3
 800142a:	f003 0301 	and.w	r3, r3, #1
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <SD_disk_read+0x32>
 8001432:	2303      	movs	r3, #3
 8001434:	e048      	b.n	80014c8 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8001436:	4b27      	ldr	r3, [pc, #156]	; (80014d4 <SD_disk_read+0xd0>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	f003 0304 	and.w	r3, r3, #4
 800143e:	2b00      	cmp	r3, #0
 8001440:	d102      	bne.n	8001448 <SD_disk_read+0x44>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	025b      	lsls	r3, r3, #9
 8001446:	607b      	str	r3, [r7, #4]

	SELECT();
 8001448:	f7ff fd2c 	bl	8000ea4 <SELECT>

	if (count == 1)
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d111      	bne.n	8001476 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8001452:	6879      	ldr	r1, [r7, #4]
 8001454:	2051      	movs	r0, #81	; 0x51
 8001456:	f7ff fe84 	bl	8001162 <SD_SendCmd>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d129      	bne.n	80014b4 <SD_disk_read+0xb0>
 8001460:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001464:	68b8      	ldr	r0, [r7, #8]
 8001466:	f7ff fe0b 	bl	8001080 <SD_RxDataBlock>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d021      	beq.n	80014b4 <SD_disk_read+0xb0>
 8001470:	2300      	movs	r3, #0
 8001472:	603b      	str	r3, [r7, #0]
 8001474:	e01e      	b.n	80014b4 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8001476:	6879      	ldr	r1, [r7, #4]
 8001478:	2052      	movs	r0, #82	; 0x52
 800147a:	f7ff fe72 	bl	8001162 <SD_SendCmd>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d117      	bne.n	80014b4 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8001484:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001488:	68b8      	ldr	r0, [r7, #8]
 800148a:	f7ff fdf9 	bl	8001080 <SD_RxDataBlock>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d00a      	beq.n	80014aa <SD_disk_read+0xa6>
				buff += 512;
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800149a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	3b01      	subs	r3, #1
 80014a0:	603b      	str	r3, [r7, #0]
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d1ed      	bne.n	8001484 <SD_disk_read+0x80>
 80014a8:	e000      	b.n	80014ac <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 80014aa:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 80014ac:	2100      	movs	r1, #0
 80014ae:	204c      	movs	r0, #76	; 0x4c
 80014b0:	f7ff fe57 	bl	8001162 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 80014b4:	f7ff fd04 	bl	8000ec0 <DESELECT>
	SPI_RxByte();
 80014b8:	f7ff fd44 	bl	8000f44 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	bf14      	ite	ne
 80014c2:	2301      	movne	r3, #1
 80014c4:	2300      	moveq	r3, #0
 80014c6:	b2db      	uxtb	r3, r3
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3710      	adds	r7, #16
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	20000000 	.word	0x20000000
 80014d4:	20000280 	.word	0x20000280

080014d8 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60b9      	str	r1, [r7, #8]
 80014e0:	607a      	str	r2, [r7, #4]
 80014e2:	603b      	str	r3, [r7, #0]
 80014e4:	4603      	mov	r3, r0
 80014e6:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80014e8:	7bfb      	ldrb	r3, [r7, #15]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d102      	bne.n	80014f4 <SD_disk_write+0x1c>
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d101      	bne.n	80014f8 <SD_disk_write+0x20>
 80014f4:	2304      	movs	r3, #4
 80014f6:	e06b      	b.n	80015d0 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80014f8:	4b37      	ldr	r3, [pc, #220]	; (80015d8 <SD_disk_write+0x100>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <SD_disk_write+0x32>
 8001506:	2303      	movs	r3, #3
 8001508:	e062      	b.n	80015d0 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 800150a:	4b33      	ldr	r3, [pc, #204]	; (80015d8 <SD_disk_write+0x100>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	b2db      	uxtb	r3, r3
 8001510:	f003 0304 	and.w	r3, r3, #4
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <SD_disk_write+0x44>
 8001518:	2302      	movs	r3, #2
 800151a:	e059      	b.n	80015d0 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 800151c:	4b2f      	ldr	r3, [pc, #188]	; (80015dc <SD_disk_write+0x104>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	f003 0304 	and.w	r3, r3, #4
 8001524:	2b00      	cmp	r3, #0
 8001526:	d102      	bne.n	800152e <SD_disk_write+0x56>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	025b      	lsls	r3, r3, #9
 800152c:	607b      	str	r3, [r7, #4]

	SELECT();
 800152e:	f7ff fcb9 	bl	8000ea4 <SELECT>

	if (count == 1)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d110      	bne.n	800155a <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001538:	6879      	ldr	r1, [r7, #4]
 800153a:	2058      	movs	r0, #88	; 0x58
 800153c:	f7ff fe11 	bl	8001162 <SD_SendCmd>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d13a      	bne.n	80015bc <SD_disk_write+0xe4>
 8001546:	21fe      	movs	r1, #254	; 0xfe
 8001548:	68b8      	ldr	r0, [r7, #8]
 800154a:	f7ff fdc7 	bl	80010dc <SD_TxDataBlock>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d033      	beq.n	80015bc <SD_disk_write+0xe4>
			count = 0;
 8001554:	2300      	movs	r3, #0
 8001556:	603b      	str	r3, [r7, #0]
 8001558:	e030      	b.n	80015bc <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 800155a:	4b20      	ldr	r3, [pc, #128]	; (80015dc <SD_disk_write+0x104>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	2b00      	cmp	r3, #0
 8001564:	d007      	beq.n	8001576 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8001566:	2100      	movs	r1, #0
 8001568:	2077      	movs	r0, #119	; 0x77
 800156a:	f7ff fdfa 	bl	8001162 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 800156e:	6839      	ldr	r1, [r7, #0]
 8001570:	2057      	movs	r0, #87	; 0x57
 8001572:	f7ff fdf6 	bl	8001162 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8001576:	6879      	ldr	r1, [r7, #4]
 8001578:	2059      	movs	r0, #89	; 0x59
 800157a:	f7ff fdf2 	bl	8001162 <SD_SendCmd>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d11b      	bne.n	80015bc <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001584:	21fc      	movs	r1, #252	; 0xfc
 8001586:	68b8      	ldr	r0, [r7, #8]
 8001588:	f7ff fda8 	bl	80010dc <SD_TxDataBlock>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00a      	beq.n	80015a8 <SD_disk_write+0xd0>
				buff += 512;
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001598:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	3b01      	subs	r3, #1
 800159e:	603b      	str	r3, [r7, #0]
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1ee      	bne.n	8001584 <SD_disk_write+0xac>
 80015a6:	e000      	b.n	80015aa <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 80015a8:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 80015aa:	21fd      	movs	r1, #253	; 0xfd
 80015ac:	2000      	movs	r0, #0
 80015ae:	f7ff fd95 	bl	80010dc <SD_TxDataBlock>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d101      	bne.n	80015bc <SD_disk_write+0xe4>
			{
				count = 1;
 80015b8:	2301      	movs	r3, #1
 80015ba:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 80015bc:	f7ff fc80 	bl	8000ec0 <DESELECT>
	SPI_RxByte();
 80015c0:	f7ff fcc0 	bl	8000f44 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	bf14      	ite	ne
 80015ca:	2301      	movne	r3, #1
 80015cc:	2300      	moveq	r3, #0
 80015ce:	b2db      	uxtb	r3, r3
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3710      	adds	r7, #16
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000000 	.word	0x20000000
 80015dc:	20000280 	.word	0x20000280

080015e0 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 80015e0:	b590      	push	{r4, r7, lr}
 80015e2:	b08b      	sub	sp, #44	; 0x2c
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	603a      	str	r2, [r7, #0]
 80015ea:	71fb      	strb	r3, [r7, #7]
 80015ec:	460b      	mov	r3, r1
 80015ee:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 80015f4:	79fb      	ldrb	r3, [r7, #7]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <SD_disk_ioctl+0x1e>
 80015fa:	2304      	movs	r3, #4
 80015fc:	e115      	b.n	800182a <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8001604:	79bb      	ldrb	r3, [r7, #6]
 8001606:	2b05      	cmp	r3, #5
 8001608:	d124      	bne.n	8001654 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 800160a:	6a3b      	ldr	r3, [r7, #32]
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	2b02      	cmp	r3, #2
 8001610:	d012      	beq.n	8001638 <SD_disk_ioctl+0x58>
 8001612:	2b02      	cmp	r3, #2
 8001614:	dc1a      	bgt.n	800164c <SD_disk_ioctl+0x6c>
 8001616:	2b00      	cmp	r3, #0
 8001618:	d002      	beq.n	8001620 <SD_disk_ioctl+0x40>
 800161a:	2b01      	cmp	r3, #1
 800161c:	d006      	beq.n	800162c <SD_disk_ioctl+0x4c>
 800161e:	e015      	b.n	800164c <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8001620:	f7ff fd16 	bl	8001050 <SD_PowerOff>
			res = RES_OK;
 8001624:	2300      	movs	r3, #0
 8001626:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800162a:	e0fc      	b.n	8001826 <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 800162c:	f7ff fcce 	bl	8000fcc <SD_PowerOn>
			res = RES_OK;
 8001630:	2300      	movs	r3, #0
 8001632:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001636:	e0f6      	b.n	8001826 <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8001638:	6a3b      	ldr	r3, [r7, #32]
 800163a:	1c5c      	adds	r4, r3, #1
 800163c:	f7ff fd14 	bl	8001068 <SD_CheckPower>
 8001640:	4603      	mov	r3, r0
 8001642:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8001644:	2300      	movs	r3, #0
 8001646:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800164a:	e0ec      	b.n	8001826 <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 800164c:	2304      	movs	r3, #4
 800164e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001652:	e0e8      	b.n	8001826 <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001654:	4b77      	ldr	r3, [pc, #476]	; (8001834 <SD_disk_ioctl+0x254>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	b2db      	uxtb	r3, r3
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <SD_disk_ioctl+0x86>
 8001662:	2303      	movs	r3, #3
 8001664:	e0e1      	b.n	800182a <SD_disk_ioctl+0x24a>

		SELECT();
 8001666:	f7ff fc1d 	bl	8000ea4 <SELECT>

		switch (ctrl)
 800166a:	79bb      	ldrb	r3, [r7, #6]
 800166c:	2b0d      	cmp	r3, #13
 800166e:	f200 80cb 	bhi.w	8001808 <SD_disk_ioctl+0x228>
 8001672:	a201      	add	r2, pc, #4	; (adr r2, 8001678 <SD_disk_ioctl+0x98>)
 8001674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001678:	08001773 	.word	0x08001773
 800167c:	080016b1 	.word	0x080016b1
 8001680:	08001763 	.word	0x08001763
 8001684:	08001809 	.word	0x08001809
 8001688:	08001809 	.word	0x08001809
 800168c:	08001809 	.word	0x08001809
 8001690:	08001809 	.word	0x08001809
 8001694:	08001809 	.word	0x08001809
 8001698:	08001809 	.word	0x08001809
 800169c:	08001809 	.word	0x08001809
 80016a0:	08001809 	.word	0x08001809
 80016a4:	08001785 	.word	0x08001785
 80016a8:	080017a9 	.word	0x080017a9
 80016ac:	080017cd 	.word	0x080017cd
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 80016b0:	2100      	movs	r1, #0
 80016b2:	2049      	movs	r0, #73	; 0x49
 80016b4:	f7ff fd55 	bl	8001162 <SD_SendCmd>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	f040 80a8 	bne.w	8001810 <SD_disk_ioctl+0x230>
 80016c0:	f107 030c 	add.w	r3, r7, #12
 80016c4:	2110      	movs	r1, #16
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff fcda 	bl	8001080 <SD_RxDataBlock>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	f000 809e 	beq.w	8001810 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 80016d4:	7b3b      	ldrb	r3, [r7, #12]
 80016d6:	099b      	lsrs	r3, r3, #6
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d10e      	bne.n	80016fc <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80016de:	7d7b      	ldrb	r3, [r7, #21]
 80016e0:	b29a      	uxth	r2, r3
 80016e2:	7d3b      	ldrb	r3, [r7, #20]
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	021b      	lsls	r3, r3, #8
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	4413      	add	r3, r2
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	3301      	adds	r3, #1
 80016f0:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 80016f2:	8bfb      	ldrh	r3, [r7, #30]
 80016f4:	029a      	lsls	r2, r3, #10
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	e02e      	b.n	800175a <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80016fc:	7c7b      	ldrb	r3, [r7, #17]
 80016fe:	f003 030f 	and.w	r3, r3, #15
 8001702:	b2da      	uxtb	r2, r3
 8001704:	7dbb      	ldrb	r3, [r7, #22]
 8001706:	09db      	lsrs	r3, r3, #7
 8001708:	b2db      	uxtb	r3, r3
 800170a:	4413      	add	r3, r2
 800170c:	b2da      	uxtb	r2, r3
 800170e:	7d7b      	ldrb	r3, [r7, #21]
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	b2db      	uxtb	r3, r3
 8001714:	f003 0306 	and.w	r3, r3, #6
 8001718:	b2db      	uxtb	r3, r3
 800171a:	4413      	add	r3, r2
 800171c:	b2db      	uxtb	r3, r3
 800171e:	3302      	adds	r3, #2
 8001720:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001724:	7d3b      	ldrb	r3, [r7, #20]
 8001726:	099b      	lsrs	r3, r3, #6
 8001728:	b2db      	uxtb	r3, r3
 800172a:	b29a      	uxth	r2, r3
 800172c:	7cfb      	ldrb	r3, [r7, #19]
 800172e:	b29b      	uxth	r3, r3
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	b29b      	uxth	r3, r3
 8001734:	4413      	add	r3, r2
 8001736:	b29a      	uxth	r2, r3
 8001738:	7cbb      	ldrb	r3, [r7, #18]
 800173a:	029b      	lsls	r3, r3, #10
 800173c:	b29b      	uxth	r3, r3
 800173e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001742:	b29b      	uxth	r3, r3
 8001744:	4413      	add	r3, r2
 8001746:	b29b      	uxth	r3, r3
 8001748:	3301      	adds	r3, #1
 800174a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 800174c:	8bfa      	ldrh	r2, [r7, #30]
 800174e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001752:	3b09      	subs	r3, #9
 8001754:	409a      	lsls	r2, r3
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 800175a:	2300      	movs	r3, #0
 800175c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8001760:	e056      	b.n	8001810 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001768:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 800176a:	2300      	movs	r3, #0
 800176c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001770:	e055      	b.n	800181e <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001772:	f7ff fc11 	bl	8000f98 <SD_ReadyWait>
 8001776:	4603      	mov	r3, r0
 8001778:	2bff      	cmp	r3, #255	; 0xff
 800177a:	d14b      	bne.n	8001814 <SD_disk_ioctl+0x234>
 800177c:	2300      	movs	r3, #0
 800177e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001782:	e047      	b.n	8001814 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001784:	2100      	movs	r1, #0
 8001786:	2049      	movs	r0, #73	; 0x49
 8001788:	f7ff fceb 	bl	8001162 <SD_SendCmd>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d142      	bne.n	8001818 <SD_disk_ioctl+0x238>
 8001792:	2110      	movs	r1, #16
 8001794:	6a38      	ldr	r0, [r7, #32]
 8001796:	f7ff fc73 	bl	8001080 <SD_RxDataBlock>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d03b      	beq.n	8001818 <SD_disk_ioctl+0x238>
 80017a0:	2300      	movs	r3, #0
 80017a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80017a6:	e037      	b.n	8001818 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 80017a8:	2100      	movs	r1, #0
 80017aa:	204a      	movs	r0, #74	; 0x4a
 80017ac:	f7ff fcd9 	bl	8001162 <SD_SendCmd>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d132      	bne.n	800181c <SD_disk_ioctl+0x23c>
 80017b6:	2110      	movs	r1, #16
 80017b8:	6a38      	ldr	r0, [r7, #32]
 80017ba:	f7ff fc61 	bl	8001080 <SD_RxDataBlock>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d02b      	beq.n	800181c <SD_disk_ioctl+0x23c>
 80017c4:	2300      	movs	r3, #0
 80017c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80017ca:	e027      	b.n	800181c <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 80017cc:	2100      	movs	r1, #0
 80017ce:	207a      	movs	r0, #122	; 0x7a
 80017d0:	f7ff fcc7 	bl	8001162 <SD_SendCmd>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d116      	bne.n	8001808 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 80017da:	2300      	movs	r3, #0
 80017dc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80017e0:	e00b      	b.n	80017fa <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 80017e2:	6a3c      	ldr	r4, [r7, #32]
 80017e4:	1c63      	adds	r3, r4, #1
 80017e6:	623b      	str	r3, [r7, #32]
 80017e8:	f7ff fbac 	bl	8000f44 <SPI_RxByte>
 80017ec:	4603      	mov	r3, r0
 80017ee:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 80017f0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017f4:	3301      	adds	r3, #1
 80017f6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80017fa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017fe:	2b03      	cmp	r3, #3
 8001800:	d9ef      	bls.n	80017e2 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8001802:	2300      	movs	r3, #0
 8001804:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8001808:	2304      	movs	r3, #4
 800180a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800180e:	e006      	b.n	800181e <SD_disk_ioctl+0x23e>
			break;
 8001810:	bf00      	nop
 8001812:	e004      	b.n	800181e <SD_disk_ioctl+0x23e>
			break;
 8001814:	bf00      	nop
 8001816:	e002      	b.n	800181e <SD_disk_ioctl+0x23e>
			break;
 8001818:	bf00      	nop
 800181a:	e000      	b.n	800181e <SD_disk_ioctl+0x23e>
			break;
 800181c:	bf00      	nop
		}

		DESELECT();
 800181e:	f7ff fb4f 	bl	8000ec0 <DESELECT>
		SPI_RxByte();
 8001822:	f7ff fb8f 	bl	8000f44 <SPI_RxByte>
	}

	return res;
 8001826:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800182a:	4618      	mov	r0, r3
 800182c:	372c      	adds	r7, #44	; 0x2c
 800182e:	46bd      	mov	sp, r7
 8001830:	bd90      	pop	{r4, r7, pc}
 8001832:	bf00      	nop
 8001834:	20000000 	.word	0x20000000

08001838 <uint16_to_bytes>:



// Probably going to move these to a different file, but for now
void uint16_to_bytes(uint16_t in, uint8_t *out)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	6039      	str	r1, [r7, #0]
 8001842:	80fb      	strh	r3, [r7, #6]
	out[0] = (in >> 8) & 0xFF;
 8001844:	88fb      	ldrh	r3, [r7, #6]
 8001846:	0a1b      	lsrs	r3, r3, #8
 8001848:	b29b      	uxth	r3, r3
 800184a:	b2da      	uxtb	r2, r3
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	701a      	strb	r2, [r3, #0]
	out[1] = in & 0xFF;
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	3301      	adds	r3, #1
 8001854:	88fa      	ldrh	r2, [r7, #6]
 8001856:	b2d2      	uxtb	r2, r2
 8001858:	701a      	strb	r2, [r3, #0]
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <LCD_reset>:
	HX8357_DISPON, 0x80 +  50/5, // Main screen turn on, delay 50 ms
	0,                           // END OF COMMAND LIST
  };

void LCD_reset()
{
 8001866:	b580      	push	{r7, lr}
 8001868:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 800186a:	2201      	movs	r2, #1
 800186c:	2102      	movs	r1, #2
 800186e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001872:	f002 fa83 	bl	8003d7c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001876:	2064      	movs	r0, #100	; 0x64
 8001878:	f001 ff84 	bl	8003784 <HAL_Delay>
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 800187c:	2200      	movs	r2, #0
 800187e:	2102      	movs	r1, #2
 8001880:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001884:	f002 fa7a 	bl	8003d7c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001888:	2064      	movs	r0, #100	; 0x64
 800188a:	f001 ff7b 	bl	8003784 <HAL_Delay>
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 800188e:	2201      	movs	r2, #1
 8001890:	2102      	movs	r1, #2
 8001892:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001896:	f002 fa71 	bl	8003d7c <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800189a:	20c8      	movs	r0, #200	; 0xc8
 800189c:	f001 ff72 	bl	8003784 <HAL_Delay>
}
 80018a0:	bf00      	nop
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <LCD_writeCommand>:

HAL_StatusTypeDef LCD_writeCommand(SPI_HandleTypeDef* spi, uint8_t cmd)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af02      	add	r7, sp, #8
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	460b      	mov	r3, r1
 80018ae:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef result;
	HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 80018b0:	2200      	movs	r2, #0
 80018b2:	2108      	movs	r1, #8
 80018b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b8:	f002 fa60 	bl	8003d7c <HAL_GPIO_WritePin>
	uint8_t buf[1];
	result = HAL_SPI_TransmitReceive(spi, &cmd, &buf[0], 1, 100);
 80018bc:	f107 020c 	add.w	r2, r7, #12
 80018c0:	1cf9      	adds	r1, r7, #3
 80018c2:	2364      	movs	r3, #100	; 0x64
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	2301      	movs	r3, #1
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f003 ff7b 	bl	80057c4 <HAL_SPI_TransmitReceive>
 80018ce:	4603      	mov	r3, r0
 80018d0:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 80018d2:	2201      	movs	r2, #1
 80018d4:	2108      	movs	r1, #8
 80018d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018da:	f002 fa4f 	bl	8003d7c <HAL_GPIO_WritePin>
	return result;
 80018de:	7bfb      	ldrb	r3, [r7, #15]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <LCD_startWrite>:

void LCD_startWrite()
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 80018ec:	2200      	movs	r2, #0
 80018ee:	2140      	movs	r1, #64	; 0x40
 80018f0:	4802      	ldr	r0, [pc, #8]	; (80018fc <LCD_startWrite+0x14>)
 80018f2:	f002 fa43 	bl	8003d7c <HAL_GPIO_WritePin>
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	48000400 	.word	0x48000400

08001900 <LCD_endWrite>:

void LCD_endWrite()
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8001904:	2201      	movs	r2, #1
 8001906:	2140      	movs	r1, #64	; 0x40
 8001908:	4802      	ldr	r0, [pc, #8]	; (8001914 <LCD_endWrite+0x14>)
 800190a:	f002 fa37 	bl	8003d7c <HAL_GPIO_WritePin>
}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	48000400 	.word	0x48000400

08001918 <LCD_begin>:

int LCD_begin(SPI_HandleTypeDef* spi)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
	LCD_reset();
 8001920:	f7ff ffa1 	bl	8001866 <LCD_reset>
	LCD_startWrite();
 8001924:	f7ff ffe0 	bl	80018e8 <LCD_startWrite>
	uint8_t *addr = init;
 8001928:	4b26      	ldr	r3, [pc, #152]	; (80019c4 <LCD_begin+0xac>)
 800192a:	60fb      	str	r3, [r7, #12]
	uint8_t cmd, x, numArgs;
	HAL_StatusTypeDef result;
	while((cmd = *(addr++)) > 0) // '0' command ends list
 800192c:	e03b      	b.n	80019a6 <LCD_begin+0x8e>
	{
		if (cmd != 0xFF) // '255' is ignored
 800192e:	7abb      	ldrb	r3, [r7, #10]
 8001930:	2bff      	cmp	r3, #255	; 0xff
 8001932:	d00d      	beq.n	8001950 <LCD_begin+0x38>
		{
			result = LCD_writeCommand(spi, cmd);
 8001934:	7abb      	ldrb	r3, [r7, #10]
 8001936:	4619      	mov	r1, r3
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7ff ffb3 	bl	80018a4 <LCD_writeCommand>
 800193e:	4603      	mov	r3, r0
 8001940:	727b      	strb	r3, [r7, #9]
			if (result != HAL_OK)
 8001942:	7a7b      	ldrb	r3, [r7, #9]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d003      	beq.n	8001950 <LCD_begin+0x38>
			{
				LCD_endWrite();
 8001948:	f7ff ffda 	bl	8001900 <LCD_endWrite>
				return 0;
 800194c:	2300      	movs	r3, #0
 800194e:	e035      	b.n	80019bc <LCD_begin+0xa4>
			}
		}
		x = *(addr++);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	1c5a      	adds	r2, r3, #1
 8001954:	60fa      	str	r2, [r7, #12]
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	723b      	strb	r3, [r7, #8]
		numArgs = x & 0x7F;
 800195a:	7a3b      	ldrb	r3, [r7, #8]
 800195c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001960:	72fb      	strb	r3, [r7, #11]
		if (x & 0x80) // If high bit set...
 8001962:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8001966:	2b00      	cmp	r3, #0
 8001968:	da18      	bge.n	800199c <LCD_begin+0x84>
		{
			HAL_Delay(numArgs * 5); // numArgs is actually a delay time (5ms units)
 800196a:	7afa      	ldrb	r2, [r7, #11]
 800196c:	4613      	mov	r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	4413      	add	r3, r2
 8001972:	4618      	mov	r0, r3
 8001974:	f001 ff06 	bl	8003784 <HAL_Delay>
 8001978:	e015      	b.n	80019a6 <LCD_begin+0x8e>
		}
		else // Otherwise, issue args to command...
		{
			while (numArgs--)
			{
				result = HAL_SPI_Transmit(spi, addr++, 1, 100);
 800197a:	68f9      	ldr	r1, [r7, #12]
 800197c:	1c4b      	adds	r3, r1, #1
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	2364      	movs	r3, #100	; 0x64
 8001982:	2201      	movs	r2, #1
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f003 fda8 	bl	80054da <HAL_SPI_Transmit>
 800198a:	4603      	mov	r3, r0
 800198c:	727b      	strb	r3, [r7, #9]
				if (result != HAL_OK)
 800198e:	7a7b      	ldrb	r3, [r7, #9]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d003      	beq.n	800199c <LCD_begin+0x84>
				{
					LCD_endWrite();
 8001994:	f7ff ffb4 	bl	8001900 <LCD_endWrite>
					return 0;
 8001998:	2300      	movs	r3, #0
 800199a:	e00f      	b.n	80019bc <LCD_begin+0xa4>
			while (numArgs--)
 800199c:	7afb      	ldrb	r3, [r7, #11]
 800199e:	1e5a      	subs	r2, r3, #1
 80019a0:	72fa      	strb	r2, [r7, #11]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d1e9      	bne.n	800197a <LCD_begin+0x62>
	while((cmd = *(addr++)) > 0) // '0' command ends list
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	1c5a      	adds	r2, r3, #1
 80019aa:	60fa      	str	r2, [r7, #12]
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	72bb      	strb	r3, [r7, #10]
 80019b0:	7abb      	ldrb	r3, [r7, #10]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d1bb      	bne.n	800192e <LCD_begin+0x16>
				}
			}
		}
	}
	LCD_endWrite();
 80019b6:	f7ff ffa3 	bl	8001900 <LCD_endWrite>
	return 1;
 80019ba:	2301      	movs	r3, #1
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3710      	adds	r7, #16
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20000004 	.word	0x20000004

080019c8 <LCD_setAddrWindow>:
	LCD_endWrite();
	return result == HAL_OK;
}

int LCD_setAddrWindow(SPI_HandleTypeDef* spi, uint16_t x1, uint16_t y1, uint16_t w, uint16_t h)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b086      	sub	sp, #24
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	4608      	mov	r0, r1
 80019d2:	4611      	mov	r1, r2
 80019d4:	461a      	mov	r2, r3
 80019d6:	4603      	mov	r3, r0
 80019d8:	817b      	strh	r3, [r7, #10]
 80019da:	460b      	mov	r3, r1
 80019dc:	813b      	strh	r3, [r7, #8]
 80019de:	4613      	mov	r3, r2
 80019e0:	80fb      	strh	r3, [r7, #6]
	uint16_t x2 = x1 + w - 1;
 80019e2:	897a      	ldrh	r2, [r7, #10]
 80019e4:	88fb      	ldrh	r3, [r7, #6]
 80019e6:	4413      	add	r3, r2
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	3b01      	subs	r3, #1
 80019ec:	82fb      	strh	r3, [r7, #22]
	uint16_t y2 = y1 + h - 1;
 80019ee:	893a      	ldrh	r2, [r7, #8]
 80019f0:	8c3b      	ldrh	r3, [r7, #32]
 80019f2:	4413      	add	r3, r2
 80019f4:	b29b      	uxth	r3, r3
 80019f6:	3b01      	subs	r3, #1
 80019f8:	82bb      	strh	r3, [r7, #20]
	uint8_t buf[2];

	LCD_startWrite();
 80019fa:	f7ff ff75 	bl	80018e8 <LCD_startWrite>
	LCD_writeCommand(spi, HX8357_CASET); // Column address set
 80019fe:	212a      	movs	r1, #42	; 0x2a
 8001a00:	68f8      	ldr	r0, [r7, #12]
 8001a02:	f7ff ff4f 	bl	80018a4 <LCD_writeCommand>

	uint16_to_bytes(x1, buf);
 8001a06:	f107 0210 	add.w	r2, r7, #16
 8001a0a:	897b      	ldrh	r3, [r7, #10]
 8001a0c:	4611      	mov	r1, r2
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff ff12 	bl	8001838 <uint16_to_bytes>
	HAL_SPI_Transmit(spi, &buf[0], 2, 100);
 8001a14:	f107 0110 	add.w	r1, r7, #16
 8001a18:	2364      	movs	r3, #100	; 0x64
 8001a1a:	2202      	movs	r2, #2
 8001a1c:	68f8      	ldr	r0, [r7, #12]
 8001a1e:	f003 fd5c 	bl	80054da <HAL_SPI_Transmit>

	uint16_to_bytes(x2, buf);
 8001a22:	f107 0210 	add.w	r2, r7, #16
 8001a26:	8afb      	ldrh	r3, [r7, #22]
 8001a28:	4611      	mov	r1, r2
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff ff04 	bl	8001838 <uint16_to_bytes>
	HAL_SPI_Transmit(spi, &buf[0], 2, 100);
 8001a30:	f107 0110 	add.w	r1, r7, #16
 8001a34:	2364      	movs	r3, #100	; 0x64
 8001a36:	2202      	movs	r2, #2
 8001a38:	68f8      	ldr	r0, [r7, #12]
 8001a3a:	f003 fd4e 	bl	80054da <HAL_SPI_Transmit>

	LCD_writeCommand(spi, HX8357_PASET); // Row address set
 8001a3e:	212b      	movs	r1, #43	; 0x2b
 8001a40:	68f8      	ldr	r0, [r7, #12]
 8001a42:	f7ff ff2f 	bl	80018a4 <LCD_writeCommand>

	uint16_to_bytes(y1, buf);
 8001a46:	f107 0210 	add.w	r2, r7, #16
 8001a4a:	893b      	ldrh	r3, [r7, #8]
 8001a4c:	4611      	mov	r1, r2
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff fef2 	bl	8001838 <uint16_to_bytes>
	HAL_SPI_Transmit(spi, &buf[0], 2, 100);
 8001a54:	f107 0110 	add.w	r1, r7, #16
 8001a58:	2364      	movs	r3, #100	; 0x64
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	68f8      	ldr	r0, [r7, #12]
 8001a5e:	f003 fd3c 	bl	80054da <HAL_SPI_Transmit>

	uint16_to_bytes(y2, buf);
 8001a62:	f107 0210 	add.w	r2, r7, #16
 8001a66:	8abb      	ldrh	r3, [r7, #20]
 8001a68:	4611      	mov	r1, r2
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff fee4 	bl	8001838 <uint16_to_bytes>
	HAL_SPI_Transmit(spi, &buf[0], 2, 100);
 8001a70:	f107 0110 	add.w	r1, r7, #16
 8001a74:	2364      	movs	r3, #100	; 0x64
 8001a76:	2202      	movs	r2, #2
 8001a78:	68f8      	ldr	r0, [r7, #12]
 8001a7a:	f003 fd2e 	bl	80054da <HAL_SPI_Transmit>

	LCD_endWrite();
 8001a7e:	f7ff ff3f 	bl	8001900 <LCD_endWrite>
	return 1;
 8001a82:	2301      	movs	r3, #1
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <LCD_color565>:

uint16_t LCD_color565(uint8_t red, uint8_t green, uint8_t blue) {
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	4603      	mov	r3, r0
 8001a94:	71fb      	strb	r3, [r7, #7]
 8001a96:	460b      	mov	r3, r1
 8001a98:	71bb      	strb	r3, [r7, #6]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	717b      	strb	r3, [r7, #5]
    return ((red & 0xF8) << 8) | ((green & 0xFC) << 3) | ((blue & 0xF8) >> 3);
 8001a9e:	79fb      	ldrb	r3, [r7, #7]
 8001aa0:	021b      	lsls	r3, r3, #8
 8001aa2:	b21b      	sxth	r3, r3
 8001aa4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001aa8:	f023 0307 	bic.w	r3, r3, #7
 8001aac:	b21a      	sxth	r2, r3
 8001aae:	79bb      	ldrb	r3, [r7, #6]
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	b21b      	sxth	r3, r3
 8001ab4:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8001ab8:	b21b      	sxth	r3, r3
 8001aba:	4313      	orrs	r3, r2
 8001abc:	b21a      	sxth	r2, r3
 8001abe:	797b      	ldrb	r3, [r7, #5]
 8001ac0:	08db      	lsrs	r3, r3, #3
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	b21b      	sxth	r3, r3
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	b21b      	sxth	r3, r3
 8001aca:	b29b      	uxth	r3, r3
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <LCD_pushColor>:

int LCD_pushColor(SPI_HandleTypeDef* spi, uint16_t color) {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	807b      	strh	r3, [r7, #2]
	LCD_startWrite();
 8001ae4:	f7ff ff00 	bl	80018e8 <LCD_startWrite>
	LCD_writeCommand(spi, HX8357_RAMWR); // Write to RAM
 8001ae8:	212c      	movs	r1, #44	; 0x2c
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7ff feda 	bl	80018a4 <LCD_writeCommand>
	HAL_SPI_Transmit(spi, (uint8_t*)&color, 2, 100);
 8001af0:	1cb9      	adds	r1, r7, #2
 8001af2:	2364      	movs	r3, #100	; 0x64
 8001af4:	2202      	movs	r2, #2
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f003 fcef 	bl	80054da <HAL_SPI_Transmit>
	LCD_writeCommand(spi, HX8357_NOP); // Write command to stop RAMWR
 8001afc:	2100      	movs	r1, #0
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f7ff fed0 	bl	80018a4 <LCD_writeCommand>
	LCD_endWrite();
 8001b04:	f7ff fefc 	bl	8001900 <LCD_endWrite>
	return 1;
 8001b08:	2301      	movs	r3, #1
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <LCD_pushColorCopy>:

int LCD_pushColorCopy(SPI_HandleTypeDef* spi, uint16_t color, uint32_t count) {
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b086      	sub	sp, #24
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	60f8      	str	r0, [r7, #12]
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	607a      	str	r2, [r7, #4]
 8001b1e:	817b      	strh	r3, [r7, #10]
	LCD_startWrite();
 8001b20:	f7ff fee2 	bl	80018e8 <LCD_startWrite>

	LCD_writeCommand(spi, HX8357_RAMWR); // Write to RAM
 8001b24:	212c      	movs	r1, #44	; 0x2c
 8001b26:	68f8      	ldr	r0, [r7, #12]
 8001b28:	f7ff febc 	bl	80018a4 <LCD_writeCommand>

	uint8_t buf[2];
	uint16_to_bytes(color, &buf[0]);
 8001b2c:	f107 0210 	add.w	r2, r7, #16
 8001b30:	897b      	ldrh	r3, [r7, #10]
 8001b32:	4611      	mov	r1, r2
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff fe7f 	bl	8001838 <uint16_to_bytes>
	for (int i = 0; i < count; ++i)
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]
 8001b3e:	e009      	b.n	8001b54 <LCD_pushColorCopy+0x42>
	{
		HAL_SPI_Transmit(spi, &buf[0], 2, 100);
 8001b40:	f107 0110 	add.w	r1, r7, #16
 8001b44:	2364      	movs	r3, #100	; 0x64
 8001b46:	2202      	movs	r2, #2
 8001b48:	68f8      	ldr	r0, [r7, #12]
 8001b4a:	f003 fcc6 	bl	80054da <HAL_SPI_Transmit>
	for (int i = 0; i < count; ++i)
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	3301      	adds	r3, #1
 8001b52:	617b      	str	r3, [r7, #20]
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	d8f1      	bhi.n	8001b40 <LCD_pushColorCopy+0x2e>
	}

	LCD_writeCommand(spi, HX8357_NOP); // Write command to stop RAMWR
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	68f8      	ldr	r0, [r7, #12]
 8001b60:	f7ff fea0 	bl	80018a4 <LCD_writeCommand>

	LCD_endWrite();
 8001b64:	f7ff fecc 	bl	8001900 <LCD_endWrite>
	return 1;
 8001b68:	2301      	movs	r3, #1
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3718      	adds	r7, #24
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <LCD_writePixel>:

	LCD_endWrite();
	return 1;
}

int LCD_writePixel(SPI_HandleTypeDef* spi, int16_t x, int16_t y, uint16_t color) {
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b086      	sub	sp, #24
 8001b76:	af02      	add	r7, sp, #8
 8001b78:	60f8      	str	r0, [r7, #12]
 8001b7a:	4608      	mov	r0, r1
 8001b7c:	4611      	mov	r1, r2
 8001b7e:	461a      	mov	r2, r3
 8001b80:	4603      	mov	r3, r0
 8001b82:	817b      	strh	r3, [r7, #10]
 8001b84:	460b      	mov	r3, r1
 8001b86:	813b      	strh	r3, [r7, #8]
 8001b88:	4613      	mov	r3, r2
 8001b8a:	80fb      	strh	r3, [r7, #6]
    if ((x < 0) ||(x >= HX8357_TFTWIDTH) || (y < 0) || (y >= HX8357_TFTHEIGHT)) return 0;
 8001b8c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	db0d      	blt.n	8001bb0 <LCD_writePixel+0x3e>
 8001b94:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b98:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001b9c:	da08      	bge.n	8001bb0 <LCD_writePixel+0x3e>
 8001b9e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	db04      	blt.n	8001bb0 <LCD_writePixel+0x3e>
 8001ba6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001baa:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001bae:	db01      	blt.n	8001bb4 <LCD_writePixel+0x42>
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	e017      	b.n	8001be4 <LCD_writePixel+0x72>
    if(!LCD_setAddrWindow(spi, x, y, 1, 1)) return 0;
 8001bb4:	8979      	ldrh	r1, [r7, #10]
 8001bb6:	893a      	ldrh	r2, [r7, #8]
 8001bb8:	2301      	movs	r3, #1
 8001bba:	9300      	str	r3, [sp, #0]
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	68f8      	ldr	r0, [r7, #12]
 8001bc0:	f7ff ff02 	bl	80019c8 <LCD_setAddrWindow>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d101      	bne.n	8001bce <LCD_writePixel+0x5c>
 8001bca:	2300      	movs	r3, #0
 8001bcc:	e00a      	b.n	8001be4 <LCD_writePixel+0x72>
    if (!LCD_pushColor(spi, color)) return 0;
 8001bce:	88fb      	ldrh	r3, [r7, #6]
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	68f8      	ldr	r0, [r7, #12]
 8001bd4:	f7ff ff80 	bl	8001ad8 <LCD_pushColor>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d101      	bne.n	8001be2 <LCD_writePixel+0x70>
 8001bde:	2300      	movs	r3, #0
 8001be0:	e000      	b.n	8001be4 <LCD_writePixel+0x72>
    return 1;
 8001be2:	2301      	movs	r3, #1
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3710      	adds	r7, #16
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <LCD_writePixels>:

// Length of colors array must be w * h
int LCD_writePixels(SPI_HandleTypeDef* spi, uint16_t color,
					int16_t x, int16_t y, int16_t w, int16_t h)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af02      	add	r7, sp, #8
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	4608      	mov	r0, r1
 8001bf6:	4611      	mov	r1, r2
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	817b      	strh	r3, [r7, #10]
 8001bfe:	460b      	mov	r3, r1
 8001c00:	813b      	strh	r3, [r7, #8]
 8001c02:	4613      	mov	r3, r2
 8001c04:	80fb      	strh	r3, [r7, #6]
	if ((x < 0) ||(x >= HX8357_TFTWIDTH) || (y < 0) || (y >= HX8357_TFTHEIGHT)) return 0;
 8001c06:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	db0d      	blt.n	8001c2a <LCD_writePixels+0x3e>
 8001c0e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001c12:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001c16:	da08      	bge.n	8001c2a <LCD_writePixels+0x3e>
 8001c18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	db04      	blt.n	8001c2a <LCD_writePixels+0x3e>
 8001c20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c24:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001c28:	db01      	blt.n	8001c2e <LCD_writePixels+0x42>
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	e01f      	b.n	8001c6e <LCD_writePixels+0x82>
	if(!LCD_setAddrWindow(spi, x, y, w, h)) return 0;
 8001c2e:	8939      	ldrh	r1, [r7, #8]
 8001c30:	88fa      	ldrh	r2, [r7, #6]
 8001c32:	8b38      	ldrh	r0, [r7, #24]
 8001c34:	8bbb      	ldrh	r3, [r7, #28]
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	4603      	mov	r3, r0
 8001c3a:	68f8      	ldr	r0, [r7, #12]
 8001c3c:	f7ff fec4 	bl	80019c8 <LCD_setAddrWindow>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d101      	bne.n	8001c4a <LCD_writePixels+0x5e>
 8001c46:	2300      	movs	r3, #0
 8001c48:	e011      	b.n	8001c6e <LCD_writePixels+0x82>
	if (!LCD_pushColorCopy(spi, color, w*h)) return 0;
 8001c4a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001c4e:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8001c52:	fb02 f303 	mul.w	r3, r2, r3
 8001c56:	461a      	mov	r2, r3
 8001c58:	897b      	ldrh	r3, [r7, #10]
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	68f8      	ldr	r0, [r7, #12]
 8001c5e:	f7ff ff58 	bl	8001b12 <LCD_pushColorCopy>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d101      	bne.n	8001c6c <LCD_writePixels+0x80>
 8001c68:	2300      	movs	r3, #0
 8001c6a:	e000      	b.n	8001c6e <LCD_writePixels+0x82>
	return 1;
 8001c6c:	2301      	movs	r3, #1
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <LCD_drawChar>:
		0x70, 0x1C, 0x07, 0x1C, 0x70,
		0x0E, 0x38, 0xE0, 0x38, 0x0E
};

void LCD_drawChar(SPI_HandleTypeDef* spi, int16_t x, int16_t y, unsigned char c, uint16_t color, uint32_t size)
{
 8001c78:	b590      	push	{r4, r7, lr}
 8001c7a:	b089      	sub	sp, #36	; 0x24
 8001c7c:	af02      	add	r7, sp, #8
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	4608      	mov	r0, r1
 8001c82:	4611      	mov	r1, r2
 8001c84:	461a      	mov	r2, r3
 8001c86:	4603      	mov	r3, r0
 8001c88:	817b      	strh	r3, [r7, #10]
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	813b      	strh	r3, [r7, #8]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	71fb      	strb	r3, [r7, #7]
	if((x >= HX8357_TFTWIDTH)   || // Clip right
 8001c92:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001c96:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001c9a:	f280 80b5 	bge.w	8001e08 <LCD_drawChar+0x190>
	   (y >= HX8357_TFTHEIGHT)  || // Clip bottom
	   ((x + 6 * size - 1) < 0) || // Clip left
 8001c9e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001ca2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001ca6:	f280 80af 	bge.w	8001e08 <LCD_drawChar+0x190>
	   ((y + 8 * size - 1) < 0))   // Clip top
		return;

	uint16_t bg = LCD_color565(255, 255, 255);
 8001caa:	22ff      	movs	r2, #255	; 0xff
 8001cac:	21ff      	movs	r1, #255	; 0xff
 8001cae:	20ff      	movs	r0, #255	; 0xff
 8001cb0:	f7ff feec 	bl	8001a8c <LCD_color565>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	827b      	strh	r3, [r7, #18]
	LCD_startWrite();
 8001cb8:	f7ff fe16 	bl	80018e8 <LCD_startWrite>
	for(int8_t i = 0; i < 5; i++) // Char bitmap = 5 columns
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	75fb      	strb	r3, [r7, #23]
 8001cc0:	e09a      	b.n	8001df8 <LCD_drawChar+0x180>
	{
		uint8_t line = font[c * 5 + i];
 8001cc2:	79fa      	ldrb	r2, [r7, #7]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	441a      	add	r2, r3
 8001cca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001cce:	4413      	add	r3, r2
 8001cd0:	4a4f      	ldr	r2, [pc, #316]	; (8001e10 <LCD_drawChar+0x198>)
 8001cd2:	5cd3      	ldrb	r3, [r2, r3]
 8001cd4:	75bb      	strb	r3, [r7, #22]
		for(int8_t j = 0; j < 8; j++, line >>= 1)
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	757b      	strb	r3, [r7, #21]
 8001cda:	e082      	b.n	8001de2 <LCD_drawChar+0x16a>
		{
			if (line & 1)
 8001cdc:	7dbb      	ldrb	r3, [r7, #22]
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d03a      	beq.n	8001d5c <LCD_drawChar+0xe4>
			{
				if (size == 1) LCD_writePixel(spi, x+i, y+j, color);
 8001ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d112      	bne.n	8001d12 <LCD_drawChar+0x9a>
 8001cec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001cf0:	b29a      	uxth	r2, r3
 8001cf2:	897b      	ldrh	r3, [r7, #10]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	b29b      	uxth	r3, r3
 8001cf8:	b219      	sxth	r1, r3
 8001cfa:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001cfe:	b29a      	uxth	r2, r3
 8001d00:	893b      	ldrh	r3, [r7, #8]
 8001d02:	4413      	add	r3, r2
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	b21a      	sxth	r2, r3
 8001d08:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001d0a:	68f8      	ldr	r0, [r7, #12]
 8001d0c:	f7ff ff31 	bl	8001b72 <LCD_writePixel>
 8001d10:	e05e      	b.n	8001dd0 <LCD_drawChar+0x158>
				else LCD_writePixels(spi, color, x+i*size, y+j*size, size, size);
 8001d12:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001d16:	b29a      	uxth	r2, r3
 8001d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	fb12 f303 	smulbb	r3, r2, r3
 8001d20:	b29a      	uxth	r2, r3
 8001d22:	897b      	ldrh	r3, [r7, #10]
 8001d24:	4413      	add	r3, r2
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	b218      	sxth	r0, r3
 8001d2a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001d2e:	b29a      	uxth	r2, r3
 8001d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	fb12 f303 	smulbb	r3, r2, r3
 8001d38:	b29a      	uxth	r2, r3
 8001d3a:	893b      	ldrh	r3, [r7, #8]
 8001d3c:	4413      	add	r3, r2
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	b21c      	sxth	r4, r3
 8001d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d44:	b21b      	sxth	r3, r3
 8001d46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d48:	b212      	sxth	r2, r2
 8001d4a:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8001d4c:	9201      	str	r2, [sp, #4]
 8001d4e:	9300      	str	r3, [sp, #0]
 8001d50:	4623      	mov	r3, r4
 8001d52:	4602      	mov	r2, r0
 8001d54:	68f8      	ldr	r0, [r7, #12]
 8001d56:	f7ff ff49 	bl	8001bec <LCD_writePixels>
 8001d5a:	e039      	b.n	8001dd0 <LCD_drawChar+0x158>
			}
			else
			{
				if (size == 1) LCD_writePixel(spi, x+i, y+j, bg);
 8001d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d112      	bne.n	8001d88 <LCD_drawChar+0x110>
 8001d62:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001d66:	b29a      	uxth	r2, r3
 8001d68:	897b      	ldrh	r3, [r7, #10]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	b219      	sxth	r1, r3
 8001d70:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001d74:	b29a      	uxth	r2, r3
 8001d76:	893b      	ldrh	r3, [r7, #8]
 8001d78:	4413      	add	r3, r2
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	b21a      	sxth	r2, r3
 8001d7e:	8a7b      	ldrh	r3, [r7, #18]
 8001d80:	68f8      	ldr	r0, [r7, #12]
 8001d82:	f7ff fef6 	bl	8001b72 <LCD_writePixel>
 8001d86:	e023      	b.n	8001dd0 <LCD_drawChar+0x158>
				else LCD_writePixels(spi, bg, x+i*size, y+j*size, size, size);
 8001d88:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001d8c:	b29a      	uxth	r2, r3
 8001d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	fb12 f303 	smulbb	r3, r2, r3
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	897b      	ldrh	r3, [r7, #10]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	b218      	sxth	r0, r3
 8001da0:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001da4:	b29a      	uxth	r2, r3
 8001da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	fb12 f303 	smulbb	r3, r2, r3
 8001dae:	b29a      	uxth	r2, r3
 8001db0:	893b      	ldrh	r3, [r7, #8]
 8001db2:	4413      	add	r3, r2
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	b21c      	sxth	r4, r3
 8001db8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dba:	b21b      	sxth	r3, r3
 8001dbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dbe:	b212      	sxth	r2, r2
 8001dc0:	8a79      	ldrh	r1, [r7, #18]
 8001dc2:	9201      	str	r2, [sp, #4]
 8001dc4:	9300      	str	r3, [sp, #0]
 8001dc6:	4623      	mov	r3, r4
 8001dc8:	4602      	mov	r2, r0
 8001dca:	68f8      	ldr	r0, [r7, #12]
 8001dcc:	f7ff ff0e 	bl	8001bec <LCD_writePixels>
		for(int8_t j = 0; j < 8; j++, line >>= 1)
 8001dd0:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	757b      	strb	r3, [r7, #21]
 8001ddc:	7dbb      	ldrb	r3, [r7, #22]
 8001dde:	085b      	lsrs	r3, r3, #1
 8001de0:	75bb      	strb	r3, [r7, #22]
 8001de2:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001de6:	2b07      	cmp	r3, #7
 8001de8:	f77f af78 	ble.w	8001cdc <LCD_drawChar+0x64>
	for(int8_t i = 0; i < 5; i++) // Char bitmap = 5 columns
 8001dec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	3301      	adds	r3, #1
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	75fb      	strb	r3, [r7, #23]
 8001df8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001dfc:	2b04      	cmp	r3, #4
 8001dfe:	f77f af60 	ble.w	8001cc2 <LCD_drawChar+0x4a>
			}
		}
	}
	LCD_endWrite();
 8001e02:	f7ff fd7d 	bl	8001900 <LCD_endWrite>
 8001e06:	e000      	b.n	8001e0a <LCD_drawChar+0x192>
		return;
 8001e08:	bf00      	nop
}
 8001e0a:	371c      	adds	r7, #28
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd90      	pop	{r4, r7, pc}
 8001e10:	0800da48 	.word	0x0800da48

08001e14 <LCD_drawString>:
	}
	LCD_endWrite();
}

void LCD_drawString(SPI_HandleTypeDef* spi, int16_t x, int16_t y, unsigned char* c, uint32_t length, uint16_t color, uint32_t size)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b088      	sub	sp, #32
 8001e18:	af02      	add	r7, sp, #8
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	460b      	mov	r3, r1
 8001e20:	817b      	strh	r3, [r7, #10]
 8001e22:	4613      	mov	r3, r2
 8001e24:	813b      	strh	r3, [r7, #8]
	for (int i = 0; i < length; ++i) LCD_drawChar(spi, x + i*6*size, y, c[i], color, size);
 8001e26:	2300      	movs	r3, #0
 8001e28:	617b      	str	r3, [r7, #20]
 8001e2a:	e020      	b.n	8001e6e <LCD_drawString+0x5a>
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	b29a      	uxth	r2, r3
 8001e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	fb12 f303 	smulbb	r3, r2, r3
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	0052      	lsls	r2, r2, #1
 8001e3e:	4413      	add	r3, r2
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	897b      	ldrh	r3, [r7, #10]
 8001e46:	4413      	add	r3, r2
 8001e48:	b29b      	uxth	r3, r3
 8001e4a:	b219      	sxth	r1, r3
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	4413      	add	r3, r2
 8001e52:	7818      	ldrb	r0, [r3, #0]
 8001e54:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e5a:	9301      	str	r3, [sp, #4]
 8001e5c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e5e:	9300      	str	r3, [sp, #0]
 8001e60:	4603      	mov	r3, r0
 8001e62:	68f8      	ldr	r0, [r7, #12]
 8001e64:	f7ff ff08 	bl	8001c78 <LCD_drawChar>
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	617b      	str	r3, [r7, #20]
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	6a3a      	ldr	r2, [r7, #32]
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d8da      	bhi.n	8001e2c <LCD_drawString+0x18>
}
 8001e76:	bf00      	nop
 8001e78:	bf00      	nop
 8001e7a:	3718      	adds	r7, #24
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <LCD_writeLine>:
		}
	}
	LCD_endWrite();
}

void LCD_writeLine(SPI_HandleTypeDef *spi, int x0, int y0, int x1, int y1, int color) {
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b08a      	sub	sp, #40	; 0x28
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
 8001e8c:	603b      	str	r3, [r7, #0]
  int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8001e8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001e98:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001e9c:	6839      	ldr	r1, [r7, #0]
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	1acb      	subs	r3, r1, r3
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	bfb8      	it	lt
 8001ea6:	425b      	neglt	r3, r3
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	bfcc      	ite	gt
 8001eac:	2301      	movgt	r3, #1
 8001eae:	2300      	movle	r3, #0
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	847b      	strh	r3, [r7, #34]	; 0x22
  if (steep) {
 8001eb4:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d00d      	beq.n	8001ed8 <LCD_writeLine+0x58>
    _swap_int16_t(x0, y0);
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	843b      	strh	r3, [r7, #32]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	60bb      	str	r3, [r7, #8]
 8001ec4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001ec8:	607b      	str	r3, [r7, #4]
    _swap_int16_t(x1, y1);
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	83fb      	strh	r3, [r7, #30]
 8001ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ed0:	603b      	str	r3, [r7, #0]
 8001ed2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001ed6:	633b      	str	r3, [r7, #48]	; 0x30
  }

  if (x0 > x1) {
 8001ed8:	68ba      	ldr	r2, [r7, #8]
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	dd0d      	ble.n	8001efc <LCD_writeLine+0x7c>
    _swap_int16_t(x0, x1);
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	83bb      	strh	r3, [r7, #28]
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	60bb      	str	r3, [r7, #8]
 8001ee8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001eec:	603b      	str	r3, [r7, #0]
    _swap_int16_t(y0, y1);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	837b      	strh	r3, [r7, #26]
 8001ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ef4:	607b      	str	r3, [r7, #4]
 8001ef6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001efa:	633b      	str	r3, [r7, #48]	; 0x30
  }

  int16_t dx, dy;
  dx = x1 - x0;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	833b      	strh	r3, [r7, #24]
  dy = abs(y1 - y0);
 8001f0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	bfb8      	it	lt
 8001f14:	425b      	neglt	r3, r3
 8001f16:	82fb      	strh	r3, [r7, #22]

  int16_t err = dx / 2;
 8001f18:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001f1c:	0fda      	lsrs	r2, r3, #31
 8001f1e:	4413      	add	r3, r2
 8001f20:	105b      	asrs	r3, r3, #1
 8001f22:	84fb      	strh	r3, [r7, #38]	; 0x26
  int16_t ystep;

  if (y0 < y1) {
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	da02      	bge.n	8001f32 <LCD_writeLine+0xb2>
    ystep = 1;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001f30:	e030      	b.n	8001f94 <LCD_writeLine+0x114>
  } else {
    ystep = -1;
 8001f32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f36:	84bb      	strh	r3, [r7, #36]	; 0x24
  }

  for (; x0 <= x1; x0++) {
 8001f38:	e02c      	b.n	8001f94 <LCD_writeLine+0x114>
    if (steep) {
 8001f3a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d009      	beq.n	8001f56 <LCD_writeLine+0xd6>
      LCD_writePixel(spi, y0, x0, color);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	b219      	sxth	r1, r3
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	b21a      	sxth	r2, r3
 8001f4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	68f8      	ldr	r0, [r7, #12]
 8001f50:	f7ff fe0f 	bl	8001b72 <LCD_writePixel>
 8001f54:	e008      	b.n	8001f68 <LCD_writeLine+0xe8>
    } else {
      LCD_writePixel(spi, x0, y0, color);
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	b219      	sxth	r1, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	b21a      	sxth	r2, r3
 8001f5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	f7ff fe05 	bl	8001b72 <LCD_writePixel>
    }
    err -= dy;
 8001f68:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001f6a:	8afb      	ldrh	r3, [r7, #22]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	84fb      	strh	r3, [r7, #38]	; 0x26
    if (err < 0) {
 8001f72:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	da09      	bge.n	8001f8e <LCD_writeLine+0x10e>
      y0 += ystep;
 8001f7a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	4413      	add	r3, r2
 8001f82:	607b      	str	r3, [r7, #4]
      err += dx;
 8001f84:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001f86:	8b3b      	ldrh	r3, [r7, #24]
 8001f88:	4413      	add	r3, r2
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	84fb      	strh	r3, [r7, #38]	; 0x26
  for (; x0 <= x1; x0++) {
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	3301      	adds	r3, #1
 8001f92:	60bb      	str	r3, [r7, #8]
 8001f94:	68ba      	ldr	r2, [r7, #8]
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	ddce      	ble.n	8001f3a <LCD_writeLine+0xba>
    }
  }
}
 8001f9c:	bf00      	nop
 8001f9e:	bf00      	nop
 8001fa0:	3728      	adds	r7, #40	; 0x28
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}

08001fa6 <LCD_drawBattery>:
	    LCD_writeFastHLine(spi, a, y, b - a + 1, color);
	  }
}

//homemade functions for TADAMHASPEV, move to different file
void LCD_drawBattery(SPI_HandleTypeDef* spi, int16_t x, int16_t y, uint32_t size) {
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b086      	sub	sp, #24
 8001faa:	af02      	add	r7, sp, #8
 8001fac:	60f8      	str	r0, [r7, #12]
 8001fae:	607b      	str	r3, [r7, #4]
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	817b      	strh	r3, [r7, #10]
 8001fb4:	4613      	mov	r3, r2
 8001fb6:	813b      	strh	r3, [r7, #8]
	//make battery thicker?
	//left
	if(!LCD_setAddrWindow(spi, x, y + size, 1, 22*size)) return;
 8001fb8:	8979      	ldrh	r1, [r7, #10]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	b29a      	uxth	r2, r3
 8001fbe:	893b      	ldrh	r3, [r7, #8]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	b29a      	uxth	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	b29b      	uxth	r3, r3
 8001fc8:	4618      	mov	r0, r3
 8001fca:	0080      	lsls	r0, r0, #2
 8001fcc:	4418      	add	r0, r3
 8001fce:	0040      	lsls	r0, r0, #1
 8001fd0:	4403      	add	r3, r0
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	9300      	str	r3, [sp, #0]
 8001fd8:	2301      	movs	r3, #1
 8001fda:	68f8      	ldr	r0, [r7, #12]
 8001fdc:	f7ff fcf4 	bl	80019c8 <LCD_setAddrWindow>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	f000 80df 	beq.w	80021a6 <LCD_drawBattery+0x200>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 22*size)) return;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2216      	movs	r2, #22
 8001fec:	fb02 f303 	mul.w	r3, r2, r3
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	f7ff fd8c 	bl	8001b12 <LCD_pushColorCopy>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	f000 80d4 	beq.w	80021aa <LCD_drawBattery+0x204>

	//right
	if(!LCD_setAddrWindow(spi, x + 10*size, y + size, 1, 22*size)) return;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	b29b      	uxth	r3, r3
 8002006:	461a      	mov	r2, r3
 8002008:	0092      	lsls	r2, r2, #2
 800200a:	4413      	add	r3, r2
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	b29a      	uxth	r2, r3
 8002010:	897b      	ldrh	r3, [r7, #10]
 8002012:	4413      	add	r3, r2
 8002014:	b299      	uxth	r1, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	b29a      	uxth	r2, r3
 800201a:	893b      	ldrh	r3, [r7, #8]
 800201c:	4413      	add	r3, r2
 800201e:	b29a      	uxth	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	b29b      	uxth	r3, r3
 8002024:	4618      	mov	r0, r3
 8002026:	0080      	lsls	r0, r0, #2
 8002028:	4418      	add	r0, r3
 800202a:	0040      	lsls	r0, r0, #1
 800202c:	4403      	add	r3, r0
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	b29b      	uxth	r3, r3
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	2301      	movs	r3, #1
 8002036:	68f8      	ldr	r0, [r7, #12]
 8002038:	f7ff fcc6 	bl	80019c8 <LCD_setAddrWindow>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	f000 80b5 	beq.w	80021ae <LCD_drawBattery+0x208>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 22*size)) return;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2216      	movs	r2, #22
 8002048:	fb02 f303 	mul.w	r3, r2, r3
 800204c:	461a      	mov	r2, r3
 800204e:	2100      	movs	r1, #0
 8002050:	68f8      	ldr	r0, [r7, #12]
 8002052:	f7ff fd5e 	bl	8001b12 <LCD_pushColorCopy>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	f000 80aa 	beq.w	80021b2 <LCD_drawBattery+0x20c>

	//top
	if(!LCD_setAddrWindow(spi, x, y + size, 10*size, 1)) return;
 800205e:	8979      	ldrh	r1, [r7, #10]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	b29a      	uxth	r2, r3
 8002064:	893b      	ldrh	r3, [r7, #8]
 8002066:	4413      	add	r3, r2
 8002068:	b29a      	uxth	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	b29b      	uxth	r3, r3
 800206e:	4618      	mov	r0, r3
 8002070:	0080      	lsls	r0, r0, #2
 8002072:	4403      	add	r3, r0
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	b29b      	uxth	r3, r3
 8002078:	2001      	movs	r0, #1
 800207a:	9000      	str	r0, [sp, #0]
 800207c:	68f8      	ldr	r0, [r7, #12]
 800207e:	f7ff fca3 	bl	80019c8 <LCD_setAddrWindow>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	f000 8096 	beq.w	80021b6 <LCD_drawBattery+0x210>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 10*size)) return;
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	4613      	mov	r3, r2
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	4413      	add	r3, r2
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	461a      	mov	r2, r3
 8002096:	2100      	movs	r1, #0
 8002098:	68f8      	ldr	r0, [r7, #12]
 800209a:	f7ff fd3a 	bl	8001b12 <LCD_pushColorCopy>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	f000 808a 	beq.w	80021ba <LCD_drawBattery+0x214>

	//bottom
	if(!LCD_setAddrWindow(spi, x, y + 23*size, 10*size, 1)) return;
 80020a6:	8979      	ldrh	r1, [r7, #10]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	461a      	mov	r2, r3
 80020ae:	0052      	lsls	r2, r2, #1
 80020b0:	441a      	add	r2, r3
 80020b2:	00d2      	lsls	r2, r2, #3
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	b29a      	uxth	r2, r3
 80020b8:	893b      	ldrh	r3, [r7, #8]
 80020ba:	4413      	add	r3, r2
 80020bc:	b29a      	uxth	r2, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	4618      	mov	r0, r3
 80020c4:	0080      	lsls	r0, r0, #2
 80020c6:	4403      	add	r3, r0
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	2001      	movs	r0, #1
 80020ce:	9000      	str	r0, [sp, #0]
 80020d0:	68f8      	ldr	r0, [r7, #12]
 80020d2:	f7ff fc79 	bl	80019c8 <LCD_setAddrWindow>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d070      	beq.n	80021be <LCD_drawBattery+0x218>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 10*size)) return;
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	4613      	mov	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4413      	add	r3, r2
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	461a      	mov	r2, r3
 80020e8:	2100      	movs	r1, #0
 80020ea:	68f8      	ldr	r0, [r7, #12]
 80020ec:	f7ff fd11 	bl	8001b12 <LCD_pushColorCopy>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d065      	beq.n	80021c2 <LCD_drawBattery+0x21c>

	//lil cap
	if(!LCD_setAddrWindow(spi, x + 3*size, y, 4*size, 1)) return;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	461a      	mov	r2, r3
 80020fc:	0052      	lsls	r2, r2, #1
 80020fe:	4413      	add	r3, r2
 8002100:	b29a      	uxth	r2, r3
 8002102:	897b      	ldrh	r3, [r7, #10]
 8002104:	4413      	add	r3, r2
 8002106:	b299      	uxth	r1, r3
 8002108:	893a      	ldrh	r2, [r7, #8]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	b29b      	uxth	r3, r3
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	b29b      	uxth	r3, r3
 8002112:	2001      	movs	r0, #1
 8002114:	9000      	str	r0, [sp, #0]
 8002116:	68f8      	ldr	r0, [r7, #12]
 8002118:	f7ff fc56 	bl	80019c8 <LCD_setAddrWindow>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d051      	beq.n	80021c6 <LCD_drawBattery+0x220>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 4*size)) return;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	461a      	mov	r2, r3
 8002128:	2100      	movs	r1, #0
 800212a:	68f8      	ldr	r0, [r7, #12]
 800212c:	f7ff fcf1 	bl	8001b12 <LCD_pushColorCopy>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d049      	beq.n	80021ca <LCD_drawBattery+0x224>

	if(!LCD_setAddrWindow(spi, x + 3*size, y, 1, size)) return;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	b29b      	uxth	r3, r3
 800213a:	461a      	mov	r2, r3
 800213c:	0052      	lsls	r2, r2, #1
 800213e:	4413      	add	r3, r2
 8002140:	b29a      	uxth	r2, r3
 8002142:	897b      	ldrh	r3, [r7, #10]
 8002144:	4413      	add	r3, r2
 8002146:	b299      	uxth	r1, r3
 8002148:	893a      	ldrh	r2, [r7, #8]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	b29b      	uxth	r3, r3
 800214e:	9300      	str	r3, [sp, #0]
 8002150:	2301      	movs	r3, #1
 8002152:	68f8      	ldr	r0, [r7, #12]
 8002154:	f7ff fc38 	bl	80019c8 <LCD_setAddrWindow>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d037      	beq.n	80021ce <LCD_drawBattery+0x228>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, size)) return;
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	2100      	movs	r1, #0
 8002162:	68f8      	ldr	r0, [r7, #12]
 8002164:	f7ff fcd5 	bl	8001b12 <LCD_pushColorCopy>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d031      	beq.n	80021d2 <LCD_drawBattery+0x22c>

	if(!LCD_setAddrWindow(spi, x + 3*size + 4*size, y, 1, size)) return;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	b29b      	uxth	r3, r3
 8002172:	461a      	mov	r2, r3
 8002174:	00d2      	lsls	r2, r2, #3
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	b29a      	uxth	r2, r3
 800217a:	897b      	ldrh	r3, [r7, #10]
 800217c:	4413      	add	r3, r2
 800217e:	b299      	uxth	r1, r3
 8002180:	893a      	ldrh	r2, [r7, #8]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	b29b      	uxth	r3, r3
 8002186:	9300      	str	r3, [sp, #0]
 8002188:	2301      	movs	r3, #1
 800218a:	68f8      	ldr	r0, [r7, #12]
 800218c:	f7ff fc1c 	bl	80019c8 <LCD_setAddrWindow>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d01f      	beq.n	80021d6 <LCD_drawBattery+0x230>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, size)) return;
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	2100      	movs	r1, #0
 800219a:	68f8      	ldr	r0, [r7, #12]
 800219c:	f7ff fcb9 	bl	8001b12 <LCD_pushColorCopy>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
	return;
 80021a4:	e018      	b.n	80021d8 <LCD_drawBattery+0x232>
	if(!LCD_setAddrWindow(spi, x, y + size, 1, 22*size)) return;
 80021a6:	bf00      	nop
 80021a8:	e016      	b.n	80021d8 <LCD_drawBattery+0x232>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 22*size)) return;
 80021aa:	bf00      	nop
 80021ac:	e014      	b.n	80021d8 <LCD_drawBattery+0x232>
	if(!LCD_setAddrWindow(spi, x + 10*size, y + size, 1, 22*size)) return;
 80021ae:	bf00      	nop
 80021b0:	e012      	b.n	80021d8 <LCD_drawBattery+0x232>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 22*size)) return;
 80021b2:	bf00      	nop
 80021b4:	e010      	b.n	80021d8 <LCD_drawBattery+0x232>
	if(!LCD_setAddrWindow(spi, x, y + size, 10*size, 1)) return;
 80021b6:	bf00      	nop
 80021b8:	e00e      	b.n	80021d8 <LCD_drawBattery+0x232>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 10*size)) return;
 80021ba:	bf00      	nop
 80021bc:	e00c      	b.n	80021d8 <LCD_drawBattery+0x232>
	if(!LCD_setAddrWindow(spi, x, y + 23*size, 10*size, 1)) return;
 80021be:	bf00      	nop
 80021c0:	e00a      	b.n	80021d8 <LCD_drawBattery+0x232>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 10*size)) return;
 80021c2:	bf00      	nop
 80021c4:	e008      	b.n	80021d8 <LCD_drawBattery+0x232>
	if(!LCD_setAddrWindow(spi, x + 3*size, y, 4*size, 1)) return;
 80021c6:	bf00      	nop
 80021c8:	e006      	b.n	80021d8 <LCD_drawBattery+0x232>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 4*size)) return;
 80021ca:	bf00      	nop
 80021cc:	e004      	b.n	80021d8 <LCD_drawBattery+0x232>
	if(!LCD_setAddrWindow(spi, x + 3*size, y, 1, size)) return;
 80021ce:	bf00      	nop
 80021d0:	e002      	b.n	80021d8 <LCD_drawBattery+0x232>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, size)) return;
 80021d2:	bf00      	nop
 80021d4:	e000      	b.n	80021d8 <LCD_drawBattery+0x232>
	if(!LCD_setAddrWindow(spi, x + 3*size + 4*size, y, 1, size)) return;
 80021d6:	bf00      	nop
}
 80021d8:	3710      	adds	r7, #16
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <LCD_drawFrame>:

void LCD_drawFrame(SPI_HandleTypeDef* spi) {
 80021de:	b580      	push	{r7, lr}
 80021e0:	b084      	sub	sp, #16
 80021e2:	af02      	add	r7, sp, #8
 80021e4:	6078      	str	r0, [r7, #4]
	//rows
	LCD_writeLine(spi,0,80,360,80,HX8357_BLACK);
 80021e6:	2300      	movs	r3, #0
 80021e8:	9301      	str	r3, [sp, #4]
 80021ea:	2350      	movs	r3, #80	; 0x50
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80021f2:	2250      	movs	r2, #80	; 0x50
 80021f4:	2100      	movs	r1, #0
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7ff fe42 	bl	8001e80 <LCD_writeLine>
	LCD_writeLine(spi,0,160,360,160,HX8357_BLACK);
 80021fc:	2300      	movs	r3, #0
 80021fe:	9301      	str	r3, [sp, #4]
 8002200:	23a0      	movs	r3, #160	; 0xa0
 8002202:	9300      	str	r3, [sp, #0]
 8002204:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8002208:	22a0      	movs	r2, #160	; 0xa0
 800220a:	2100      	movs	r1, #0
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f7ff fe37 	bl	8001e80 <LCD_writeLine>
	LCD_writeLine(spi,0,240,360,240,HX8357_BLACK);
 8002212:	2300      	movs	r3, #0
 8002214:	9301      	str	r3, [sp, #4]
 8002216:	23f0      	movs	r3, #240	; 0xf0
 8002218:	9300      	str	r3, [sp, #0]
 800221a:	f44f 73b4 	mov.w	r3, #360	; 0x168
 800221e:	22f0      	movs	r2, #240	; 0xf0
 8002220:	2100      	movs	r1, #0
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f7ff fe2c 	bl	8001e80 <LCD_writeLine>

	//column
	LCD_writeLine(spi,360,0,360,320,HX8357_BLACK);
 8002228:	2300      	movs	r3, #0
 800222a:	9301      	str	r3, [sp, #4]
 800222c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002230:	9300      	str	r3, [sp, #0]
 8002232:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8002236:	2200      	movs	r2, #0
 8002238:	f44f 71b4 	mov.w	r1, #360	; 0x168
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f7ff fe1f 	bl	8001e80 <LCD_writeLine>
	return;
 8002242:	bf00      	nop
}
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
	...

0800224c <LCD_fillBattery>:

int offset = 0;

void LCD_fillBattery(SPI_HandleTypeDef* spi, int16_t x, int16_t y, uint32_t size, int level) {
 800224c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002250:	b086      	sub	sp, #24
 8002252:	af02      	add	r7, sp, #8
 8002254:	60f8      	str	r0, [r7, #12]
 8002256:	607b      	str	r3, [r7, #4]
 8002258:	460b      	mov	r3, r1
 800225a:	817b      	strh	r3, [r7, #10]
 800225c:	4613      	mov	r3, r2
 800225e:	813b      	strh	r3, [r7, #8]
	LCD_writePixels(spi, HX8357_WHITE, x + 3, ((y + size) + 3), 10*size - 6, (22*size - 6));
 8002260:	897b      	ldrh	r3, [r7, #10]
 8002262:	3303      	adds	r3, #3
 8002264:	b29b      	uxth	r3, r3
 8002266:	b219      	sxth	r1, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	b29a      	uxth	r2, r3
 800226c:	893b      	ldrh	r3, [r7, #8]
 800226e:	4413      	add	r3, r2
 8002270:	b29b      	uxth	r3, r3
 8002272:	3303      	adds	r3, #3
 8002274:	b29b      	uxth	r3, r3
 8002276:	b218      	sxth	r0, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	b29b      	uxth	r3, r3
 800227c:	461a      	mov	r2, r3
 800227e:	0092      	lsls	r2, r2, #2
 8002280:	4413      	add	r3, r2
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	b29b      	uxth	r3, r3
 8002286:	3b06      	subs	r3, #6
 8002288:	b29b      	uxth	r3, r3
 800228a:	b21a      	sxth	r2, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	b29b      	uxth	r3, r3
 8002290:	461c      	mov	r4, r3
 8002292:	00a4      	lsls	r4, r4, #2
 8002294:	441c      	add	r4, r3
 8002296:	0064      	lsls	r4, r4, #1
 8002298:	4423      	add	r3, r4
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	b29b      	uxth	r3, r3
 800229e:	3b06      	subs	r3, #6
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	b21b      	sxth	r3, r3
 80022a4:	9301      	str	r3, [sp, #4]
 80022a6:	9200      	str	r2, [sp, #0]
 80022a8:	4603      	mov	r3, r0
 80022aa:	460a      	mov	r2, r1
 80022ac:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80022b0:	68f8      	ldr	r0, [r7, #12]
 80022b2:	f7ff fc9b 	bl	8001bec <LCD_writePixels>
	offset = 22*size - (22*size)*(level/100.0);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2216      	movs	r2, #22
 80022ba:	fb02 f303 	mul.w	r3, r2, r3
 80022be:	4618      	mov	r0, r3
 80022c0:	f7fe f920 	bl	8000504 <__aeabi_ui2d>
 80022c4:	4604      	mov	r4, r0
 80022c6:	460d      	mov	r5, r1
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2216      	movs	r2, #22
 80022cc:	fb02 f303 	mul.w	r3, r2, r3
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7fe f917 	bl	8000504 <__aeabi_ui2d>
 80022d6:	4680      	mov	r8, r0
 80022d8:	4689      	mov	r9, r1
 80022da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80022dc:	f7fe f922 	bl	8000524 <__aeabi_i2d>
 80022e0:	f04f 0200 	mov.w	r2, #0
 80022e4:	4b63      	ldr	r3, [pc, #396]	; (8002474 <LCD_fillBattery+0x228>)
 80022e6:	f7fe fab1 	bl	800084c <__aeabi_ddiv>
 80022ea:	4602      	mov	r2, r0
 80022ec:	460b      	mov	r3, r1
 80022ee:	4640      	mov	r0, r8
 80022f0:	4649      	mov	r1, r9
 80022f2:	f7fe f981 	bl	80005f8 <__aeabi_dmul>
 80022f6:	4602      	mov	r2, r0
 80022f8:	460b      	mov	r3, r1
 80022fa:	4620      	mov	r0, r4
 80022fc:	4629      	mov	r1, r5
 80022fe:	f7fd ffc3 	bl	8000288 <__aeabi_dsub>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	4610      	mov	r0, r2
 8002308:	4619      	mov	r1, r3
 800230a:	f7fe fc25 	bl	8000b58 <__aeabi_d2iz>
 800230e:	4603      	mov	r3, r0
 8002310:	4a59      	ldr	r2, [pc, #356]	; (8002478 <LCD_fillBattery+0x22c>)
 8002312:	6013      	str	r3, [r2, #0]
	if (level > 0) {
 8002314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002316:	2b00      	cmp	r3, #0
 8002318:	f340 80a7 	ble.w	800246a <LCD_fillBattery+0x21e>
		if (level < 20) {
 800231c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800231e:	2b13      	cmp	r3, #19
 8002320:	dc35      	bgt.n	800238e <LCD_fillBattery+0x142>
			LCD_writePixels(spi, HX8357_RED, x + 3, ((y + size) + 3) + offset, 10*size - 6, (22*size - 6) - offset);
 8002322:	897b      	ldrh	r3, [r7, #10]
 8002324:	3303      	adds	r3, #3
 8002326:	b29b      	uxth	r3, r3
 8002328:	b218      	sxth	r0, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	b29a      	uxth	r2, r3
 800232e:	893b      	ldrh	r3, [r7, #8]
 8002330:	4413      	add	r3, r2
 8002332:	b29a      	uxth	r2, r3
 8002334:	4b50      	ldr	r3, [pc, #320]	; (8002478 <LCD_fillBattery+0x22c>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	b29b      	uxth	r3, r3
 800233a:	4413      	add	r3, r2
 800233c:	b29b      	uxth	r3, r3
 800233e:	3303      	adds	r3, #3
 8002340:	b29b      	uxth	r3, r3
 8002342:	b21c      	sxth	r4, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	b29b      	uxth	r3, r3
 8002348:	461a      	mov	r2, r3
 800234a:	0092      	lsls	r2, r2, #2
 800234c:	4413      	add	r3, r2
 800234e:	005b      	lsls	r3, r3, #1
 8002350:	b29b      	uxth	r3, r3
 8002352:	3b06      	subs	r3, #6
 8002354:	b29b      	uxth	r3, r3
 8002356:	b21a      	sxth	r2, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	b29b      	uxth	r3, r3
 800235c:	4619      	mov	r1, r3
 800235e:	0089      	lsls	r1, r1, #2
 8002360:	4419      	add	r1, r3
 8002362:	0049      	lsls	r1, r1, #1
 8002364:	440b      	add	r3, r1
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	b299      	uxth	r1, r3
 800236a:	4b43      	ldr	r3, [pc, #268]	; (8002478 <LCD_fillBattery+0x22c>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	b29b      	uxth	r3, r3
 8002370:	1acb      	subs	r3, r1, r3
 8002372:	b29b      	uxth	r3, r3
 8002374:	3b06      	subs	r3, #6
 8002376:	b29b      	uxth	r3, r3
 8002378:	b21b      	sxth	r3, r3
 800237a:	9301      	str	r3, [sp, #4]
 800237c:	9200      	str	r2, [sp, #0]
 800237e:	4623      	mov	r3, r4
 8002380:	4602      	mov	r2, r0
 8002382:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 8002386:	68f8      	ldr	r0, [r7, #12]
 8002388:	f7ff fc30 	bl	8001bec <LCD_writePixels>
			LCD_writePixels(spi, HX8357_GREEN, x + 3, ((y + size) + 3) + offset, 10*size - 6, (22*size - 6) - offset);
		}
	}
	//level = 100 --> y offset 0
	//level = 0 --> y offset 22*size
}
 800238c:	e06d      	b.n	800246a <LCD_fillBattery+0x21e>
		} else if (level < 50) {
 800238e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002390:	2b31      	cmp	r3, #49	; 0x31
 8002392:	dc35      	bgt.n	8002400 <LCD_fillBattery+0x1b4>
			LCD_writePixels(spi, HX8357_YELLOW, x + 3, ((y + size) + 3) + offset, 10*size - 6, (22*size - 6) - offset);
 8002394:	897b      	ldrh	r3, [r7, #10]
 8002396:	3303      	adds	r3, #3
 8002398:	b29b      	uxth	r3, r3
 800239a:	b218      	sxth	r0, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	b29a      	uxth	r2, r3
 80023a0:	893b      	ldrh	r3, [r7, #8]
 80023a2:	4413      	add	r3, r2
 80023a4:	b29a      	uxth	r2, r3
 80023a6:	4b34      	ldr	r3, [pc, #208]	; (8002478 <LCD_fillBattery+0x22c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	4413      	add	r3, r2
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	3303      	adds	r3, #3
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	b21c      	sxth	r4, r3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	461a      	mov	r2, r3
 80023bc:	0092      	lsls	r2, r2, #2
 80023be:	4413      	add	r3, r2
 80023c0:	005b      	lsls	r3, r3, #1
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	3b06      	subs	r3, #6
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	b21a      	sxth	r2, r3
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	4619      	mov	r1, r3
 80023d0:	0089      	lsls	r1, r1, #2
 80023d2:	4419      	add	r1, r3
 80023d4:	0049      	lsls	r1, r1, #1
 80023d6:	440b      	add	r3, r1
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	b299      	uxth	r1, r3
 80023dc:	4b26      	ldr	r3, [pc, #152]	; (8002478 <LCD_fillBattery+0x22c>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	1acb      	subs	r3, r1, r3
 80023e4:	b29b      	uxth	r3, r3
 80023e6:	3b06      	subs	r3, #6
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	b21b      	sxth	r3, r3
 80023ec:	9301      	str	r3, [sp, #4]
 80023ee:	9200      	str	r2, [sp, #0]
 80023f0:	4623      	mov	r3, r4
 80023f2:	4602      	mov	r2, r0
 80023f4:	f64f 71e0 	movw	r1, #65504	; 0xffe0
 80023f8:	68f8      	ldr	r0, [r7, #12]
 80023fa:	f7ff fbf7 	bl	8001bec <LCD_writePixels>
}
 80023fe:	e034      	b.n	800246a <LCD_fillBattery+0x21e>
			LCD_writePixels(spi, HX8357_GREEN, x + 3, ((y + size) + 3) + offset, 10*size - 6, (22*size - 6) - offset);
 8002400:	897b      	ldrh	r3, [r7, #10]
 8002402:	3303      	adds	r3, #3
 8002404:	b29b      	uxth	r3, r3
 8002406:	b218      	sxth	r0, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	b29a      	uxth	r2, r3
 800240c:	893b      	ldrh	r3, [r7, #8]
 800240e:	4413      	add	r3, r2
 8002410:	b29a      	uxth	r2, r3
 8002412:	4b19      	ldr	r3, [pc, #100]	; (8002478 <LCD_fillBattery+0x22c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	b29b      	uxth	r3, r3
 8002418:	4413      	add	r3, r2
 800241a:	b29b      	uxth	r3, r3
 800241c:	3303      	adds	r3, #3
 800241e:	b29b      	uxth	r3, r3
 8002420:	b21c      	sxth	r4, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	b29b      	uxth	r3, r3
 8002426:	461a      	mov	r2, r3
 8002428:	0092      	lsls	r2, r2, #2
 800242a:	4413      	add	r3, r2
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	b29b      	uxth	r3, r3
 8002430:	3b06      	subs	r3, #6
 8002432:	b29b      	uxth	r3, r3
 8002434:	b21a      	sxth	r2, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	b29b      	uxth	r3, r3
 800243a:	4619      	mov	r1, r3
 800243c:	0089      	lsls	r1, r1, #2
 800243e:	4419      	add	r1, r3
 8002440:	0049      	lsls	r1, r1, #1
 8002442:	440b      	add	r3, r1
 8002444:	005b      	lsls	r3, r3, #1
 8002446:	b299      	uxth	r1, r3
 8002448:	4b0b      	ldr	r3, [pc, #44]	; (8002478 <LCD_fillBattery+0x22c>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	b29b      	uxth	r3, r3
 800244e:	1acb      	subs	r3, r1, r3
 8002450:	b29b      	uxth	r3, r3
 8002452:	3b06      	subs	r3, #6
 8002454:	b29b      	uxth	r3, r3
 8002456:	b21b      	sxth	r3, r3
 8002458:	9301      	str	r3, [sp, #4]
 800245a:	9200      	str	r2, [sp, #0]
 800245c:	4623      	mov	r3, r4
 800245e:	4602      	mov	r2, r0
 8002460:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
 8002464:	68f8      	ldr	r0, [r7, #12]
 8002466:	f7ff fbc1 	bl	8001bec <LCD_writePixels>
}
 800246a:	bf00      	nop
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002474:	40590000 	.word	0x40590000
 8002478:	20000284 	.word	0x20000284

0800247c <LCD_updateVals>:

char speedString[20];
char tempString[20];
char powerString[20];

void LCD_updateVals(SPI_HandleTypeDef* spi, struct TelData data) {
 800247c:	b084      	sub	sp, #16
 800247e:	b580      	push	{r7, lr}
 8002480:	b086      	sub	sp, #24
 8002482:	af04      	add	r7, sp, #16
 8002484:	6078      	str	r0, [r7, #4]
 8002486:	f107 0014 	add.w	r0, r7, #20
 800248a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//buf[0] accel, buf[1] temp, buf[2] speed, buf[3] voltage, buf[4] current
	sprintf(tempString,"%f", data.temp);//buf[1]);
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	4618      	mov	r0, r3
 8002492:	f7fe f859 	bl	8000548 <__aeabi_f2d>
 8002496:	4602      	mov	r2, r0
 8002498:	460b      	mov	r3, r1
 800249a:	4925      	ldr	r1, [pc, #148]	; (8002530 <LCD_updateVals+0xb4>)
 800249c:	4825      	ldr	r0, [pc, #148]	; (8002534 <LCD_updateVals+0xb8>)
 800249e:	f009 f85f 	bl	800b560 <siprintf>
	LCD_drawString(spi,130,30 + 80*2,tempString,6,HX8357_BLACK,4);
 80024a2:	2304      	movs	r3, #4
 80024a4:	9302      	str	r3, [sp, #8]
 80024a6:	2300      	movs	r3, #0
 80024a8:	9301      	str	r3, [sp, #4]
 80024aa:	2306      	movs	r3, #6
 80024ac:	9300      	str	r3, [sp, #0]
 80024ae:	4b21      	ldr	r3, [pc, #132]	; (8002534 <LCD_updateVals+0xb8>)
 80024b0:	22be      	movs	r2, #190	; 0xbe
 80024b2:	2182      	movs	r1, #130	; 0x82
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	f7ff fcad 	bl	8001e14 <LCD_drawString>

	sprintf(speedString,"%f", data.speed);//buf[2]);
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	4618      	mov	r0, r3
 80024be:	f7fe f843 	bl	8000548 <__aeabi_f2d>
 80024c2:	4602      	mov	r2, r0
 80024c4:	460b      	mov	r3, r1
 80024c6:	491a      	ldr	r1, [pc, #104]	; (8002530 <LCD_updateVals+0xb4>)
 80024c8:	481b      	ldr	r0, [pc, #108]	; (8002538 <LCD_updateVals+0xbc>)
 80024ca:	f009 f849 	bl	800b560 <siprintf>
	LCD_drawString(spi,130,30 + 80*1,speedString,4,HX8357_BLACK,4);
 80024ce:	2304      	movs	r3, #4
 80024d0:	9302      	str	r3, [sp, #8]
 80024d2:	2300      	movs	r3, #0
 80024d4:	9301      	str	r3, [sp, #4]
 80024d6:	2304      	movs	r3, #4
 80024d8:	9300      	str	r3, [sp, #0]
 80024da:	4b17      	ldr	r3, [pc, #92]	; (8002538 <LCD_updateVals+0xbc>)
 80024dc:	226e      	movs	r2, #110	; 0x6e
 80024de:	2182      	movs	r1, #130	; 0x82
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f7ff fc97 	bl	8001e14 <LCD_drawString>

	sprintf(powerString,"%f", data.voltage*data.current);//buf[3]*buf[4]);
 80024e6:	ed97 7a08 	vldr	s14, [r7, #32]
 80024ea:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80024ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024f2:	ee17 0a90 	vmov	r0, s15
 80024f6:	f7fe f827 	bl	8000548 <__aeabi_f2d>
 80024fa:	4602      	mov	r2, r0
 80024fc:	460b      	mov	r3, r1
 80024fe:	490c      	ldr	r1, [pc, #48]	; (8002530 <LCD_updateVals+0xb4>)
 8002500:	480e      	ldr	r0, [pc, #56]	; (800253c <LCD_updateVals+0xc0>)
 8002502:	f009 f82d 	bl	800b560 <siprintf>
	LCD_drawString(spi,130,30 + 80*3,powerString,6,HX8357_BLACK,4);
 8002506:	2304      	movs	r3, #4
 8002508:	9302      	str	r3, [sp, #8]
 800250a:	2300      	movs	r3, #0
 800250c:	9301      	str	r3, [sp, #4]
 800250e:	2306      	movs	r3, #6
 8002510:	9300      	str	r3, [sp, #0]
 8002512:	4b0a      	ldr	r3, [pc, #40]	; (800253c <LCD_updateVals+0xc0>)
 8002514:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8002518:	2182      	movs	r1, #130	; 0x82
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f7ff fc7a 	bl	8001e14 <LCD_drawString>
}
 8002520:	bf00      	nop
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800252a:	b004      	add	sp, #16
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	0800d830 	.word	0x0800d830
 8002534:	2000029c 	.word	0x2000029c
 8002538:	20000288 	.word	0x20000288
 800253c:	200002b0 	.word	0x200002b0

08002540 <LCD_warnings>:

void LCD_warnings(SPI_HandleTypeDef* spi, int temp, int level, int *warning, int *tempWarn, int *voltWarn) {
 8002540:	b580      	push	{r7, lr}
 8002542:	b088      	sub	sp, #32
 8002544:	af04      	add	r7, sp, #16
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
 800254c:	603b      	str	r3, [r7, #0]
	if ((temp >= 24 | level <= 30) & *warning == 0) {
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	2b17      	cmp	r3, #23
 8002552:	bfcc      	ite	gt
 8002554:	2301      	movgt	r3, #1
 8002556:	2300      	movle	r3, #0
 8002558:	b2da      	uxtb	r2, r3
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2b1e      	cmp	r3, #30
 800255e:	bfd4      	ite	le
 8002560:	2301      	movle	r3, #1
 8002562:	2300      	movgt	r3, #0
 8002564:	b2db      	uxtb	r3, r3
 8002566:	4313      	orrs	r3, r2
 8002568:	b2db      	uxtb	r3, r3
 800256a:	461a      	mov	r2, r3
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	bf0c      	ite	eq
 8002574:	2301      	moveq	r3, #1
 8002576:	2300      	movne	r3, #0
 8002578:	b2db      	uxtb	r3, r3
 800257a:	4013      	ands	r3, r2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d00f      	beq.n	80025a0 <LCD_warnings+0x60>
		LCD_drawString(spi,20,30 + 80*0,"TADAMHESPEV | UMSM",18,HX8357_WHITE,3);
 8002580:	2303      	movs	r3, #3
 8002582:	9302      	str	r3, [sp, #8]
 8002584:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002588:	9301      	str	r3, [sp, #4]
 800258a:	2312      	movs	r3, #18
 800258c:	9300      	str	r3, [sp, #0]
 800258e:	4b5d      	ldr	r3, [pc, #372]	; (8002704 <LCD_warnings+0x1c4>)
 8002590:	221e      	movs	r2, #30
 8002592:	2114      	movs	r1, #20
 8002594:	68f8      	ldr	r0, [r7, #12]
 8002596:	f7ff fc3d 	bl	8001e14 <LCD_drawString>
		*warning = 1;
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	2201      	movs	r2, #1
 800259e:	601a      	str	r2, [r3, #0]
	}
	if (temp >= 24 & *tempWarn == 0) {
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	2b17      	cmp	r3, #23
 80025a4:	bfcc      	ite	gt
 80025a6:	2301      	movgt	r3, #1
 80025a8:	2300      	movle	r3, #0
 80025aa:	b2da      	uxtb	r2, r3
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	bf0c      	ite	eq
 80025b4:	2301      	moveq	r3, #1
 80025b6:	2300      	movne	r3, #0
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	4013      	ands	r3, r2
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d00f      	beq.n	80025e2 <LCD_warnings+0xa2>
		//LCD_fillTriangle(spi,15,55,45,55,30,25,HX8357_GREEN);
		LCD_drawString(spi,55,30 + 80*0,"HIGH TEMP",9,HX8357_RED,2);
 80025c2:	2302      	movs	r3, #2
 80025c4:	9302      	str	r3, [sp, #8]
 80025c6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80025ca:	9301      	str	r3, [sp, #4]
 80025cc:	2309      	movs	r3, #9
 80025ce:	9300      	str	r3, [sp, #0]
 80025d0:	4b4d      	ldr	r3, [pc, #308]	; (8002708 <LCD_warnings+0x1c8>)
 80025d2:	221e      	movs	r2, #30
 80025d4:	2137      	movs	r1, #55	; 0x37
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f7ff fc1c 	bl	8001e14 <LCD_drawString>
		*tempWarn = 1;
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	2201      	movs	r2, #1
 80025e0:	601a      	str	r2, [r3, #0]
	}
	if (level <= 30 & *voltWarn == 0) {
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2b1e      	cmp	r3, #30
 80025e6:	bfd4      	ite	le
 80025e8:	2301      	movle	r3, #1
 80025ea:	2300      	movgt	r3, #0
 80025ec:	b2da      	uxtb	r2, r3
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	bf0c      	ite	eq
 80025f6:	2301      	moveq	r3, #1
 80025f8:	2300      	movne	r3, #0
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	4013      	ands	r3, r2
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00f      	beq.n	8002624 <LCD_warnings+0xe4>
		//LCD_fillTriangle(spi,180,55,210,55,195,25,HX8357_GREEN);
		LCD_drawString(spi,220,30 + 80*0,"LOW VOLT",8,HX8357_RED,2);
 8002604:	2302      	movs	r3, #2
 8002606:	9302      	str	r3, [sp, #8]
 8002608:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800260c:	9301      	str	r3, [sp, #4]
 800260e:	2308      	movs	r3, #8
 8002610:	9300      	str	r3, [sp, #0]
 8002612:	4b3e      	ldr	r3, [pc, #248]	; (800270c <LCD_warnings+0x1cc>)
 8002614:	221e      	movs	r2, #30
 8002616:	21dc      	movs	r1, #220	; 0xdc
 8002618:	68f8      	ldr	r0, [r7, #12]
 800261a:	f7ff fbfb 	bl	8001e14 <LCD_drawString>
		*voltWarn = 1;
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	2201      	movs	r2, #1
 8002622:	601a      	str	r2, [r3, #0]
	}
	if (temp < 24 & *tempWarn == 1) {
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	2b17      	cmp	r3, #23
 8002628:	bfd4      	ite	le
 800262a:	2301      	movle	r3, #1
 800262c:	2300      	movgt	r3, #0
 800262e:	b2da      	uxtb	r2, r3
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2b01      	cmp	r3, #1
 8002636:	bf0c      	ite	eq
 8002638:	2301      	moveq	r3, #1
 800263a:	2300      	movne	r3, #0
 800263c:	b2db      	uxtb	r3, r3
 800263e:	4013      	ands	r3, r2
 8002640:	b2db      	uxtb	r3, r3
 8002642:	2b00      	cmp	r3, #0
 8002644:	d00f      	beq.n	8002666 <LCD_warnings+0x126>
		LCD_drawString(spi,55,30 + 80*0,"HIGH TEMP",9,HX8357_WHITE,2);
 8002646:	2302      	movs	r3, #2
 8002648:	9302      	str	r3, [sp, #8]
 800264a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800264e:	9301      	str	r3, [sp, #4]
 8002650:	2309      	movs	r3, #9
 8002652:	9300      	str	r3, [sp, #0]
 8002654:	4b2c      	ldr	r3, [pc, #176]	; (8002708 <LCD_warnings+0x1c8>)
 8002656:	221e      	movs	r2, #30
 8002658:	2137      	movs	r1, #55	; 0x37
 800265a:	68f8      	ldr	r0, [r7, #12]
 800265c:	f7ff fbda 	bl	8001e14 <LCD_drawString>
		*tempWarn = 0;
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	2200      	movs	r2, #0
 8002664:	601a      	str	r2, [r3, #0]
	}
	if (level > 30 & *voltWarn == 1) {
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2b1e      	cmp	r3, #30
 800266a:	bfcc      	ite	gt
 800266c:	2301      	movgt	r3, #1
 800266e:	2300      	movle	r3, #0
 8002670:	b2da      	uxtb	r2, r3
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	2b01      	cmp	r3, #1
 8002678:	bf0c      	ite	eq
 800267a:	2301      	moveq	r3, #1
 800267c:	2300      	movne	r3, #0
 800267e:	b2db      	uxtb	r3, r3
 8002680:	4013      	ands	r3, r2
 8002682:	b2db      	uxtb	r3, r3
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00f      	beq.n	80026a8 <LCD_warnings+0x168>
		LCD_drawString(spi,220,30 + 80*0,"LOW VOLT",8,HX8357_WHITE,2);
 8002688:	2302      	movs	r3, #2
 800268a:	9302      	str	r3, [sp, #8]
 800268c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002690:	9301      	str	r3, [sp, #4]
 8002692:	2308      	movs	r3, #8
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	4b1d      	ldr	r3, [pc, #116]	; (800270c <LCD_warnings+0x1cc>)
 8002698:	221e      	movs	r2, #30
 800269a:	21dc      	movs	r1, #220	; 0xdc
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	f7ff fbb9 	bl	8001e14 <LCD_drawString>
		*voltWarn = 0;
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
	}
	if (*warning == 1 & *voltWarn == 0 & *tempWarn == 0) {
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	bf0c      	ite	eq
 80026b0:	2301      	moveq	r3, #1
 80026b2:	2300      	movne	r3, #0
 80026b4:	b2da      	uxtb	r2, r3
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	bf0c      	ite	eq
 80026be:	2301      	moveq	r3, #1
 80026c0:	2300      	movne	r3, #0
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	4013      	ands	r3, r2
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	461a      	mov	r2, r3
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	bf0c      	ite	eq
 80026d2:	2301      	moveq	r3, #1
 80026d4:	2300      	movne	r3, #0
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	4013      	ands	r3, r2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d00e      	beq.n	80026fc <LCD_warnings+0x1bc>
//		LCD_writePixels(spi,HX8357_WHITE,0,0,359,79);
		LCD_drawString(spi,20,30 + 80*0,"TADAMHESPEV | UMSM",18,HX8357_BLACK,3);
 80026de:	2303      	movs	r3, #3
 80026e0:	9302      	str	r3, [sp, #8]
 80026e2:	2300      	movs	r3, #0
 80026e4:	9301      	str	r3, [sp, #4]
 80026e6:	2312      	movs	r3, #18
 80026e8:	9300      	str	r3, [sp, #0]
 80026ea:	4b06      	ldr	r3, [pc, #24]	; (8002704 <LCD_warnings+0x1c4>)
 80026ec:	221e      	movs	r2, #30
 80026ee:	2114      	movs	r1, #20
 80026f0:	68f8      	ldr	r0, [r7, #12]
 80026f2:	f7ff fb8f 	bl	8001e14 <LCD_drawString>
		*warning = 0;
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	2200      	movs	r2, #0
 80026fa:	601a      	str	r2, [r3, #0]
	}
}
 80026fc:	bf00      	nop
 80026fe:	3710      	adds	r7, #16
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	0800d834 	.word	0x0800d834
 8002708:	0800d848 	.word	0x0800d848
 800270c:	0800d854 	.word	0x0800d854

08002710 <LCD_updateBattery>:

void LCD_updateBattery(SPI_HandleTypeDef* spi, int level) {
 8002710:	b580      	push	{r7, lr}
 8002712:	b088      	sub	sp, #32
 8002714:	af04      	add	r7, sp, #16
 8002716:	6078      	str	r0, [r7, #4]
 8002718:	6039      	str	r1, [r7, #0]
	if (level < 0) level = 0;
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	2b00      	cmp	r3, #0
 800271e:	da01      	bge.n	8002724 <LCD_updateBattery+0x14>
 8002720:	2300      	movs	r3, #0
 8002722:	603b      	str	r3, [r7, #0]
	if (level > 100) level = 100;
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	2b64      	cmp	r3, #100	; 0x64
 8002728:	dd01      	ble.n	800272e <LCD_updateBattery+0x1e>
 800272a:	2364      	movs	r3, #100	; 0x64
 800272c:	603b      	str	r3, [r7, #0]
	char lev[3];
	itoa(level,lev,10);
 800272e:	f107 030c 	add.w	r3, r7, #12
 8002732:	220a      	movs	r2, #10
 8002734:	4619      	mov	r1, r3
 8002736:	6838      	ldr	r0, [r7, #0]
 8002738:	f008 f94a 	bl	800a9d0 <itoa>

	LCD_fillBattery(spi,380,120,8,level);
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	9300      	str	r3, [sp, #0]
 8002740:	2308      	movs	r3, #8
 8002742:	2278      	movs	r2, #120	; 0x78
 8002744:	f44f 71be 	mov.w	r1, #380	; 0x17c
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f7ff fd7f 	bl	800224c <LCD_fillBattery>
	LCD_drawString(spi,370,50,lev,3,HX8357_BLACK,4);
 800274e:	f107 030c 	add.w	r3, r7, #12
 8002752:	2204      	movs	r2, #4
 8002754:	9202      	str	r2, [sp, #8]
 8002756:	2200      	movs	r2, #0
 8002758:	9201      	str	r2, [sp, #4]
 800275a:	2203      	movs	r2, #3
 800275c:	9200      	str	r2, [sp, #0]
 800275e:	2232      	movs	r2, #50	; 0x32
 8002760:	f44f 71b9 	mov.w	r1, #370	; 0x172
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f7ff fb55 	bl	8001e14 <LCD_drawString>
}
 800276a:	bf00      	nop
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <LCD_TADAMHASPEV>:

void LCD_TADAMHASPEV(SPI_HandleTypeDef* spi) {
 8002774:	b580      	push	{r7, lr}
 8002776:	b08e      	sub	sp, #56	; 0x38
 8002778:	af04      	add	r7, sp, #16
 800277a:	6078      	str	r0, [r7, #4]
	HAL_Delay(250);
 800277c:	20fa      	movs	r0, #250	; 0xfa
 800277e:	f001 f801 	bl	8003784 <HAL_Delay>
	LCD_begin(spi);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f7ff f8c8 	bl	8001918 <LCD_begin>
	HAL_Delay(250);
 8002788:	20fa      	movs	r0, #250	; 0xfa
 800278a:	f000 fffb 	bl	8003784 <HAL_Delay>
	LCD_writePixels(spi,HX8357_WHITE,0,0,480,320);
 800278e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002792:	9301      	str	r3, [sp, #4]
 8002794:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8002798:	9300      	str	r3, [sp, #0]
 800279a:	2300      	movs	r3, #0
 800279c:	2200      	movs	r2, #0
 800279e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f7ff fa22 	bl	8001bec <LCD_writePixels>
	LCD_drawBattery(spi,380,120,8);
 80027a8:	2308      	movs	r3, #8
 80027aa:	2278      	movs	r2, #120	; 0x78
 80027ac:	f44f 71be 	mov.w	r1, #380	; 0x17c
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f7ff fbf8 	bl	8001fa6 <LCD_drawBattery>
    LCD_drawFrame(spi);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f7ff fd11 	bl	80021de <LCD_drawFrame>


    char * name = "TADAMHESPEV | UMSM";
 80027bc:	4b3b      	ldr	r3, [pc, #236]	; (80028ac <LCD_TADAMHASPEV+0x138>)
 80027be:	627b      	str	r3, [r7, #36]	; 0x24
    char * speed = "SPEED:";
 80027c0:	4b3b      	ldr	r3, [pc, #236]	; (80028b0 <LCD_TADAMHASPEV+0x13c>)
 80027c2:	623b      	str	r3, [r7, #32]
    char * temp = "TEMP:";
 80027c4:	4b3b      	ldr	r3, [pc, #236]	; (80028b4 <LCD_TADAMHASPEV+0x140>)
 80027c6:	61fb      	str	r3, [r7, #28]
    char * power = "POWER:";
 80027c8:	4b3b      	ldr	r3, [pc, #236]	; (80028b8 <LCD_TADAMHASPEV+0x144>)
 80027ca:	61bb      	str	r3, [r7, #24]
    char * mph = "mph";
 80027cc:	4b3b      	ldr	r3, [pc, #236]	; (80028bc <LCD_TADAMHASPEV+0x148>)
 80027ce:	617b      	str	r3, [r7, #20]
    char * deg = "C";
 80027d0:	4b3b      	ldr	r3, [pc, #236]	; (80028c0 <LCD_TADAMHASPEV+0x14c>)
 80027d2:	613b      	str	r3, [r7, #16]
    char * watt = "W";
 80027d4:	4b3b      	ldr	r3, [pc, #236]	; (80028c4 <LCD_TADAMHASPEV+0x150>)
 80027d6:	60fb      	str	r3, [r7, #12]

    LCD_drawString(spi,20,30 + 80*0,name,18,HX8357_BLACK,3);
 80027d8:	2303      	movs	r3, #3
 80027da:	9302      	str	r3, [sp, #8]
 80027dc:	2300      	movs	r3, #0
 80027de:	9301      	str	r3, [sp, #4]
 80027e0:	2312      	movs	r3, #18
 80027e2:	9300      	str	r3, [sp, #0]
 80027e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e6:	221e      	movs	r2, #30
 80027e8:	2114      	movs	r1, #20
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f7ff fb12 	bl	8001e14 <LCD_drawString>
    LCD_drawString(spi,5,30 + 80*1,speed,6,HX8357_BLACK,3);
 80027f0:	2303      	movs	r3, #3
 80027f2:	9302      	str	r3, [sp, #8]
 80027f4:	2300      	movs	r3, #0
 80027f6:	9301      	str	r3, [sp, #4]
 80027f8:	2306      	movs	r3, #6
 80027fa:	9300      	str	r3, [sp, #0]
 80027fc:	6a3b      	ldr	r3, [r7, #32]
 80027fe:	226e      	movs	r2, #110	; 0x6e
 8002800:	2105      	movs	r1, #5
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f7ff fb06 	bl	8001e14 <LCD_drawString>
    LCD_drawString(spi,5,30 + 80*2,temp,5,HX8357_BLACK,3);
 8002808:	2303      	movs	r3, #3
 800280a:	9302      	str	r3, [sp, #8]
 800280c:	2300      	movs	r3, #0
 800280e:	9301      	str	r3, [sp, #4]
 8002810:	2305      	movs	r3, #5
 8002812:	9300      	str	r3, [sp, #0]
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	22be      	movs	r2, #190	; 0xbe
 8002818:	2105      	movs	r1, #5
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f7ff fafa 	bl	8001e14 <LCD_drawString>
    LCD_drawString(spi,5,30 + 80*3,power,6,HX8357_BLACK,3);
 8002820:	2303      	movs	r3, #3
 8002822:	9302      	str	r3, [sp, #8]
 8002824:	2300      	movs	r3, #0
 8002826:	9301      	str	r3, [sp, #4]
 8002828:	2306      	movs	r3, #6
 800282a:	9300      	str	r3, [sp, #0]
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8002832:	2105      	movs	r1, #5
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f7ff faed 	bl	8001e14 <LCD_drawString>

    LCD_drawString(spi,280,30 + 80*1,mph,3,HX8357_BLACK,3);
 800283a:	2303      	movs	r3, #3
 800283c:	9302      	str	r3, [sp, #8]
 800283e:	2300      	movs	r3, #0
 8002840:	9301      	str	r3, [sp, #4]
 8002842:	2303      	movs	r3, #3
 8002844:	9300      	str	r3, [sp, #0]
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	226e      	movs	r2, #110	; 0x6e
 800284a:	f44f 718c 	mov.w	r1, #280	; 0x118
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f7ff fae0 	bl	8001e14 <LCD_drawString>
    LCD_drawString(spi,306,30 + 80*2,deg,1,HX8357_BLACK,3);
 8002854:	2303      	movs	r3, #3
 8002856:	9302      	str	r3, [sp, #8]
 8002858:	2300      	movs	r3, #0
 800285a:	9301      	str	r3, [sp, #4]
 800285c:	2301      	movs	r3, #1
 800285e:	9300      	str	r3, [sp, #0]
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	22be      	movs	r2, #190	; 0xbe
 8002864:	f44f 7199 	mov.w	r1, #306	; 0x132
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f7ff fad3 	bl	8001e14 <LCD_drawString>
    LCD_drawString(spi,306,30 + 80*3,watt,1,HX8357_BLACK,3);
 800286e:	2303      	movs	r3, #3
 8002870:	9302      	str	r3, [sp, #8]
 8002872:	2300      	movs	r3, #0
 8002874:	9301      	str	r3, [sp, #4]
 8002876:	2301      	movs	r3, #1
 8002878:	9300      	str	r3, [sp, #0]
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8002880:	f44f 7199 	mov.w	r1, #306	; 0x132
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f7ff fac5 	bl	8001e14 <LCD_drawString>
    LCD_drawString(spi,442,50,"%",1,HX8357_BLACK,4);
 800288a:	2304      	movs	r3, #4
 800288c:	9302      	str	r3, [sp, #8]
 800288e:	2300      	movs	r3, #0
 8002890:	9301      	str	r3, [sp, #4]
 8002892:	2301      	movs	r3, #1
 8002894:	9300      	str	r3, [sp, #0]
 8002896:	4b0c      	ldr	r3, [pc, #48]	; (80028c8 <LCD_TADAMHASPEV+0x154>)
 8002898:	2232      	movs	r2, #50	; 0x32
 800289a:	f44f 71dd 	mov.w	r1, #442	; 0x1ba
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f7ff fab8 	bl	8001e14 <LCD_drawString>
}
 80028a4:	bf00      	nop
 80028a6:	3728      	adds	r7, #40	; 0x28
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	0800d834 	.word	0x0800d834
 80028b0:	0800d860 	.word	0x0800d860
 80028b4:	0800d868 	.word	0x0800d868
 80028b8:	0800d870 	.word	0x0800d870
 80028bc:	0800d878 	.word	0x0800d878
 80028c0:	0800d87c 	.word	0x0800d87c
 80028c4:	0800d880 	.word	0x0800d880
 80028c8:	0800d884 	.word	0x0800d884

080028cc <TADBufferToStruct>:
	float speed;
	float voltage;
	float current;
};
inline void TADBufferToStruct(float*, struct TelData*);
inline void TADBufferToStruct(float buf[], struct TelData *data){
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
	//buf[0] accel, buf[1] temp, buf[2] speed, buf[3] voltage, buf[4] current
	data->accel = buf[0];
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	601a      	str	r2, [r3, #0]
	data->temp = buf[1];
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685a      	ldr	r2, [r3, #4]
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	605a      	str	r2, [r3, #4]
	data->speed = buf[2];
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	689a      	ldr	r2, [r3, #8]
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	609a      	str	r2, [r3, #8]
	data->voltage = buf[3];
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	68da      	ldr	r2, [r3, #12]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	60da      	str	r2, [r3, #12]
	data->current = buf[4];
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	691a      	ldr	r2, [r3, #16]
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	611a      	str	r2, [r3, #16]
}
 80028fe:	bf00      	nop
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
	...

0800290c <LogToSD>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int ignoreData = 0;

FRESULT LogToSD(){
 800290c:	b5b0      	push	{r4, r5, r7, lr}
 800290e:	b09e      	sub	sp, #120	; 0x78
 8002910:	af04      	add	r7, sp, #16
	fres = f_open(&fil, LOG_FILE_NAME, FA_OPEN_APPEND | FA_WRITE | FA_READ);
 8002912:	2233      	movs	r2, #51	; 0x33
 8002914:	492f      	ldr	r1, [pc, #188]	; (80029d4 <LogToSD+0xc8>)
 8002916:	4830      	ldr	r0, [pc, #192]	; (80029d8 <LogToSD+0xcc>)
 8002918:	f007 fa7c 	bl	8009e14 <f_open>
 800291c:	4603      	mov	r3, r0
 800291e:	461a      	mov	r2, r3
 8002920:	4b2e      	ldr	r3, [pc, #184]	; (80029dc <LogToSD+0xd0>)
 8002922:	701a      	strb	r2, [r3, #0]
	if (fres == FR_OK) {
 8002924:	4b2d      	ldr	r3, [pc, #180]	; (80029dc <LogToSD+0xd0>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d103      	bne.n	8002934 <LogToSD+0x28>
		printf("File opened for reading and checking the free space.\n");
 800292c:	482c      	ldr	r0, [pc, #176]	; (80029e0 <LogToSD+0xd4>)
 800292e:	f008 fe0f 	bl	800b550 <puts>
 8002932:	e006      	b.n	8002942 <LogToSD+0x36>
	} else if (fres != FR_OK) {
 8002934:	4b29      	ldr	r3, [pc, #164]	; (80029dc <LogToSD+0xd0>)
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d002      	beq.n	8002942 <LogToSD+0x36>
		printf(
 800293c:	4829      	ldr	r0, [pc, #164]	; (80029e4 <LogToSD+0xd8>)
 800293e:	f008 fe07 	bl	800b550 <puts>
				"File was not opened for reading and checking the free space!\n");
	}

	printf("writing data to file\n");
 8002942:	4829      	ldr	r0, [pc, #164]	; (80029e8 <LogToSD+0xdc>)
 8002944:	f008 fe04 	bl	800b550 <puts>
	char dataStr[100];
	for(float* start = sdwritebuffer; start < sdbufindex; start += 5){
 8002948:	4b28      	ldr	r3, [pc, #160]	; (80029ec <LogToSD+0xe0>)
 800294a:	667b      	str	r3, [r7, #100]	; 0x64
 800294c:	e01e      	b.n	800298c <LogToSD+0x80>
		sprintf(dataStr, "%08X,%08X,%08X,%08X,%08X\n" ,
 800294e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002950:	681c      	ldr	r4, [r3, #0]
					*(unsigned int*)&(*start),
					*(unsigned int*)&(*(start+1)),
 8002952:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002954:	3304      	adds	r3, #4
		sprintf(dataStr, "%08X,%08X,%08X,%08X,%08X\n" ,
 8002956:	681d      	ldr	r5, [r3, #0]
					*(unsigned int*)&(*(start+2)),
 8002958:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800295a:	3308      	adds	r3, #8
		sprintf(dataStr, "%08X,%08X,%08X,%08X,%08X\n" ,
 800295c:	681b      	ldr	r3, [r3, #0]
					*(unsigned int*)&(*(start+3)),
 800295e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002960:	320c      	adds	r2, #12
		sprintf(dataStr, "%08X,%08X,%08X,%08X,%08X\n" ,
 8002962:	6812      	ldr	r2, [r2, #0]
					*(unsigned int*)&(*(start+4)));
 8002964:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8002966:	3110      	adds	r1, #16
		sprintf(dataStr, "%08X,%08X,%08X,%08X,%08X\n" ,
 8002968:	6809      	ldr	r1, [r1, #0]
 800296a:	4638      	mov	r0, r7
 800296c:	9102      	str	r1, [sp, #8]
 800296e:	9201      	str	r2, [sp, #4]
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	462b      	mov	r3, r5
 8002974:	4622      	mov	r2, r4
 8002976:	491e      	ldr	r1, [pc, #120]	; (80029f0 <LogToSD+0xe4>)
 8002978:	f008 fdf2 	bl	800b560 <siprintf>
		f_puts(dataStr, &fil);
 800297c:	463b      	mov	r3, r7
 800297e:	4916      	ldr	r1, [pc, #88]	; (80029d8 <LogToSD+0xcc>)
 8002980:	4618      	mov	r0, r3
 8002982:	f007 fec6 	bl	800a712 <f_puts>
	for(float* start = sdwritebuffer; start < sdbufindex; start += 5){
 8002986:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002988:	3314      	adds	r3, #20
 800298a:	667b      	str	r3, [r7, #100]	; 0x64
 800298c:	4b19      	ldr	r3, [pc, #100]	; (80029f4 <LogToSD+0xe8>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002992:	429a      	cmp	r2, r3
 8002994:	d3db      	bcc.n	800294e <LogToSD+0x42>

	}
	fres = f_close(&fil);
 8002996:	4810      	ldr	r0, [pc, #64]	; (80029d8 <LogToSD+0xcc>)
 8002998:	f007 fe1a 	bl	800a5d0 <f_close>
 800299c:	4603      	mov	r3, r0
 800299e:	461a      	mov	r2, r3
 80029a0:	4b0e      	ldr	r3, [pc, #56]	; (80029dc <LogToSD+0xd0>)
 80029a2:	701a      	strb	r2, [r3, #0]
	sdbufindex = sdwritebuffer;
 80029a4:	4b13      	ldr	r3, [pc, #76]	; (80029f4 <LogToSD+0xe8>)
 80029a6:	4a11      	ldr	r2, [pc, #68]	; (80029ec <LogToSD+0xe0>)
 80029a8:	601a      	str	r2, [r3, #0]
//			*(unsigned int*)&data.speed,
//			*(unsigned int*)&data.voltage,
//			*(unsigned int*)&data.current);
	/* Close file */

	if (fres == FR_OK) {
 80029aa:	4b0c      	ldr	r3, [pc, #48]	; (80029dc <LogToSD+0xd0>)
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d103      	bne.n	80029ba <LogToSD+0xae>
		printf("The file is closed.\n");
 80029b2:	4811      	ldr	r0, [pc, #68]	; (80029f8 <LogToSD+0xec>)
 80029b4:	f008 fdcc 	bl	800b550 <puts>
 80029b8:	e006      	b.n	80029c8 <LogToSD+0xbc>
	} else if (fres != FR_OK) {
 80029ba:	4b08      	ldr	r3, [pc, #32]	; (80029dc <LogToSD+0xd0>)
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d002      	beq.n	80029c8 <LogToSD+0xbc>
		printf("The file was not closed.\n");
 80029c2:	480e      	ldr	r0, [pc, #56]	; (80029fc <LogToSD+0xf0>)
 80029c4:	f008 fdc4 	bl	800b550 <puts>
	}
	return fres;
 80029c8:	4b04      	ldr	r3, [pc, #16]	; (80029dc <LogToSD+0xd0>)
 80029ca:	781b      	ldrb	r3, [r3, #0]

}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3768      	adds	r7, #104	; 0x68
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bdb0      	pop	{r4, r5, r7, pc}
 80029d4:	0800d888 	.word	0x0800d888
 80029d8:	200014a8 	.word	0x200014a8
 80029dc:	200024d8 	.word	0x200024d8
 80029e0:	0800d894 	.word	0x0800d894
 80029e4:	0800d8cc 	.word	0x0800d8cc
 80029e8:	0800d90c 	.word	0x0800d90c
 80029ec:	200024dc 	.word	0x200024dc
 80029f0:	0800d924 	.word	0x0800d924
 80029f4:	20000074 	.word	0x20000074
 80029f8:	0800d940 	.word	0x0800d940
 80029fc:	0800d954 	.word	0x0800d954

08002a00 <InitializeSD>:

FRESULT InitializeSD(){
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
	HAL_Delay(500);
 8002a04:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002a08:	f000 febc 	bl	8003784 <HAL_Delay>
	//BEGIN SD TEST
	fres = f_mount(&fs, "", 1);
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	4920      	ldr	r1, [pc, #128]	; (8002a90 <InitializeSD+0x90>)
 8002a10:	4820      	ldr	r0, [pc, #128]	; (8002a94 <InitializeSD+0x94>)
 8002a12:	f007 f9b9 	bl	8009d88 <f_mount>
 8002a16:	4603      	mov	r3, r0
 8002a18:	461a      	mov	r2, r3
 8002a1a:	4b1f      	ldr	r3, [pc, #124]	; (8002a98 <InitializeSD+0x98>)
 8002a1c:	701a      	strb	r2, [r3, #0]
	if (fres == FR_OK) {
 8002a1e:	4b1e      	ldr	r3, [pc, #120]	; (8002a98 <InitializeSD+0x98>)
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d103      	bne.n	8002a2e <InitializeSD+0x2e>
		printf("Micro SD card is mounted successfully!\n");
 8002a26:	481d      	ldr	r0, [pc, #116]	; (8002a9c <InitializeSD+0x9c>)
 8002a28:	f008 fd92 	bl	800b550 <puts>
 8002a2c:	e006      	b.n	8002a3c <InitializeSD+0x3c>
	} else if (fres != FR_OK) {
 8002a2e:	4b1a      	ldr	r3, [pc, #104]	; (8002a98 <InitializeSD+0x98>)
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d002      	beq.n	8002a3c <InitializeSD+0x3c>
		printf("Micro SD card's mount error!\n");
 8002a36:	481a      	ldr	r0, [pc, #104]	; (8002aa0 <InitializeSD+0xa0>)
 8002a38:	f008 fd8a 	bl	800b550 <puts>
//	} else if (fres != FR_OK) {
//		printf(
//				"File was not opened for reading and checking the free space!\n");
//	}

	fres = f_open(&fil, LOG_FILE_NAME, FA_OPEN_APPEND | FA_WRITE | FA_READ);
 8002a3c:	2233      	movs	r2, #51	; 0x33
 8002a3e:	4919      	ldr	r1, [pc, #100]	; (8002aa4 <InitializeSD+0xa4>)
 8002a40:	4819      	ldr	r0, [pc, #100]	; (8002aa8 <InitializeSD+0xa8>)
 8002a42:	f007 f9e7 	bl	8009e14 <f_open>
 8002a46:	4603      	mov	r3, r0
 8002a48:	461a      	mov	r2, r3
 8002a4a:	4b13      	ldr	r3, [pc, #76]	; (8002a98 <InitializeSD+0x98>)
 8002a4c:	701a      	strb	r2, [r3, #0]
	if (fres == FR_OK) {
 8002a4e:	4b12      	ldr	r3, [pc, #72]	; (8002a98 <InitializeSD+0x98>)
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d103      	bne.n	8002a5e <InitializeSD+0x5e>
		printf("File opened for reading and checking the free space.\n");
 8002a56:	4815      	ldr	r0, [pc, #84]	; (8002aac <InitializeSD+0xac>)
 8002a58:	f008 fd7a 	bl	800b550 <puts>
 8002a5c:	e006      	b.n	8002a6c <InitializeSD+0x6c>
	} else if (fres != FR_OK) {
 8002a5e:	4b0e      	ldr	r3, [pc, #56]	; (8002a98 <InitializeSD+0x98>)
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d002      	beq.n	8002a6c <InitializeSD+0x6c>
		printf(
 8002a66:	4812      	ldr	r0, [pc, #72]	; (8002ab0 <InitializeSD+0xb0>)
 8002a68:	f008 fd72 	bl	800b550 <puts>
				"File was not opened for reading and checking the free space!\n");
	}
	printf("writing file header\n");
 8002a6c:	4811      	ldr	r0, [pc, #68]	; (8002ab4 <InitializeSD+0xb4>)
 8002a6e:	f008 fd6f 	bl	800b550 <puts>
	//buf[0] accel, buf[1] temp, buf[2] speed, buf[3] voltage, buf[4] current
	f_puts("Acceleration,Temperature,Speed,Voltage,Current\n", &fil);
 8002a72:	490d      	ldr	r1, [pc, #52]	; (8002aa8 <InitializeSD+0xa8>)
 8002a74:	4810      	ldr	r0, [pc, #64]	; (8002ab8 <InitializeSD+0xb8>)
 8002a76:	f007 fe4c 	bl	800a712 <f_puts>
	/* Close file */
	fres = f_close(&fil);
 8002a7a:	480b      	ldr	r0, [pc, #44]	; (8002aa8 <InitializeSD+0xa8>)
 8002a7c:	f007 fda8 	bl	800a5d0 <f_close>
 8002a80:	4603      	mov	r3, r0
 8002a82:	461a      	mov	r2, r3
 8002a84:	4b04      	ldr	r3, [pc, #16]	; (8002a98 <InitializeSD+0x98>)
 8002a86:	701a      	strb	r2, [r3, #0]
	return fres;
 8002a88:	4b03      	ldr	r3, [pc, #12]	; (8002a98 <InitializeSD+0x98>)
 8002a8a:	781b      	ldrb	r3, [r3, #0]
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	0800d970 	.word	0x0800d970
 8002a94:	20000470 	.word	0x20000470
 8002a98:	200024d8 	.word	0x200024d8
 8002a9c:	0800d974 	.word	0x0800d974
 8002aa0:	0800d99c 	.word	0x0800d99c
 8002aa4:	0800d888 	.word	0x0800d888
 8002aa8:	200014a8 	.word	0x200014a8
 8002aac:	0800d894 	.word	0x0800d894
 8002ab0:	0800d8cc 	.word	0x0800d8cc
 8002ab4:	0800d9bc 	.word	0x0800d9bc
 8002ab8:	0800d9d0 	.word	0x0800d9d0

08002abc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002abc:	b590      	push	{r4, r7, lr}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ac2:	f000 fe26 	bl	8003712 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ac6:	f000 f89d 	bl	8002c04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002aca:	f000 f9d1 	bl	8002e70 <MX_GPIO_Init>
  MX_RTC_Init();
 8002ace:	f000 f8fb 	bl	8002cc8 <MX_RTC_Init>
  MX_SPI1_Init();
 8002ad2:	f000 f921 	bl	8002d18 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002ad6:	f000 f99b 	bl	8002e10 <MX_USART1_UART_Init>
  MX_SPI3_Init();
 8002ada:	f000 f95b 	bl	8002d94 <MX_SPI3_Init>
  MX_FATFS_Init();
 8002ade:	f004 ff0b 	bl	80078f8 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
//  	HAL_Delay(250);
	LCD_TADAMHASPEV(&hspi1);
 8002ae2:	483b      	ldr	r0, [pc, #236]	; (8002bd0 <main+0x114>)
 8002ae4:	f7ff fe46 	bl	8002774 <LCD_TADAMHASPEV>
	int tempWarn = 0;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	607b      	str	r3, [r7, #4]
	int voltWarn = 0;
 8002aec:	2300      	movs	r3, #0
 8002aee:	603b      	str	r3, [r7, #0]
//	HAL_Delay(3500);
	InitializeSD();
 8002af0:	f7ff ff86 	bl	8002a00 <InitializeSD>
	HAL_Delay(500);
 8002af4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002af8:	f000 fe44 	bl	8003784 <HAL_Delay>
	uartRecieveCode = HAL_UART_Receive_IT(&huart1, (uint8_t*) &buf, sizeof(buf));
 8002afc:	2214      	movs	r2, #20
 8002afe:	4935      	ldr	r1, [pc, #212]	; (8002bd4 <main+0x118>)
 8002b00:	4835      	ldr	r0, [pc, #212]	; (8002bd8 <main+0x11c>)
 8002b02:	f003 fc95 	bl	8006430 <HAL_UART_Receive_IT>
 8002b06:	4603      	mov	r3, r0
 8002b08:	461a      	mov	r2, r3
 8002b0a:	4b34      	ldr	r3, [pc, #208]	; (8002bdc <main+0x120>)
 8002b0c:	701a      	strb	r2, [r3, #0]

    /* USER CODE BEGIN 3 */
		//buf[0] accel, buf[1] temp, buf[2] speed, buf[3] voltage, buf[4] current
//		int delay = 0;

		if(sdbufindex-sdwritebuffer >= 5*NUM_ENTRIES_PER_WRITE){
 8002b0e:	4b34      	ldr	r3, [pc, #208]	; (8002be0 <main+0x124>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a34      	ldr	r2, [pc, #208]	; (8002be4 <main+0x128>)
 8002b14:	1a9b      	subs	r3, r3, r2
 8002b16:	2bc4      	cmp	r3, #196	; 0xc4
 8002b18:	dd01      	ble.n	8002b1e <main+0x62>
			LogToSD();
 8002b1a:	f7ff fef7 	bl	800290c <LogToSD>
		}

		if (huart1.ErrorCode == 8) {
 8002b1e:	4b2e      	ldr	r3, [pc, #184]	; (8002bd8 <main+0x11c>)
 8002b20:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b24:	2b08      	cmp	r3, #8
 8002b26:	d107      	bne.n	8002b38 <main+0x7c>
			HAL_UART_Receive_IT(&huart1, (uint8_t*) &buf,
 8002b28:	2214      	movs	r2, #20
 8002b2a:	492a      	ldr	r1, [pc, #168]	; (8002bd4 <main+0x118>)
 8002b2c:	482a      	ldr	r0, [pc, #168]	; (8002bd8 <main+0x11c>)
 8002b2e:	f003 fc7f 	bl	8006430 <HAL_UART_Receive_IT>
								sizeof(buf));
			ignoreData = 1;
 8002b32:	4b2d      	ldr	r3, [pc, #180]	; (8002be8 <main+0x12c>)
 8002b34:	2201      	movs	r2, #1
 8002b36:	601a      	str	r2, [r3, #0]
		}
		if (refresh == 1) {
 8002b38:	4b2c      	ldr	r3, [pc, #176]	; (8002bec <main+0x130>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d1e6      	bne.n	8002b0e <main+0x52>
			LCD_updateVals(&hspi1, data);
 8002b40:	4b2b      	ldr	r3, [pc, #172]	; (8002bf0 <main+0x134>)
 8002b42:	466c      	mov	r4, sp
 8002b44:	f103 020c 	add.w	r2, r3, #12
 8002b48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002b4c:	e884 0003 	stmia.w	r4, {r0, r1}
 8002b50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b52:	481f      	ldr	r0, [pc, #124]	; (8002bd0 <main+0x114>)
 8002b54:	f7ff fc92 	bl	800247c <LCD_updateVals>
			refresh = 0;
 8002b58:	4b24      	ldr	r3, [pc, #144]	; (8002bec <main+0x130>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	601a      	str	r2, [r3, #0]
			LCD_warnings(&hspi1, data.temp, volt_percent, &warning, &tempWarn, &voltWarn);
 8002b5e:	4b24      	ldr	r3, [pc, #144]	; (8002bf0 <main+0x134>)
 8002b60:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b68:	4b22      	ldr	r3, [pc, #136]	; (8002bf4 <main+0x138>)
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	463b      	mov	r3, r7
 8002b6e:	9301      	str	r3, [sp, #4]
 8002b70:	1d3b      	adds	r3, r7, #4
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	4b20      	ldr	r3, [pc, #128]	; (8002bf8 <main+0x13c>)
 8002b76:	ee17 1a90 	vmov	r1, s15
 8002b7a:	4815      	ldr	r0, [pc, #84]	; (8002bd0 <main+0x114>)
 8002b7c:	f7ff fce0 	bl	8002540 <LCD_warnings>
			if (batRefresh == 1) {
 8002b80:	4b1e      	ldr	r3, [pc, #120]	; (8002bfc <main+0x140>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d119      	bne.n	8002bbc <main+0x100>
				volt_percent = (int) (data.voltage * 10 - 440);
 8002b88:	4b19      	ldr	r3, [pc, #100]	; (8002bf0 <main+0x134>)
 8002b8a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b8e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002b92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b96:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002c00 <main+0x144>
 8002b9a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b9e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ba2:	ee17 2a90 	vmov	r2, s15
 8002ba6:	4b13      	ldr	r3, [pc, #76]	; (8002bf4 <main+0x138>)
 8002ba8:	601a      	str	r2, [r3, #0]
				LCD_updateBattery(&hspi1, volt_percent);
 8002baa:	4b12      	ldr	r3, [pc, #72]	; (8002bf4 <main+0x138>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4619      	mov	r1, r3
 8002bb0:	4807      	ldr	r0, [pc, #28]	; (8002bd0 <main+0x114>)
 8002bb2:	f7ff fdad 	bl	8002710 <LCD_updateBattery>
				batRefresh = 0;
 8002bb6:	4b11      	ldr	r3, [pc, #68]	; (8002bfc <main+0x140>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	601a      	str	r2, [r3, #0]
			}
//			if(delay ==1) {
//				HAL_Delay(500);
//				delay = 0;
//			}
			uartRecieveCode = HAL_UART_Receive_IT(&huart1, (uint8_t*) &buf,
 8002bbc:	2214      	movs	r2, #20
 8002bbe:	4905      	ldr	r1, [pc, #20]	; (8002bd4 <main+0x118>)
 8002bc0:	4805      	ldr	r0, [pc, #20]	; (8002bd8 <main+0x11c>)
 8002bc2:	f003 fc35 	bl	8006430 <HAL_UART_Receive_IT>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	461a      	mov	r2, r3
 8002bca:	4b04      	ldr	r3, [pc, #16]	; (8002bdc <main+0x120>)
 8002bcc:	701a      	strb	r2, [r3, #0]
		if(sdbufindex-sdwritebuffer >= 5*NUM_ENTRIES_PER_WRITE){
 8002bce:	e79e      	b.n	8002b0e <main+0x52>
 8002bd0:	200002e8 	.word	0x200002e8
 8002bd4:	20000438 	.word	0x20000438
 8002bd8:	200003b0 	.word	0x200003b0
 8002bdc:	20000458 	.word	0x20000458
 8002be0:	20000074 	.word	0x20000074
 8002be4:	200024dc 	.word	0x200024dc
 8002be8:	2000347c 	.word	0x2000347c
 8002bec:	20000450 	.word	0x20000450
 8002bf0:	2000045c 	.word	0x2000045c
 8002bf4:	2000006c 	.word	0x2000006c
 8002bf8:	2000044c 	.word	0x2000044c
 8002bfc:	20000070 	.word	0x20000070
 8002c00:	43dc0000 	.word	0x43dc0000

08002c04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b096      	sub	sp, #88	; 0x58
 8002c08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c0a:	f107 0314 	add.w	r3, r7, #20
 8002c0e:	2244      	movs	r2, #68	; 0x44
 8002c10:	2100      	movs	r1, #0
 8002c12:	4618      	mov	r0, r3
 8002c14:	f008 fd9c 	bl	800b750 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c18:	463b      	mov	r3, r7
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	601a      	str	r2, [r3, #0]
 8002c1e:	605a      	str	r2, [r3, #4]
 8002c20:	609a      	str	r2, [r3, #8]
 8002c22:	60da      	str	r2, [r3, #12]
 8002c24:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002c26:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002c2a:	f001 f8dd 	bl	8003de8 <HAL_PWREx_ControlVoltageScaling>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d001      	beq.n	8002c38 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002c34:	f000 fa6f 	bl	8003116 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002c38:	f001 f8b8 	bl	8003dac <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002c3c:	4b21      	ldr	r3, [pc, #132]	; (8002cc4 <SystemClock_Config+0xc0>)
 8002c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c42:	4a20      	ldr	r2, [pc, #128]	; (8002cc4 <SystemClock_Config+0xc0>)
 8002c44:	f023 0318 	bic.w	r3, r3, #24
 8002c48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8002c4c:	2314      	movs	r3, #20
 8002c4e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002c50:	2301      	movs	r3, #1
 8002c52:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002c54:	2301      	movs	r3, #1
 8002c56:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002c5c:	2360      	movs	r3, #96	; 0x60
 8002c5e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c60:	2302      	movs	r3, #2
 8002c62:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002c64:	2301      	movs	r3, #1
 8002c66:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002c6c:	2328      	movs	r3, #40	; 0x28
 8002c6e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002c70:	2307      	movs	r3, #7
 8002c72:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002c74:	2302      	movs	r3, #2
 8002c76:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002c78:	2302      	movs	r3, #2
 8002c7a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c7c:	f107 0314 	add.w	r3, r7, #20
 8002c80:	4618      	mov	r0, r3
 8002c82:	f001 f907 	bl	8003e94 <HAL_RCC_OscConfig>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002c8c:	f000 fa43 	bl	8003116 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c90:	230f      	movs	r3, #15
 8002c92:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c94:	2303      	movs	r3, #3
 8002c96:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002ca4:	463b      	mov	r3, r7
 8002ca6:	2104      	movs	r1, #4
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f001 fd07 	bl	80046bc <HAL_RCC_ClockConfig>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d001      	beq.n	8002cb8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002cb4:	f000 fa2f 	bl	8003116 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8002cb8:	f002 f94c 	bl	8004f54 <HAL_RCCEx_EnableMSIPLLMode>
}
 8002cbc:	bf00      	nop
 8002cbe:	3758      	adds	r7, #88	; 0x58
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	40021000 	.word	0x40021000

08002cc8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002ccc:	4b10      	ldr	r3, [pc, #64]	; (8002d10 <MX_RTC_Init+0x48>)
 8002cce:	4a11      	ldr	r2, [pc, #68]	; (8002d14 <MX_RTC_Init+0x4c>)
 8002cd0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002cd2:	4b0f      	ldr	r3, [pc, #60]	; (8002d10 <MX_RTC_Init+0x48>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002cd8:	4b0d      	ldr	r3, [pc, #52]	; (8002d10 <MX_RTC_Init+0x48>)
 8002cda:	227f      	movs	r2, #127	; 0x7f
 8002cdc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002cde:	4b0c      	ldr	r3, [pc, #48]	; (8002d10 <MX_RTC_Init+0x48>)
 8002ce0:	22ff      	movs	r2, #255	; 0xff
 8002ce2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002ce4:	4b0a      	ldr	r3, [pc, #40]	; (8002d10 <MX_RTC_Init+0x48>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002cea:	4b09      	ldr	r3, [pc, #36]	; (8002d10 <MX_RTC_Init+0x48>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002cf0:	4b07      	ldr	r3, [pc, #28]	; (8002d10 <MX_RTC_Init+0x48>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002cf6:	4b06      	ldr	r3, [pc, #24]	; (8002d10 <MX_RTC_Init+0x48>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002cfc:	4804      	ldr	r0, [pc, #16]	; (8002d10 <MX_RTC_Init+0x48>)
 8002cfe:	f002 fa2b 	bl	8005158 <HAL_RTC_Init>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d001      	beq.n	8002d0c <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8002d08:	f000 fa05 	bl	8003116 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002d0c:	bf00      	nop
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	200002c4 	.word	0x200002c4
 8002d14:	40002800 	.word	0x40002800

08002d18 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002d1c:	4b1b      	ldr	r3, [pc, #108]	; (8002d8c <MX_SPI1_Init+0x74>)
 8002d1e:	4a1c      	ldr	r2, [pc, #112]	; (8002d90 <MX_SPI1_Init+0x78>)
 8002d20:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d22:	4b1a      	ldr	r3, [pc, #104]	; (8002d8c <MX_SPI1_Init+0x74>)
 8002d24:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002d28:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002d2a:	4b18      	ldr	r3, [pc, #96]	; (8002d8c <MX_SPI1_Init+0x74>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d30:	4b16      	ldr	r3, [pc, #88]	; (8002d8c <MX_SPI1_Init+0x74>)
 8002d32:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002d36:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d38:	4b14      	ldr	r3, [pc, #80]	; (8002d8c <MX_SPI1_Init+0x74>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d3e:	4b13      	ldr	r3, [pc, #76]	; (8002d8c <MX_SPI1_Init+0x74>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d44:	4b11      	ldr	r3, [pc, #68]	; (8002d8c <MX_SPI1_Init+0x74>)
 8002d46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d4a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002d4c:	4b0f      	ldr	r3, [pc, #60]	; (8002d8c <MX_SPI1_Init+0x74>)
 8002d4e:	2208      	movs	r2, #8
 8002d50:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d52:	4b0e      	ldr	r3, [pc, #56]	; (8002d8c <MX_SPI1_Init+0x74>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d58:	4b0c      	ldr	r3, [pc, #48]	; (8002d8c <MX_SPI1_Init+0x74>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d5e:	4b0b      	ldr	r3, [pc, #44]	; (8002d8c <MX_SPI1_Init+0x74>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002d64:	4b09      	ldr	r3, [pc, #36]	; (8002d8c <MX_SPI1_Init+0x74>)
 8002d66:	2207      	movs	r2, #7
 8002d68:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002d6a:	4b08      	ldr	r3, [pc, #32]	; (8002d8c <MX_SPI1_Init+0x74>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002d70:	4b06      	ldr	r3, [pc, #24]	; (8002d8c <MX_SPI1_Init+0x74>)
 8002d72:	2208      	movs	r2, #8
 8002d74:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002d76:	4805      	ldr	r0, [pc, #20]	; (8002d8c <MX_SPI1_Init+0x74>)
 8002d78:	f002 fb0c 	bl	8005394 <HAL_SPI_Init>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d001      	beq.n	8002d86 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002d82:	f000 f9c8 	bl	8003116 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002d86:	bf00      	nop
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	200002e8 	.word	0x200002e8
 8002d90:	40013000 	.word	0x40013000

08002d94 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002d98:	4b1b      	ldr	r3, [pc, #108]	; (8002e08 <MX_SPI3_Init+0x74>)
 8002d9a:	4a1c      	ldr	r2, [pc, #112]	; (8002e0c <MX_SPI3_Init+0x78>)
 8002d9c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002d9e:	4b1a      	ldr	r3, [pc, #104]	; (8002e08 <MX_SPI3_Init+0x74>)
 8002da0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002da4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002da6:	4b18      	ldr	r3, [pc, #96]	; (8002e08 <MX_SPI3_Init+0x74>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002dac:	4b16      	ldr	r3, [pc, #88]	; (8002e08 <MX_SPI3_Init+0x74>)
 8002dae:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002db2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002db4:	4b14      	ldr	r3, [pc, #80]	; (8002e08 <MX_SPI3_Init+0x74>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002dba:	4b13      	ldr	r3, [pc, #76]	; (8002e08 <MX_SPI3_Init+0x74>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002dc0:	4b11      	ldr	r3, [pc, #68]	; (8002e08 <MX_SPI3_Init+0x74>)
 8002dc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002dc6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002dc8:	4b0f      	ldr	r3, [pc, #60]	; (8002e08 <MX_SPI3_Init+0x74>)
 8002dca:	2220      	movs	r2, #32
 8002dcc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002dce:	4b0e      	ldr	r3, [pc, #56]	; (8002e08 <MX_SPI3_Init+0x74>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002dd4:	4b0c      	ldr	r3, [pc, #48]	; (8002e08 <MX_SPI3_Init+0x74>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dda:	4b0b      	ldr	r3, [pc, #44]	; (8002e08 <MX_SPI3_Init+0x74>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002de0:	4b09      	ldr	r3, [pc, #36]	; (8002e08 <MX_SPI3_Init+0x74>)
 8002de2:	2207      	movs	r2, #7
 8002de4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002de6:	4b08      	ldr	r3, [pc, #32]	; (8002e08 <MX_SPI3_Init+0x74>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002dec:	4b06      	ldr	r3, [pc, #24]	; (8002e08 <MX_SPI3_Init+0x74>)
 8002dee:	2208      	movs	r2, #8
 8002df0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002df2:	4805      	ldr	r0, [pc, #20]	; (8002e08 <MX_SPI3_Init+0x74>)
 8002df4:	f002 face 	bl	8005394 <HAL_SPI_Init>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d001      	beq.n	8002e02 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8002dfe:	f000 f98a 	bl	8003116 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002e02:	bf00      	nop
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	2000034c 	.word	0x2000034c
 8002e0c:	40003c00 	.word	0x40003c00

08002e10 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002e14:	4b14      	ldr	r3, [pc, #80]	; (8002e68 <MX_USART1_UART_Init+0x58>)
 8002e16:	4a15      	ldr	r2, [pc, #84]	; (8002e6c <MX_USART1_UART_Init+0x5c>)
 8002e18:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002e1a:	4b13      	ldr	r3, [pc, #76]	; (8002e68 <MX_USART1_UART_Init+0x58>)
 8002e1c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002e20:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e22:	4b11      	ldr	r3, [pc, #68]	; (8002e68 <MX_USART1_UART_Init+0x58>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002e28:	4b0f      	ldr	r3, [pc, #60]	; (8002e68 <MX_USART1_UART_Init+0x58>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002e2e:	4b0e      	ldr	r3, [pc, #56]	; (8002e68 <MX_USART1_UART_Init+0x58>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002e34:	4b0c      	ldr	r3, [pc, #48]	; (8002e68 <MX_USART1_UART_Init+0x58>)
 8002e36:	220c      	movs	r2, #12
 8002e38:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e3a:	4b0b      	ldr	r3, [pc, #44]	; (8002e68 <MX_USART1_UART_Init+0x58>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e40:	4b09      	ldr	r3, [pc, #36]	; (8002e68 <MX_USART1_UART_Init+0x58>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e46:	4b08      	ldr	r3, [pc, #32]	; (8002e68 <MX_USART1_UART_Init+0x58>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e4c:	4b06      	ldr	r3, [pc, #24]	; (8002e68 <MX_USART1_UART_Init+0x58>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002e52:	4805      	ldr	r0, [pc, #20]	; (8002e68 <MX_USART1_UART_Init+0x58>)
 8002e54:	f003 fa9e 	bl	8006394 <HAL_UART_Init>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002e5e:	f000 f95a 	bl	8003116 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002e62:	bf00      	nop
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	200003b0 	.word	0x200003b0
 8002e6c:	40013800 	.word	0x40013800

08002e70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b088      	sub	sp, #32
 8002e74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e76:	f107 030c 	add.w	r3, r7, #12
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	601a      	str	r2, [r3, #0]
 8002e7e:	605a      	str	r2, [r3, #4]
 8002e80:	609a      	str	r2, [r3, #8]
 8002e82:	60da      	str	r2, [r3, #12]
 8002e84:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e86:	4b45      	ldr	r3, [pc, #276]	; (8002f9c <MX_GPIO_Init+0x12c>)
 8002e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e8a:	4a44      	ldr	r2, [pc, #272]	; (8002f9c <MX_GPIO_Init+0x12c>)
 8002e8c:	f043 0304 	orr.w	r3, r3, #4
 8002e90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e92:	4b42      	ldr	r3, [pc, #264]	; (8002f9c <MX_GPIO_Init+0x12c>)
 8002e94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e96:	f003 0304 	and.w	r3, r3, #4
 8002e9a:	60bb      	str	r3, [r7, #8]
 8002e9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e9e:	4b3f      	ldr	r3, [pc, #252]	; (8002f9c <MX_GPIO_Init+0x12c>)
 8002ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ea2:	4a3e      	ldr	r2, [pc, #248]	; (8002f9c <MX_GPIO_Init+0x12c>)
 8002ea4:	f043 0301 	orr.w	r3, r3, #1
 8002ea8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002eaa:	4b3c      	ldr	r3, [pc, #240]	; (8002f9c <MX_GPIO_Init+0x12c>)
 8002eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	607b      	str	r3, [r7, #4]
 8002eb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eb6:	4b39      	ldr	r3, [pc, #228]	; (8002f9c <MX_GPIO_Init+0x12c>)
 8002eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eba:	4a38      	ldr	r2, [pc, #224]	; (8002f9c <MX_GPIO_Init+0x12c>)
 8002ebc:	f043 0302 	orr.w	r3, r3, #2
 8002ec0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ec2:	4b36      	ldr	r3, [pc, #216]	; (8002f9c <MX_GPIO_Init+0x12c>)
 8002ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	603b      	str	r3, [r7, #0]
 8002ecc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 8002ece:	2200      	movs	r2, #0
 8002ed0:	210a      	movs	r1, #10
 8002ed2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ed6:	f000 ff51 	bl	8003d7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8002eda:	2201      	movs	r2, #1
 8002edc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ee0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ee4:	f000 ff4a 	bl	8003d7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8002ee8:	2200      	movs	r2, #0
 8002eea:	2140      	movs	r1, #64	; 0x40
 8002eec:	482c      	ldr	r0, [pc, #176]	; (8002fa0 <MX_GPIO_Init+0x130>)
 8002eee:	f000 ff45 	bl	8003d7c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8002ef2:	230a      	movs	r3, #10
 8002ef4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efa:	2300      	movs	r3, #0
 8002efc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002efe:	2303      	movs	r3, #3
 8002f00:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f02:	f107 030c 	add.w	r3, r7, #12
 8002f06:	4619      	mov	r1, r3
 8002f08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f0c:	f000 fdcc 	bl	8003aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VCP_TX_Pin */
  GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002f10:	2304      	movs	r3, #4
 8002f12:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f14:	2302      	movs	r3, #2
 8002f16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f20:	2307      	movs	r3, #7
 8002f22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002f24:	f107 030c 	add.w	r3, r7, #12
 8002f28:	4619      	mov	r1, r3
 8002f2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f2e:	f000 fdbb 	bl	8003aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002f32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002f40:	2301      	movs	r3, #1
 8002f42:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f44:	f107 030c 	add.w	r3, r7, #12
 8002f48:	4619      	mov	r1, r3
 8002f4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f4e:	f000 fdab 	bl	8003aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VCP_RX_Pin */
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002f52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f58:	2302      	movs	r3, #2
 8002f5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f60:	2303      	movs	r3, #3
 8002f62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8002f64:	2303      	movs	r3, #3
 8002f66:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002f68:	f107 030c 	add.w	r3, r7, #12
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f72:	f000 fd99 	bl	8003aa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002f76:	2340      	movs	r3, #64	; 0x40
 8002f78:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f82:	2303      	movs	r3, #3
 8002f84:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f86:	f107 030c 	add.w	r3, r7, #12
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	4804      	ldr	r0, [pc, #16]	; (8002fa0 <MX_GPIO_Init+0x130>)
 8002f8e:	f000 fd8b 	bl	8003aa8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002f92:	bf00      	nop
 8002f94:	3720      	adds	r7, #32
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	48000400 	.word	0x48000400

08002fa4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]

	if(ignoreData == 1){
 8002fac:	4b48      	ldr	r3, [pc, #288]	; (80030d0 <HAL_UART_RxCpltCallback+0x12c>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d10c      	bne.n	8002fce <HAL_UART_RxCpltCallback+0x2a>
		ignoreData = 0;
 8002fb4:	4b46      	ldr	r3, [pc, #280]	; (80030d0 <HAL_UART_RxCpltCallback+0x12c>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	601a      	str	r2, [r3, #0]
		uartRecieveCode = HAL_UART_Receive_IT(&huart1, (uint8_t*) &buf, sizeof(buf));
 8002fba:	2214      	movs	r2, #20
 8002fbc:	4945      	ldr	r1, [pc, #276]	; (80030d4 <HAL_UART_RxCpltCallback+0x130>)
 8002fbe:	4846      	ldr	r0, [pc, #280]	; (80030d8 <HAL_UART_RxCpltCallback+0x134>)
 8002fc0:	f003 fa36 	bl	8006430 <HAL_UART_Receive_IT>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	4b44      	ldr	r3, [pc, #272]	; (80030dc <HAL_UART_RxCpltCallback+0x138>)
 8002fca:	701a      	strb	r2, [r3, #0]
		return;
 8002fcc:	e07d      	b.n	80030ca <HAL_UART_RxCpltCallback+0x126>
	}

	float* fbuf = buf;
 8002fce:	4b41      	ldr	r3, [pc, #260]	; (80030d4 <HAL_UART_RxCpltCallback+0x130>)
 8002fd0:	613b      	str	r3, [r7, #16]
	//copy values into sd write buffer
	float* end = fbuf+5;
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	3314      	adds	r3, #20
 8002fd6:	60fb      	str	r3, [r7, #12]
	for (float* p = fbuf; p < end; ++p) {
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	617b      	str	r3, [r7, #20]
 8002fdc:	e00a      	b.n	8002ff4 <HAL_UART_RxCpltCallback+0x50>
	    *(sdbufindex++) = *p;
 8002fde:	4b40      	ldr	r3, [pc, #256]	; (80030e0 <HAL_UART_RxCpltCallback+0x13c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	1d1a      	adds	r2, r3, #4
 8002fe4:	493e      	ldr	r1, [pc, #248]	; (80030e0 <HAL_UART_RxCpltCallback+0x13c>)
 8002fe6:	600a      	str	r2, [r1, #0]
 8002fe8:	697a      	ldr	r2, [r7, #20]
 8002fea:	6812      	ldr	r2, [r2, #0]
 8002fec:	601a      	str	r2, [r3, #0]
	for (float* p = fbuf; p < end; ++p) {
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	3304      	adds	r3, #4
 8002ff2:	617b      	str	r3, [r7, #20]
 8002ff4:	697a      	ldr	r2, [r7, #20]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d3f0      	bcc.n	8002fde <HAL_UART_RxCpltCallback+0x3a>
	}

	if ( //check if values changed
	ignoreData == 0 && (fbuf[0] != data.accel || fbuf[1] != data.temp || fbuf[2] != data.speed
 8002ffc:	4b34      	ldr	r3, [pc, #208]	; (80030d0 <HAL_UART_RxCpltCallback+0x12c>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
	if ( //check if values changed
 8003000:	2b00      	cmp	r3, #0
 8003002:	d154      	bne.n	80030ae <HAL_UART_RxCpltCallback+0x10a>
	ignoreData == 0 && (fbuf[0] != data.accel || fbuf[1] != data.temp || fbuf[2] != data.speed
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	ed93 7a00 	vldr	s14, [r3]
 800300a:	4b36      	ldr	r3, [pc, #216]	; (80030e4 <HAL_UART_RxCpltCallback+0x140>)
 800300c:	edd3 7a00 	vldr	s15, [r3]
 8003010:	eeb4 7a67 	vcmp.f32	s14, s15
 8003014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003018:	d12f      	bne.n	800307a <HAL_UART_RxCpltCallback+0xd6>
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	3304      	adds	r3, #4
 800301e:	ed93 7a00 	vldr	s14, [r3]
 8003022:	4b30      	ldr	r3, [pc, #192]	; (80030e4 <HAL_UART_RxCpltCallback+0x140>)
 8003024:	edd3 7a01 	vldr	s15, [r3, #4]
 8003028:	eeb4 7a67 	vcmp.f32	s14, s15
 800302c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003030:	d123      	bne.n	800307a <HAL_UART_RxCpltCallback+0xd6>
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	3308      	adds	r3, #8
 8003036:	ed93 7a00 	vldr	s14, [r3]
 800303a:	4b2a      	ldr	r3, [pc, #168]	; (80030e4 <HAL_UART_RxCpltCallback+0x140>)
 800303c:	edd3 7a02 	vldr	s15, [r3, #8]
 8003040:	eeb4 7a67 	vcmp.f32	s14, s15
 8003044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003048:	d117      	bne.n	800307a <HAL_UART_RxCpltCallback+0xd6>
			|| fbuf[3] != data.voltage || fbuf[4] != data.current)  ) {
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	330c      	adds	r3, #12
 800304e:	ed93 7a00 	vldr	s14, [r3]
 8003052:	4b24      	ldr	r3, [pc, #144]	; (80030e4 <HAL_UART_RxCpltCallback+0x140>)
 8003054:	edd3 7a03 	vldr	s15, [r3, #12]
 8003058:	eeb4 7a67 	vcmp.f32	s14, s15
 800305c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003060:	d10b      	bne.n	800307a <HAL_UART_RxCpltCallback+0xd6>
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	3310      	adds	r3, #16
 8003066:	ed93 7a00 	vldr	s14, [r3]
 800306a:	4b1e      	ldr	r3, [pc, #120]	; (80030e4 <HAL_UART_RxCpltCallback+0x140>)
 800306c:	edd3 7a04 	vldr	s15, [r3, #16]
 8003070:	eeb4 7a67 	vcmp.f32	s14, s15
 8003074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003078:	d019      	beq.n	80030ae <HAL_UART_RxCpltCallback+0x10a>
		if (numRefresh % 20 == 0) batRefresh = 1; //only refresh battery when voltage changes
 800307a:	4b1b      	ldr	r3, [pc, #108]	; (80030e8 <HAL_UART_RxCpltCallback+0x144>)
 800307c:	6819      	ldr	r1, [r3, #0]
 800307e:	4b1b      	ldr	r3, [pc, #108]	; (80030ec <HAL_UART_RxCpltCallback+0x148>)
 8003080:	fb83 2301 	smull	r2, r3, r3, r1
 8003084:	10da      	asrs	r2, r3, #3
 8003086:	17cb      	asrs	r3, r1, #31
 8003088:	1ad2      	subs	r2, r2, r3
 800308a:	4613      	mov	r3, r2
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	4413      	add	r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	1aca      	subs	r2, r1, r3
 8003094:	2a00      	cmp	r2, #0
 8003096:	d102      	bne.n	800309e <HAL_UART_RxCpltCallback+0xfa>
 8003098:	4b15      	ldr	r3, [pc, #84]	; (80030f0 <HAL_UART_RxCpltCallback+0x14c>)
 800309a:	2201      	movs	r2, #1
 800309c:	601a      	str	r2, [r3, #0]
		TADBufferToStruct((float*)buf, &data);
 800309e:	4911      	ldr	r1, [pc, #68]	; (80030e4 <HAL_UART_RxCpltCallback+0x140>)
 80030a0:	480c      	ldr	r0, [pc, #48]	; (80030d4 <HAL_UART_RxCpltCallback+0x130>)
 80030a2:	f7ff fc13 	bl	80028cc <TADBufferToStruct>
		refresh = 1;
 80030a6:	4b13      	ldr	r3, [pc, #76]	; (80030f4 <HAL_UART_RxCpltCallback+0x150>)
 80030a8:	2201      	movs	r2, #1
 80030aa:	601a      	str	r2, [r3, #0]
 80030ac:	e008      	b.n	80030c0 <HAL_UART_RxCpltCallback+0x11c>
	}
	else{
		//ignoreData = 0;
		uartRecieveCode = HAL_UART_Receive_IT(&huart1, (uint8_t*) &buf, sizeof(buf));
 80030ae:	2214      	movs	r2, #20
 80030b0:	4908      	ldr	r1, [pc, #32]	; (80030d4 <HAL_UART_RxCpltCallback+0x130>)
 80030b2:	4809      	ldr	r0, [pc, #36]	; (80030d8 <HAL_UART_RxCpltCallback+0x134>)
 80030b4:	f003 f9bc 	bl	8006430 <HAL_UART_Receive_IT>
 80030b8:	4603      	mov	r3, r0
 80030ba:	461a      	mov	r2, r3
 80030bc:	4b07      	ldr	r3, [pc, #28]	; (80030dc <HAL_UART_RxCpltCallback+0x138>)
 80030be:	701a      	strb	r2, [r3, #0]

	}
	//uartRecieveCode = HAL_UART_Receive_IT(&huart1, (uint8_t*) &buf, sizeof(buf));
	numRefresh++;
 80030c0:	4b09      	ldr	r3, [pc, #36]	; (80030e8 <HAL_UART_RxCpltCallback+0x144>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	3301      	adds	r3, #1
 80030c6:	4a08      	ldr	r2, [pc, #32]	; (80030e8 <HAL_UART_RxCpltCallback+0x144>)
 80030c8:	6013      	str	r3, [r2, #0]
}
 80030ca:	3718      	adds	r7, #24
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}
 80030d0:	2000347c 	.word	0x2000347c
 80030d4:	20000438 	.word	0x20000438
 80030d8:	200003b0 	.word	0x200003b0
 80030dc:	20000458 	.word	0x20000458
 80030e0:	20000074 	.word	0x20000074
 80030e4:	2000045c 	.word	0x2000045c
 80030e8:	20000454 	.word	0x20000454
 80030ec:	66666667 	.word	0x66666667
 80030f0:	20000070 	.word	0x20000070
 80030f4:	20000450 	.word	0x20000450

080030f8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003108:	d101      	bne.n	800310e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800310a:	f000 fb1b 	bl	8003744 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 800310e:	bf00      	nop
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}

08003116 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003116:	b480      	push	{r7}
 8003118:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800311a:	b672      	cpsid	i
}
 800311c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800311e:	e7fe      	b.n	800311e <Error_Handler+0x8>

08003120 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003126:	4b0f      	ldr	r3, [pc, #60]	; (8003164 <HAL_MspInit+0x44>)
 8003128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800312a:	4a0e      	ldr	r2, [pc, #56]	; (8003164 <HAL_MspInit+0x44>)
 800312c:	f043 0301 	orr.w	r3, r3, #1
 8003130:	6613      	str	r3, [r2, #96]	; 0x60
 8003132:	4b0c      	ldr	r3, [pc, #48]	; (8003164 <HAL_MspInit+0x44>)
 8003134:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	607b      	str	r3, [r7, #4]
 800313c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800313e:	4b09      	ldr	r3, [pc, #36]	; (8003164 <HAL_MspInit+0x44>)
 8003140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003142:	4a08      	ldr	r2, [pc, #32]	; (8003164 <HAL_MspInit+0x44>)
 8003144:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003148:	6593      	str	r3, [r2, #88]	; 0x58
 800314a:	4b06      	ldr	r3, [pc, #24]	; (8003164 <HAL_MspInit+0x44>)
 800314c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800314e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003152:	603b      	str	r3, [r7, #0]
 8003154:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8003156:	2004      	movs	r0, #4
 8003158:	f000 fbe5 	bl	8003926 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800315c:	bf00      	nop
 800315e:	3708      	adds	r7, #8
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	40021000 	.word	0x40021000

08003168 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b098      	sub	sp, #96	; 0x60
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003170:	f107 030c 	add.w	r3, r7, #12
 8003174:	2254      	movs	r2, #84	; 0x54
 8003176:	2100      	movs	r1, #0
 8003178:	4618      	mov	r0, r3
 800317a:	f008 fae9 	bl	800b750 <memset>
  if(hrtc->Instance==RTC)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a0f      	ldr	r2, [pc, #60]	; (80031c0 <HAL_RTC_MspInit+0x58>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d117      	bne.n	80031b8 <HAL_RTC_MspInit+0x50>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003188:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800318c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800318e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003192:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003194:	f107 030c 	add.w	r3, r7, #12
 8003198:	4618      	mov	r0, r3
 800319a:	f001 fce5 	bl	8004b68 <HAL_RCCEx_PeriphCLKConfig>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80031a4:	f7ff ffb7 	bl	8003116 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80031a8:	4b06      	ldr	r3, [pc, #24]	; (80031c4 <HAL_RTC_MspInit+0x5c>)
 80031aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ae:	4a05      	ldr	r2, [pc, #20]	; (80031c4 <HAL_RTC_MspInit+0x5c>)
 80031b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80031b8:	bf00      	nop
 80031ba:	3760      	adds	r7, #96	; 0x60
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	40002800 	.word	0x40002800
 80031c4:	40021000 	.word	0x40021000

080031c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b08c      	sub	sp, #48	; 0x30
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d0:	f107 031c 	add.w	r3, r7, #28
 80031d4:	2200      	movs	r2, #0
 80031d6:	601a      	str	r2, [r3, #0]
 80031d8:	605a      	str	r2, [r3, #4]
 80031da:	609a      	str	r2, [r3, #8]
 80031dc:	60da      	str	r2, [r3, #12]
 80031de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a2f      	ldr	r2, [pc, #188]	; (80032a4 <HAL_SPI_MspInit+0xdc>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d12a      	bne.n	8003240 <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80031ea:	4b2f      	ldr	r3, [pc, #188]	; (80032a8 <HAL_SPI_MspInit+0xe0>)
 80031ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ee:	4a2e      	ldr	r2, [pc, #184]	; (80032a8 <HAL_SPI_MspInit+0xe0>)
 80031f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80031f4:	6613      	str	r3, [r2, #96]	; 0x60
 80031f6:	4b2c      	ldr	r3, [pc, #176]	; (80032a8 <HAL_SPI_MspInit+0xe0>)
 80031f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031fe:	61bb      	str	r3, [r7, #24]
 8003200:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003202:	4b29      	ldr	r3, [pc, #164]	; (80032a8 <HAL_SPI_MspInit+0xe0>)
 8003204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003206:	4a28      	ldr	r2, [pc, #160]	; (80032a8 <HAL_SPI_MspInit+0xe0>)
 8003208:	f043 0301 	orr.w	r3, r3, #1
 800320c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800320e:	4b26      	ldr	r3, [pc, #152]	; (80032a8 <HAL_SPI_MspInit+0xe0>)
 8003210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	617b      	str	r3, [r7, #20]
 8003218:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA12     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_12;
 800321a:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 800321e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003220:	2302      	movs	r3, #2
 8003222:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003224:	2300      	movs	r3, #0
 8003226:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003228:	2303      	movs	r3, #3
 800322a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800322c:	2305      	movs	r3, #5
 800322e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003230:	f107 031c 	add.w	r3, r7, #28
 8003234:	4619      	mov	r1, r3
 8003236:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800323a:	f000 fc35 	bl	8003aa8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800323e:	e02c      	b.n	800329a <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a19      	ldr	r2, [pc, #100]	; (80032ac <HAL_SPI_MspInit+0xe4>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d127      	bne.n	800329a <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800324a:	4b17      	ldr	r3, [pc, #92]	; (80032a8 <HAL_SPI_MspInit+0xe0>)
 800324c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800324e:	4a16      	ldr	r2, [pc, #88]	; (80032a8 <HAL_SPI_MspInit+0xe0>)
 8003250:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003254:	6593      	str	r3, [r2, #88]	; 0x58
 8003256:	4b14      	ldr	r3, [pc, #80]	; (80032a8 <HAL_SPI_MspInit+0xe0>)
 8003258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800325a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800325e:	613b      	str	r3, [r7, #16]
 8003260:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003262:	4b11      	ldr	r3, [pc, #68]	; (80032a8 <HAL_SPI_MspInit+0xe0>)
 8003264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003266:	4a10      	ldr	r2, [pc, #64]	; (80032a8 <HAL_SPI_MspInit+0xe0>)
 8003268:	f043 0302 	orr.w	r3, r3, #2
 800326c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800326e:	4b0e      	ldr	r3, [pc, #56]	; (80032a8 <HAL_SPI_MspInit+0xe0>)
 8003270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003272:	f003 0302 	and.w	r3, r3, #2
 8003276:	60fb      	str	r3, [r7, #12]
 8003278:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800327a:	2338      	movs	r3, #56	; 0x38
 800327c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800327e:	2302      	movs	r3, #2
 8003280:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003282:	2300      	movs	r3, #0
 8003284:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003286:	2303      	movs	r3, #3
 8003288:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800328a:	2306      	movs	r3, #6
 800328c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800328e:	f107 031c 	add.w	r3, r7, #28
 8003292:	4619      	mov	r1, r3
 8003294:	4806      	ldr	r0, [pc, #24]	; (80032b0 <HAL_SPI_MspInit+0xe8>)
 8003296:	f000 fc07 	bl	8003aa8 <HAL_GPIO_Init>
}
 800329a:	bf00      	nop
 800329c:	3730      	adds	r7, #48	; 0x30
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	40013000 	.word	0x40013000
 80032a8:	40021000 	.word	0x40021000
 80032ac:	40003c00 	.word	0x40003c00
 80032b0:	48000400 	.word	0x48000400

080032b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b09e      	sub	sp, #120	; 0x78
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032bc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80032c0:	2200      	movs	r2, #0
 80032c2:	601a      	str	r2, [r3, #0]
 80032c4:	605a      	str	r2, [r3, #4]
 80032c6:	609a      	str	r2, [r3, #8]
 80032c8:	60da      	str	r2, [r3, #12]
 80032ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80032cc:	f107 0310 	add.w	r3, r7, #16
 80032d0:	2254      	movs	r2, #84	; 0x54
 80032d2:	2100      	movs	r1, #0
 80032d4:	4618      	mov	r0, r3
 80032d6:	f008 fa3b 	bl	800b750 <memset>
  if(huart->Instance==USART1)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a23      	ldr	r2, [pc, #140]	; (800336c <HAL_UART_MspInit+0xb8>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d13f      	bne.n	8003364 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80032e4:	2301      	movs	r3, #1
 80032e6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80032e8:	2300      	movs	r3, #0
 80032ea:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032ec:	f107 0310 	add.w	r3, r7, #16
 80032f0:	4618      	mov	r0, r3
 80032f2:	f001 fc39 	bl	8004b68 <HAL_RCCEx_PeriphCLKConfig>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80032fc:	f7ff ff0b 	bl	8003116 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003300:	4b1b      	ldr	r3, [pc, #108]	; (8003370 <HAL_UART_MspInit+0xbc>)
 8003302:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003304:	4a1a      	ldr	r2, [pc, #104]	; (8003370 <HAL_UART_MspInit+0xbc>)
 8003306:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800330a:	6613      	str	r3, [r2, #96]	; 0x60
 800330c:	4b18      	ldr	r3, [pc, #96]	; (8003370 <HAL_UART_MspInit+0xbc>)
 800330e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003310:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003314:	60fb      	str	r3, [r7, #12]
 8003316:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003318:	4b15      	ldr	r3, [pc, #84]	; (8003370 <HAL_UART_MspInit+0xbc>)
 800331a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800331c:	4a14      	ldr	r2, [pc, #80]	; (8003370 <HAL_UART_MspInit+0xbc>)
 800331e:	f043 0301 	orr.w	r3, r3, #1
 8003322:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003324:	4b12      	ldr	r3, [pc, #72]	; (8003370 <HAL_UART_MspInit+0xbc>)
 8003326:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003328:	f003 0301 	and.w	r3, r3, #1
 800332c:	60bb      	str	r3, [r7, #8]
 800332e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003330:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003334:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003336:	2302      	movs	r3, #2
 8003338:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800333a:	2300      	movs	r3, #0
 800333c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800333e:	2303      	movs	r3, #3
 8003340:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003342:	2307      	movs	r3, #7
 8003344:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003346:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800334a:	4619      	mov	r1, r3
 800334c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003350:	f000 fbaa 	bl	8003aa8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003354:	2200      	movs	r2, #0
 8003356:	2100      	movs	r1, #0
 8003358:	2025      	movs	r0, #37	; 0x25
 800335a:	f000 faef 	bl	800393c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800335e:	2025      	movs	r0, #37	; 0x25
 8003360:	f000 fb08 	bl	8003974 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003364:	bf00      	nop
 8003366:	3778      	adds	r7, #120	; 0x78
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	40013800 	.word	0x40013800
 8003370:	40021000 	.word	0x40021000

08003374 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b08e      	sub	sp, #56	; 0x38
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800337c:	2300      	movs	r3, #0
 800337e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8003382:	4b34      	ldr	r3, [pc, #208]	; (8003454 <HAL_InitTick+0xe0>)
 8003384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003386:	4a33      	ldr	r2, [pc, #204]	; (8003454 <HAL_InitTick+0xe0>)
 8003388:	f043 0301 	orr.w	r3, r3, #1
 800338c:	6593      	str	r3, [r2, #88]	; 0x58
 800338e:	4b31      	ldr	r3, [pc, #196]	; (8003454 <HAL_InitTick+0xe0>)
 8003390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	60fb      	str	r3, [r7, #12]
 8003398:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800339a:	f107 0210 	add.w	r2, r7, #16
 800339e:	f107 0314 	add.w	r3, r7, #20
 80033a2:	4611      	mov	r1, r2
 80033a4:	4618      	mov	r0, r3
 80033a6:	f001 fb4d 	bl	8004a44 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80033aa:	6a3b      	ldr	r3, [r7, #32]
 80033ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80033ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d103      	bne.n	80033bc <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80033b4:	f001 fb1a 	bl	80049ec <HAL_RCC_GetPCLK1Freq>
 80033b8:	6378      	str	r0, [r7, #52]	; 0x34
 80033ba:	e004      	b.n	80033c6 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80033bc:	f001 fb16 	bl	80049ec <HAL_RCC_GetPCLK1Freq>
 80033c0:	4603      	mov	r3, r0
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80033c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033c8:	4a23      	ldr	r2, [pc, #140]	; (8003458 <HAL_InitTick+0xe4>)
 80033ca:	fba2 2303 	umull	r2, r3, r2, r3
 80033ce:	0c9b      	lsrs	r3, r3, #18
 80033d0:	3b01      	subs	r3, #1
 80033d2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80033d4:	4b21      	ldr	r3, [pc, #132]	; (800345c <HAL_InitTick+0xe8>)
 80033d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80033da:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80033dc:	4b1f      	ldr	r3, [pc, #124]	; (800345c <HAL_InitTick+0xe8>)
 80033de:	f240 32e7 	movw	r2, #999	; 0x3e7
 80033e2:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80033e4:	4a1d      	ldr	r2, [pc, #116]	; (800345c <HAL_InitTick+0xe8>)
 80033e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033e8:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80033ea:	4b1c      	ldr	r3, [pc, #112]	; (800345c <HAL_InitTick+0xe8>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033f0:	4b1a      	ldr	r3, [pc, #104]	; (800345c <HAL_InitTick+0xe8>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033f6:	4b19      	ldr	r3, [pc, #100]	; (800345c <HAL_InitTick+0xe8>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80033fc:	4817      	ldr	r0, [pc, #92]	; (800345c <HAL_InitTick+0xe8>)
 80033fe:	f002 fd67 	bl	8005ed0 <HAL_TIM_Base_Init>
 8003402:	4603      	mov	r3, r0
 8003404:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8003408:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800340c:	2b00      	cmp	r3, #0
 800340e:	d11b      	bne.n	8003448 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8003410:	4812      	ldr	r0, [pc, #72]	; (800345c <HAL_InitTick+0xe8>)
 8003412:	f002 fdbf 	bl	8005f94 <HAL_TIM_Base_Start_IT>
 8003416:	4603      	mov	r3, r0
 8003418:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800341c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003420:	2b00      	cmp	r3, #0
 8003422:	d111      	bne.n	8003448 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003424:	201c      	movs	r0, #28
 8003426:	f000 faa5 	bl	8003974 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2b0f      	cmp	r3, #15
 800342e:	d808      	bhi.n	8003442 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8003430:	2200      	movs	r2, #0
 8003432:	6879      	ldr	r1, [r7, #4]
 8003434:	201c      	movs	r0, #28
 8003436:	f000 fa81 	bl	800393c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800343a:	4a09      	ldr	r2, [pc, #36]	; (8003460 <HAL_InitTick+0xec>)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6013      	str	r3, [r2, #0]
 8003440:	e002      	b.n	8003448 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003448:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800344c:	4618      	mov	r0, r3
 800344e:	3738      	adds	r7, #56	; 0x38
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}
 8003454:	40021000 	.word	0x40021000
 8003458:	431bde83 	.word	0x431bde83
 800345c:	20003480 	.word	0x20003480
 8003460:	2000007c 	.word	0x2000007c

08003464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003464:	b480      	push	{r7}
 8003466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003468:	e7fe      	b.n	8003468 <NMI_Handler+0x4>

0800346a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800346a:	b480      	push	{r7}
 800346c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800346e:	e7fe      	b.n	800346e <HardFault_Handler+0x4>

08003470 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003474:	e7fe      	b.n	8003474 <MemManage_Handler+0x4>

08003476 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003476:	b480      	push	{r7}
 8003478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800347a:	e7fe      	b.n	800347a <BusFault_Handler+0x4>

0800347c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800347c:	b480      	push	{r7}
 800347e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003480:	e7fe      	b.n	8003480 <UsageFault_Handler+0x4>

08003482 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003482:	b480      	push	{r7}
 8003484:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003486:	bf00      	nop
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003490:	b480      	push	{r7}
 8003492:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003494:	bf00      	nop
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr

0800349e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800349e:	b480      	push	{r7}
 80034a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80034a2:	bf00      	nop
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr

080034ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1>0) Timer1--;
 80034b0:	4b0b      	ldr	r3, [pc, #44]	; (80034e0 <SysTick_Handler+0x34>)
 80034b2:	881b      	ldrh	r3, [r3, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d005      	beq.n	80034c4 <SysTick_Handler+0x18>
 80034b8:	4b09      	ldr	r3, [pc, #36]	; (80034e0 <SysTick_Handler+0x34>)
 80034ba:	881b      	ldrh	r3, [r3, #0]
 80034bc:	3b01      	subs	r3, #1
 80034be:	b29a      	uxth	r2, r3
 80034c0:	4b07      	ldr	r3, [pc, #28]	; (80034e0 <SysTick_Handler+0x34>)
 80034c2:	801a      	strh	r2, [r3, #0]
		if(Timer2>0) Timer2--;
 80034c4:	4b07      	ldr	r3, [pc, #28]	; (80034e4 <SysTick_Handler+0x38>)
 80034c6:	881b      	ldrh	r3, [r3, #0]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d005      	beq.n	80034d8 <SysTick_Handler+0x2c>
 80034cc:	4b05      	ldr	r3, [pc, #20]	; (80034e4 <SysTick_Handler+0x38>)
 80034ce:	881b      	ldrh	r3, [r3, #0]
 80034d0:	3b01      	subs	r3, #1
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	4b03      	ldr	r3, [pc, #12]	; (80034e4 <SysTick_Handler+0x38>)
 80034d6:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */
		HAL_SYSTICK_IRQHandler();
 80034d8:	f000 fa5a 	bl	8003990 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80034dc:	bf00      	nop
 80034de:	bd80      	pop	{r7, pc}
 80034e0:	2000027c 	.word	0x2000027c
 80034e4:	2000027e 	.word	0x2000027e

080034e8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80034ec:	4802      	ldr	r0, [pc, #8]	; (80034f8 <TIM2_IRQHandler+0x10>)
 80034ee:	f002 fda5 	bl	800603c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80034f2:	bf00      	nop
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	20003480 	.word	0x20003480

080034fc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003500:	4802      	ldr	r0, [pc, #8]	; (800350c <USART1_IRQHandler+0x10>)
 8003502:	f002 ffe1 	bl	80064c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003506:	bf00      	nop
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	200003b0 	.word	0x200003b0

08003510 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003510:	b480      	push	{r7}
 8003512:	af00      	add	r7, sp, #0
  return 1;
 8003514:	2301      	movs	r3, #1
}
 8003516:	4618      	mov	r0, r3
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <_kill>:

int _kill(int pid, int sig)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800352a:	f008 f963 	bl	800b7f4 <__errno>
 800352e:	4603      	mov	r3, r0
 8003530:	2216      	movs	r2, #22
 8003532:	601a      	str	r2, [r3, #0]
  return -1;
 8003534:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003538:	4618      	mov	r0, r3
 800353a:	3708      	adds	r7, #8
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}

08003540 <_exit>:

void _exit (int status)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003548:	f04f 31ff 	mov.w	r1, #4294967295
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f7ff ffe7 	bl	8003520 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003552:	e7fe      	b.n	8003552 <_exit+0x12>

08003554 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0
 800355a:	60f8      	str	r0, [r7, #12]
 800355c:	60b9      	str	r1, [r7, #8]
 800355e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003560:	2300      	movs	r3, #0
 8003562:	617b      	str	r3, [r7, #20]
 8003564:	e00a      	b.n	800357c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003566:	f3af 8000 	nop.w
 800356a:	4601      	mov	r1, r0
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	1c5a      	adds	r2, r3, #1
 8003570:	60ba      	str	r2, [r7, #8]
 8003572:	b2ca      	uxtb	r2, r1
 8003574:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	3301      	adds	r3, #1
 800357a:	617b      	str	r3, [r7, #20]
 800357c:	697a      	ldr	r2, [r7, #20]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	429a      	cmp	r2, r3
 8003582:	dbf0      	blt.n	8003566 <_read+0x12>
  }

  return len;
 8003584:	687b      	ldr	r3, [r7, #4]
}
 8003586:	4618      	mov	r0, r3
 8003588:	3718      	adds	r7, #24
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}

0800358e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800358e:	b580      	push	{r7, lr}
 8003590:	b086      	sub	sp, #24
 8003592:	af00      	add	r7, sp, #0
 8003594:	60f8      	str	r0, [r7, #12]
 8003596:	60b9      	str	r1, [r7, #8]
 8003598:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800359a:	2300      	movs	r3, #0
 800359c:	617b      	str	r3, [r7, #20]
 800359e:	e009      	b.n	80035b4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	1c5a      	adds	r2, r3, #1
 80035a4:	60ba      	str	r2, [r7, #8]
 80035a6:	781b      	ldrb	r3, [r3, #0]
 80035a8:	4618      	mov	r0, r3
 80035aa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	3301      	adds	r3, #1
 80035b2:	617b      	str	r3, [r7, #20]
 80035b4:	697a      	ldr	r2, [r7, #20]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	dbf1      	blt.n	80035a0 <_write+0x12>
  }
  return len;
 80035bc:	687b      	ldr	r3, [r7, #4]
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3718      	adds	r7, #24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <_close>:

int _close(int file)
{
 80035c6:	b480      	push	{r7}
 80035c8:	b083      	sub	sp, #12
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80035ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr

080035de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80035de:	b480      	push	{r7}
 80035e0:	b083      	sub	sp, #12
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	6078      	str	r0, [r7, #4]
 80035e6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80035ee:	605a      	str	r2, [r3, #4]
  return 0;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr

080035fe <_isatty>:

int _isatty(int file)
{
 80035fe:	b480      	push	{r7}
 8003600:	b083      	sub	sp, #12
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003606:	2301      	movs	r3, #1
}
 8003608:	4618      	mov	r0, r3
 800360a:	370c      	adds	r7, #12
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr

08003614 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003614:	b480      	push	{r7}
 8003616:	b085      	sub	sp, #20
 8003618:	af00      	add	r7, sp, #0
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	60b9      	str	r1, [r7, #8]
 800361e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003620:	2300      	movs	r3, #0
}
 8003622:	4618      	mov	r0, r3
 8003624:	3714      	adds	r7, #20
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr
	...

08003630 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b086      	sub	sp, #24
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003638:	4a14      	ldr	r2, [pc, #80]	; (800368c <_sbrk+0x5c>)
 800363a:	4b15      	ldr	r3, [pc, #84]	; (8003690 <_sbrk+0x60>)
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003644:	4b13      	ldr	r3, [pc, #76]	; (8003694 <_sbrk+0x64>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d102      	bne.n	8003652 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800364c:	4b11      	ldr	r3, [pc, #68]	; (8003694 <_sbrk+0x64>)
 800364e:	4a12      	ldr	r2, [pc, #72]	; (8003698 <_sbrk+0x68>)
 8003650:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003652:	4b10      	ldr	r3, [pc, #64]	; (8003694 <_sbrk+0x64>)
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4413      	add	r3, r2
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	429a      	cmp	r2, r3
 800365e:	d207      	bcs.n	8003670 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003660:	f008 f8c8 	bl	800b7f4 <__errno>
 8003664:	4603      	mov	r3, r0
 8003666:	220c      	movs	r2, #12
 8003668:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800366a:	f04f 33ff 	mov.w	r3, #4294967295
 800366e:	e009      	b.n	8003684 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003670:	4b08      	ldr	r3, [pc, #32]	; (8003694 <_sbrk+0x64>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003676:	4b07      	ldr	r3, [pc, #28]	; (8003694 <_sbrk+0x64>)
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4413      	add	r3, r2
 800367e:	4a05      	ldr	r2, [pc, #20]	; (8003694 <_sbrk+0x64>)
 8003680:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003682:	68fb      	ldr	r3, [r7, #12]
}
 8003684:	4618      	mov	r0, r3
 8003686:	3718      	adds	r7, #24
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}
 800368c:	20010000 	.word	0x20010000
 8003690:	00000400 	.word	0x00000400
 8003694:	200034cc 	.word	0x200034cc
 8003698:	20003860 	.word	0x20003860

0800369c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800369c:	b480      	push	{r7}
 800369e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80036a0:	4b06      	ldr	r3, [pc, #24]	; (80036bc <SystemInit+0x20>)
 80036a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a6:	4a05      	ldr	r2, [pc, #20]	; (80036bc <SystemInit+0x20>)
 80036a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80036b0:	bf00      	nop
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	e000ed00 	.word	0xe000ed00

080036c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80036c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80036f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80036c4:	f7ff ffea 	bl	800369c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80036c8:	480c      	ldr	r0, [pc, #48]	; (80036fc <LoopForever+0x6>)
  ldr r1, =_edata
 80036ca:	490d      	ldr	r1, [pc, #52]	; (8003700 <LoopForever+0xa>)
  ldr r2, =_sidata
 80036cc:	4a0d      	ldr	r2, [pc, #52]	; (8003704 <LoopForever+0xe>)
  movs r3, #0
 80036ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80036d0:	e002      	b.n	80036d8 <LoopCopyDataInit>

080036d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80036d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036d6:	3304      	adds	r3, #4

080036d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036dc:	d3f9      	bcc.n	80036d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036de:	4a0a      	ldr	r2, [pc, #40]	; (8003708 <LoopForever+0x12>)
  ldr r4, =_ebss
 80036e0:	4c0a      	ldr	r4, [pc, #40]	; (800370c <LoopForever+0x16>)
  movs r3, #0
 80036e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036e4:	e001      	b.n	80036ea <LoopFillZerobss>

080036e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036e8:	3204      	adds	r2, #4

080036ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036ec:	d3fb      	bcc.n	80036e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80036ee:	f008 f887 	bl	800b800 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80036f2:	f7ff f9e3 	bl	8002abc <main>

080036f6 <LoopForever>:

LoopForever:
    b LoopForever
 80036f6:	e7fe      	b.n	80036f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80036f8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80036fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003700:	20000260 	.word	0x20000260
  ldr r2, =_sidata
 8003704:	0800e774 	.word	0x0800e774
  ldr r2, =_sbss
 8003708:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 800370c:	2000385c 	.word	0x2000385c

08003710 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003710:	e7fe      	b.n	8003710 <ADC1_IRQHandler>

08003712 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003712:	b580      	push	{r7, lr}
 8003714:	b082      	sub	sp, #8
 8003716:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003718:	2300      	movs	r3, #0
 800371a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800371c:	2003      	movs	r0, #3
 800371e:	f000 f902 	bl	8003926 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003722:	2007      	movs	r0, #7
 8003724:	f7ff fe26 	bl	8003374 <HAL_InitTick>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d002      	beq.n	8003734 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	71fb      	strb	r3, [r7, #7]
 8003732:	e001      	b.n	8003738 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003734:	f7ff fcf4 	bl	8003120 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003738:	79fb      	ldrb	r3, [r7, #7]
}
 800373a:	4618      	mov	r0, r3
 800373c:	3708      	adds	r7, #8
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
	...

08003744 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003744:	b480      	push	{r7}
 8003746:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003748:	4b06      	ldr	r3, [pc, #24]	; (8003764 <HAL_IncTick+0x20>)
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	461a      	mov	r2, r3
 800374e:	4b06      	ldr	r3, [pc, #24]	; (8003768 <HAL_IncTick+0x24>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4413      	add	r3, r2
 8003754:	4a04      	ldr	r2, [pc, #16]	; (8003768 <HAL_IncTick+0x24>)
 8003756:	6013      	str	r3, [r2, #0]
}
 8003758:	bf00      	nop
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	20000080 	.word	0x20000080
 8003768:	200034d0 	.word	0x200034d0

0800376c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  return uwTick;
 8003770:	4b03      	ldr	r3, [pc, #12]	; (8003780 <HAL_GetTick+0x14>)
 8003772:	681b      	ldr	r3, [r3, #0]
}
 8003774:	4618      	mov	r0, r3
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	200034d0 	.word	0x200034d0

08003784 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b084      	sub	sp, #16
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800378c:	f7ff ffee 	bl	800376c <HAL_GetTick>
 8003790:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800379c:	d005      	beq.n	80037aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800379e:	4b0a      	ldr	r3, [pc, #40]	; (80037c8 <HAL_Delay+0x44>)
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	461a      	mov	r2, r3
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	4413      	add	r3, r2
 80037a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80037aa:	bf00      	nop
 80037ac:	f7ff ffde 	bl	800376c <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	68fa      	ldr	r2, [r7, #12]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d8f7      	bhi.n	80037ac <HAL_Delay+0x28>
  {
  }
}
 80037bc:	bf00      	nop
 80037be:	bf00      	nop
 80037c0:	3710      	adds	r7, #16
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	20000080 	.word	0x20000080

080037cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b085      	sub	sp, #20
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f003 0307 	and.w	r3, r3, #7
 80037da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037dc:	4b0c      	ldr	r3, [pc, #48]	; (8003810 <__NVIC_SetPriorityGrouping+0x44>)
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037e2:	68ba      	ldr	r2, [r7, #8]
 80037e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037e8:	4013      	ands	r3, r2
 80037ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037fe:	4a04      	ldr	r2, [pc, #16]	; (8003810 <__NVIC_SetPriorityGrouping+0x44>)
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	60d3      	str	r3, [r2, #12]
}
 8003804:	bf00      	nop
 8003806:	3714      	adds	r7, #20
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr
 8003810:	e000ed00 	.word	0xe000ed00

08003814 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003814:	b480      	push	{r7}
 8003816:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003818:	4b04      	ldr	r3, [pc, #16]	; (800382c <__NVIC_GetPriorityGrouping+0x18>)
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	0a1b      	lsrs	r3, r3, #8
 800381e:	f003 0307 	and.w	r3, r3, #7
}
 8003822:	4618      	mov	r0, r3
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr
 800382c:	e000ed00 	.word	0xe000ed00

08003830 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003830:	b480      	push	{r7}
 8003832:	b083      	sub	sp, #12
 8003834:	af00      	add	r7, sp, #0
 8003836:	4603      	mov	r3, r0
 8003838:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800383a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800383e:	2b00      	cmp	r3, #0
 8003840:	db0b      	blt.n	800385a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003842:	79fb      	ldrb	r3, [r7, #7]
 8003844:	f003 021f 	and.w	r2, r3, #31
 8003848:	4907      	ldr	r1, [pc, #28]	; (8003868 <__NVIC_EnableIRQ+0x38>)
 800384a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800384e:	095b      	lsrs	r3, r3, #5
 8003850:	2001      	movs	r0, #1
 8003852:	fa00 f202 	lsl.w	r2, r0, r2
 8003856:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800385a:	bf00      	nop
 800385c:	370c      	adds	r7, #12
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	e000e100 	.word	0xe000e100

0800386c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	4603      	mov	r3, r0
 8003874:	6039      	str	r1, [r7, #0]
 8003876:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800387c:	2b00      	cmp	r3, #0
 800387e:	db0a      	blt.n	8003896 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	b2da      	uxtb	r2, r3
 8003884:	490c      	ldr	r1, [pc, #48]	; (80038b8 <__NVIC_SetPriority+0x4c>)
 8003886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800388a:	0112      	lsls	r2, r2, #4
 800388c:	b2d2      	uxtb	r2, r2
 800388e:	440b      	add	r3, r1
 8003890:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003894:	e00a      	b.n	80038ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	b2da      	uxtb	r2, r3
 800389a:	4908      	ldr	r1, [pc, #32]	; (80038bc <__NVIC_SetPriority+0x50>)
 800389c:	79fb      	ldrb	r3, [r7, #7]
 800389e:	f003 030f 	and.w	r3, r3, #15
 80038a2:	3b04      	subs	r3, #4
 80038a4:	0112      	lsls	r2, r2, #4
 80038a6:	b2d2      	uxtb	r2, r2
 80038a8:	440b      	add	r3, r1
 80038aa:	761a      	strb	r2, [r3, #24]
}
 80038ac:	bf00      	nop
 80038ae:	370c      	adds	r7, #12
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr
 80038b8:	e000e100 	.word	0xe000e100
 80038bc:	e000ed00 	.word	0xe000ed00

080038c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b089      	sub	sp, #36	; 0x24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	60f8      	str	r0, [r7, #12]
 80038c8:	60b9      	str	r1, [r7, #8]
 80038ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f003 0307 	and.w	r3, r3, #7
 80038d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	f1c3 0307 	rsb	r3, r3, #7
 80038da:	2b04      	cmp	r3, #4
 80038dc:	bf28      	it	cs
 80038de:	2304      	movcs	r3, #4
 80038e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038e2:	69fb      	ldr	r3, [r7, #28]
 80038e4:	3304      	adds	r3, #4
 80038e6:	2b06      	cmp	r3, #6
 80038e8:	d902      	bls.n	80038f0 <NVIC_EncodePriority+0x30>
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	3b03      	subs	r3, #3
 80038ee:	e000      	b.n	80038f2 <NVIC_EncodePriority+0x32>
 80038f0:	2300      	movs	r3, #0
 80038f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038f4:	f04f 32ff 	mov.w	r2, #4294967295
 80038f8:	69bb      	ldr	r3, [r7, #24]
 80038fa:	fa02 f303 	lsl.w	r3, r2, r3
 80038fe:	43da      	mvns	r2, r3
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	401a      	ands	r2, r3
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003908:	f04f 31ff 	mov.w	r1, #4294967295
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	fa01 f303 	lsl.w	r3, r1, r3
 8003912:	43d9      	mvns	r1, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003918:	4313      	orrs	r3, r2
         );
}
 800391a:	4618      	mov	r0, r3
 800391c:	3724      	adds	r7, #36	; 0x24
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr

08003926 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003926:	b580      	push	{r7, lr}
 8003928:	b082      	sub	sp, #8
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f7ff ff4c 	bl	80037cc <__NVIC_SetPriorityGrouping>
}
 8003934:	bf00      	nop
 8003936:	3708      	adds	r7, #8
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}

0800393c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b086      	sub	sp, #24
 8003940:	af00      	add	r7, sp, #0
 8003942:	4603      	mov	r3, r0
 8003944:	60b9      	str	r1, [r7, #8]
 8003946:	607a      	str	r2, [r7, #4]
 8003948:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800394a:	2300      	movs	r3, #0
 800394c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800394e:	f7ff ff61 	bl	8003814 <__NVIC_GetPriorityGrouping>
 8003952:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	68b9      	ldr	r1, [r7, #8]
 8003958:	6978      	ldr	r0, [r7, #20]
 800395a:	f7ff ffb1 	bl	80038c0 <NVIC_EncodePriority>
 800395e:	4602      	mov	r2, r0
 8003960:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003964:	4611      	mov	r1, r2
 8003966:	4618      	mov	r0, r3
 8003968:	f7ff ff80 	bl	800386c <__NVIC_SetPriority>
}
 800396c:	bf00      	nop
 800396e:	3718      	adds	r7, #24
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}

08003974 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	4603      	mov	r3, r0
 800397c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800397e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003982:	4618      	mov	r0, r3
 8003984:	f7ff ff54 	bl	8003830 <__NVIC_EnableIRQ>
}
 8003988:	bf00      	nop
 800398a:	3708      	adds	r7, #8
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003994:	f000 f802 	bl	800399c <HAL_SYSTICK_Callback>
}
 8003998:	bf00      	nop
 800399a:	bd80      	pop	{r7, pc}

0800399c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800399c:	b480      	push	{r7}
 800399e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80039a0:	bf00      	nop
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr

080039aa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039aa:	b480      	push	{r7}
 80039ac:	b085      	sub	sp, #20
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039b2:	2300      	movs	r3, #0
 80039b4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	2b02      	cmp	r3, #2
 80039c0:	d008      	beq.n	80039d4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2204      	movs	r2, #4
 80039c6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e022      	b.n	8003a1a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f022 020e 	bic.w	r2, r2, #14
 80039e2:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f022 0201 	bic.w	r2, r2, #1
 80039f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039f8:	f003 021c 	and.w	r2, r3, #28
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a00:	2101      	movs	r1, #1
 8003a02:	fa01 f202 	lsl.w	r2, r1, r2
 8003a06:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003a18:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3714      	adds	r7, #20
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr

08003a26 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a26:	b580      	push	{r7, lr}
 8003a28:	b084      	sub	sp, #16
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d005      	beq.n	8003a4a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2204      	movs	r2, #4
 8003a42:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	73fb      	strb	r3, [r7, #15]
 8003a48:	e029      	b.n	8003a9e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 020e 	bic.w	r2, r2, #14
 8003a58:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f022 0201 	bic.w	r2, r2, #1
 8003a68:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a6e:	f003 021c 	and.w	r2, r3, #28
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a76:	2101      	movs	r1, #1
 8003a78:	fa01 f202 	lsl.w	r2, r1, r2
 8003a7c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2201      	movs	r2, #1
 8003a82:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d003      	beq.n	8003a9e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	4798      	blx	r3
    }
  }
  return status;
 8003a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3710      	adds	r7, #16
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b087      	sub	sp, #28
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ab6:	e148      	b.n	8003d4a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	2101      	movs	r1, #1
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	f000 813a 	beq.w	8003d44 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f003 0303 	and.w	r3, r3, #3
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d005      	beq.n	8003ae8 <HAL_GPIO_Init+0x40>
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	f003 0303 	and.w	r3, r3, #3
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	d130      	bne.n	8003b4a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	005b      	lsls	r3, r3, #1
 8003af2:	2203      	movs	r2, #3
 8003af4:	fa02 f303 	lsl.w	r3, r2, r3
 8003af8:	43db      	mvns	r3, r3
 8003afa:	693a      	ldr	r2, [r7, #16]
 8003afc:	4013      	ands	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	68da      	ldr	r2, [r3, #12]
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	005b      	lsls	r3, r3, #1
 8003b08:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	693a      	ldr	r2, [r7, #16]
 8003b16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b1e:	2201      	movs	r2, #1
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	fa02 f303 	lsl.w	r3, r2, r3
 8003b26:	43db      	mvns	r3, r3
 8003b28:	693a      	ldr	r2, [r7, #16]
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	091b      	lsrs	r3, r3, #4
 8003b34:	f003 0201 	and.w	r2, r3, #1
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3e:	693a      	ldr	r2, [r7, #16]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	693a      	ldr	r2, [r7, #16]
 8003b48:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	f003 0303 	and.w	r3, r3, #3
 8003b52:	2b03      	cmp	r3, #3
 8003b54:	d017      	beq.n	8003b86 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	2203      	movs	r2, #3
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	43db      	mvns	r3, r3
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	689a      	ldr	r2, [r3, #8]
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	005b      	lsls	r3, r3, #1
 8003b76:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	693a      	ldr	r2, [r7, #16]
 8003b84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f003 0303 	and.w	r3, r3, #3
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d123      	bne.n	8003bda <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	08da      	lsrs	r2, r3, #3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	3208      	adds	r2, #8
 8003b9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b9e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	f003 0307 	and.w	r3, r3, #7
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	220f      	movs	r2, #15
 8003baa:	fa02 f303 	lsl.w	r3, r2, r3
 8003bae:	43db      	mvns	r3, r3
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	691a      	ldr	r2, [r3, #16]
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	08da      	lsrs	r2, r3, #3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	3208      	adds	r2, #8
 8003bd4:	6939      	ldr	r1, [r7, #16]
 8003bd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	005b      	lsls	r3, r3, #1
 8003be4:	2203      	movs	r2, #3
 8003be6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bea:	43db      	mvns	r3, r3
 8003bec:	693a      	ldr	r2, [r7, #16]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f003 0203 	and.w	r2, r3, #3
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	005b      	lsls	r3, r3, #1
 8003bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003c02:	693a      	ldr	r2, [r7, #16]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	f000 8094 	beq.w	8003d44 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c1c:	4b52      	ldr	r3, [pc, #328]	; (8003d68 <HAL_GPIO_Init+0x2c0>)
 8003c1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c20:	4a51      	ldr	r2, [pc, #324]	; (8003d68 <HAL_GPIO_Init+0x2c0>)
 8003c22:	f043 0301 	orr.w	r3, r3, #1
 8003c26:	6613      	str	r3, [r2, #96]	; 0x60
 8003c28:	4b4f      	ldr	r3, [pc, #316]	; (8003d68 <HAL_GPIO_Init+0x2c0>)
 8003c2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c2c:	f003 0301 	and.w	r3, r3, #1
 8003c30:	60bb      	str	r3, [r7, #8]
 8003c32:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003c34:	4a4d      	ldr	r2, [pc, #308]	; (8003d6c <HAL_GPIO_Init+0x2c4>)
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	089b      	lsrs	r3, r3, #2
 8003c3a:	3302      	adds	r3, #2
 8003c3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	f003 0303 	and.w	r3, r3, #3
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	220f      	movs	r2, #15
 8003c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c50:	43db      	mvns	r3, r3
 8003c52:	693a      	ldr	r2, [r7, #16]
 8003c54:	4013      	ands	r3, r2
 8003c56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003c5e:	d00d      	beq.n	8003c7c <HAL_GPIO_Init+0x1d4>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	4a43      	ldr	r2, [pc, #268]	; (8003d70 <HAL_GPIO_Init+0x2c8>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d007      	beq.n	8003c78 <HAL_GPIO_Init+0x1d0>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	4a42      	ldr	r2, [pc, #264]	; (8003d74 <HAL_GPIO_Init+0x2cc>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d101      	bne.n	8003c74 <HAL_GPIO_Init+0x1cc>
 8003c70:	2302      	movs	r3, #2
 8003c72:	e004      	b.n	8003c7e <HAL_GPIO_Init+0x1d6>
 8003c74:	2307      	movs	r3, #7
 8003c76:	e002      	b.n	8003c7e <HAL_GPIO_Init+0x1d6>
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e000      	b.n	8003c7e <HAL_GPIO_Init+0x1d6>
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	697a      	ldr	r2, [r7, #20]
 8003c80:	f002 0203 	and.w	r2, r2, #3
 8003c84:	0092      	lsls	r2, r2, #2
 8003c86:	4093      	lsls	r3, r2
 8003c88:	693a      	ldr	r2, [r7, #16]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c8e:	4937      	ldr	r1, [pc, #220]	; (8003d6c <HAL_GPIO_Init+0x2c4>)
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	089b      	lsrs	r3, r3, #2
 8003c94:	3302      	adds	r3, #2
 8003c96:	693a      	ldr	r2, [r7, #16]
 8003c98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c9c:	4b36      	ldr	r3, [pc, #216]	; (8003d78 <HAL_GPIO_Init+0x2d0>)
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	43db      	mvns	r3, r3
 8003ca6:	693a      	ldr	r2, [r7, #16]
 8003ca8:	4013      	ands	r3, r2
 8003caa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d003      	beq.n	8003cc0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003cc0:	4a2d      	ldr	r2, [pc, #180]	; (8003d78 <HAL_GPIO_Init+0x2d0>)
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003cc6:	4b2c      	ldr	r3, [pc, #176]	; (8003d78 <HAL_GPIO_Init+0x2d0>)
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	43db      	mvns	r3, r3
 8003cd0:	693a      	ldr	r2, [r7, #16]
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d003      	beq.n	8003cea <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003ce2:	693a      	ldr	r2, [r7, #16]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003cea:	4a23      	ldr	r2, [pc, #140]	; (8003d78 <HAL_GPIO_Init+0x2d0>)
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003cf0:	4b21      	ldr	r3, [pc, #132]	; (8003d78 <HAL_GPIO_Init+0x2d0>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	43db      	mvns	r3, r3
 8003cfa:	693a      	ldr	r2, [r7, #16]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d003      	beq.n	8003d14 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003d14:	4a18      	ldr	r2, [pc, #96]	; (8003d78 <HAL_GPIO_Init+0x2d0>)
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003d1a:	4b17      	ldr	r3, [pc, #92]	; (8003d78 <HAL_GPIO_Init+0x2d0>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	43db      	mvns	r3, r3
 8003d24:	693a      	ldr	r2, [r7, #16]
 8003d26:	4013      	ands	r3, r2
 8003d28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d003      	beq.n	8003d3e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8003d36:	693a      	ldr	r2, [r7, #16]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d3e:	4a0e      	ldr	r2, [pc, #56]	; (8003d78 <HAL_GPIO_Init+0x2d0>)
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	3301      	adds	r3, #1
 8003d48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	fa22 f303 	lsr.w	r3, r2, r3
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	f47f aeaf 	bne.w	8003ab8 <HAL_GPIO_Init+0x10>
  }
}
 8003d5a:	bf00      	nop
 8003d5c:	bf00      	nop
 8003d5e:	371c      	adds	r7, #28
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr
 8003d68:	40021000 	.word	0x40021000
 8003d6c:	40010000 	.word	0x40010000
 8003d70:	48000400 	.word	0x48000400
 8003d74:	48000800 	.word	0x48000800
 8003d78:	40010400 	.word	0x40010400

08003d7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	460b      	mov	r3, r1
 8003d86:	807b      	strh	r3, [r7, #2]
 8003d88:	4613      	mov	r3, r2
 8003d8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d8c:	787b      	ldrb	r3, [r7, #1]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d003      	beq.n	8003d9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d92:	887a      	ldrh	r2, [r7, #2]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d98:	e002      	b.n	8003da0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d9a:	887a      	ldrh	r2, [r7, #2]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003dac:	b480      	push	{r7}
 8003dae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003db0:	4b05      	ldr	r3, [pc, #20]	; (8003dc8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a04      	ldr	r2, [pc, #16]	; (8003dc8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003db6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dba:	6013      	str	r3, [r2, #0]
}
 8003dbc:	bf00      	nop
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	40007000 	.word	0x40007000

08003dcc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003dd0:	4b04      	ldr	r3, [pc, #16]	; (8003de4 <HAL_PWREx_GetVoltageRange+0x18>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	40007000 	.word	0x40007000

08003de8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003df6:	d130      	bne.n	8003e5a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003df8:	4b23      	ldr	r3, [pc, #140]	; (8003e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003e00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e04:	d038      	beq.n	8003e78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e06:	4b20      	ldr	r3, [pc, #128]	; (8003e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003e0e:	4a1e      	ldr	r2, [pc, #120]	; (8003e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e10:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e14:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003e16:	4b1d      	ldr	r3, [pc, #116]	; (8003e8c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2232      	movs	r2, #50	; 0x32
 8003e1c:	fb02 f303 	mul.w	r3, r2, r3
 8003e20:	4a1b      	ldr	r2, [pc, #108]	; (8003e90 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003e22:	fba2 2303 	umull	r2, r3, r2, r3
 8003e26:	0c9b      	lsrs	r3, r3, #18
 8003e28:	3301      	adds	r3, #1
 8003e2a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e2c:	e002      	b.n	8003e34 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	3b01      	subs	r3, #1
 8003e32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e34:	4b14      	ldr	r3, [pc, #80]	; (8003e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e36:	695b      	ldr	r3, [r3, #20]
 8003e38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e40:	d102      	bne.n	8003e48 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1f2      	bne.n	8003e2e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e48:	4b0f      	ldr	r3, [pc, #60]	; (8003e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e4a:	695b      	ldr	r3, [r3, #20]
 8003e4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e54:	d110      	bne.n	8003e78 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e00f      	b.n	8003e7a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e5a:	4b0b      	ldr	r3, [pc, #44]	; (8003e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003e62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e66:	d007      	beq.n	8003e78 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003e68:	4b07      	ldr	r3, [pc, #28]	; (8003e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003e70:	4a05      	ldr	r2, [pc, #20]	; (8003e88 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e76:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3714      	adds	r7, #20
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	40007000 	.word	0x40007000
 8003e8c:	20000078 	.word	0x20000078
 8003e90:	431bde83 	.word	0x431bde83

08003e94 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b088      	sub	sp, #32
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d102      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	f000 bc02 	b.w	80046ac <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ea8:	4b96      	ldr	r3, [pc, #600]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	f003 030c 	and.w	r3, r3, #12
 8003eb0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003eb2:	4b94      	ldr	r3, [pc, #592]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	f003 0303 	and.w	r3, r3, #3
 8003eba:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0310 	and.w	r3, r3, #16
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	f000 80e4 	beq.w	8004092 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d007      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x4c>
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	2b0c      	cmp	r3, #12
 8003ed4:	f040 808b 	bne.w	8003fee <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	f040 8087 	bne.w	8003fee <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ee0:	4b88      	ldr	r3, [pc, #544]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0302 	and.w	r3, r3, #2
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d005      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x64>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	699b      	ldr	r3, [r3, #24]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d101      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e3d9      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a1a      	ldr	r2, [r3, #32]
 8003efc:	4b81      	ldr	r3, [pc, #516]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0308 	and.w	r3, r3, #8
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d004      	beq.n	8003f12 <HAL_RCC_OscConfig+0x7e>
 8003f08:	4b7e      	ldr	r3, [pc, #504]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f10:	e005      	b.n	8003f1e <HAL_RCC_OscConfig+0x8a>
 8003f12:	4b7c      	ldr	r3, [pc, #496]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003f14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f18:	091b      	lsrs	r3, r3, #4
 8003f1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d223      	bcs.n	8003f6a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a1b      	ldr	r3, [r3, #32]
 8003f26:	4618      	mov	r0, r3
 8003f28:	f000 fdbe 	bl	8004aa8 <RCC_SetFlashLatencyFromMSIRange>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d001      	beq.n	8003f36 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e3ba      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f36:	4b73      	ldr	r3, [pc, #460]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a72      	ldr	r2, [pc, #456]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003f3c:	f043 0308 	orr.w	r3, r3, #8
 8003f40:	6013      	str	r3, [r2, #0]
 8003f42:	4b70      	ldr	r3, [pc, #448]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a1b      	ldr	r3, [r3, #32]
 8003f4e:	496d      	ldr	r1, [pc, #436]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f54:	4b6b      	ldr	r3, [pc, #428]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	69db      	ldr	r3, [r3, #28]
 8003f60:	021b      	lsls	r3, r3, #8
 8003f62:	4968      	ldr	r1, [pc, #416]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	604b      	str	r3, [r1, #4]
 8003f68:	e025      	b.n	8003fb6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f6a:	4b66      	ldr	r3, [pc, #408]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a65      	ldr	r2, [pc, #404]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003f70:	f043 0308 	orr.w	r3, r3, #8
 8003f74:	6013      	str	r3, [r2, #0]
 8003f76:	4b63      	ldr	r3, [pc, #396]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a1b      	ldr	r3, [r3, #32]
 8003f82:	4960      	ldr	r1, [pc, #384]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f88:	4b5e      	ldr	r3, [pc, #376]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	69db      	ldr	r3, [r3, #28]
 8003f94:	021b      	lsls	r3, r3, #8
 8003f96:	495b      	ldr	r1, [pc, #364]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d109      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a1b      	ldr	r3, [r3, #32]
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f000 fd7e 	bl	8004aa8 <RCC_SetFlashLatencyFromMSIRange>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d001      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e37a      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003fb6:	f000 fc81 	bl	80048bc <HAL_RCC_GetSysClockFreq>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	4b51      	ldr	r3, [pc, #324]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	091b      	lsrs	r3, r3, #4
 8003fc2:	f003 030f 	and.w	r3, r3, #15
 8003fc6:	4950      	ldr	r1, [pc, #320]	; (8004108 <HAL_RCC_OscConfig+0x274>)
 8003fc8:	5ccb      	ldrb	r3, [r1, r3]
 8003fca:	f003 031f 	and.w	r3, r3, #31
 8003fce:	fa22 f303 	lsr.w	r3, r2, r3
 8003fd2:	4a4e      	ldr	r2, [pc, #312]	; (800410c <HAL_RCC_OscConfig+0x278>)
 8003fd4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003fd6:	4b4e      	ldr	r3, [pc, #312]	; (8004110 <HAL_RCC_OscConfig+0x27c>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7ff f9ca 	bl	8003374 <HAL_InitTick>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003fe4:	7bfb      	ldrb	r3, [r7, #15]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d052      	beq.n	8004090 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003fea:	7bfb      	ldrb	r3, [r7, #15]
 8003fec:	e35e      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	699b      	ldr	r3, [r3, #24]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d032      	beq.n	800405c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003ff6:	4b43      	ldr	r3, [pc, #268]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a42      	ldr	r2, [pc, #264]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8003ffc:	f043 0301 	orr.w	r3, r3, #1
 8004000:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004002:	f7ff fbb3 	bl	800376c <HAL_GetTick>
 8004006:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004008:	e008      	b.n	800401c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800400a:	f7ff fbaf 	bl	800376c <HAL_GetTick>
 800400e:	4602      	mov	r2, r0
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	2b02      	cmp	r3, #2
 8004016:	d901      	bls.n	800401c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e347      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800401c:	4b39      	ldr	r3, [pc, #228]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0302 	and.w	r3, r3, #2
 8004024:	2b00      	cmp	r3, #0
 8004026:	d0f0      	beq.n	800400a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004028:	4b36      	ldr	r3, [pc, #216]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a35      	ldr	r2, [pc, #212]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 800402e:	f043 0308 	orr.w	r3, r3, #8
 8004032:	6013      	str	r3, [r2, #0]
 8004034:	4b33      	ldr	r3, [pc, #204]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6a1b      	ldr	r3, [r3, #32]
 8004040:	4930      	ldr	r1, [pc, #192]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8004042:	4313      	orrs	r3, r2
 8004044:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004046:	4b2f      	ldr	r3, [pc, #188]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	69db      	ldr	r3, [r3, #28]
 8004052:	021b      	lsls	r3, r3, #8
 8004054:	492b      	ldr	r1, [pc, #172]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8004056:	4313      	orrs	r3, r2
 8004058:	604b      	str	r3, [r1, #4]
 800405a:	e01a      	b.n	8004092 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800405c:	4b29      	ldr	r3, [pc, #164]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a28      	ldr	r2, [pc, #160]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8004062:	f023 0301 	bic.w	r3, r3, #1
 8004066:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004068:	f7ff fb80 	bl	800376c <HAL_GetTick>
 800406c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800406e:	e008      	b.n	8004082 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004070:	f7ff fb7c 	bl	800376c <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b02      	cmp	r3, #2
 800407c:	d901      	bls.n	8004082 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e314      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004082:	4b20      	ldr	r3, [pc, #128]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b00      	cmp	r3, #0
 800408c:	d1f0      	bne.n	8004070 <HAL_RCC_OscConfig+0x1dc>
 800408e:	e000      	b.n	8004092 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004090:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0301 	and.w	r3, r3, #1
 800409a:	2b00      	cmp	r3, #0
 800409c:	d073      	beq.n	8004186 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	2b08      	cmp	r3, #8
 80040a2:	d005      	beq.n	80040b0 <HAL_RCC_OscConfig+0x21c>
 80040a4:	69bb      	ldr	r3, [r7, #24]
 80040a6:	2b0c      	cmp	r3, #12
 80040a8:	d10e      	bne.n	80040c8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	2b03      	cmp	r3, #3
 80040ae:	d10b      	bne.n	80040c8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040b0:	4b14      	ldr	r3, [pc, #80]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d063      	beq.n	8004184 <HAL_RCC_OscConfig+0x2f0>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d15f      	bne.n	8004184 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e2f1      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040d0:	d106      	bne.n	80040e0 <HAL_RCC_OscConfig+0x24c>
 80040d2:	4b0c      	ldr	r3, [pc, #48]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a0b      	ldr	r2, [pc, #44]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 80040d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040dc:	6013      	str	r3, [r2, #0]
 80040de:	e025      	b.n	800412c <HAL_RCC_OscConfig+0x298>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80040e8:	d114      	bne.n	8004114 <HAL_RCC_OscConfig+0x280>
 80040ea:	4b06      	ldr	r3, [pc, #24]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a05      	ldr	r2, [pc, #20]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 80040f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040f4:	6013      	str	r3, [r2, #0]
 80040f6:	4b03      	ldr	r3, [pc, #12]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a02      	ldr	r2, [pc, #8]	; (8004104 <HAL_RCC_OscConfig+0x270>)
 80040fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004100:	6013      	str	r3, [r2, #0]
 8004102:	e013      	b.n	800412c <HAL_RCC_OscConfig+0x298>
 8004104:	40021000 	.word	0x40021000
 8004108:	0800df48 	.word	0x0800df48
 800410c:	20000078 	.word	0x20000078
 8004110:	2000007c 	.word	0x2000007c
 8004114:	4ba0      	ldr	r3, [pc, #640]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a9f      	ldr	r2, [pc, #636]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 800411a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800411e:	6013      	str	r3, [r2, #0]
 8004120:	4b9d      	ldr	r3, [pc, #628]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a9c      	ldr	r2, [pc, #624]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 8004126:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800412a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d013      	beq.n	800415c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004134:	f7ff fb1a 	bl	800376c <HAL_GetTick>
 8004138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800413a:	e008      	b.n	800414e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800413c:	f7ff fb16 	bl	800376c <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	2b64      	cmp	r3, #100	; 0x64
 8004148:	d901      	bls.n	800414e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e2ae      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800414e:	4b92      	ldr	r3, [pc, #584]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d0f0      	beq.n	800413c <HAL_RCC_OscConfig+0x2a8>
 800415a:	e014      	b.n	8004186 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800415c:	f7ff fb06 	bl	800376c <HAL_GetTick>
 8004160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004162:	e008      	b.n	8004176 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004164:	f7ff fb02 	bl	800376c <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	2b64      	cmp	r3, #100	; 0x64
 8004170:	d901      	bls.n	8004176 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004172:	2303      	movs	r3, #3
 8004174:	e29a      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004176:	4b88      	ldr	r3, [pc, #544]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800417e:	2b00      	cmp	r3, #0
 8004180:	d1f0      	bne.n	8004164 <HAL_RCC_OscConfig+0x2d0>
 8004182:	e000      	b.n	8004186 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004184:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	2b00      	cmp	r3, #0
 8004190:	d060      	beq.n	8004254 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	2b04      	cmp	r3, #4
 8004196:	d005      	beq.n	80041a4 <HAL_RCC_OscConfig+0x310>
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	2b0c      	cmp	r3, #12
 800419c:	d119      	bne.n	80041d2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d116      	bne.n	80041d2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041a4:	4b7c      	ldr	r3, [pc, #496]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d005      	beq.n	80041bc <HAL_RCC_OscConfig+0x328>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d101      	bne.n	80041bc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e277      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041bc:	4b76      	ldr	r3, [pc, #472]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	061b      	lsls	r3, r3, #24
 80041ca:	4973      	ldr	r1, [pc, #460]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 80041cc:	4313      	orrs	r3, r2
 80041ce:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041d0:	e040      	b.n	8004254 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d023      	beq.n	8004222 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041da:	4b6f      	ldr	r3, [pc, #444]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a6e      	ldr	r2, [pc, #440]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 80041e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e6:	f7ff fac1 	bl	800376c <HAL_GetTick>
 80041ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041ec:	e008      	b.n	8004200 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041ee:	f7ff fabd 	bl	800376c <HAL_GetTick>
 80041f2:	4602      	mov	r2, r0
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d901      	bls.n	8004200 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e255      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004200:	4b65      	ldr	r3, [pc, #404]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004208:	2b00      	cmp	r3, #0
 800420a:	d0f0      	beq.n	80041ee <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800420c:	4b62      	ldr	r3, [pc, #392]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	061b      	lsls	r3, r3, #24
 800421a:	495f      	ldr	r1, [pc, #380]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 800421c:	4313      	orrs	r3, r2
 800421e:	604b      	str	r3, [r1, #4]
 8004220:	e018      	b.n	8004254 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004222:	4b5d      	ldr	r3, [pc, #372]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a5c      	ldr	r2, [pc, #368]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 8004228:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800422c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800422e:	f7ff fa9d 	bl	800376c <HAL_GetTick>
 8004232:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004234:	e008      	b.n	8004248 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004236:	f7ff fa99 	bl	800376c <HAL_GetTick>
 800423a:	4602      	mov	r2, r0
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	2b02      	cmp	r3, #2
 8004242:	d901      	bls.n	8004248 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004244:	2303      	movs	r3, #3
 8004246:	e231      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004248:	4b53      	ldr	r3, [pc, #332]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004250:	2b00      	cmp	r3, #0
 8004252:	d1f0      	bne.n	8004236 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0308 	and.w	r3, r3, #8
 800425c:	2b00      	cmp	r3, #0
 800425e:	d03c      	beq.n	80042da <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	695b      	ldr	r3, [r3, #20]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d01c      	beq.n	80042a2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004268:	4b4b      	ldr	r3, [pc, #300]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 800426a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800426e:	4a4a      	ldr	r2, [pc, #296]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 8004270:	f043 0301 	orr.w	r3, r3, #1
 8004274:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004278:	f7ff fa78 	bl	800376c <HAL_GetTick>
 800427c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800427e:	e008      	b.n	8004292 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004280:	f7ff fa74 	bl	800376c <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	2b02      	cmp	r3, #2
 800428c:	d901      	bls.n	8004292 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800428e:	2303      	movs	r3, #3
 8004290:	e20c      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004292:	4b41      	ldr	r3, [pc, #260]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 8004294:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d0ef      	beq.n	8004280 <HAL_RCC_OscConfig+0x3ec>
 80042a0:	e01b      	b.n	80042da <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042a2:	4b3d      	ldr	r3, [pc, #244]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 80042a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042a8:	4a3b      	ldr	r2, [pc, #236]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 80042aa:	f023 0301 	bic.w	r3, r3, #1
 80042ae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042b2:	f7ff fa5b 	bl	800376c <HAL_GetTick>
 80042b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042b8:	e008      	b.n	80042cc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042ba:	f7ff fa57 	bl	800376c <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d901      	bls.n	80042cc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e1ef      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80042cc:	4b32      	ldr	r3, [pc, #200]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 80042ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80042d2:	f003 0302 	and.w	r3, r3, #2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1ef      	bne.n	80042ba <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0304 	and.w	r3, r3, #4
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	f000 80a6 	beq.w	8004434 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042e8:	2300      	movs	r3, #0
 80042ea:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80042ec:	4b2a      	ldr	r3, [pc, #168]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 80042ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d10d      	bne.n	8004314 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042f8:	4b27      	ldr	r3, [pc, #156]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 80042fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042fc:	4a26      	ldr	r2, [pc, #152]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 80042fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004302:	6593      	str	r3, [r2, #88]	; 0x58
 8004304:	4b24      	ldr	r3, [pc, #144]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 8004306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004308:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800430c:	60bb      	str	r3, [r7, #8]
 800430e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004310:	2301      	movs	r3, #1
 8004312:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004314:	4b21      	ldr	r3, [pc, #132]	; (800439c <HAL_RCC_OscConfig+0x508>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800431c:	2b00      	cmp	r3, #0
 800431e:	d118      	bne.n	8004352 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004320:	4b1e      	ldr	r3, [pc, #120]	; (800439c <HAL_RCC_OscConfig+0x508>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a1d      	ldr	r2, [pc, #116]	; (800439c <HAL_RCC_OscConfig+0x508>)
 8004326:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800432a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800432c:	f7ff fa1e 	bl	800376c <HAL_GetTick>
 8004330:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004332:	e008      	b.n	8004346 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004334:	f7ff fa1a 	bl	800376c <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	2b02      	cmp	r3, #2
 8004340:	d901      	bls.n	8004346 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e1b2      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004346:	4b15      	ldr	r3, [pc, #84]	; (800439c <HAL_RCC_OscConfig+0x508>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800434e:	2b00      	cmp	r3, #0
 8004350:	d0f0      	beq.n	8004334 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	2b01      	cmp	r3, #1
 8004358:	d108      	bne.n	800436c <HAL_RCC_OscConfig+0x4d8>
 800435a:	4b0f      	ldr	r3, [pc, #60]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 800435c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004360:	4a0d      	ldr	r2, [pc, #52]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 8004362:	f043 0301 	orr.w	r3, r3, #1
 8004366:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800436a:	e029      	b.n	80043c0 <HAL_RCC_OscConfig+0x52c>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	2b05      	cmp	r3, #5
 8004372:	d115      	bne.n	80043a0 <HAL_RCC_OscConfig+0x50c>
 8004374:	4b08      	ldr	r3, [pc, #32]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 8004376:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800437a:	4a07      	ldr	r2, [pc, #28]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 800437c:	f043 0304 	orr.w	r3, r3, #4
 8004380:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004384:	4b04      	ldr	r3, [pc, #16]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 8004386:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800438a:	4a03      	ldr	r2, [pc, #12]	; (8004398 <HAL_RCC_OscConfig+0x504>)
 800438c:	f043 0301 	orr.w	r3, r3, #1
 8004390:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004394:	e014      	b.n	80043c0 <HAL_RCC_OscConfig+0x52c>
 8004396:	bf00      	nop
 8004398:	40021000 	.word	0x40021000
 800439c:	40007000 	.word	0x40007000
 80043a0:	4b9a      	ldr	r3, [pc, #616]	; (800460c <HAL_RCC_OscConfig+0x778>)
 80043a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043a6:	4a99      	ldr	r2, [pc, #612]	; (800460c <HAL_RCC_OscConfig+0x778>)
 80043a8:	f023 0301 	bic.w	r3, r3, #1
 80043ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80043b0:	4b96      	ldr	r3, [pc, #600]	; (800460c <HAL_RCC_OscConfig+0x778>)
 80043b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043b6:	4a95      	ldr	r2, [pc, #596]	; (800460c <HAL_RCC_OscConfig+0x778>)
 80043b8:	f023 0304 	bic.w	r3, r3, #4
 80043bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d016      	beq.n	80043f6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043c8:	f7ff f9d0 	bl	800376c <HAL_GetTick>
 80043cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043ce:	e00a      	b.n	80043e6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043d0:	f7ff f9cc 	bl	800376c <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	f241 3288 	movw	r2, #5000	; 0x1388
 80043de:	4293      	cmp	r3, r2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e162      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043e6:	4b89      	ldr	r3, [pc, #548]	; (800460c <HAL_RCC_OscConfig+0x778>)
 80043e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ec:	f003 0302 	and.w	r3, r3, #2
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d0ed      	beq.n	80043d0 <HAL_RCC_OscConfig+0x53c>
 80043f4:	e015      	b.n	8004422 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043f6:	f7ff f9b9 	bl	800376c <HAL_GetTick>
 80043fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80043fc:	e00a      	b.n	8004414 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043fe:	f7ff f9b5 	bl	800376c <HAL_GetTick>
 8004402:	4602      	mov	r2, r0
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	f241 3288 	movw	r2, #5000	; 0x1388
 800440c:	4293      	cmp	r3, r2
 800440e:	d901      	bls.n	8004414 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e14b      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004414:	4b7d      	ldr	r3, [pc, #500]	; (800460c <HAL_RCC_OscConfig+0x778>)
 8004416:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800441a:	f003 0302 	and.w	r3, r3, #2
 800441e:	2b00      	cmp	r3, #0
 8004420:	d1ed      	bne.n	80043fe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004422:	7ffb      	ldrb	r3, [r7, #31]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d105      	bne.n	8004434 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004428:	4b78      	ldr	r3, [pc, #480]	; (800460c <HAL_RCC_OscConfig+0x778>)
 800442a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800442c:	4a77      	ldr	r2, [pc, #476]	; (800460c <HAL_RCC_OscConfig+0x778>)
 800442e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004432:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 0320 	and.w	r3, r3, #32
 800443c:	2b00      	cmp	r3, #0
 800443e:	d03c      	beq.n	80044ba <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004444:	2b00      	cmp	r3, #0
 8004446:	d01c      	beq.n	8004482 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004448:	4b70      	ldr	r3, [pc, #448]	; (800460c <HAL_RCC_OscConfig+0x778>)
 800444a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800444e:	4a6f      	ldr	r2, [pc, #444]	; (800460c <HAL_RCC_OscConfig+0x778>)
 8004450:	f043 0301 	orr.w	r3, r3, #1
 8004454:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004458:	f7ff f988 	bl	800376c <HAL_GetTick>
 800445c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800445e:	e008      	b.n	8004472 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004460:	f7ff f984 	bl	800376c <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b02      	cmp	r3, #2
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e11c      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004472:	4b66      	ldr	r3, [pc, #408]	; (800460c <HAL_RCC_OscConfig+0x778>)
 8004474:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d0ef      	beq.n	8004460 <HAL_RCC_OscConfig+0x5cc>
 8004480:	e01b      	b.n	80044ba <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004482:	4b62      	ldr	r3, [pc, #392]	; (800460c <HAL_RCC_OscConfig+0x778>)
 8004484:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004488:	4a60      	ldr	r2, [pc, #384]	; (800460c <HAL_RCC_OscConfig+0x778>)
 800448a:	f023 0301 	bic.w	r3, r3, #1
 800448e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004492:	f7ff f96b 	bl	800376c <HAL_GetTick>
 8004496:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004498:	e008      	b.n	80044ac <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800449a:	f7ff f967 	bl	800376c <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d901      	bls.n	80044ac <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e0ff      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80044ac:	4b57      	ldr	r3, [pc, #348]	; (800460c <HAL_RCC_OscConfig+0x778>)
 80044ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d1ef      	bne.n	800449a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f000 80f3 	beq.w	80046aa <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	f040 80c9 	bne.w	8004660 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80044ce:	4b4f      	ldr	r3, [pc, #316]	; (800460c <HAL_RCC_OscConfig+0x778>)
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	f003 0203 	and.w	r2, r3, #3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044de:	429a      	cmp	r2, r3
 80044e0:	d12c      	bne.n	800453c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ec:	3b01      	subs	r3, #1
 80044ee:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d123      	bne.n	800453c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044fe:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004500:	429a      	cmp	r2, r3
 8004502:	d11b      	bne.n	800453c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800450e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004510:	429a      	cmp	r2, r3
 8004512:	d113      	bne.n	800453c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800451e:	085b      	lsrs	r3, r3, #1
 8004520:	3b01      	subs	r3, #1
 8004522:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004524:	429a      	cmp	r2, r3
 8004526:	d109      	bne.n	800453c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004532:	085b      	lsrs	r3, r3, #1
 8004534:	3b01      	subs	r3, #1
 8004536:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004538:	429a      	cmp	r2, r3
 800453a:	d06b      	beq.n	8004614 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800453c:	69bb      	ldr	r3, [r7, #24]
 800453e:	2b0c      	cmp	r3, #12
 8004540:	d062      	beq.n	8004608 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004542:	4b32      	ldr	r3, [pc, #200]	; (800460c <HAL_RCC_OscConfig+0x778>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d001      	beq.n	8004552 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e0ac      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004552:	4b2e      	ldr	r3, [pc, #184]	; (800460c <HAL_RCC_OscConfig+0x778>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a2d      	ldr	r2, [pc, #180]	; (800460c <HAL_RCC_OscConfig+0x778>)
 8004558:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800455c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800455e:	f7ff f905 	bl	800376c <HAL_GetTick>
 8004562:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004564:	e008      	b.n	8004578 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004566:	f7ff f901 	bl	800376c <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	2b02      	cmp	r3, #2
 8004572:	d901      	bls.n	8004578 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e099      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004578:	4b24      	ldr	r3, [pc, #144]	; (800460c <HAL_RCC_OscConfig+0x778>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004580:	2b00      	cmp	r3, #0
 8004582:	d1f0      	bne.n	8004566 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004584:	4b21      	ldr	r3, [pc, #132]	; (800460c <HAL_RCC_OscConfig+0x778>)
 8004586:	68da      	ldr	r2, [r3, #12]
 8004588:	4b21      	ldr	r3, [pc, #132]	; (8004610 <HAL_RCC_OscConfig+0x77c>)
 800458a:	4013      	ands	r3, r2
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004594:	3a01      	subs	r2, #1
 8004596:	0112      	lsls	r2, r2, #4
 8004598:	4311      	orrs	r1, r2
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800459e:	0212      	lsls	r2, r2, #8
 80045a0:	4311      	orrs	r1, r2
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80045a6:	0852      	lsrs	r2, r2, #1
 80045a8:	3a01      	subs	r2, #1
 80045aa:	0552      	lsls	r2, r2, #21
 80045ac:	4311      	orrs	r1, r2
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80045b2:	0852      	lsrs	r2, r2, #1
 80045b4:	3a01      	subs	r2, #1
 80045b6:	0652      	lsls	r2, r2, #25
 80045b8:	4311      	orrs	r1, r2
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80045be:	06d2      	lsls	r2, r2, #27
 80045c0:	430a      	orrs	r2, r1
 80045c2:	4912      	ldr	r1, [pc, #72]	; (800460c <HAL_RCC_OscConfig+0x778>)
 80045c4:	4313      	orrs	r3, r2
 80045c6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80045c8:	4b10      	ldr	r3, [pc, #64]	; (800460c <HAL_RCC_OscConfig+0x778>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a0f      	ldr	r2, [pc, #60]	; (800460c <HAL_RCC_OscConfig+0x778>)
 80045ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80045d2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80045d4:	4b0d      	ldr	r3, [pc, #52]	; (800460c <HAL_RCC_OscConfig+0x778>)
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	4a0c      	ldr	r2, [pc, #48]	; (800460c <HAL_RCC_OscConfig+0x778>)
 80045da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80045de:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80045e0:	f7ff f8c4 	bl	800376c <HAL_GetTick>
 80045e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045e6:	e008      	b.n	80045fa <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045e8:	f7ff f8c0 	bl	800376c <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e058      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045fa:	4b04      	ldr	r3, [pc, #16]	; (800460c <HAL_RCC_OscConfig+0x778>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d0f0      	beq.n	80045e8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004606:	e050      	b.n	80046aa <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e04f      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
 800460c:	40021000 	.word	0x40021000
 8004610:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004614:	4b27      	ldr	r3, [pc, #156]	; (80046b4 <HAL_RCC_OscConfig+0x820>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d144      	bne.n	80046aa <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004620:	4b24      	ldr	r3, [pc, #144]	; (80046b4 <HAL_RCC_OscConfig+0x820>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a23      	ldr	r2, [pc, #140]	; (80046b4 <HAL_RCC_OscConfig+0x820>)
 8004626:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800462a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800462c:	4b21      	ldr	r3, [pc, #132]	; (80046b4 <HAL_RCC_OscConfig+0x820>)
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	4a20      	ldr	r2, [pc, #128]	; (80046b4 <HAL_RCC_OscConfig+0x820>)
 8004632:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004636:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004638:	f7ff f898 	bl	800376c <HAL_GetTick>
 800463c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800463e:	e008      	b.n	8004652 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004640:	f7ff f894 	bl	800376c <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	2b02      	cmp	r3, #2
 800464c:	d901      	bls.n	8004652 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e02c      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004652:	4b18      	ldr	r3, [pc, #96]	; (80046b4 <HAL_RCC_OscConfig+0x820>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d0f0      	beq.n	8004640 <HAL_RCC_OscConfig+0x7ac>
 800465e:	e024      	b.n	80046aa <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	2b0c      	cmp	r3, #12
 8004664:	d01f      	beq.n	80046a6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004666:	4b13      	ldr	r3, [pc, #76]	; (80046b4 <HAL_RCC_OscConfig+0x820>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a12      	ldr	r2, [pc, #72]	; (80046b4 <HAL_RCC_OscConfig+0x820>)
 800466c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004670:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004672:	f7ff f87b 	bl	800376c <HAL_GetTick>
 8004676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004678:	e008      	b.n	800468c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800467a:	f7ff f877 	bl	800376c <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	2b02      	cmp	r3, #2
 8004686:	d901      	bls.n	800468c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004688:	2303      	movs	r3, #3
 800468a:	e00f      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800468c:	4b09      	ldr	r3, [pc, #36]	; (80046b4 <HAL_RCC_OscConfig+0x820>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d1f0      	bne.n	800467a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004698:	4b06      	ldr	r3, [pc, #24]	; (80046b4 <HAL_RCC_OscConfig+0x820>)
 800469a:	68da      	ldr	r2, [r3, #12]
 800469c:	4905      	ldr	r1, [pc, #20]	; (80046b4 <HAL_RCC_OscConfig+0x820>)
 800469e:	4b06      	ldr	r3, [pc, #24]	; (80046b8 <HAL_RCC_OscConfig+0x824>)
 80046a0:	4013      	ands	r3, r2
 80046a2:	60cb      	str	r3, [r1, #12]
 80046a4:	e001      	b.n	80046aa <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e000      	b.n	80046ac <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3720      	adds	r7, #32
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	40021000 	.word	0x40021000
 80046b8:	feeefffc 	.word	0xfeeefffc

080046bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d101      	bne.n	80046d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e0e7      	b.n	80048a0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80046d0:	4b75      	ldr	r3, [pc, #468]	; (80048a8 <HAL_RCC_ClockConfig+0x1ec>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0307 	and.w	r3, r3, #7
 80046d8:	683a      	ldr	r2, [r7, #0]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d910      	bls.n	8004700 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046de:	4b72      	ldr	r3, [pc, #456]	; (80048a8 <HAL_RCC_ClockConfig+0x1ec>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f023 0207 	bic.w	r2, r3, #7
 80046e6:	4970      	ldr	r1, [pc, #448]	; (80048a8 <HAL_RCC_ClockConfig+0x1ec>)
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ee:	4b6e      	ldr	r3, [pc, #440]	; (80048a8 <HAL_RCC_ClockConfig+0x1ec>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 0307 	and.w	r3, r3, #7
 80046f6:	683a      	ldr	r2, [r7, #0]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d001      	beq.n	8004700 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e0cf      	b.n	80048a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0302 	and.w	r3, r3, #2
 8004708:	2b00      	cmp	r3, #0
 800470a:	d010      	beq.n	800472e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	689a      	ldr	r2, [r3, #8]
 8004710:	4b66      	ldr	r3, [pc, #408]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004718:	429a      	cmp	r2, r3
 800471a:	d908      	bls.n	800472e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800471c:	4b63      	ldr	r3, [pc, #396]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	4960      	ldr	r1, [pc, #384]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 800472a:	4313      	orrs	r3, r2
 800472c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	2b00      	cmp	r3, #0
 8004738:	d04c      	beq.n	80047d4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	2b03      	cmp	r3, #3
 8004740:	d107      	bne.n	8004752 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004742:	4b5a      	ldr	r3, [pc, #360]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d121      	bne.n	8004792 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e0a6      	b.n	80048a0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	2b02      	cmp	r3, #2
 8004758:	d107      	bne.n	800476a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800475a:	4b54      	ldr	r3, [pc, #336]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d115      	bne.n	8004792 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e09a      	b.n	80048a0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d107      	bne.n	8004782 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004772:	4b4e      	ldr	r3, [pc, #312]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d109      	bne.n	8004792 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e08e      	b.n	80048a0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004782:	4b4a      	ldr	r3, [pc, #296]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800478a:	2b00      	cmp	r3, #0
 800478c:	d101      	bne.n	8004792 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e086      	b.n	80048a0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004792:	4b46      	ldr	r3, [pc, #280]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f023 0203 	bic.w	r2, r3, #3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	4943      	ldr	r1, [pc, #268]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047a4:	f7fe ffe2 	bl	800376c <HAL_GetTick>
 80047a8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047aa:	e00a      	b.n	80047c2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047ac:	f7fe ffde 	bl	800376c <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e06e      	b.n	80048a0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047c2:	4b3a      	ldr	r3, [pc, #232]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	f003 020c 	and.w	r2, r3, #12
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d1eb      	bne.n	80047ac <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0302 	and.w	r3, r3, #2
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d010      	beq.n	8004802 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	689a      	ldr	r2, [r3, #8]
 80047e4:	4b31      	ldr	r3, [pc, #196]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d208      	bcs.n	8004802 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047f0:	4b2e      	ldr	r3, [pc, #184]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	492b      	ldr	r1, [pc, #172]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 80047fe:	4313      	orrs	r3, r2
 8004800:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004802:	4b29      	ldr	r3, [pc, #164]	; (80048a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0307 	and.w	r3, r3, #7
 800480a:	683a      	ldr	r2, [r7, #0]
 800480c:	429a      	cmp	r2, r3
 800480e:	d210      	bcs.n	8004832 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004810:	4b25      	ldr	r3, [pc, #148]	; (80048a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f023 0207 	bic.w	r2, r3, #7
 8004818:	4923      	ldr	r1, [pc, #140]	; (80048a8 <HAL_RCC_ClockConfig+0x1ec>)
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	4313      	orrs	r3, r2
 800481e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004820:	4b21      	ldr	r3, [pc, #132]	; (80048a8 <HAL_RCC_ClockConfig+0x1ec>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f003 0307 	and.w	r3, r3, #7
 8004828:	683a      	ldr	r2, [r7, #0]
 800482a:	429a      	cmp	r2, r3
 800482c:	d001      	beq.n	8004832 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e036      	b.n	80048a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0304 	and.w	r3, r3, #4
 800483a:	2b00      	cmp	r3, #0
 800483c:	d008      	beq.n	8004850 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800483e:	4b1b      	ldr	r3, [pc, #108]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	4918      	ldr	r1, [pc, #96]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 800484c:	4313      	orrs	r3, r2
 800484e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 0308 	and.w	r3, r3, #8
 8004858:	2b00      	cmp	r3, #0
 800485a:	d009      	beq.n	8004870 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800485c:	4b13      	ldr	r3, [pc, #76]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	691b      	ldr	r3, [r3, #16]
 8004868:	00db      	lsls	r3, r3, #3
 800486a:	4910      	ldr	r1, [pc, #64]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 800486c:	4313      	orrs	r3, r2
 800486e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004870:	f000 f824 	bl	80048bc <HAL_RCC_GetSysClockFreq>
 8004874:	4602      	mov	r2, r0
 8004876:	4b0d      	ldr	r3, [pc, #52]	; (80048ac <HAL_RCC_ClockConfig+0x1f0>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	091b      	lsrs	r3, r3, #4
 800487c:	f003 030f 	and.w	r3, r3, #15
 8004880:	490b      	ldr	r1, [pc, #44]	; (80048b0 <HAL_RCC_ClockConfig+0x1f4>)
 8004882:	5ccb      	ldrb	r3, [r1, r3]
 8004884:	f003 031f 	and.w	r3, r3, #31
 8004888:	fa22 f303 	lsr.w	r3, r2, r3
 800488c:	4a09      	ldr	r2, [pc, #36]	; (80048b4 <HAL_RCC_ClockConfig+0x1f8>)
 800488e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004890:	4b09      	ldr	r3, [pc, #36]	; (80048b8 <HAL_RCC_ClockConfig+0x1fc>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4618      	mov	r0, r3
 8004896:	f7fe fd6d 	bl	8003374 <HAL_InitTick>
 800489a:	4603      	mov	r3, r0
 800489c:	72fb      	strb	r3, [r7, #11]

  return status;
 800489e:	7afb      	ldrb	r3, [r7, #11]
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3710      	adds	r7, #16
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	40022000 	.word	0x40022000
 80048ac:	40021000 	.word	0x40021000
 80048b0:	0800df48 	.word	0x0800df48
 80048b4:	20000078 	.word	0x20000078
 80048b8:	2000007c 	.word	0x2000007c

080048bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048bc:	b480      	push	{r7}
 80048be:	b089      	sub	sp, #36	; 0x24
 80048c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80048c2:	2300      	movs	r3, #0
 80048c4:	61fb      	str	r3, [r7, #28]
 80048c6:	2300      	movs	r3, #0
 80048c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048ca:	4b3e      	ldr	r3, [pc, #248]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	f003 030c 	and.w	r3, r3, #12
 80048d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048d4:	4b3b      	ldr	r3, [pc, #236]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	f003 0303 	and.w	r3, r3, #3
 80048dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d005      	beq.n	80048f0 <HAL_RCC_GetSysClockFreq+0x34>
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	2b0c      	cmp	r3, #12
 80048e8:	d121      	bne.n	800492e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d11e      	bne.n	800492e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80048f0:	4b34      	ldr	r3, [pc, #208]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0308 	and.w	r3, r3, #8
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d107      	bne.n	800490c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80048fc:	4b31      	ldr	r3, [pc, #196]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80048fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004902:	0a1b      	lsrs	r3, r3, #8
 8004904:	f003 030f 	and.w	r3, r3, #15
 8004908:	61fb      	str	r3, [r7, #28]
 800490a:	e005      	b.n	8004918 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800490c:	4b2d      	ldr	r3, [pc, #180]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	091b      	lsrs	r3, r3, #4
 8004912:	f003 030f 	and.w	r3, r3, #15
 8004916:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004918:	4a2b      	ldr	r2, [pc, #172]	; (80049c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800491a:	69fb      	ldr	r3, [r7, #28]
 800491c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004920:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d10d      	bne.n	8004944 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800492c:	e00a      	b.n	8004944 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	2b04      	cmp	r3, #4
 8004932:	d102      	bne.n	800493a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004934:	4b25      	ldr	r3, [pc, #148]	; (80049cc <HAL_RCC_GetSysClockFreq+0x110>)
 8004936:	61bb      	str	r3, [r7, #24]
 8004938:	e004      	b.n	8004944 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	2b08      	cmp	r3, #8
 800493e:	d101      	bne.n	8004944 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004940:	4b23      	ldr	r3, [pc, #140]	; (80049d0 <HAL_RCC_GetSysClockFreq+0x114>)
 8004942:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	2b0c      	cmp	r3, #12
 8004948:	d134      	bne.n	80049b4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800494a:	4b1e      	ldr	r3, [pc, #120]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	f003 0303 	and.w	r3, r3, #3
 8004952:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	2b02      	cmp	r3, #2
 8004958:	d003      	beq.n	8004962 <HAL_RCC_GetSysClockFreq+0xa6>
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	2b03      	cmp	r3, #3
 800495e:	d003      	beq.n	8004968 <HAL_RCC_GetSysClockFreq+0xac>
 8004960:	e005      	b.n	800496e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004962:	4b1a      	ldr	r3, [pc, #104]	; (80049cc <HAL_RCC_GetSysClockFreq+0x110>)
 8004964:	617b      	str	r3, [r7, #20]
      break;
 8004966:	e005      	b.n	8004974 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004968:	4b19      	ldr	r3, [pc, #100]	; (80049d0 <HAL_RCC_GetSysClockFreq+0x114>)
 800496a:	617b      	str	r3, [r7, #20]
      break;
 800496c:	e002      	b.n	8004974 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	617b      	str	r3, [r7, #20]
      break;
 8004972:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004974:	4b13      	ldr	r3, [pc, #76]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	091b      	lsrs	r3, r3, #4
 800497a:	f003 0307 	and.w	r3, r3, #7
 800497e:	3301      	adds	r3, #1
 8004980:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004982:	4b10      	ldr	r3, [pc, #64]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	0a1b      	lsrs	r3, r3, #8
 8004988:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800498c:	697a      	ldr	r2, [r7, #20]
 800498e:	fb03 f202 	mul.w	r2, r3, r2
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	fbb2 f3f3 	udiv	r3, r2, r3
 8004998:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800499a:	4b0a      	ldr	r3, [pc, #40]	; (80049c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	0e5b      	lsrs	r3, r3, #25
 80049a0:	f003 0303 	and.w	r3, r3, #3
 80049a4:	3301      	adds	r3, #1
 80049a6:	005b      	lsls	r3, r3, #1
 80049a8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80049aa:	697a      	ldr	r2, [r7, #20]
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80049b2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80049b4:	69bb      	ldr	r3, [r7, #24]
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3724      	adds	r7, #36	; 0x24
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	40021000 	.word	0x40021000
 80049c8:	0800df60 	.word	0x0800df60
 80049cc:	00f42400 	.word	0x00f42400
 80049d0:	007a1200 	.word	0x007a1200

080049d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049d4:	b480      	push	{r7}
 80049d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049d8:	4b03      	ldr	r3, [pc, #12]	; (80049e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80049da:	681b      	ldr	r3, [r3, #0]
}
 80049dc:	4618      	mov	r0, r3
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	20000078 	.word	0x20000078

080049ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80049f0:	f7ff fff0 	bl	80049d4 <HAL_RCC_GetHCLKFreq>
 80049f4:	4602      	mov	r2, r0
 80049f6:	4b06      	ldr	r3, [pc, #24]	; (8004a10 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	0a1b      	lsrs	r3, r3, #8
 80049fc:	f003 0307 	and.w	r3, r3, #7
 8004a00:	4904      	ldr	r1, [pc, #16]	; (8004a14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004a02:	5ccb      	ldrb	r3, [r1, r3]
 8004a04:	f003 031f 	and.w	r3, r3, #31
 8004a08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	40021000 	.word	0x40021000
 8004a14:	0800df58 	.word	0x0800df58

08004a18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004a1c:	f7ff ffda 	bl	80049d4 <HAL_RCC_GetHCLKFreq>
 8004a20:	4602      	mov	r2, r0
 8004a22:	4b06      	ldr	r3, [pc, #24]	; (8004a3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	0adb      	lsrs	r3, r3, #11
 8004a28:	f003 0307 	and.w	r3, r3, #7
 8004a2c:	4904      	ldr	r1, [pc, #16]	; (8004a40 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004a2e:	5ccb      	ldrb	r3, [r1, r3]
 8004a30:	f003 031f 	and.w	r3, r3, #31
 8004a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	40021000 	.word	0x40021000
 8004a40:	0800df58 	.word	0x0800df58

08004a44 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	220f      	movs	r2, #15
 8004a52:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004a54:	4b12      	ldr	r3, [pc, #72]	; (8004aa0 <HAL_RCC_GetClockConfig+0x5c>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	f003 0203 	and.w	r2, r3, #3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004a60:	4b0f      	ldr	r3, [pc, #60]	; (8004aa0 <HAL_RCC_GetClockConfig+0x5c>)
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004a6c:	4b0c      	ldr	r3, [pc, #48]	; (8004aa0 <HAL_RCC_GetClockConfig+0x5c>)
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004a78:	4b09      	ldr	r3, [pc, #36]	; (8004aa0 <HAL_RCC_GetClockConfig+0x5c>)
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	08db      	lsrs	r3, r3, #3
 8004a7e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004a86:	4b07      	ldr	r3, [pc, #28]	; (8004aa4 <HAL_RCC_GetClockConfig+0x60>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0207 	and.w	r2, r3, #7
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	601a      	str	r2, [r3, #0]
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	40021000 	.word	0x40021000
 8004aa4:	40022000 	.word	0x40022000

08004aa8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b086      	sub	sp, #24
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004ab4:	4b2a      	ldr	r3, [pc, #168]	; (8004b60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ab6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ab8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d003      	beq.n	8004ac8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004ac0:	f7ff f984 	bl	8003dcc <HAL_PWREx_GetVoltageRange>
 8004ac4:	6178      	str	r0, [r7, #20]
 8004ac6:	e014      	b.n	8004af2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ac8:	4b25      	ldr	r3, [pc, #148]	; (8004b60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004aca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004acc:	4a24      	ldr	r2, [pc, #144]	; (8004b60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ace:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ad2:	6593      	str	r3, [r2, #88]	; 0x58
 8004ad4:	4b22      	ldr	r3, [pc, #136]	; (8004b60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ad6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ad8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004adc:	60fb      	str	r3, [r7, #12]
 8004ade:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004ae0:	f7ff f974 	bl	8003dcc <HAL_PWREx_GetVoltageRange>
 8004ae4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004ae6:	4b1e      	ldr	r3, [pc, #120]	; (8004b60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aea:	4a1d      	ldr	r2, [pc, #116]	; (8004b60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004aec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004af0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004af8:	d10b      	bne.n	8004b12 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2b80      	cmp	r3, #128	; 0x80
 8004afe:	d919      	bls.n	8004b34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2ba0      	cmp	r3, #160	; 0xa0
 8004b04:	d902      	bls.n	8004b0c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004b06:	2302      	movs	r3, #2
 8004b08:	613b      	str	r3, [r7, #16]
 8004b0a:	e013      	b.n	8004b34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	613b      	str	r3, [r7, #16]
 8004b10:	e010      	b.n	8004b34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2b80      	cmp	r3, #128	; 0x80
 8004b16:	d902      	bls.n	8004b1e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004b18:	2303      	movs	r3, #3
 8004b1a:	613b      	str	r3, [r7, #16]
 8004b1c:	e00a      	b.n	8004b34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2b80      	cmp	r3, #128	; 0x80
 8004b22:	d102      	bne.n	8004b2a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004b24:	2302      	movs	r3, #2
 8004b26:	613b      	str	r3, [r7, #16]
 8004b28:	e004      	b.n	8004b34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2b70      	cmp	r3, #112	; 0x70
 8004b2e:	d101      	bne.n	8004b34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004b30:	2301      	movs	r3, #1
 8004b32:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004b34:	4b0b      	ldr	r3, [pc, #44]	; (8004b64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f023 0207 	bic.w	r2, r3, #7
 8004b3c:	4909      	ldr	r1, [pc, #36]	; (8004b64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004b44:	4b07      	ldr	r3, [pc, #28]	; (8004b64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0307 	and.w	r3, r3, #7
 8004b4c:	693a      	ldr	r2, [r7, #16]
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d001      	beq.n	8004b56 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e000      	b.n	8004b58 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004b56:	2300      	movs	r3, #0
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3718      	adds	r7, #24
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	40021000 	.word	0x40021000
 8004b64:	40022000 	.word	0x40022000

08004b68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b086      	sub	sp, #24
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004b70:	2300      	movs	r3, #0
 8004b72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004b74:	2300      	movs	r3, #0
 8004b76:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d031      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b88:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004b8c:	d01a      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004b8e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004b92:	d814      	bhi.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d009      	beq.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004b98:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004b9c:	d10f      	bne.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004b9e:	4b5d      	ldr	r3, [pc, #372]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	4a5c      	ldr	r2, [pc, #368]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ba8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004baa:	e00c      	b.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	3304      	adds	r3, #4
 8004bb0:	2100      	movs	r1, #0
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f000 f9de 	bl	8004f74 <RCCEx_PLLSAI1_Config>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004bbc:	e003      	b.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	74fb      	strb	r3, [r7, #19]
      break;
 8004bc2:	e000      	b.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004bc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004bc6:	7cfb      	ldrb	r3, [r7, #19]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d10b      	bne.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004bcc:	4b51      	ldr	r3, [pc, #324]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bd2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bda:	494e      	ldr	r1, [pc, #312]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004be2:	e001      	b.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004be4:	7cfb      	ldrb	r3, [r7, #19]
 8004be6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	f000 809e 	beq.w	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004bfa:	4b46      	ldr	r3, [pc, #280]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d101      	bne.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004c06:	2301      	movs	r3, #1
 8004c08:	e000      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00d      	beq.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c10:	4b40      	ldr	r3, [pc, #256]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c14:	4a3f      	ldr	r2, [pc, #252]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c1a:	6593      	str	r3, [r2, #88]	; 0x58
 8004c1c:	4b3d      	ldr	r3, [pc, #244]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c24:	60bb      	str	r3, [r7, #8]
 8004c26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c2c:	4b3a      	ldr	r3, [pc, #232]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a39      	ldr	r2, [pc, #228]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004c32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c36:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c38:	f7fe fd98 	bl	800376c <HAL_GetTick>
 8004c3c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c3e:	e009      	b.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c40:	f7fe fd94 	bl	800376c <HAL_GetTick>
 8004c44:	4602      	mov	r2, r0
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	2b02      	cmp	r3, #2
 8004c4c:	d902      	bls.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	74fb      	strb	r3, [r7, #19]
        break;
 8004c52:	e005      	b.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c54:	4b30      	ldr	r3, [pc, #192]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d0ef      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004c60:	7cfb      	ldrb	r3, [r7, #19]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d15a      	bne.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c66:	4b2b      	ldr	r3, [pc, #172]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c70:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d01e      	beq.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c7c:	697a      	ldr	r2, [r7, #20]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d019      	beq.n	8004cb6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c82:	4b24      	ldr	r3, [pc, #144]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c8c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004c8e:	4b21      	ldr	r3, [pc, #132]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c94:	4a1f      	ldr	r2, [pc, #124]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004c9e:	4b1d      	ldr	r3, [pc, #116]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ca4:	4a1b      	ldr	r2, [pc, #108]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ca6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004caa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004cae:	4a19      	ldr	r2, [pc, #100]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	f003 0301 	and.w	r3, r3, #1
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d016      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cc0:	f7fe fd54 	bl	800376c <HAL_GetTick>
 8004cc4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cc6:	e00b      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cc8:	f7fe fd50 	bl	800376c <HAL_GetTick>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	1ad3      	subs	r3, r2, r3
 8004cd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d902      	bls.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	74fb      	strb	r3, [r7, #19]
            break;
 8004cde:	e006      	b.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ce0:	4b0c      	ldr	r3, [pc, #48]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d0ec      	beq.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004cee:	7cfb      	ldrb	r3, [r7, #19]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d10b      	bne.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cf4:	4b07      	ldr	r3, [pc, #28]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cfa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d02:	4904      	ldr	r1, [pc, #16]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004d04:	4313      	orrs	r3, r2
 8004d06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004d0a:	e009      	b.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d0c:	7cfb      	ldrb	r3, [r7, #19]
 8004d0e:	74bb      	strb	r3, [r7, #18]
 8004d10:	e006      	b.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004d12:	bf00      	nop
 8004d14:	40021000 	.word	0x40021000
 8004d18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d1c:	7cfb      	ldrb	r3, [r7, #19]
 8004d1e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d20:	7c7b      	ldrb	r3, [r7, #17]
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d105      	bne.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d26:	4b8a      	ldr	r3, [pc, #552]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d2a:	4a89      	ldr	r2, [pc, #548]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d30:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0301 	and.w	r3, r3, #1
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00a      	beq.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d3e:	4b84      	ldr	r3, [pc, #528]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d44:	f023 0203 	bic.w	r2, r3, #3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6a1b      	ldr	r3, [r3, #32]
 8004d4c:	4980      	ldr	r1, [pc, #512]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0302 	and.w	r3, r3, #2
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00a      	beq.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d60:	4b7b      	ldr	r3, [pc, #492]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d66:	f023 020c 	bic.w	r2, r3, #12
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6e:	4978      	ldr	r1, [pc, #480]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d70:	4313      	orrs	r3, r2
 8004d72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0320 	and.w	r3, r3, #32
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00a      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d82:	4b73      	ldr	r3, [pc, #460]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d88:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d90:	496f      	ldr	r1, [pc, #444]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d00a      	beq.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004da4:	4b6a      	ldr	r3, [pc, #424]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004daa:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004db2:	4967      	ldr	r1, [pc, #412]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004db4:	4313      	orrs	r3, r2
 8004db6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d00a      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004dc6:	4b62      	ldr	r3, [pc, #392]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dcc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd4:	495e      	ldr	r1, [pc, #376]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d00a      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004de8:	4b59      	ldr	r3, [pc, #356]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dee:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004df6:	4956      	ldr	r1, [pc, #344]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00a      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004e0a:	4b51      	ldr	r3, [pc, #324]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e10:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e18:	494d      	ldr	r1, [pc, #308]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d028      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e2c:	4b48      	ldr	r3, [pc, #288]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e32:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3a:	4945      	ldr	r1, [pc, #276]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e46:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e4a:	d106      	bne.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e4c:	4b40      	ldr	r3, [pc, #256]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	4a3f      	ldr	r2, [pc, #252]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e56:	60d3      	str	r3, [r2, #12]
 8004e58:	e011      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e62:	d10c      	bne.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	3304      	adds	r3, #4
 8004e68:	2101      	movs	r1, #1
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 f882 	bl	8004f74 <RCCEx_PLLSAI1_Config>
 8004e70:	4603      	mov	r3, r0
 8004e72:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004e74:	7cfb      	ldrb	r3, [r7, #19]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d001      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8004e7a:	7cfb      	ldrb	r3, [r7, #19]
 8004e7c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d028      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004e8a:	4b31      	ldr	r3, [pc, #196]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e90:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e98:	492d      	ldr	r1, [pc, #180]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ea4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ea8:	d106      	bne.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004eaa:	4b29      	ldr	r3, [pc, #164]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	4a28      	ldr	r2, [pc, #160]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004eb0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004eb4:	60d3      	str	r3, [r2, #12]
 8004eb6:	e011      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ebc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004ec0:	d10c      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	3304      	adds	r3, #4
 8004ec6:	2101      	movs	r1, #1
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f000 f853 	bl	8004f74 <RCCEx_PLLSAI1_Config>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ed2:	7cfb      	ldrb	r3, [r7, #19]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d001      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8004ed8:	7cfb      	ldrb	r3, [r7, #19]
 8004eda:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d01c      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ee8:	4b19      	ldr	r3, [pc, #100]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ef6:	4916      	ldr	r1, [pc, #88]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004f06:	d10c      	bne.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	3304      	adds	r3, #4
 8004f0c:	2102      	movs	r1, #2
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f000 f830 	bl	8004f74 <RCCEx_PLLSAI1_Config>
 8004f14:	4603      	mov	r3, r0
 8004f16:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f18:	7cfb      	ldrb	r3, [r7, #19]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8004f1e:	7cfb      	ldrb	r3, [r7, #19]
 8004f20:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d00a      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004f2e:	4b08      	ldr	r3, [pc, #32]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f34:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f3c:	4904      	ldr	r1, [pc, #16]	; (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004f44:	7cbb      	ldrb	r3, [r7, #18]
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3718      	adds	r7, #24
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	40021000 	.word	0x40021000

08004f54 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004f54:	b480      	push	{r7}
 8004f56:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004f58:	4b05      	ldr	r3, [pc, #20]	; (8004f70 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a04      	ldr	r2, [pc, #16]	; (8004f70 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004f5e:	f043 0304 	orr.w	r3, r3, #4
 8004f62:	6013      	str	r3, [r2, #0]
}
 8004f64:	bf00      	nop
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
 8004f6e:	bf00      	nop
 8004f70:	40021000 	.word	0x40021000

08004f74 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b084      	sub	sp, #16
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f82:	4b74      	ldr	r3, [pc, #464]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	f003 0303 	and.w	r3, r3, #3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d018      	beq.n	8004fc0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004f8e:	4b71      	ldr	r3, [pc, #452]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	f003 0203 	and.w	r2, r3, #3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d10d      	bne.n	8004fba <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
       ||
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d009      	beq.n	8004fba <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004fa6:	4b6b      	ldr	r3, [pc, #428]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	091b      	lsrs	r3, r3, #4
 8004fac:	f003 0307 	and.w	r3, r3, #7
 8004fb0:	1c5a      	adds	r2, r3, #1
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	685b      	ldr	r3, [r3, #4]
       ||
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d047      	beq.n	800504a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	73fb      	strb	r3, [r7, #15]
 8004fbe:	e044      	b.n	800504a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2b03      	cmp	r3, #3
 8004fc6:	d018      	beq.n	8004ffa <RCCEx_PLLSAI1_Config+0x86>
 8004fc8:	2b03      	cmp	r3, #3
 8004fca:	d825      	bhi.n	8005018 <RCCEx_PLLSAI1_Config+0xa4>
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d002      	beq.n	8004fd6 <RCCEx_PLLSAI1_Config+0x62>
 8004fd0:	2b02      	cmp	r3, #2
 8004fd2:	d009      	beq.n	8004fe8 <RCCEx_PLLSAI1_Config+0x74>
 8004fd4:	e020      	b.n	8005018 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004fd6:	4b5f      	ldr	r3, [pc, #380]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d11d      	bne.n	800501e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fe6:	e01a      	b.n	800501e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004fe8:	4b5a      	ldr	r3, [pc, #360]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d116      	bne.n	8005022 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ff8:	e013      	b.n	8005022 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ffa:	4b56      	ldr	r3, [pc, #344]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d10f      	bne.n	8005026 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005006:	4b53      	ldr	r3, [pc, #332]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d109      	bne.n	8005026 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005012:	2301      	movs	r3, #1
 8005014:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005016:	e006      	b.n	8005026 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	73fb      	strb	r3, [r7, #15]
      break;
 800501c:	e004      	b.n	8005028 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800501e:	bf00      	nop
 8005020:	e002      	b.n	8005028 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005022:	bf00      	nop
 8005024:	e000      	b.n	8005028 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005026:	bf00      	nop
    }

    if(status == HAL_OK)
 8005028:	7bfb      	ldrb	r3, [r7, #15]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d10d      	bne.n	800504a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800502e:	4b49      	ldr	r3, [pc, #292]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6819      	ldr	r1, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	3b01      	subs	r3, #1
 8005040:	011b      	lsls	r3, r3, #4
 8005042:	430b      	orrs	r3, r1
 8005044:	4943      	ldr	r1, [pc, #268]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005046:	4313      	orrs	r3, r2
 8005048:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800504a:	7bfb      	ldrb	r3, [r7, #15]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d17c      	bne.n	800514a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005050:	4b40      	ldr	r3, [pc, #256]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a3f      	ldr	r2, [pc, #252]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005056:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800505a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800505c:	f7fe fb86 	bl	800376c <HAL_GetTick>
 8005060:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005062:	e009      	b.n	8005078 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005064:	f7fe fb82 	bl	800376c <HAL_GetTick>
 8005068:	4602      	mov	r2, r0
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	2b02      	cmp	r3, #2
 8005070:	d902      	bls.n	8005078 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	73fb      	strb	r3, [r7, #15]
        break;
 8005076:	e005      	b.n	8005084 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005078:	4b36      	ldr	r3, [pc, #216]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005080:	2b00      	cmp	r3, #0
 8005082:	d1ef      	bne.n	8005064 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005084:	7bfb      	ldrb	r3, [r7, #15]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d15f      	bne.n	800514a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d110      	bne.n	80050b2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005090:	4b30      	ldr	r3, [pc, #192]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005092:	691b      	ldr	r3, [r3, #16]
 8005094:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8005098:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	6892      	ldr	r2, [r2, #8]
 80050a0:	0211      	lsls	r1, r2, #8
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	68d2      	ldr	r2, [r2, #12]
 80050a6:	06d2      	lsls	r2, r2, #27
 80050a8:	430a      	orrs	r2, r1
 80050aa:	492a      	ldr	r1, [pc, #168]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050ac:	4313      	orrs	r3, r2
 80050ae:	610b      	str	r3, [r1, #16]
 80050b0:	e027      	b.n	8005102 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	2b01      	cmp	r3, #1
 80050b6:	d112      	bne.n	80050de <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80050b8:	4b26      	ldr	r3, [pc, #152]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80050c0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	6892      	ldr	r2, [r2, #8]
 80050c8:	0211      	lsls	r1, r2, #8
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	6912      	ldr	r2, [r2, #16]
 80050ce:	0852      	lsrs	r2, r2, #1
 80050d0:	3a01      	subs	r2, #1
 80050d2:	0552      	lsls	r2, r2, #21
 80050d4:	430a      	orrs	r2, r1
 80050d6:	491f      	ldr	r1, [pc, #124]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050d8:	4313      	orrs	r3, r2
 80050da:	610b      	str	r3, [r1, #16]
 80050dc:	e011      	b.n	8005102 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80050de:	4b1d      	ldr	r3, [pc, #116]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050e0:	691b      	ldr	r3, [r3, #16]
 80050e2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80050e6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	6892      	ldr	r2, [r2, #8]
 80050ee:	0211      	lsls	r1, r2, #8
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	6952      	ldr	r2, [r2, #20]
 80050f4:	0852      	lsrs	r2, r2, #1
 80050f6:	3a01      	subs	r2, #1
 80050f8:	0652      	lsls	r2, r2, #25
 80050fa:	430a      	orrs	r2, r1
 80050fc:	4915      	ldr	r1, [pc, #84]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050fe:	4313      	orrs	r3, r2
 8005100:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005102:	4b14      	ldr	r3, [pc, #80]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a13      	ldr	r2, [pc, #76]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005108:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800510c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800510e:	f7fe fb2d 	bl	800376c <HAL_GetTick>
 8005112:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005114:	e009      	b.n	800512a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005116:	f7fe fb29 	bl	800376c <HAL_GetTick>
 800511a:	4602      	mov	r2, r0
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	2b02      	cmp	r3, #2
 8005122:	d902      	bls.n	800512a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005124:	2303      	movs	r3, #3
 8005126:	73fb      	strb	r3, [r7, #15]
          break;
 8005128:	e005      	b.n	8005136 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800512a:	4b0a      	ldr	r3, [pc, #40]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d0ef      	beq.n	8005116 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005136:	7bfb      	ldrb	r3, [r7, #15]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d106      	bne.n	800514a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800513c:	4b05      	ldr	r3, [pc, #20]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 800513e:	691a      	ldr	r2, [r3, #16]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	699b      	ldr	r3, [r3, #24]
 8005144:	4903      	ldr	r1, [pc, #12]	; (8005154 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005146:	4313      	orrs	r3, r2
 8005148:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800514a:	7bfb      	ldrb	r3, [r7, #15]
}
 800514c:	4618      	mov	r0, r3
 800514e:	3710      	adds	r7, #16
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}
 8005154:	40021000 	.word	0x40021000

08005158 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d079      	beq.n	800525e <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005170:	b2db      	uxtb	r3, r3
 8005172:	2b00      	cmp	r3, #0
 8005174:	d106      	bne.n	8005184 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f7fd fff2 	bl	8003168 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2202      	movs	r2, #2
 8005188:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	68db      	ldr	r3, [r3, #12]
 8005192:	f003 0310 	and.w	r3, r3, #16
 8005196:	2b10      	cmp	r3, #16
 8005198:	d058      	beq.n	800524c <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	22ca      	movs	r2, #202	; 0xca
 80051a0:	625a      	str	r2, [r3, #36]	; 0x24
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2253      	movs	r2, #83	; 0x53
 80051a8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 f880 	bl	80052b0 <RTC_EnterInitMode>
 80051b0:	4603      	mov	r3, r0
 80051b2:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80051b4:	7bfb      	ldrb	r3, [r7, #15]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d127      	bne.n	800520a <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	6812      	ldr	r2, [r2, #0]
 80051c4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80051c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051cc:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	6899      	ldr	r1, [r3, #8]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685a      	ldr	r2, [r3, #4]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	691b      	ldr	r3, [r3, #16]
 80051dc:	431a      	orrs	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	699b      	ldr	r3, [r3, #24]
 80051e2:	431a      	orrs	r2, r3
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	430a      	orrs	r2, r1
 80051ea:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	68d2      	ldr	r2, [r2, #12]
 80051f4:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	6919      	ldr	r1, [r3, #16]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	041a      	lsls	r2, r3, #16
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	430a      	orrs	r2, r1
 8005208:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 f884 	bl	8005318 <RTC_ExitInitMode>
 8005210:	4603      	mov	r3, r0
 8005212:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005214:	7bfb      	ldrb	r3, [r7, #15]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d113      	bne.n	8005242 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f022 0203 	bic.w	r2, r2, #3
 8005228:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	69da      	ldr	r2, [r3, #28]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	695b      	ldr	r3, [r3, #20]
 8005238:	431a      	orrs	r2, r3
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	430a      	orrs	r2, r1
 8005240:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	22ff      	movs	r2, #255	; 0xff
 8005248:	625a      	str	r2, [r3, #36]	; 0x24
 800524a:	e001      	b.n	8005250 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800524c:	2300      	movs	r3, #0
 800524e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005250:	7bfb      	ldrb	r3, [r7, #15]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d103      	bne.n	800525e <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2201      	movs	r2, #1
 800525a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  return status;
 800525e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005260:	4618      	mov	r0, r3
 8005262:	3710      	adds	r7, #16
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}

08005268 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b084      	sub	sp, #16
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a0d      	ldr	r2, [pc, #52]	; (80052ac <HAL_RTC_WaitForSynchro+0x44>)
 8005276:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8005278:	f7fe fa78 	bl	800376c <HAL_GetTick>
 800527c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800527e:	e009      	b.n	8005294 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005280:	f7fe fa74 	bl	800376c <HAL_GetTick>
 8005284:	4602      	mov	r2, r0
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800528e:	d901      	bls.n	8005294 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8005290:	2303      	movs	r3, #3
 8005292:	e007      	b.n	80052a4 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	f003 0320 	and.w	r3, r3, #32
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d0ee      	beq.n	8005280 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 80052a2:	2300      	movs	r3, #0
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3710      	adds	r7, #16
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	0003ff5f 	.word	0x0003ff5f

080052b0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80052b8:	2300      	movs	r3, #0
 80052ba:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d120      	bne.n	800530c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f04f 32ff 	mov.w	r2, #4294967295
 80052d2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80052d4:	f7fe fa4a 	bl	800376c <HAL_GetTick>
 80052d8:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80052da:	e00d      	b.n	80052f8 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80052dc:	f7fe fa46 	bl	800376c <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052ea:	d905      	bls.n	80052f8 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80052ec:	2303      	movs	r3, #3
 80052ee:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2203      	movs	r2, #3
 80052f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005302:	2b00      	cmp	r3, #0
 8005304:	d102      	bne.n	800530c <RTC_EnterInitMode+0x5c>
 8005306:	7bfb      	ldrb	r3, [r7, #15]
 8005308:	2b03      	cmp	r3, #3
 800530a:	d1e7      	bne.n	80052dc <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800530c:	7bfb      	ldrb	r3, [r7, #15]
}
 800530e:	4618      	mov	r0, r3
 8005310:	3710      	adds	r7, #16
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
	...

08005318 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b084      	sub	sp, #16
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005320:	2300      	movs	r3, #0
 8005322:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8005324:	4b1a      	ldr	r3, [pc, #104]	; (8005390 <RTC_ExitInitMode+0x78>)
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	4a19      	ldr	r2, [pc, #100]	; (8005390 <RTC_ExitInitMode+0x78>)
 800532a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800532e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005330:	4b17      	ldr	r3, [pc, #92]	; (8005390 <RTC_ExitInitMode+0x78>)
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	f003 0320 	and.w	r3, r3, #32
 8005338:	2b00      	cmp	r3, #0
 800533a:	d10c      	bne.n	8005356 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f7ff ff93 	bl	8005268 <HAL_RTC_WaitForSynchro>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d01e      	beq.n	8005386 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2203      	movs	r2, #3
 800534c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	73fb      	strb	r3, [r7, #15]
 8005354:	e017      	b.n	8005386 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005356:	4b0e      	ldr	r3, [pc, #56]	; (8005390 <RTC_ExitInitMode+0x78>)
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	4a0d      	ldr	r2, [pc, #52]	; (8005390 <RTC_ExitInitMode+0x78>)
 800535c:	f023 0320 	bic.w	r3, r3, #32
 8005360:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f7ff ff80 	bl	8005268 <HAL_RTC_WaitForSynchro>
 8005368:	4603      	mov	r3, r0
 800536a:	2b00      	cmp	r3, #0
 800536c:	d005      	beq.n	800537a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2203      	movs	r2, #3
 8005372:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005376:	2303      	movs	r3, #3
 8005378:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800537a:	4b05      	ldr	r3, [pc, #20]	; (8005390 <RTC_ExitInitMode+0x78>)
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	4a04      	ldr	r2, [pc, #16]	; (8005390 <RTC_ExitInitMode+0x78>)
 8005380:	f043 0320 	orr.w	r3, r3, #32
 8005384:	6093      	str	r3, [r2, #8]
  }

  return status;
 8005386:	7bfb      	ldrb	r3, [r7, #15]
}
 8005388:	4618      	mov	r0, r3
 800538a:	3710      	adds	r7, #16
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	40002800 	.word	0x40002800

08005394 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b084      	sub	sp, #16
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e095      	b.n	80054d2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d108      	bne.n	80053c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053b6:	d009      	beq.n	80053cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	61da      	str	r2, [r3, #28]
 80053be:	e005      	b.n	80053cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d106      	bne.n	80053ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f7fd feee 	bl	80031c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2202      	movs	r2, #2
 80053f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005402:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800540c:	d902      	bls.n	8005414 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800540e:	2300      	movs	r3, #0
 8005410:	60fb      	str	r3, [r7, #12]
 8005412:	e002      	b.n	800541a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005414:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005418:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	68db      	ldr	r3, [r3, #12]
 800541e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005422:	d007      	beq.n	8005434 <HAL_SPI_Init+0xa0>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800542c:	d002      	beq.n	8005434 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005444:	431a      	orrs	r2, r3
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	f003 0302 	and.w	r3, r3, #2
 800544e:	431a      	orrs	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	695b      	ldr	r3, [r3, #20]
 8005454:	f003 0301 	and.w	r3, r3, #1
 8005458:	431a      	orrs	r2, r3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005462:	431a      	orrs	r2, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	69db      	ldr	r3, [r3, #28]
 8005468:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800546c:	431a      	orrs	r2, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a1b      	ldr	r3, [r3, #32]
 8005472:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005476:	ea42 0103 	orr.w	r1, r2, r3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800547e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	430a      	orrs	r2, r1
 8005488:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	699b      	ldr	r3, [r3, #24]
 800548e:	0c1b      	lsrs	r3, r3, #16
 8005490:	f003 0204 	and.w	r2, r3, #4
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005498:	f003 0310 	and.w	r3, r3, #16
 800549c:	431a      	orrs	r2, r3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a2:	f003 0308 	and.w	r3, r3, #8
 80054a6:	431a      	orrs	r2, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80054b0:	ea42 0103 	orr.w	r1, r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	430a      	orrs	r2, r1
 80054c0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}

080054da <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054da:	b580      	push	{r7, lr}
 80054dc:	b088      	sub	sp, #32
 80054de:	af00      	add	r7, sp, #0
 80054e0:	60f8      	str	r0, [r7, #12]
 80054e2:	60b9      	str	r1, [r7, #8]
 80054e4:	603b      	str	r3, [r7, #0]
 80054e6:	4613      	mov	r3, r2
 80054e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80054ea:	2300      	movs	r3, #0
 80054ec:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d101      	bne.n	80054fc <HAL_SPI_Transmit+0x22>
 80054f8:	2302      	movs	r3, #2
 80054fa:	e15f      	b.n	80057bc <HAL_SPI_Transmit+0x2e2>
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005504:	f7fe f932 	bl	800376c <HAL_GetTick>
 8005508:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800550a:	88fb      	ldrh	r3, [r7, #6]
 800550c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b01      	cmp	r3, #1
 8005518:	d002      	beq.n	8005520 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800551a:	2302      	movs	r3, #2
 800551c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800551e:	e148      	b.n	80057b2 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d002      	beq.n	800552c <HAL_SPI_Transmit+0x52>
 8005526:	88fb      	ldrh	r3, [r7, #6]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d102      	bne.n	8005532 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005530:	e13f      	b.n	80057b2 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2203      	movs	r2, #3
 8005536:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	68ba      	ldr	r2, [r7, #8]
 8005544:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	88fa      	ldrh	r2, [r7, #6]
 800554a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	88fa      	ldrh	r2, [r7, #6]
 8005550:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2200      	movs	r2, #0
 8005556:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2200      	movs	r2, #0
 800555c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2200      	movs	r2, #0
 8005564:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800557c:	d10f      	bne.n	800559e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800558c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800559c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a8:	2b40      	cmp	r3, #64	; 0x40
 80055aa:	d007      	beq.n	80055bc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80055c4:	d94f      	bls.n	8005666 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d002      	beq.n	80055d4 <HAL_SPI_Transmit+0xfa>
 80055ce:	8afb      	ldrh	r3, [r7, #22]
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	d142      	bne.n	800565a <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d8:	881a      	ldrh	r2, [r3, #0]
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e4:	1c9a      	adds	r2, r3, #2
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	3b01      	subs	r3, #1
 80055f2:	b29a      	uxth	r2, r3
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80055f8:	e02f      	b.n	800565a <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	f003 0302 	and.w	r3, r3, #2
 8005604:	2b02      	cmp	r3, #2
 8005606:	d112      	bne.n	800562e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800560c:	881a      	ldrh	r2, [r3, #0]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005618:	1c9a      	adds	r2, r3, #2
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005622:	b29b      	uxth	r3, r3
 8005624:	3b01      	subs	r3, #1
 8005626:	b29a      	uxth	r2, r3
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800562c:	e015      	b.n	800565a <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800562e:	f7fe f89d 	bl	800376c <HAL_GetTick>
 8005632:	4602      	mov	r2, r0
 8005634:	69bb      	ldr	r3, [r7, #24]
 8005636:	1ad3      	subs	r3, r2, r3
 8005638:	683a      	ldr	r2, [r7, #0]
 800563a:	429a      	cmp	r2, r3
 800563c:	d803      	bhi.n	8005646 <HAL_SPI_Transmit+0x16c>
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005644:	d102      	bne.n	800564c <HAL_SPI_Transmit+0x172>
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d106      	bne.n	800565a <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800564c:	2303      	movs	r3, #3
 800564e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8005658:	e0ab      	b.n	80057b2 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800565e:	b29b      	uxth	r3, r3
 8005660:	2b00      	cmp	r3, #0
 8005662:	d1ca      	bne.n	80055fa <HAL_SPI_Transmit+0x120>
 8005664:	e080      	b.n	8005768 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d002      	beq.n	8005674 <HAL_SPI_Transmit+0x19a>
 800566e:	8afb      	ldrh	r3, [r7, #22]
 8005670:	2b01      	cmp	r3, #1
 8005672:	d174      	bne.n	800575e <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005678:	b29b      	uxth	r3, r3
 800567a:	2b01      	cmp	r3, #1
 800567c:	d912      	bls.n	80056a4 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005682:	881a      	ldrh	r2, [r3, #0]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800568e:	1c9a      	adds	r2, r3, #2
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005698:	b29b      	uxth	r3, r3
 800569a:	3b02      	subs	r3, #2
 800569c:	b29a      	uxth	r2, r3
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80056a2:	e05c      	b.n	800575e <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	330c      	adds	r3, #12
 80056ae:	7812      	ldrb	r2, [r2, #0]
 80056b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056b6:	1c5a      	adds	r2, r3, #1
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	3b01      	subs	r3, #1
 80056c4:	b29a      	uxth	r2, r3
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80056ca:	e048      	b.n	800575e <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f003 0302 	and.w	r3, r3, #2
 80056d6:	2b02      	cmp	r3, #2
 80056d8:	d12b      	bne.n	8005732 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056de:	b29b      	uxth	r3, r3
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d912      	bls.n	800570a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e8:	881a      	ldrh	r2, [r3, #0]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056f4:	1c9a      	adds	r2, r3, #2
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056fe:	b29b      	uxth	r3, r3
 8005700:	3b02      	subs	r3, #2
 8005702:	b29a      	uxth	r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005708:	e029      	b.n	800575e <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	330c      	adds	r3, #12
 8005714:	7812      	ldrb	r2, [r2, #0]
 8005716:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800571c:	1c5a      	adds	r2, r3, #1
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005726:	b29b      	uxth	r3, r3
 8005728:	3b01      	subs	r3, #1
 800572a:	b29a      	uxth	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005730:	e015      	b.n	800575e <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005732:	f7fe f81b 	bl	800376c <HAL_GetTick>
 8005736:	4602      	mov	r2, r0
 8005738:	69bb      	ldr	r3, [r7, #24]
 800573a:	1ad3      	subs	r3, r2, r3
 800573c:	683a      	ldr	r2, [r7, #0]
 800573e:	429a      	cmp	r2, r3
 8005740:	d803      	bhi.n	800574a <HAL_SPI_Transmit+0x270>
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005748:	d102      	bne.n	8005750 <HAL_SPI_Transmit+0x276>
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d106      	bne.n	800575e <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8005750:	2303      	movs	r3, #3
 8005752:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800575c:	e029      	b.n	80057b2 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005762:	b29b      	uxth	r3, r3
 8005764:	2b00      	cmp	r3, #0
 8005766:	d1b1      	bne.n	80056cc <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005768:	69ba      	ldr	r2, [r7, #24]
 800576a:	6839      	ldr	r1, [r7, #0]
 800576c:	68f8      	ldr	r0, [r7, #12]
 800576e:	f000 fb69 	bl	8005e44 <SPI_EndRxTxTransaction>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	d002      	beq.n	800577e <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2220      	movs	r2, #32
 800577c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d10a      	bne.n	800579c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005786:	2300      	movs	r3, #0
 8005788:	613b      	str	r3, [r7, #16]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	613b      	str	r3, [r7, #16]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	613b      	str	r3, [r7, #16]
 800579a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d002      	beq.n	80057aa <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	77fb      	strb	r3, [r7, #31]
 80057a8:	e003      	b.n	80057b2 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2201      	movs	r2, #1
 80057ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2200      	movs	r2, #0
 80057b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80057ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3720      	adds	r7, #32
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b08a      	sub	sp, #40	; 0x28
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	60f8      	str	r0, [r7, #12]
 80057cc:	60b9      	str	r1, [r7, #8]
 80057ce:	607a      	str	r2, [r7, #4]
 80057d0:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80057d2:	2301      	movs	r3, #1
 80057d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80057d6:	2300      	movs	r3, #0
 80057d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d101      	bne.n	80057ea <HAL_SPI_TransmitReceive+0x26>
 80057e6:	2302      	movs	r3, #2
 80057e8:	e20a      	b.n	8005c00 <HAL_SPI_TransmitReceive+0x43c>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2201      	movs	r2, #1
 80057ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80057f2:	f7fd ffbb 	bl	800376c <HAL_GetTick>
 80057f6:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80057fe:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	685b      	ldr	r3, [r3, #4]
 8005804:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005806:	887b      	ldrh	r3, [r7, #2]
 8005808:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800580a:	887b      	ldrh	r3, [r7, #2]
 800580c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800580e:	7efb      	ldrb	r3, [r7, #27]
 8005810:	2b01      	cmp	r3, #1
 8005812:	d00e      	beq.n	8005832 <HAL_SPI_TransmitReceive+0x6e>
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800581a:	d106      	bne.n	800582a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d102      	bne.n	800582a <HAL_SPI_TransmitReceive+0x66>
 8005824:	7efb      	ldrb	r3, [r7, #27]
 8005826:	2b04      	cmp	r3, #4
 8005828:	d003      	beq.n	8005832 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800582a:	2302      	movs	r3, #2
 800582c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005830:	e1e0      	b.n	8005bf4 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d005      	beq.n	8005844 <HAL_SPI_TransmitReceive+0x80>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d002      	beq.n	8005844 <HAL_SPI_TransmitReceive+0x80>
 800583e:	887b      	ldrh	r3, [r7, #2]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d103      	bne.n	800584c <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800584a:	e1d3      	b.n	8005bf4 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005852:	b2db      	uxtb	r3, r3
 8005854:	2b04      	cmp	r3, #4
 8005856:	d003      	beq.n	8005860 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2205      	movs	r2, #5
 800585c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2200      	movs	r2, #0
 8005864:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	887a      	ldrh	r2, [r7, #2]
 8005870:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	887a      	ldrh	r2, [r7, #2]
 8005878:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	68ba      	ldr	r2, [r7, #8]
 8005880:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	887a      	ldrh	r2, [r7, #2]
 8005886:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	887a      	ldrh	r2, [r7, #2]
 800588c:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2200      	movs	r2, #0
 8005892:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2200      	movs	r2, #0
 8005898:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80058a2:	d802      	bhi.n	80058aa <HAL_SPI_TransmitReceive+0xe6>
 80058a4:	8a3b      	ldrh	r3, [r7, #16]
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d908      	bls.n	80058bc <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	685a      	ldr	r2, [r3, #4]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80058b8:	605a      	str	r2, [r3, #4]
 80058ba:	e007      	b.n	80058cc <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	685a      	ldr	r2, [r3, #4]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80058ca:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058d6:	2b40      	cmp	r3, #64	; 0x40
 80058d8:	d007      	beq.n	80058ea <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	681a      	ldr	r2, [r3, #0]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80058f2:	f240 8081 	bls.w	80059f8 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d002      	beq.n	8005904 <HAL_SPI_TransmitReceive+0x140>
 80058fe:	8a7b      	ldrh	r3, [r7, #18]
 8005900:	2b01      	cmp	r3, #1
 8005902:	d16d      	bne.n	80059e0 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005908:	881a      	ldrh	r2, [r3, #0]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005914:	1c9a      	adds	r2, r3, #2
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800591e:	b29b      	uxth	r3, r3
 8005920:	3b01      	subs	r3, #1
 8005922:	b29a      	uxth	r2, r3
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005928:	e05a      	b.n	80059e0 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	f003 0302 	and.w	r3, r3, #2
 8005934:	2b02      	cmp	r3, #2
 8005936:	d11b      	bne.n	8005970 <HAL_SPI_TransmitReceive+0x1ac>
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800593c:	b29b      	uxth	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d016      	beq.n	8005970 <HAL_SPI_TransmitReceive+0x1ac>
 8005942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005944:	2b01      	cmp	r3, #1
 8005946:	d113      	bne.n	8005970 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800594c:	881a      	ldrh	r2, [r3, #0]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005958:	1c9a      	adds	r2, r3, #2
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005962:	b29b      	uxth	r3, r3
 8005964:	3b01      	subs	r3, #1
 8005966:	b29a      	uxth	r2, r3
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800596c:	2300      	movs	r3, #0
 800596e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	f003 0301 	and.w	r3, r3, #1
 800597a:	2b01      	cmp	r3, #1
 800597c:	d11c      	bne.n	80059b8 <HAL_SPI_TransmitReceive+0x1f4>
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005984:	b29b      	uxth	r3, r3
 8005986:	2b00      	cmp	r3, #0
 8005988:	d016      	beq.n	80059b8 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	68da      	ldr	r2, [r3, #12]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005994:	b292      	uxth	r2, r2
 8005996:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800599c:	1c9a      	adds	r2, r3, #2
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	3b01      	subs	r3, #1
 80059ac:	b29a      	uxth	r2, r3
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059b4:	2301      	movs	r3, #1
 80059b6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80059b8:	f7fd fed8 	bl	800376c <HAL_GetTick>
 80059bc:	4602      	mov	r2, r0
 80059be:	69fb      	ldr	r3, [r7, #28]
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d80b      	bhi.n	80059e0 <HAL_SPI_TransmitReceive+0x21c>
 80059c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ce:	d007      	beq.n	80059e0 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80059d0:	2303      	movs	r3, #3
 80059d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2201      	movs	r2, #1
 80059da:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 80059de:	e109      	b.n	8005bf4 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d19f      	bne.n	800592a <HAL_SPI_TransmitReceive+0x166>
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d199      	bne.n	800592a <HAL_SPI_TransmitReceive+0x166>
 80059f6:	e0e3      	b.n	8005bc0 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d003      	beq.n	8005a08 <HAL_SPI_TransmitReceive+0x244>
 8005a00:	8a7b      	ldrh	r3, [r7, #18]
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	f040 80cf 	bne.w	8005ba6 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d912      	bls.n	8005a38 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a16:	881a      	ldrh	r2, [r3, #0]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a22:	1c9a      	adds	r2, r3, #2
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	3b02      	subs	r3, #2
 8005a30:	b29a      	uxth	r2, r3
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a36:	e0b6      	b.n	8005ba6 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	330c      	adds	r3, #12
 8005a42:	7812      	ldrb	r2, [r2, #0]
 8005a44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a4a:	1c5a      	adds	r2, r3, #1
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	3b01      	subs	r3, #1
 8005a58:	b29a      	uxth	r2, r3
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a5e:	e0a2      	b.n	8005ba6 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	f003 0302 	and.w	r3, r3, #2
 8005a6a:	2b02      	cmp	r3, #2
 8005a6c:	d134      	bne.n	8005ad8 <HAL_SPI_TransmitReceive+0x314>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d02f      	beq.n	8005ad8 <HAL_SPI_TransmitReceive+0x314>
 8005a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d12c      	bne.n	8005ad8 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d912      	bls.n	8005aae <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a8c:	881a      	ldrh	r2, [r3, #0]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a98:	1c9a      	adds	r2, r3, #2
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	3b02      	subs	r3, #2
 8005aa6:	b29a      	uxth	r2, r3
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005aac:	e012      	b.n	8005ad4 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	330c      	adds	r3, #12
 8005ab8:	7812      	ldrb	r2, [r2, #0]
 8005aba:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac0:	1c5a      	adds	r2, r3, #1
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	3b01      	subs	r3, #1
 8005ace:	b29a      	uxth	r2, r3
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	f003 0301 	and.w	r3, r3, #1
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d148      	bne.n	8005b78 <HAL_SPI_TransmitReceive+0x3b4>
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d042      	beq.n	8005b78 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005af8:	b29b      	uxth	r3, r3
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d923      	bls.n	8005b46 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	68da      	ldr	r2, [r3, #12]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b08:	b292      	uxth	r2, r2
 8005b0a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b10:	1c9a      	adds	r2, r3, #2
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	3b02      	subs	r3, #2
 8005b20:	b29a      	uxth	r2, r3
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d81f      	bhi.n	8005b74 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	685a      	ldr	r2, [r3, #4]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b42:	605a      	str	r2, [r3, #4]
 8005b44:	e016      	b.n	8005b74 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f103 020c 	add.w	r2, r3, #12
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b52:	7812      	ldrb	r2, [r2, #0]
 8005b54:	b2d2      	uxtb	r2, r2
 8005b56:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5c:	1c5a      	adds	r2, r3, #1
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	3b01      	subs	r3, #1
 8005b6c:	b29a      	uxth	r2, r3
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b74:	2301      	movs	r3, #1
 8005b76:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005b78:	f7fd fdf8 	bl	800376c <HAL_GetTick>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	1ad3      	subs	r3, r2, r3
 8005b82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d803      	bhi.n	8005b90 <HAL_SPI_TransmitReceive+0x3cc>
 8005b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b8e:	d102      	bne.n	8005b96 <HAL_SPI_TransmitReceive+0x3d2>
 8005b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d107      	bne.n	8005ba6 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8005ba4:	e026      	b.n	8005bf4 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	f47f af57 	bne.w	8005a60 <HAL_SPI_TransmitReceive+0x29c>
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	f47f af50 	bne.w	8005a60 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005bc0:	69fa      	ldr	r2, [r7, #28]
 8005bc2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005bc4:	68f8      	ldr	r0, [r7, #12]
 8005bc6:	f000 f93d 	bl	8005e44 <SPI_EndRxTxTransaction>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d005      	beq.n	8005bdc <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2220      	movs	r2, #32
 8005bda:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d003      	beq.n	8005bec <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bea:	e003      	b.n	8005bf4 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005bfc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3728      	adds	r7, #40	; 0x28
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b088      	sub	sp, #32
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	603b      	str	r3, [r7, #0]
 8005c14:	4613      	mov	r3, r2
 8005c16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005c18:	f7fd fda8 	bl	800376c <HAL_GetTick>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c20:	1a9b      	subs	r3, r3, r2
 8005c22:	683a      	ldr	r2, [r7, #0]
 8005c24:	4413      	add	r3, r2
 8005c26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005c28:	f7fd fda0 	bl	800376c <HAL_GetTick>
 8005c2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005c2e:	4b39      	ldr	r3, [pc, #228]	; (8005d14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	015b      	lsls	r3, r3, #5
 8005c34:	0d1b      	lsrs	r3, r3, #20
 8005c36:	69fa      	ldr	r2, [r7, #28]
 8005c38:	fb02 f303 	mul.w	r3, r2, r3
 8005c3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c3e:	e054      	b.n	8005cea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c46:	d050      	beq.n	8005cea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c48:	f7fd fd90 	bl	800376c <HAL_GetTick>
 8005c4c:	4602      	mov	r2, r0
 8005c4e:	69bb      	ldr	r3, [r7, #24]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	69fa      	ldr	r2, [r7, #28]
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d902      	bls.n	8005c5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d13d      	bne.n	8005cda <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	685a      	ldr	r2, [r3, #4]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005c6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c76:	d111      	bne.n	8005c9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c80:	d004      	beq.n	8005c8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c8a:	d107      	bne.n	8005c9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ca0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ca4:	d10f      	bne.n	8005cc6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005cb4:	601a      	str	r2, [r3, #0]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005cc4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e017      	b.n	8005d0a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d101      	bne.n	8005ce4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	3b01      	subs	r3, #1
 8005ce8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	689a      	ldr	r2, [r3, #8]
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	4013      	ands	r3, r2
 8005cf4:	68ba      	ldr	r2, [r7, #8]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	bf0c      	ite	eq
 8005cfa:	2301      	moveq	r3, #1
 8005cfc:	2300      	movne	r3, #0
 8005cfe:	b2db      	uxtb	r3, r3
 8005d00:	461a      	mov	r2, r3
 8005d02:	79fb      	ldrb	r3, [r7, #7]
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d19b      	bne.n	8005c40 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3720      	adds	r7, #32
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	20000078 	.word	0x20000078

08005d18 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b08a      	sub	sp, #40	; 0x28
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	60f8      	str	r0, [r7, #12]
 8005d20:	60b9      	str	r1, [r7, #8]
 8005d22:	607a      	str	r2, [r7, #4]
 8005d24:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005d26:	2300      	movs	r3, #0
 8005d28:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005d2a:	f7fd fd1f 	bl	800376c <HAL_GetTick>
 8005d2e:	4602      	mov	r2, r0
 8005d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d32:	1a9b      	subs	r3, r3, r2
 8005d34:	683a      	ldr	r2, [r7, #0]
 8005d36:	4413      	add	r3, r2
 8005d38:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005d3a:	f7fd fd17 	bl	800376c <HAL_GetTick>
 8005d3e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	330c      	adds	r3, #12
 8005d46:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005d48:	4b3d      	ldr	r3, [pc, #244]	; (8005e40 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	4413      	add	r3, r2
 8005d52:	00da      	lsls	r2, r3, #3
 8005d54:	1ad3      	subs	r3, r2, r3
 8005d56:	0d1b      	lsrs	r3, r3, #20
 8005d58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d5a:	fb02 f303 	mul.w	r3, r2, r3
 8005d5e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005d60:	e060      	b.n	8005e24 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005d68:	d107      	bne.n	8005d7a <SPI_WaitFifoStateUntilTimeout+0x62>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d104      	bne.n	8005d7a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	781b      	ldrb	r3, [r3, #0]
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005d78:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d80:	d050      	beq.n	8005e24 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d82:	f7fd fcf3 	bl	800376c <HAL_GetTick>
 8005d86:	4602      	mov	r2, r0
 8005d88:	6a3b      	ldr	r3, [r7, #32]
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d902      	bls.n	8005d98 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d13d      	bne.n	8005e14 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	685a      	ldr	r2, [r3, #4]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005da6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005db0:	d111      	bne.n	8005dd6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dba:	d004      	beq.n	8005dc6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dc4:	d107      	bne.n	8005dd6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005dd4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dde:	d10f      	bne.n	8005e00 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005dee:	601a      	str	r2, [r3, #0]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005dfe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005e10:	2303      	movs	r3, #3
 8005e12:	e010      	b.n	8005e36 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e14:	69bb      	ldr	r3, [r7, #24]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d101      	bne.n	8005e1e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005e1e:	69bb      	ldr	r3, [r7, #24]
 8005e20:	3b01      	subs	r3, #1
 8005e22:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	689a      	ldr	r2, [r3, #8]
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	687a      	ldr	r2, [r7, #4]
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d196      	bne.n	8005d62 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005e34:	2300      	movs	r3, #0
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3728      	adds	r7, #40	; 0x28
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	20000078 	.word	0x20000078

08005e44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b086      	sub	sp, #24
 8005e48:	af02      	add	r7, sp, #8
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	9300      	str	r3, [sp, #0]
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	2200      	movs	r2, #0
 8005e58:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005e5c:	68f8      	ldr	r0, [r7, #12]
 8005e5e:	f7ff ff5b 	bl	8005d18 <SPI_WaitFifoStateUntilTimeout>
 8005e62:	4603      	mov	r3, r0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d007      	beq.n	8005e78 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e6c:	f043 0220 	orr.w	r2, r3, #32
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005e74:	2303      	movs	r3, #3
 8005e76:	e027      	b.n	8005ec8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	9300      	str	r3, [sp, #0]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	2180      	movs	r1, #128	; 0x80
 8005e82:	68f8      	ldr	r0, [r7, #12]
 8005e84:	f7ff fec0 	bl	8005c08 <SPI_WaitFlagStateUntilTimeout>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d007      	beq.n	8005e9e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e92:	f043 0220 	orr.w	r2, r3, #32
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	e014      	b.n	8005ec8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	9300      	str	r3, [sp, #0]
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005eaa:	68f8      	ldr	r0, [r7, #12]
 8005eac:	f7ff ff34 	bl	8005d18 <SPI_WaitFifoStateUntilTimeout>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d007      	beq.n	8005ec6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005eba:	f043 0220 	orr.w	r2, r3, #32
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e000      	b.n	8005ec8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005ec6:	2300      	movs	r3, #0
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3710      	adds	r7, #16
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}

08005ed0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b082      	sub	sp, #8
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d101      	bne.n	8005ee2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e049      	b.n	8005f76 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d106      	bne.n	8005efc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 f841 	bl	8005f7e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2202      	movs	r2, #2
 8005f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	3304      	adds	r3, #4
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	4610      	mov	r0, r2
 8005f10:	f000 f9be 	bl	8006290 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f74:	2300      	movs	r3, #0
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3708      	adds	r7, #8
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}

08005f7e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005f7e:	b480      	push	{r7}
 8005f80:	b083      	sub	sp, #12
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005f86:	bf00      	nop
 8005f88:	370c      	adds	r7, #12
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
	...

08005f94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b085      	sub	sp, #20
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d001      	beq.n	8005fac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	e03b      	b.n	8006024 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2202      	movs	r2, #2
 8005fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	68da      	ldr	r2, [r3, #12]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f042 0201 	orr.w	r2, r2, #1
 8005fc2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a19      	ldr	r2, [pc, #100]	; (8006030 <HAL_TIM_Base_Start_IT+0x9c>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d009      	beq.n	8005fe2 <HAL_TIM_Base_Start_IT+0x4e>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fd6:	d004      	beq.n	8005fe2 <HAL_TIM_Base_Start_IT+0x4e>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a15      	ldr	r2, [pc, #84]	; (8006034 <HAL_TIM_Base_Start_IT+0xa0>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d115      	bne.n	800600e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	689a      	ldr	r2, [r3, #8]
 8005fe8:	4b13      	ldr	r3, [pc, #76]	; (8006038 <HAL_TIM_Base_Start_IT+0xa4>)
 8005fea:	4013      	ands	r3, r2
 8005fec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2b06      	cmp	r3, #6
 8005ff2:	d015      	beq.n	8006020 <HAL_TIM_Base_Start_IT+0x8c>
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ffa:	d011      	beq.n	8006020 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f042 0201 	orr.w	r2, r2, #1
 800600a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800600c:	e008      	b.n	8006020 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f042 0201 	orr.w	r2, r2, #1
 800601c:	601a      	str	r2, [r3, #0]
 800601e:	e000      	b.n	8006022 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006020:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006022:	2300      	movs	r3, #0
}
 8006024:	4618      	mov	r0, r3
 8006026:	3714      	adds	r7, #20
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr
 8006030:	40012c00 	.word	0x40012c00
 8006034:	40014000 	.word	0x40014000
 8006038:	00010007 	.word	0x00010007

0800603c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	68db      	ldr	r3, [r3, #12]
 800604a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	f003 0302 	and.w	r3, r3, #2
 800605a:	2b00      	cmp	r3, #0
 800605c:	d020      	beq.n	80060a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f003 0302 	and.w	r3, r3, #2
 8006064:	2b00      	cmp	r3, #0
 8006066:	d01b      	beq.n	80060a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f06f 0202 	mvn.w	r2, #2
 8006070:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2201      	movs	r2, #1
 8006076:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	699b      	ldr	r3, [r3, #24]
 800607e:	f003 0303 	and.w	r3, r3, #3
 8006082:	2b00      	cmp	r3, #0
 8006084:	d003      	beq.n	800608e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 f8e4 	bl	8006254 <HAL_TIM_IC_CaptureCallback>
 800608c:	e005      	b.n	800609a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f000 f8d6 	bl	8006240 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	f000 f8e7 	bl	8006268 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2200      	movs	r2, #0
 800609e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	f003 0304 	and.w	r3, r3, #4
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d020      	beq.n	80060ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f003 0304 	and.w	r3, r3, #4
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d01b      	beq.n	80060ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f06f 0204 	mvn.w	r2, #4
 80060bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2202      	movs	r2, #2
 80060c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	699b      	ldr	r3, [r3, #24]
 80060ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d003      	beq.n	80060da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 f8be 	bl	8006254 <HAL_TIM_IC_CaptureCallback>
 80060d8:	e005      	b.n	80060e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 f8b0 	bl	8006240 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f000 f8c1 	bl	8006268 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	f003 0308 	and.w	r3, r3, #8
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d020      	beq.n	8006138 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f003 0308 	and.w	r3, r3, #8
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d01b      	beq.n	8006138 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f06f 0208 	mvn.w	r2, #8
 8006108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2204      	movs	r2, #4
 800610e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	69db      	ldr	r3, [r3, #28]
 8006116:	f003 0303 	and.w	r3, r3, #3
 800611a:	2b00      	cmp	r3, #0
 800611c:	d003      	beq.n	8006126 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 f898 	bl	8006254 <HAL_TIM_IC_CaptureCallback>
 8006124:	e005      	b.n	8006132 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 f88a 	bl	8006240 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f000 f89b 	bl	8006268 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	f003 0310 	and.w	r3, r3, #16
 800613e:	2b00      	cmp	r3, #0
 8006140:	d020      	beq.n	8006184 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f003 0310 	and.w	r3, r3, #16
 8006148:	2b00      	cmp	r3, #0
 800614a:	d01b      	beq.n	8006184 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f06f 0210 	mvn.w	r2, #16
 8006154:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2208      	movs	r2, #8
 800615a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	69db      	ldr	r3, [r3, #28]
 8006162:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006166:	2b00      	cmp	r3, #0
 8006168:	d003      	beq.n	8006172 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 f872 	bl	8006254 <HAL_TIM_IC_CaptureCallback>
 8006170:	e005      	b.n	800617e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f000 f864 	bl	8006240 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 f875 	bl	8006268 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	f003 0301 	and.w	r3, r3, #1
 800618a:	2b00      	cmp	r3, #0
 800618c:	d00c      	beq.n	80061a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f003 0301 	and.w	r3, r3, #1
 8006194:	2b00      	cmp	r3, #0
 8006196:	d007      	beq.n	80061a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f06f 0201 	mvn.w	r2, #1
 80061a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f7fc ffa8 	bl	80030f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d00c      	beq.n	80061cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d007      	beq.n	80061cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80061c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 f8d0 	bl	800636c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d00c      	beq.n	80061f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d007      	beq.n	80061f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80061e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f000 f8c8 	bl	8006380 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00c      	beq.n	8006214 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006200:	2b00      	cmp	r3, #0
 8006202:	d007      	beq.n	8006214 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800620c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f000 f834 	bl	800627c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	f003 0320 	and.w	r3, r3, #32
 800621a:	2b00      	cmp	r3, #0
 800621c:	d00c      	beq.n	8006238 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f003 0320 	and.w	r3, r3, #32
 8006224:	2b00      	cmp	r3, #0
 8006226:	d007      	beq.n	8006238 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f06f 0220 	mvn.w	r2, #32
 8006230:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 f890 	bl	8006358 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006238:	bf00      	nop
 800623a:	3710      	adds	r7, #16
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}

08006240 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006248:	bf00      	nop
 800624a:	370c      	adds	r7, #12
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006254:	b480      	push	{r7}
 8006256:	b083      	sub	sp, #12
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800625c:	bf00      	nop
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr

08006268 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006270:	bf00      	nop
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr

0800627c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006284:	bf00      	nop
 8006286:	370c      	adds	r7, #12
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr

08006290 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006290:	b480      	push	{r7}
 8006292:	b085      	sub	sp, #20
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	4a2a      	ldr	r2, [pc, #168]	; (800634c <TIM_Base_SetConfig+0xbc>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d003      	beq.n	80062b0 <TIM_Base_SetConfig+0x20>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062ae:	d108      	bne.n	80062c2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	68fa      	ldr	r2, [r7, #12]
 80062be:	4313      	orrs	r3, r2
 80062c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a21      	ldr	r2, [pc, #132]	; (800634c <TIM_Base_SetConfig+0xbc>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d00b      	beq.n	80062e2 <TIM_Base_SetConfig+0x52>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062d0:	d007      	beq.n	80062e2 <TIM_Base_SetConfig+0x52>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a1e      	ldr	r2, [pc, #120]	; (8006350 <TIM_Base_SetConfig+0xc0>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d003      	beq.n	80062e2 <TIM_Base_SetConfig+0x52>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	4a1d      	ldr	r2, [pc, #116]	; (8006354 <TIM_Base_SetConfig+0xc4>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d108      	bne.n	80062f4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	68db      	ldr	r3, [r3, #12]
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	4313      	orrs	r3, r2
 8006300:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	68fa      	ldr	r2, [r7, #12]
 8006306:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	689a      	ldr	r2, [r3, #8]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4a0c      	ldr	r2, [pc, #48]	; (800634c <TIM_Base_SetConfig+0xbc>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d007      	beq.n	8006330 <TIM_Base_SetConfig+0xa0>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	4a0b      	ldr	r2, [pc, #44]	; (8006350 <TIM_Base_SetConfig+0xc0>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d003      	beq.n	8006330 <TIM_Base_SetConfig+0xa0>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	4a0a      	ldr	r2, [pc, #40]	; (8006354 <TIM_Base_SetConfig+0xc4>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d103      	bne.n	8006338 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	691a      	ldr	r2, [r3, #16]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	615a      	str	r2, [r3, #20]
}
 800633e:	bf00      	nop
 8006340:	3714      	adds	r7, #20
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop
 800634c:	40012c00 	.word	0x40012c00
 8006350:	40014000 	.word	0x40014000
 8006354:	40014400 	.word	0x40014400

08006358 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006360:	bf00      	nop
 8006362:	370c      	adds	r7, #12
 8006364:	46bd      	mov	sp, r7
 8006366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636a:	4770      	bx	lr

0800636c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006374:	bf00      	nop
 8006376:	370c      	adds	r7, #12
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006380:	b480      	push	{r7}
 8006382:	b083      	sub	sp, #12
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006388:	bf00      	nop
 800638a:	370c      	adds	r7, #12
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr

08006394 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b082      	sub	sp, #8
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d101      	bne.n	80063a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e040      	b.n	8006428 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d106      	bne.n	80063bc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f7fc ff7c 	bl	80032b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2224      	movs	r2, #36	; 0x24
 80063c0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f022 0201 	bic.w	r2, r2, #1
 80063d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d002      	beq.n	80063e0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f000 fdaa 	bl	8006f34 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f000 fb7b 	bl	8006adc <UART_SetConfig>
 80063e6:	4603      	mov	r3, r0
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d101      	bne.n	80063f0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80063ec:	2301      	movs	r3, #1
 80063ee:	e01b      	b.n	8006428 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	685a      	ldr	r2, [r3, #4]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	689a      	ldr	r2, [r3, #8]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800640e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f042 0201 	orr.w	r2, r2, #1
 800641e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f000 fe29 	bl	8007078 <UART_CheckIdleState>
 8006426:	4603      	mov	r3, r0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3708      	adds	r7, #8
 800642c:	46bd      	mov	sp, r7
 800642e:	bd80      	pop	{r7, pc}

08006430 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b08a      	sub	sp, #40	; 0x28
 8006434:	af00      	add	r7, sp, #0
 8006436:	60f8      	str	r0, [r7, #12]
 8006438:	60b9      	str	r1, [r7, #8]
 800643a:	4613      	mov	r3, r2
 800643c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006444:	2b20      	cmp	r3, #32
 8006446:	d137      	bne.n	80064b8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d002      	beq.n	8006454 <HAL_UART_Receive_IT+0x24>
 800644e:	88fb      	ldrh	r3, [r7, #6]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d101      	bne.n	8006458 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	e030      	b.n	80064ba <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2200      	movs	r2, #0
 800645c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a18      	ldr	r2, [pc, #96]	; (80064c4 <HAL_UART_Receive_IT+0x94>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d01f      	beq.n	80064a8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006472:	2b00      	cmp	r3, #0
 8006474:	d018      	beq.n	80064a8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	e853 3f00 	ldrex	r3, [r3]
 8006482:	613b      	str	r3, [r7, #16]
   return(result);
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800648a:	627b      	str	r3, [r7, #36]	; 0x24
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	461a      	mov	r2, r3
 8006492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006494:	623b      	str	r3, [r7, #32]
 8006496:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006498:	69f9      	ldr	r1, [r7, #28]
 800649a:	6a3a      	ldr	r2, [r7, #32]
 800649c:	e841 2300 	strex	r3, r2, [r1]
 80064a0:	61bb      	str	r3, [r7, #24]
   return(result);
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d1e6      	bne.n	8006476 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80064a8:	88fb      	ldrh	r3, [r7, #6]
 80064aa:	461a      	mov	r2, r3
 80064ac:	68b9      	ldr	r1, [r7, #8]
 80064ae:	68f8      	ldr	r0, [r7, #12]
 80064b0:	f000 fef2 	bl	8007298 <UART_Start_Receive_IT>
 80064b4:	4603      	mov	r3, r0
 80064b6:	e000      	b.n	80064ba <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80064b8:	2302      	movs	r3, #2
  }
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3728      	adds	r7, #40	; 0x28
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	40008000 	.word	0x40008000

080064c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b0ba      	sub	sp, #232	; 0xe8
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	69db      	ldr	r3, [r3, #28]
 80064d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80064ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80064f2:	f640 030f 	movw	r3, #2063	; 0x80f
 80064f6:	4013      	ands	r3, r2
 80064f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80064fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006500:	2b00      	cmp	r3, #0
 8006502:	d115      	bne.n	8006530 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006504:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006508:	f003 0320 	and.w	r3, r3, #32
 800650c:	2b00      	cmp	r3, #0
 800650e:	d00f      	beq.n	8006530 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006510:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006514:	f003 0320 	and.w	r3, r3, #32
 8006518:	2b00      	cmp	r3, #0
 800651a:	d009      	beq.n	8006530 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006520:	2b00      	cmp	r3, #0
 8006522:	f000 82ae 	beq.w	8006a82 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	4798      	blx	r3
      }
      return;
 800652e:	e2a8      	b.n	8006a82 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006530:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006534:	2b00      	cmp	r3, #0
 8006536:	f000 8117 	beq.w	8006768 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800653a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800653e:	f003 0301 	and.w	r3, r3, #1
 8006542:	2b00      	cmp	r3, #0
 8006544:	d106      	bne.n	8006554 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006546:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800654a:	4b85      	ldr	r3, [pc, #532]	; (8006760 <HAL_UART_IRQHandler+0x298>)
 800654c:	4013      	ands	r3, r2
 800654e:	2b00      	cmp	r3, #0
 8006550:	f000 810a 	beq.w	8006768 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006558:	f003 0301 	and.w	r3, r3, #1
 800655c:	2b00      	cmp	r3, #0
 800655e:	d011      	beq.n	8006584 <HAL_UART_IRQHandler+0xbc>
 8006560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006568:	2b00      	cmp	r3, #0
 800656a:	d00b      	beq.n	8006584 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	2201      	movs	r2, #1
 8006572:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800657a:	f043 0201 	orr.w	r2, r3, #1
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006588:	f003 0302 	and.w	r3, r3, #2
 800658c:	2b00      	cmp	r3, #0
 800658e:	d011      	beq.n	80065b4 <HAL_UART_IRQHandler+0xec>
 8006590:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006594:	f003 0301 	and.w	r3, r3, #1
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00b      	beq.n	80065b4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2202      	movs	r2, #2
 80065a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80065aa:	f043 0204 	orr.w	r2, r3, #4
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80065b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065b8:	f003 0304 	and.w	r3, r3, #4
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d011      	beq.n	80065e4 <HAL_UART_IRQHandler+0x11c>
 80065c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80065c4:	f003 0301 	and.w	r3, r3, #1
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d00b      	beq.n	80065e4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	2204      	movs	r2, #4
 80065d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80065da:	f043 0202 	orr.w	r2, r3, #2
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80065e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065e8:	f003 0308 	and.w	r3, r3, #8
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d017      	beq.n	8006620 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80065f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065f4:	f003 0320 	and.w	r3, r3, #32
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d105      	bne.n	8006608 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80065fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006600:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006604:	2b00      	cmp	r3, #0
 8006606:	d00b      	beq.n	8006620 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	2208      	movs	r2, #8
 800660e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006616:	f043 0208 	orr.w	r2, r3, #8
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006620:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006624:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006628:	2b00      	cmp	r3, #0
 800662a:	d012      	beq.n	8006652 <HAL_UART_IRQHandler+0x18a>
 800662c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006630:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006634:	2b00      	cmp	r3, #0
 8006636:	d00c      	beq.n	8006652 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006640:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006648:	f043 0220 	orr.w	r2, r3, #32
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006658:	2b00      	cmp	r3, #0
 800665a:	f000 8214 	beq.w	8006a86 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800665e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006662:	f003 0320 	and.w	r3, r3, #32
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00d      	beq.n	8006686 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800666a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800666e:	f003 0320 	and.w	r3, r3, #32
 8006672:	2b00      	cmp	r3, #0
 8006674:	d007      	beq.n	8006686 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800667a:	2b00      	cmp	r3, #0
 800667c:	d003      	beq.n	8006686 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800668c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	689b      	ldr	r3, [r3, #8]
 8006696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800669a:	2b40      	cmp	r3, #64	; 0x40
 800669c:	d005      	beq.n	80066aa <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800669e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80066a2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d04f      	beq.n	800674a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 feba 	bl	8007424 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ba:	2b40      	cmp	r3, #64	; 0x40
 80066bc:	d141      	bne.n	8006742 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	3308      	adds	r3, #8
 80066c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80066cc:	e853 3f00 	ldrex	r3, [r3]
 80066d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80066d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80066d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	3308      	adds	r3, #8
 80066e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80066ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80066ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80066f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80066fa:	e841 2300 	strex	r3, r2, [r1]
 80066fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006702:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006706:	2b00      	cmp	r3, #0
 8006708:	d1d9      	bne.n	80066be <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800670e:	2b00      	cmp	r3, #0
 8006710:	d013      	beq.n	800673a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006716:	4a13      	ldr	r2, [pc, #76]	; (8006764 <HAL_UART_IRQHandler+0x29c>)
 8006718:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800671e:	4618      	mov	r0, r3
 8006720:	f7fd f981 	bl	8003a26 <HAL_DMA_Abort_IT>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d017      	beq.n	800675a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800672e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006734:	4610      	mov	r0, r2
 8006736:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006738:	e00f      	b.n	800675a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 f9b8 	bl	8006ab0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006740:	e00b      	b.n	800675a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f000 f9b4 	bl	8006ab0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006748:	e007      	b.n	800675a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f000 f9b0 	bl	8006ab0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006758:	e195      	b.n	8006a86 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800675a:	bf00      	nop
    return;
 800675c:	e193      	b.n	8006a86 <HAL_UART_IRQHandler+0x5be>
 800675e:	bf00      	nop
 8006760:	04000120 	.word	0x04000120
 8006764:	080074ed 	.word	0x080074ed

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800676c:	2b01      	cmp	r3, #1
 800676e:	f040 814e 	bne.w	8006a0e <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006776:	f003 0310 	and.w	r3, r3, #16
 800677a:	2b00      	cmp	r3, #0
 800677c:	f000 8147 	beq.w	8006a0e <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006780:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006784:	f003 0310 	and.w	r3, r3, #16
 8006788:	2b00      	cmp	r3, #0
 800678a:	f000 8140 	beq.w	8006a0e <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2210      	movs	r2, #16
 8006794:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067a0:	2b40      	cmp	r3, #64	; 0x40
 80067a2:	f040 80b8 	bne.w	8006916 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80067b2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	f000 8167 	beq.w	8006a8a <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80067c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80067c6:	429a      	cmp	r2, r3
 80067c8:	f080 815f 	bcs.w	8006a8a <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80067d2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f003 0320 	and.w	r3, r3, #32
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	f040 8086 	bne.w	80068f4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80067f4:	e853 3f00 	ldrex	r3, [r3]
 80067f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80067fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006800:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006804:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	461a      	mov	r2, r3
 800680e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006812:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006816:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800681a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800681e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006822:	e841 2300 	strex	r3, r2, [r1]
 8006826:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800682a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800682e:	2b00      	cmp	r3, #0
 8006830:	d1da      	bne.n	80067e8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	3308      	adds	r3, #8
 8006838:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800683a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800683c:	e853 3f00 	ldrex	r3, [r3]
 8006840:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006842:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006844:	f023 0301 	bic.w	r3, r3, #1
 8006848:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	3308      	adds	r3, #8
 8006852:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006856:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800685a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800685c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800685e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006862:	e841 2300 	strex	r3, r2, [r1]
 8006866:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006868:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800686a:	2b00      	cmp	r3, #0
 800686c:	d1e1      	bne.n	8006832 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	3308      	adds	r3, #8
 8006874:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006876:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006878:	e853 3f00 	ldrex	r3, [r3]
 800687c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800687e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006880:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006884:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	3308      	adds	r3, #8
 800688e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006892:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006894:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006896:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006898:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800689a:	e841 2300 	strex	r3, r2, [r1]
 800689e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80068a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1e3      	bne.n	800686e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2220      	movs	r2, #32
 80068aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068bc:	e853 3f00 	ldrex	r3, [r3]
 80068c0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80068c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80068c4:	f023 0310 	bic.w	r3, r3, #16
 80068c8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	461a      	mov	r2, r3
 80068d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80068d6:	65bb      	str	r3, [r7, #88]	; 0x58
 80068d8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068da:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80068dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80068de:	e841 2300 	strex	r3, r2, [r1]
 80068e2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80068e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d1e4      	bne.n	80068b4 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068ee:	4618      	mov	r0, r3
 80068f0:	f7fd f85b 	bl	80039aa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2202      	movs	r2, #2
 80068f8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006906:	b29b      	uxth	r3, r3
 8006908:	1ad3      	subs	r3, r2, r3
 800690a:	b29b      	uxth	r3, r3
 800690c:	4619      	mov	r1, r3
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 f8d8 	bl	8006ac4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006914:	e0b9      	b.n	8006a8a <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006922:	b29b      	uxth	r3, r3
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006930:	b29b      	uxth	r3, r3
 8006932:	2b00      	cmp	r3, #0
 8006934:	f000 80ab 	beq.w	8006a8e <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8006938:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800693c:	2b00      	cmp	r3, #0
 800693e:	f000 80a6 	beq.w	8006a8e <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800694a:	e853 3f00 	ldrex	r3, [r3]
 800694e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006950:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006952:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006956:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	461a      	mov	r2, r3
 8006960:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006964:	647b      	str	r3, [r7, #68]	; 0x44
 8006966:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006968:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800696a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800696c:	e841 2300 	strex	r3, r2, [r1]
 8006970:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006972:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006974:	2b00      	cmp	r3, #0
 8006976:	d1e4      	bne.n	8006942 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	3308      	adds	r3, #8
 800697e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006982:	e853 3f00 	ldrex	r3, [r3]
 8006986:	623b      	str	r3, [r7, #32]
   return(result);
 8006988:	6a3b      	ldr	r3, [r7, #32]
 800698a:	f023 0301 	bic.w	r3, r3, #1
 800698e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	3308      	adds	r3, #8
 8006998:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800699c:	633a      	str	r2, [r7, #48]	; 0x30
 800699e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80069a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069a4:	e841 2300 	strex	r3, r2, [r1]
 80069a8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80069aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d1e3      	bne.n	8006978 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2220      	movs	r2, #32
 80069b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	e853 3f00 	ldrex	r3, [r3]
 80069d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f023 0310 	bic.w	r3, r3, #16
 80069d8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	461a      	mov	r2, r3
 80069e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80069e6:	61fb      	str	r3, [r7, #28]
 80069e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ea:	69b9      	ldr	r1, [r7, #24]
 80069ec:	69fa      	ldr	r2, [r7, #28]
 80069ee:	e841 2300 	strex	r3, r2, [r1]
 80069f2:	617b      	str	r3, [r7, #20]
   return(result);
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d1e4      	bne.n	80069c4 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2202      	movs	r2, #2
 80069fe:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006a00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006a04:	4619      	mov	r1, r3
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f000 f85c 	bl	8006ac4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006a0c:	e03f      	b.n	8006a8e <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006a0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00e      	beq.n	8006a38 <HAL_UART_IRQHandler+0x570>
 8006a1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d008      	beq.n	8006a38 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006a2e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f000 ff57 	bl	80078e4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006a36:	e02d      	b.n	8006a94 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006a38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d00e      	beq.n	8006a62 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006a44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d008      	beq.n	8006a62 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d01c      	beq.n	8006a92 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	4798      	blx	r3
    }
    return;
 8006a60:	e017      	b.n	8006a92 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006a62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d012      	beq.n	8006a94 <HAL_UART_IRQHandler+0x5cc>
 8006a6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00c      	beq.n	8006a94 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 fd4c 	bl	8007518 <UART_EndTransmit_IT>
    return;
 8006a80:	e008      	b.n	8006a94 <HAL_UART_IRQHandler+0x5cc>
      return;
 8006a82:	bf00      	nop
 8006a84:	e006      	b.n	8006a94 <HAL_UART_IRQHandler+0x5cc>
    return;
 8006a86:	bf00      	nop
 8006a88:	e004      	b.n	8006a94 <HAL_UART_IRQHandler+0x5cc>
      return;
 8006a8a:	bf00      	nop
 8006a8c:	e002      	b.n	8006a94 <HAL_UART_IRQHandler+0x5cc>
      return;
 8006a8e:	bf00      	nop
 8006a90:	e000      	b.n	8006a94 <HAL_UART_IRQHandler+0x5cc>
    return;
 8006a92:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006a94:	37e8      	adds	r7, #232	; 0xe8
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}
 8006a9a:	bf00      	nop

08006a9c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006aa4:	bf00      	nop
 8006aa6:	370c      	adds	r7, #12
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006ab8:	bf00      	nop
 8006aba:	370c      	adds	r7, #12
 8006abc:	46bd      	mov	sp, r7
 8006abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac2:	4770      	bx	lr

08006ac4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
 8006acc:	460b      	mov	r3, r1
 8006ace:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ad0:	bf00      	nop
 8006ad2:	370c      	adds	r7, #12
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ada:	4770      	bx	lr

08006adc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006adc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ae0:	b08a      	sub	sp, #40	; 0x28
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	689a      	ldr	r2, [r3, #8]
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	691b      	ldr	r3, [r3, #16]
 8006af4:	431a      	orrs	r2, r3
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	695b      	ldr	r3, [r3, #20]
 8006afa:	431a      	orrs	r2, r3
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	69db      	ldr	r3, [r3, #28]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	4bb4      	ldr	r3, [pc, #720]	; (8006ddc <UART_SetConfig+0x300>)
 8006b0c:	4013      	ands	r3, r2
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	6812      	ldr	r2, [r2, #0]
 8006b12:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b14:	430b      	orrs	r3, r1
 8006b16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	68da      	ldr	r2, [r3, #12]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	430a      	orrs	r2, r1
 8006b2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	699b      	ldr	r3, [r3, #24]
 8006b32:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4aa9      	ldr	r2, [pc, #676]	; (8006de0 <UART_SetConfig+0x304>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d004      	beq.n	8006b48 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	6a1b      	ldr	r3, [r3, #32]
 8006b42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b44:	4313      	orrs	r3, r2
 8006b46:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	689b      	ldr	r3, [r3, #8]
 8006b4e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b58:	430a      	orrs	r2, r1
 8006b5a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4aa0      	ldr	r2, [pc, #640]	; (8006de4 <UART_SetConfig+0x308>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d126      	bne.n	8006bb4 <UART_SetConfig+0xd8>
 8006b66:	4ba0      	ldr	r3, [pc, #640]	; (8006de8 <UART_SetConfig+0x30c>)
 8006b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b6c:	f003 0303 	and.w	r3, r3, #3
 8006b70:	2b03      	cmp	r3, #3
 8006b72:	d81b      	bhi.n	8006bac <UART_SetConfig+0xd0>
 8006b74:	a201      	add	r2, pc, #4	; (adr r2, 8006b7c <UART_SetConfig+0xa0>)
 8006b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b7a:	bf00      	nop
 8006b7c:	08006b8d 	.word	0x08006b8d
 8006b80:	08006b9d 	.word	0x08006b9d
 8006b84:	08006b95 	.word	0x08006b95
 8006b88:	08006ba5 	.word	0x08006ba5
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b92:	e080      	b.n	8006c96 <UART_SetConfig+0x1ba>
 8006b94:	2302      	movs	r3, #2
 8006b96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b9a:	e07c      	b.n	8006c96 <UART_SetConfig+0x1ba>
 8006b9c:	2304      	movs	r3, #4
 8006b9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ba2:	e078      	b.n	8006c96 <UART_SetConfig+0x1ba>
 8006ba4:	2308      	movs	r3, #8
 8006ba6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006baa:	e074      	b.n	8006c96 <UART_SetConfig+0x1ba>
 8006bac:	2310      	movs	r3, #16
 8006bae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006bb2:	e070      	b.n	8006c96 <UART_SetConfig+0x1ba>
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a8c      	ldr	r2, [pc, #560]	; (8006dec <UART_SetConfig+0x310>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d138      	bne.n	8006c30 <UART_SetConfig+0x154>
 8006bbe:	4b8a      	ldr	r3, [pc, #552]	; (8006de8 <UART_SetConfig+0x30c>)
 8006bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bc4:	f003 030c 	and.w	r3, r3, #12
 8006bc8:	2b0c      	cmp	r3, #12
 8006bca:	d82d      	bhi.n	8006c28 <UART_SetConfig+0x14c>
 8006bcc:	a201      	add	r2, pc, #4	; (adr r2, 8006bd4 <UART_SetConfig+0xf8>)
 8006bce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd2:	bf00      	nop
 8006bd4:	08006c09 	.word	0x08006c09
 8006bd8:	08006c29 	.word	0x08006c29
 8006bdc:	08006c29 	.word	0x08006c29
 8006be0:	08006c29 	.word	0x08006c29
 8006be4:	08006c19 	.word	0x08006c19
 8006be8:	08006c29 	.word	0x08006c29
 8006bec:	08006c29 	.word	0x08006c29
 8006bf0:	08006c29 	.word	0x08006c29
 8006bf4:	08006c11 	.word	0x08006c11
 8006bf8:	08006c29 	.word	0x08006c29
 8006bfc:	08006c29 	.word	0x08006c29
 8006c00:	08006c29 	.word	0x08006c29
 8006c04:	08006c21 	.word	0x08006c21
 8006c08:	2300      	movs	r3, #0
 8006c0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c0e:	e042      	b.n	8006c96 <UART_SetConfig+0x1ba>
 8006c10:	2302      	movs	r3, #2
 8006c12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c16:	e03e      	b.n	8006c96 <UART_SetConfig+0x1ba>
 8006c18:	2304      	movs	r3, #4
 8006c1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c1e:	e03a      	b.n	8006c96 <UART_SetConfig+0x1ba>
 8006c20:	2308      	movs	r3, #8
 8006c22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c26:	e036      	b.n	8006c96 <UART_SetConfig+0x1ba>
 8006c28:	2310      	movs	r3, #16
 8006c2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c2e:	e032      	b.n	8006c96 <UART_SetConfig+0x1ba>
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a6a      	ldr	r2, [pc, #424]	; (8006de0 <UART_SetConfig+0x304>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d12a      	bne.n	8006c90 <UART_SetConfig+0x1b4>
 8006c3a:	4b6b      	ldr	r3, [pc, #428]	; (8006de8 <UART_SetConfig+0x30c>)
 8006c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c40:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006c44:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006c48:	d01a      	beq.n	8006c80 <UART_SetConfig+0x1a4>
 8006c4a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006c4e:	d81b      	bhi.n	8006c88 <UART_SetConfig+0x1ac>
 8006c50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c54:	d00c      	beq.n	8006c70 <UART_SetConfig+0x194>
 8006c56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c5a:	d815      	bhi.n	8006c88 <UART_SetConfig+0x1ac>
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d003      	beq.n	8006c68 <UART_SetConfig+0x18c>
 8006c60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c64:	d008      	beq.n	8006c78 <UART_SetConfig+0x19c>
 8006c66:	e00f      	b.n	8006c88 <UART_SetConfig+0x1ac>
 8006c68:	2300      	movs	r3, #0
 8006c6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c6e:	e012      	b.n	8006c96 <UART_SetConfig+0x1ba>
 8006c70:	2302      	movs	r3, #2
 8006c72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c76:	e00e      	b.n	8006c96 <UART_SetConfig+0x1ba>
 8006c78:	2304      	movs	r3, #4
 8006c7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c7e:	e00a      	b.n	8006c96 <UART_SetConfig+0x1ba>
 8006c80:	2308      	movs	r3, #8
 8006c82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c86:	e006      	b.n	8006c96 <UART_SetConfig+0x1ba>
 8006c88:	2310      	movs	r3, #16
 8006c8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006c8e:	e002      	b.n	8006c96 <UART_SetConfig+0x1ba>
 8006c90:	2310      	movs	r3, #16
 8006c92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a51      	ldr	r2, [pc, #324]	; (8006de0 <UART_SetConfig+0x304>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d17a      	bne.n	8006d96 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006ca0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006ca4:	2b08      	cmp	r3, #8
 8006ca6:	d824      	bhi.n	8006cf2 <UART_SetConfig+0x216>
 8006ca8:	a201      	add	r2, pc, #4	; (adr r2, 8006cb0 <UART_SetConfig+0x1d4>)
 8006caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cae:	bf00      	nop
 8006cb0:	08006cd5 	.word	0x08006cd5
 8006cb4:	08006cf3 	.word	0x08006cf3
 8006cb8:	08006cdd 	.word	0x08006cdd
 8006cbc:	08006cf3 	.word	0x08006cf3
 8006cc0:	08006ce3 	.word	0x08006ce3
 8006cc4:	08006cf3 	.word	0x08006cf3
 8006cc8:	08006cf3 	.word	0x08006cf3
 8006ccc:	08006cf3 	.word	0x08006cf3
 8006cd0:	08006ceb 	.word	0x08006ceb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006cd4:	f7fd fe8a 	bl	80049ec <HAL_RCC_GetPCLK1Freq>
 8006cd8:	61f8      	str	r0, [r7, #28]
        break;
 8006cda:	e010      	b.n	8006cfe <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006cdc:	4b44      	ldr	r3, [pc, #272]	; (8006df0 <UART_SetConfig+0x314>)
 8006cde:	61fb      	str	r3, [r7, #28]
        break;
 8006ce0:	e00d      	b.n	8006cfe <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ce2:	f7fd fdeb 	bl	80048bc <HAL_RCC_GetSysClockFreq>
 8006ce6:	61f8      	str	r0, [r7, #28]
        break;
 8006ce8:	e009      	b.n	8006cfe <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006cee:	61fb      	str	r3, [r7, #28]
        break;
 8006cf0:	e005      	b.n	8006cfe <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006cfc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006cfe:	69fb      	ldr	r3, [r7, #28]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	f000 8107 	beq.w	8006f14 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	685a      	ldr	r2, [r3, #4]
 8006d0a:	4613      	mov	r3, r2
 8006d0c:	005b      	lsls	r3, r3, #1
 8006d0e:	4413      	add	r3, r2
 8006d10:	69fa      	ldr	r2, [r7, #28]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d305      	bcc.n	8006d22 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006d1c:	69fa      	ldr	r2, [r7, #28]
 8006d1e:	429a      	cmp	r2, r3
 8006d20:	d903      	bls.n	8006d2a <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006d28:	e0f4      	b.n	8006f14 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006d2a:	69fb      	ldr	r3, [r7, #28]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	461c      	mov	r4, r3
 8006d30:	4615      	mov	r5, r2
 8006d32:	f04f 0200 	mov.w	r2, #0
 8006d36:	f04f 0300 	mov.w	r3, #0
 8006d3a:	022b      	lsls	r3, r5, #8
 8006d3c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006d40:	0222      	lsls	r2, r4, #8
 8006d42:	68f9      	ldr	r1, [r7, #12]
 8006d44:	6849      	ldr	r1, [r1, #4]
 8006d46:	0849      	lsrs	r1, r1, #1
 8006d48:	2000      	movs	r0, #0
 8006d4a:	4688      	mov	r8, r1
 8006d4c:	4681      	mov	r9, r0
 8006d4e:	eb12 0a08 	adds.w	sl, r2, r8
 8006d52:	eb43 0b09 	adc.w	fp, r3, r9
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	603b      	str	r3, [r7, #0]
 8006d5e:	607a      	str	r2, [r7, #4]
 8006d60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d64:	4650      	mov	r0, sl
 8006d66:	4659      	mov	r1, fp
 8006d68:	f7f9 ff1e 	bl	8000ba8 <__aeabi_uldivmod>
 8006d6c:	4602      	mov	r2, r0
 8006d6e:	460b      	mov	r3, r1
 8006d70:	4613      	mov	r3, r2
 8006d72:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006d74:	69bb      	ldr	r3, [r7, #24]
 8006d76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d7a:	d308      	bcc.n	8006d8e <UART_SetConfig+0x2b2>
 8006d7c:	69bb      	ldr	r3, [r7, #24]
 8006d7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d82:	d204      	bcs.n	8006d8e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	69ba      	ldr	r2, [r7, #24]
 8006d8a:	60da      	str	r2, [r3, #12]
 8006d8c:	e0c2      	b.n	8006f14 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006d94:	e0be      	b.n	8006f14 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	69db      	ldr	r3, [r3, #28]
 8006d9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d9e:	d16a      	bne.n	8006e76 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8006da0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006da4:	2b08      	cmp	r3, #8
 8006da6:	d834      	bhi.n	8006e12 <UART_SetConfig+0x336>
 8006da8:	a201      	add	r2, pc, #4	; (adr r2, 8006db0 <UART_SetConfig+0x2d4>)
 8006daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dae:	bf00      	nop
 8006db0:	08006dd5 	.word	0x08006dd5
 8006db4:	08006df5 	.word	0x08006df5
 8006db8:	08006dfd 	.word	0x08006dfd
 8006dbc:	08006e13 	.word	0x08006e13
 8006dc0:	08006e03 	.word	0x08006e03
 8006dc4:	08006e13 	.word	0x08006e13
 8006dc8:	08006e13 	.word	0x08006e13
 8006dcc:	08006e13 	.word	0x08006e13
 8006dd0:	08006e0b 	.word	0x08006e0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006dd4:	f7fd fe0a 	bl	80049ec <HAL_RCC_GetPCLK1Freq>
 8006dd8:	61f8      	str	r0, [r7, #28]
        break;
 8006dda:	e020      	b.n	8006e1e <UART_SetConfig+0x342>
 8006ddc:	efff69f3 	.word	0xefff69f3
 8006de0:	40008000 	.word	0x40008000
 8006de4:	40013800 	.word	0x40013800
 8006de8:	40021000 	.word	0x40021000
 8006dec:	40004400 	.word	0x40004400
 8006df0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006df4:	f7fd fe10 	bl	8004a18 <HAL_RCC_GetPCLK2Freq>
 8006df8:	61f8      	str	r0, [r7, #28]
        break;
 8006dfa:	e010      	b.n	8006e1e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006dfc:	4b4c      	ldr	r3, [pc, #304]	; (8006f30 <UART_SetConfig+0x454>)
 8006dfe:	61fb      	str	r3, [r7, #28]
        break;
 8006e00:	e00d      	b.n	8006e1e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e02:	f7fd fd5b 	bl	80048bc <HAL_RCC_GetSysClockFreq>
 8006e06:	61f8      	str	r0, [r7, #28]
        break;
 8006e08:	e009      	b.n	8006e1e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e0e:	61fb      	str	r3, [r7, #28]
        break;
 8006e10:	e005      	b.n	8006e1e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8006e12:	2300      	movs	r3, #0
 8006e14:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006e1c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006e1e:	69fb      	ldr	r3, [r7, #28]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d077      	beq.n	8006f14 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006e24:	69fb      	ldr	r3, [r7, #28]
 8006e26:	005a      	lsls	r2, r3, #1
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	085b      	lsrs	r3, r3, #1
 8006e2e:	441a      	add	r2, r3
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e38:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e3a:	69bb      	ldr	r3, [r7, #24]
 8006e3c:	2b0f      	cmp	r3, #15
 8006e3e:	d916      	bls.n	8006e6e <UART_SetConfig+0x392>
 8006e40:	69bb      	ldr	r3, [r7, #24]
 8006e42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e46:	d212      	bcs.n	8006e6e <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e48:	69bb      	ldr	r3, [r7, #24]
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	f023 030f 	bic.w	r3, r3, #15
 8006e50:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006e52:	69bb      	ldr	r3, [r7, #24]
 8006e54:	085b      	lsrs	r3, r3, #1
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	f003 0307 	and.w	r3, r3, #7
 8006e5c:	b29a      	uxth	r2, r3
 8006e5e:	8afb      	ldrh	r3, [r7, #22]
 8006e60:	4313      	orrs	r3, r2
 8006e62:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	8afa      	ldrh	r2, [r7, #22]
 8006e6a:	60da      	str	r2, [r3, #12]
 8006e6c:	e052      	b.n	8006f14 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006e74:	e04e      	b.n	8006f14 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e76:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006e7a:	2b08      	cmp	r3, #8
 8006e7c:	d827      	bhi.n	8006ece <UART_SetConfig+0x3f2>
 8006e7e:	a201      	add	r2, pc, #4	; (adr r2, 8006e84 <UART_SetConfig+0x3a8>)
 8006e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e84:	08006ea9 	.word	0x08006ea9
 8006e88:	08006eb1 	.word	0x08006eb1
 8006e8c:	08006eb9 	.word	0x08006eb9
 8006e90:	08006ecf 	.word	0x08006ecf
 8006e94:	08006ebf 	.word	0x08006ebf
 8006e98:	08006ecf 	.word	0x08006ecf
 8006e9c:	08006ecf 	.word	0x08006ecf
 8006ea0:	08006ecf 	.word	0x08006ecf
 8006ea4:	08006ec7 	.word	0x08006ec7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ea8:	f7fd fda0 	bl	80049ec <HAL_RCC_GetPCLK1Freq>
 8006eac:	61f8      	str	r0, [r7, #28]
        break;
 8006eae:	e014      	b.n	8006eda <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006eb0:	f7fd fdb2 	bl	8004a18 <HAL_RCC_GetPCLK2Freq>
 8006eb4:	61f8      	str	r0, [r7, #28]
        break;
 8006eb6:	e010      	b.n	8006eda <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006eb8:	4b1d      	ldr	r3, [pc, #116]	; (8006f30 <UART_SetConfig+0x454>)
 8006eba:	61fb      	str	r3, [r7, #28]
        break;
 8006ebc:	e00d      	b.n	8006eda <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ebe:	f7fd fcfd 	bl	80048bc <HAL_RCC_GetSysClockFreq>
 8006ec2:	61f8      	str	r0, [r7, #28]
        break;
 8006ec4:	e009      	b.n	8006eda <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ec6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006eca:	61fb      	str	r3, [r7, #28]
        break;
 8006ecc:	e005      	b.n	8006eda <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006ed8:	bf00      	nop
    }

    if (pclk != 0U)
 8006eda:	69fb      	ldr	r3, [r7, #28]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d019      	beq.n	8006f14 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	085a      	lsrs	r2, r3, #1
 8006ee6:	69fb      	ldr	r3, [r7, #28]
 8006ee8:	441a      	add	r2, r3
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ef2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ef4:	69bb      	ldr	r3, [r7, #24]
 8006ef6:	2b0f      	cmp	r3, #15
 8006ef8:	d909      	bls.n	8006f0e <UART_SetConfig+0x432>
 8006efa:	69bb      	ldr	r3, [r7, #24]
 8006efc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f00:	d205      	bcs.n	8006f0e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006f02:	69bb      	ldr	r3, [r7, #24]
 8006f04:	b29a      	uxth	r2, r3
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	60da      	str	r2, [r3, #12]
 8006f0c:	e002      	b.n	8006f14 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2200      	movs	r2, #0
 8006f18:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006f20:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3728      	adds	r7, #40	; 0x28
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f2e:	bf00      	nop
 8006f30:	00f42400 	.word	0x00f42400

08006f34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b083      	sub	sp, #12
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f40:	f003 0308 	and.w	r3, r3, #8
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d00a      	beq.n	8006f5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	685b      	ldr	r3, [r3, #4]
 8006f4e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	430a      	orrs	r2, r1
 8006f5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f62:	f003 0301 	and.w	r3, r3, #1
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d00a      	beq.n	8006f80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	430a      	orrs	r2, r1
 8006f7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f84:	f003 0302 	and.w	r3, r3, #2
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d00a      	beq.n	8006fa2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	430a      	orrs	r2, r1
 8006fa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa6:	f003 0304 	and.w	r3, r3, #4
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d00a      	beq.n	8006fc4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	430a      	orrs	r2, r1
 8006fc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc8:	f003 0310 	and.w	r3, r3, #16
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d00a      	beq.n	8006fe6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	430a      	orrs	r2, r1
 8006fe4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fea:	f003 0320 	and.w	r3, r3, #32
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d00a      	beq.n	8007008 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	430a      	orrs	r2, r1
 8007006:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800700c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007010:	2b00      	cmp	r3, #0
 8007012:	d01a      	beq.n	800704a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	430a      	orrs	r2, r1
 8007028:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800702e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007032:	d10a      	bne.n	800704a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	430a      	orrs	r2, r1
 8007048:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800704e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007052:	2b00      	cmp	r3, #0
 8007054:	d00a      	beq.n	800706c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	430a      	orrs	r2, r1
 800706a:	605a      	str	r2, [r3, #4]
  }
}
 800706c:	bf00      	nop
 800706e:	370c      	adds	r7, #12
 8007070:	46bd      	mov	sp, r7
 8007072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007076:	4770      	bx	lr

08007078 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b098      	sub	sp, #96	; 0x60
 800707c:	af02      	add	r7, sp, #8
 800707e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007088:	f7fc fb70 	bl	800376c <HAL_GetTick>
 800708c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f003 0308 	and.w	r3, r3, #8
 8007098:	2b08      	cmp	r3, #8
 800709a:	d12e      	bne.n	80070fa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800709c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80070a0:	9300      	str	r3, [sp, #0]
 80070a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80070a4:	2200      	movs	r2, #0
 80070a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 f88c 	bl	80071c8 <UART_WaitOnFlagUntilTimeout>
 80070b0:	4603      	mov	r3, r0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d021      	beq.n	80070fa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070be:	e853 3f00 	ldrex	r3, [r3]
 80070c2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80070c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070ca:	653b      	str	r3, [r7, #80]	; 0x50
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	461a      	mov	r2, r3
 80070d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80070d4:	647b      	str	r3, [r7, #68]	; 0x44
 80070d6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80070da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80070dc:	e841 2300 	strex	r3, r2, [r1]
 80070e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80070e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d1e6      	bne.n	80070b6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2220      	movs	r2, #32
 80070ec:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2200      	movs	r2, #0
 80070f2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80070f6:	2303      	movs	r3, #3
 80070f8:	e062      	b.n	80071c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f003 0304 	and.w	r3, r3, #4
 8007104:	2b04      	cmp	r3, #4
 8007106:	d149      	bne.n	800719c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007108:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800710c:	9300      	str	r3, [sp, #0]
 800710e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007110:	2200      	movs	r2, #0
 8007112:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f000 f856 	bl	80071c8 <UART_WaitOnFlagUntilTimeout>
 800711c:	4603      	mov	r3, r0
 800711e:	2b00      	cmp	r3, #0
 8007120:	d03c      	beq.n	800719c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712a:	e853 3f00 	ldrex	r3, [r3]
 800712e:	623b      	str	r3, [r7, #32]
   return(result);
 8007130:	6a3b      	ldr	r3, [r7, #32]
 8007132:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007136:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	461a      	mov	r2, r3
 800713e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007140:	633b      	str	r3, [r7, #48]	; 0x30
 8007142:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007144:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007146:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007148:	e841 2300 	strex	r3, r2, [r1]
 800714c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800714e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007150:	2b00      	cmp	r3, #0
 8007152:	d1e6      	bne.n	8007122 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	3308      	adds	r3, #8
 800715a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	e853 3f00 	ldrex	r3, [r3]
 8007162:	60fb      	str	r3, [r7, #12]
   return(result);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f023 0301 	bic.w	r3, r3, #1
 800716a:	64bb      	str	r3, [r7, #72]	; 0x48
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	3308      	adds	r3, #8
 8007172:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007174:	61fa      	str	r2, [r7, #28]
 8007176:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007178:	69b9      	ldr	r1, [r7, #24]
 800717a:	69fa      	ldr	r2, [r7, #28]
 800717c:	e841 2300 	strex	r3, r2, [r1]
 8007180:	617b      	str	r3, [r7, #20]
   return(result);
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d1e5      	bne.n	8007154 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2220      	movs	r2, #32
 800718c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2200      	movs	r2, #0
 8007194:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007198:	2303      	movs	r3, #3
 800719a:	e011      	b.n	80071c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2220      	movs	r2, #32
 80071a0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2220      	movs	r2, #32
 80071a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2200      	movs	r2, #0
 80071ae:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2200      	movs	r2, #0
 80071b4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80071be:	2300      	movs	r3, #0
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3758      	adds	r7, #88	; 0x58
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b084      	sub	sp, #16
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	60f8      	str	r0, [r7, #12]
 80071d0:	60b9      	str	r1, [r7, #8]
 80071d2:	603b      	str	r3, [r7, #0]
 80071d4:	4613      	mov	r3, r2
 80071d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071d8:	e049      	b.n	800726e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071da:	69bb      	ldr	r3, [r7, #24]
 80071dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071e0:	d045      	beq.n	800726e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071e2:	f7fc fac3 	bl	800376c <HAL_GetTick>
 80071e6:	4602      	mov	r2, r0
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	1ad3      	subs	r3, r2, r3
 80071ec:	69ba      	ldr	r2, [r7, #24]
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d302      	bcc.n	80071f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80071f2:	69bb      	ldr	r3, [r7, #24]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d101      	bne.n	80071fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80071f8:	2303      	movs	r3, #3
 80071fa:	e048      	b.n	800728e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f003 0304 	and.w	r3, r3, #4
 8007206:	2b00      	cmp	r3, #0
 8007208:	d031      	beq.n	800726e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	69db      	ldr	r3, [r3, #28]
 8007210:	f003 0308 	and.w	r3, r3, #8
 8007214:	2b08      	cmp	r3, #8
 8007216:	d110      	bne.n	800723a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2208      	movs	r2, #8
 800721e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007220:	68f8      	ldr	r0, [r7, #12]
 8007222:	f000 f8ff 	bl	8007424 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2208      	movs	r2, #8
 800722a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2200      	movs	r2, #0
 8007232:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	e029      	b.n	800728e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	69db      	ldr	r3, [r3, #28]
 8007240:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007244:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007248:	d111      	bne.n	800726e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007252:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007254:	68f8      	ldr	r0, [r7, #12]
 8007256:	f000 f8e5 	bl	8007424 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2220      	movs	r2, #32
 800725e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2200      	movs	r2, #0
 8007266:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800726a:	2303      	movs	r3, #3
 800726c:	e00f      	b.n	800728e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	69da      	ldr	r2, [r3, #28]
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	4013      	ands	r3, r2
 8007278:	68ba      	ldr	r2, [r7, #8]
 800727a:	429a      	cmp	r2, r3
 800727c:	bf0c      	ite	eq
 800727e:	2301      	moveq	r3, #1
 8007280:	2300      	movne	r3, #0
 8007282:	b2db      	uxtb	r3, r3
 8007284:	461a      	mov	r2, r3
 8007286:	79fb      	ldrb	r3, [r7, #7]
 8007288:	429a      	cmp	r2, r3
 800728a:	d0a6      	beq.n	80071da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3710      	adds	r7, #16
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
	...

08007298 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007298:	b480      	push	{r7}
 800729a:	b097      	sub	sp, #92	; 0x5c
 800729c:	af00      	add	r7, sp, #0
 800729e:	60f8      	str	r0, [r7, #12]
 80072a0:	60b9      	str	r1, [r7, #8]
 80072a2:	4613      	mov	r3, r2
 80072a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	68ba      	ldr	r2, [r7, #8]
 80072aa:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	88fa      	ldrh	r2, [r7, #6]
 80072b0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	88fa      	ldrh	r2, [r7, #6]
 80072b8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2200      	movs	r2, #0
 80072c0:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072ca:	d10e      	bne.n	80072ea <UART_Start_Receive_IT+0x52>
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d105      	bne.n	80072e0 <UART_Start_Receive_IT+0x48>
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80072da:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80072de:	e02d      	b.n	800733c <UART_Start_Receive_IT+0xa4>
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	22ff      	movs	r2, #255	; 0xff
 80072e4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80072e8:	e028      	b.n	800733c <UART_Start_Receive_IT+0xa4>
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d10d      	bne.n	800730e <UART_Start_Receive_IT+0x76>
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	691b      	ldr	r3, [r3, #16]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d104      	bne.n	8007304 <UART_Start_Receive_IT+0x6c>
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	22ff      	movs	r2, #255	; 0xff
 80072fe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007302:	e01b      	b.n	800733c <UART_Start_Receive_IT+0xa4>
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	227f      	movs	r2, #127	; 0x7f
 8007308:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800730c:	e016      	b.n	800733c <UART_Start_Receive_IT+0xa4>
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007316:	d10d      	bne.n	8007334 <UART_Start_Receive_IT+0x9c>
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	691b      	ldr	r3, [r3, #16]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d104      	bne.n	800732a <UART_Start_Receive_IT+0x92>
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	227f      	movs	r2, #127	; 0x7f
 8007324:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007328:	e008      	b.n	800733c <UART_Start_Receive_IT+0xa4>
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	223f      	movs	r2, #63	; 0x3f
 800732e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007332:	e003      	b.n	800733c <UART_Start_Receive_IT+0xa4>
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2200      	movs	r2, #0
 8007338:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2200      	movs	r2, #0
 8007340:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2222      	movs	r2, #34	; 0x22
 8007348:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	3308      	adds	r3, #8
 8007352:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007354:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007356:	e853 3f00 	ldrex	r3, [r3]
 800735a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800735c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800735e:	f043 0301 	orr.w	r3, r3, #1
 8007362:	657b      	str	r3, [r7, #84]	; 0x54
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	3308      	adds	r3, #8
 800736a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800736c:	64ba      	str	r2, [r7, #72]	; 0x48
 800736e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007370:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007372:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007374:	e841 2300 	strex	r3, r2, [r1]
 8007378:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800737a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800737c:	2b00      	cmp	r3, #0
 800737e:	d1e5      	bne.n	800734c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007388:	d107      	bne.n	800739a <UART_Start_Receive_IT+0x102>
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	691b      	ldr	r3, [r3, #16]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d103      	bne.n	800739a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	4a21      	ldr	r2, [pc, #132]	; (800741c <UART_Start_Receive_IT+0x184>)
 8007396:	669a      	str	r2, [r3, #104]	; 0x68
 8007398:	e002      	b.n	80073a0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	4a20      	ldr	r2, [pc, #128]	; (8007420 <UART_Start_Receive_IT+0x188>)
 800739e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	691b      	ldr	r3, [r3, #16]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d019      	beq.n	80073dc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073b0:	e853 3f00 	ldrex	r3, [r3]
 80073b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80073b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b8:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80073bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	461a      	mov	r2, r3
 80073c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073c6:	637b      	str	r3, [r7, #52]	; 0x34
 80073c8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80073cc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80073ce:	e841 2300 	strex	r3, r2, [r1]
 80073d2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80073d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d1e6      	bne.n	80073a8 <UART_Start_Receive_IT+0x110>
 80073da:	e018      	b.n	800740e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	e853 3f00 	ldrex	r3, [r3]
 80073e8:	613b      	str	r3, [r7, #16]
   return(result);
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	f043 0320 	orr.w	r3, r3, #32
 80073f0:	653b      	str	r3, [r7, #80]	; 0x50
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	461a      	mov	r2, r3
 80073f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073fa:	623b      	str	r3, [r7, #32]
 80073fc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073fe:	69f9      	ldr	r1, [r7, #28]
 8007400:	6a3a      	ldr	r2, [r7, #32]
 8007402:	e841 2300 	strex	r3, r2, [r1]
 8007406:	61bb      	str	r3, [r7, #24]
   return(result);
 8007408:	69bb      	ldr	r3, [r7, #24]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d1e6      	bne.n	80073dc <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800740e:	2300      	movs	r3, #0
}
 8007410:	4618      	mov	r0, r3
 8007412:	375c      	adds	r7, #92	; 0x5c
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr
 800741c:	08007729 	.word	0x08007729
 8007420:	0800756d 	.word	0x0800756d

08007424 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007424:	b480      	push	{r7}
 8007426:	b095      	sub	sp, #84	; 0x54
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007432:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007434:	e853 3f00 	ldrex	r3, [r3]
 8007438:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800743a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800743c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007440:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	461a      	mov	r2, r3
 8007448:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800744a:	643b      	str	r3, [r7, #64]	; 0x40
 800744c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007450:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007452:	e841 2300 	strex	r3, r2, [r1]
 8007456:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800745a:	2b00      	cmp	r3, #0
 800745c:	d1e6      	bne.n	800742c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	3308      	adds	r3, #8
 8007464:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007466:	6a3b      	ldr	r3, [r7, #32]
 8007468:	e853 3f00 	ldrex	r3, [r3]
 800746c:	61fb      	str	r3, [r7, #28]
   return(result);
 800746e:	69fb      	ldr	r3, [r7, #28]
 8007470:	f023 0301 	bic.w	r3, r3, #1
 8007474:	64bb      	str	r3, [r7, #72]	; 0x48
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	3308      	adds	r3, #8
 800747c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800747e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007480:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007482:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007484:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007486:	e841 2300 	strex	r3, r2, [r1]
 800748a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800748c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800748e:	2b00      	cmp	r3, #0
 8007490:	d1e5      	bne.n	800745e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007496:	2b01      	cmp	r3, #1
 8007498:	d118      	bne.n	80074cc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	e853 3f00 	ldrex	r3, [r3]
 80074a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	f023 0310 	bic.w	r3, r3, #16
 80074ae:	647b      	str	r3, [r7, #68]	; 0x44
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	461a      	mov	r2, r3
 80074b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80074b8:	61bb      	str	r3, [r7, #24]
 80074ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074bc:	6979      	ldr	r1, [r7, #20]
 80074be:	69ba      	ldr	r2, [r7, #24]
 80074c0:	e841 2300 	strex	r3, r2, [r1]
 80074c4:	613b      	str	r3, [r7, #16]
   return(result);
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d1e6      	bne.n	800749a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2220      	movs	r2, #32
 80074d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2200      	movs	r2, #0
 80074d8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	669a      	str	r2, [r3, #104]	; 0x68
}
 80074e0:	bf00      	nop
 80074e2:	3754      	adds	r7, #84	; 0x54
 80074e4:	46bd      	mov	sp, r7
 80074e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ea:	4770      	bx	lr

080074ec <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b084      	sub	sp, #16
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074f8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2200      	movs	r2, #0
 80074fe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2200      	movs	r2, #0
 8007506:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800750a:	68f8      	ldr	r0, [r7, #12]
 800750c:	f7ff fad0 	bl	8006ab0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007510:	bf00      	nop
 8007512:	3710      	adds	r7, #16
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}

08007518 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b088      	sub	sp, #32
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	e853 3f00 	ldrex	r3, [r3]
 800752c:	60bb      	str	r3, [r7, #8]
   return(result);
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007534:	61fb      	str	r3, [r7, #28]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	461a      	mov	r2, r3
 800753c:	69fb      	ldr	r3, [r7, #28]
 800753e:	61bb      	str	r3, [r7, #24]
 8007540:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007542:	6979      	ldr	r1, [r7, #20]
 8007544:	69ba      	ldr	r2, [r7, #24]
 8007546:	e841 2300 	strex	r3, r2, [r1]
 800754a:	613b      	str	r3, [r7, #16]
   return(result);
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d1e6      	bne.n	8007520 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2220      	movs	r2, #32
 8007556:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2200      	movs	r2, #0
 800755c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f7ff fa9c 	bl	8006a9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007564:	bf00      	nop
 8007566:	3720      	adds	r7, #32
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}

0800756c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b09c      	sub	sp, #112	; 0x70
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800757a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007584:	2b22      	cmp	r3, #34	; 0x22
 8007586:	f040 80be 	bne.w	8007706 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007590:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007594:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8007598:	b2d9      	uxtb	r1, r3
 800759a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800759e:	b2da      	uxtb	r2, r3
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075a4:	400a      	ands	r2, r1
 80075a6:	b2d2      	uxtb	r2, r2
 80075a8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075ae:	1c5a      	adds	r2, r3, #1
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	3b01      	subs	r3, #1
 80075be:	b29a      	uxth	r2, r3
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80075cc:	b29b      	uxth	r3, r3
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	f040 80a3 	bne.w	800771a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075dc:	e853 3f00 	ldrex	r3, [r3]
 80075e0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80075e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80075e8:	66bb      	str	r3, [r7, #104]	; 0x68
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	461a      	mov	r2, r3
 80075f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80075f2:	65bb      	str	r3, [r7, #88]	; 0x58
 80075f4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80075f8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80075fa:	e841 2300 	strex	r3, r2, [r1]
 80075fe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007600:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007602:	2b00      	cmp	r3, #0
 8007604:	d1e6      	bne.n	80075d4 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	3308      	adds	r3, #8
 800760c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800760e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007610:	e853 3f00 	ldrex	r3, [r3]
 8007614:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007616:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007618:	f023 0301 	bic.w	r3, r3, #1
 800761c:	667b      	str	r3, [r7, #100]	; 0x64
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	3308      	adds	r3, #8
 8007624:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007626:	647a      	str	r2, [r7, #68]	; 0x44
 8007628:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800762a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800762c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800762e:	e841 2300 	strex	r3, r2, [r1]
 8007632:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007634:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007636:	2b00      	cmp	r3, #0
 8007638:	d1e5      	bne.n	8007606 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2220      	movs	r2, #32
 800763e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2200      	movs	r2, #0
 8007646:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a34      	ldr	r2, [pc, #208]	; (8007724 <UART_RxISR_8BIT+0x1b8>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d01f      	beq.n	8007698 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007662:	2b00      	cmp	r3, #0
 8007664:	d018      	beq.n	8007698 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800766c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800766e:	e853 3f00 	ldrex	r3, [r3]
 8007672:	623b      	str	r3, [r7, #32]
   return(result);
 8007674:	6a3b      	ldr	r3, [r7, #32]
 8007676:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800767a:	663b      	str	r3, [r7, #96]	; 0x60
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	461a      	mov	r2, r3
 8007682:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007684:	633b      	str	r3, [r7, #48]	; 0x30
 8007686:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007688:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800768a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800768c:	e841 2300 	strex	r3, r2, [r1]
 8007690:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007694:	2b00      	cmp	r3, #0
 8007696:	d1e6      	bne.n	8007666 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800769c:	2b01      	cmp	r3, #1
 800769e:	d12e      	bne.n	80076fe <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2200      	movs	r2, #0
 80076a4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	e853 3f00 	ldrex	r3, [r3]
 80076b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	f023 0310 	bic.w	r3, r3, #16
 80076ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	461a      	mov	r2, r3
 80076c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076c4:	61fb      	str	r3, [r7, #28]
 80076c6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c8:	69b9      	ldr	r1, [r7, #24]
 80076ca:	69fa      	ldr	r2, [r7, #28]
 80076cc:	e841 2300 	strex	r3, r2, [r1]
 80076d0:	617b      	str	r3, [r7, #20]
   return(result);
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d1e6      	bne.n	80076a6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	69db      	ldr	r3, [r3, #28]
 80076de:	f003 0310 	and.w	r3, r3, #16
 80076e2:	2b10      	cmp	r3, #16
 80076e4:	d103      	bne.n	80076ee <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	2210      	movs	r2, #16
 80076ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80076f4:	4619      	mov	r1, r3
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	f7ff f9e4 	bl	8006ac4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80076fc:	e00d      	b.n	800771a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f7fb fc50 	bl	8002fa4 <HAL_UART_RxCpltCallback>
}
 8007704:	e009      	b.n	800771a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	8b1b      	ldrh	r3, [r3, #24]
 800770c:	b29a      	uxth	r2, r3
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f042 0208 	orr.w	r2, r2, #8
 8007716:	b292      	uxth	r2, r2
 8007718:	831a      	strh	r2, [r3, #24]
}
 800771a:	bf00      	nop
 800771c:	3770      	adds	r7, #112	; 0x70
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	40008000 	.word	0x40008000

08007728 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b09c      	sub	sp, #112	; 0x70
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007736:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007740:	2b22      	cmp	r3, #34	; 0x22
 8007742:	f040 80be 	bne.w	80078c2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800774c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007754:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007756:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800775a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800775e:	4013      	ands	r3, r2
 8007760:	b29a      	uxth	r2, r3
 8007762:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007764:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800776a:	1c9a      	adds	r2, r3, #2
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007776:	b29b      	uxth	r3, r3
 8007778:	3b01      	subs	r3, #1
 800777a:	b29a      	uxth	r2, r3
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007788:	b29b      	uxth	r3, r3
 800778a:	2b00      	cmp	r3, #0
 800778c:	f040 80a3 	bne.w	80078d6 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007796:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007798:	e853 3f00 	ldrex	r3, [r3]
 800779c:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800779e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80077a4:	667b      	str	r3, [r7, #100]	; 0x64
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	461a      	mov	r2, r3
 80077ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80077ae:	657b      	str	r3, [r7, #84]	; 0x54
 80077b0:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80077b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80077b6:	e841 2300 	strex	r3, r2, [r1]
 80077ba:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80077bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d1e6      	bne.n	8007790 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	3308      	adds	r3, #8
 80077c8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077cc:	e853 3f00 	ldrex	r3, [r3]
 80077d0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80077d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077d4:	f023 0301 	bic.w	r3, r3, #1
 80077d8:	663b      	str	r3, [r7, #96]	; 0x60
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	3308      	adds	r3, #8
 80077e0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80077e2:	643a      	str	r2, [r7, #64]	; 0x40
 80077e4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077e6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80077e8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80077ea:	e841 2300 	strex	r3, r2, [r1]
 80077ee:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80077f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d1e5      	bne.n	80077c2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2220      	movs	r2, #32
 80077fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2200      	movs	r2, #0
 8007802:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2200      	movs	r2, #0
 8007808:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a34      	ldr	r2, [pc, #208]	; (80078e0 <UART_RxISR_16BIT+0x1b8>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d01f      	beq.n	8007854 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800781e:	2b00      	cmp	r3, #0
 8007820:	d018      	beq.n	8007854 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007828:	6a3b      	ldr	r3, [r7, #32]
 800782a:	e853 3f00 	ldrex	r3, [r3]
 800782e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007830:	69fb      	ldr	r3, [r7, #28]
 8007832:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007836:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	461a      	mov	r2, r3
 800783e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007840:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007842:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007844:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007846:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007848:	e841 2300 	strex	r3, r2, [r1]
 800784c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800784e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007850:	2b00      	cmp	r3, #0
 8007852:	d1e6      	bne.n	8007822 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007858:	2b01      	cmp	r3, #1
 800785a:	d12e      	bne.n	80078ba <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	e853 3f00 	ldrex	r3, [r3]
 800786e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	f023 0310 	bic.w	r3, r3, #16
 8007876:	65bb      	str	r3, [r7, #88]	; 0x58
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	461a      	mov	r2, r3
 800787e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007880:	61bb      	str	r3, [r7, #24]
 8007882:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007884:	6979      	ldr	r1, [r7, #20]
 8007886:	69ba      	ldr	r2, [r7, #24]
 8007888:	e841 2300 	strex	r3, r2, [r1]
 800788c:	613b      	str	r3, [r7, #16]
   return(result);
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d1e6      	bne.n	8007862 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	69db      	ldr	r3, [r3, #28]
 800789a:	f003 0310 	and.w	r3, r3, #16
 800789e:	2b10      	cmp	r3, #16
 80078a0:	d103      	bne.n	80078aa <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	2210      	movs	r2, #16
 80078a8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80078b0:	4619      	mov	r1, r3
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f7ff f906 	bl	8006ac4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80078b8:	e00d      	b.n	80078d6 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f7fb fb72 	bl	8002fa4 <HAL_UART_RxCpltCallback>
}
 80078c0:	e009      	b.n	80078d6 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	8b1b      	ldrh	r3, [r3, #24]
 80078c8:	b29a      	uxth	r2, r3
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f042 0208 	orr.w	r2, r2, #8
 80078d2:	b292      	uxth	r2, r2
 80078d4:	831a      	strh	r2, [r3, #24]
}
 80078d6:	bf00      	nop
 80078d8:	3770      	adds	r7, #112	; 0x70
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
 80078de:	bf00      	nop
 80078e0:	40008000 	.word	0x40008000

080078e4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b083      	sub	sp, #12
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80078ec:	bf00      	nop
 80078ee:	370c      	adds	r7, #12
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr

080078f8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80078fc:	4904      	ldr	r1, [pc, #16]	; (8007910 <MX_FATFS_Init+0x18>)
 80078fe:	4805      	ldr	r0, [pc, #20]	; (8007914 <MX_FATFS_Init+0x1c>)
 8007900:	f002 ff78 	bl	800a7f4 <FATFS_LinkDriver>
 8007904:	4603      	mov	r3, r0
 8007906:	461a      	mov	r2, r3
 8007908:	4b03      	ldr	r3, [pc, #12]	; (8007918 <MX_FATFS_Init+0x20>)
 800790a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800790c:	bf00      	nop
 800790e:	bd80      	pop	{r7, pc}
 8007910:	200034d8 	.word	0x200034d8
 8007914:	20000084 	.word	0x20000084
 8007918:	200034d4 	.word	0x200034d4

0800791c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800791c:	b480      	push	{r7}
 800791e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007920:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007922:	4618      	mov	r0, r3
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr

0800792c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
 8007932:	4603      	mov	r3, r0
 8007934:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize ( pdrv);
 8007936:	79fb      	ldrb	r3, [r7, #7]
 8007938:	4618      	mov	r0, r3
 800793a:	f7f9 fc67 	bl	800120c <SD_disk_initialize>
 800793e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8007940:	4618      	mov	r0, r3
 8007942:	3708      	adds	r7, #8
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}

08007948 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b082      	sub	sp, #8
 800794c:	af00      	add	r7, sp, #0
 800794e:	4603      	mov	r3, r0
 8007950:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status ( pdrv);
 8007952:	79fb      	ldrb	r3, [r7, #7]
 8007954:	4618      	mov	r0, r3
 8007956:	f7f9 fd3f 	bl	80013d8 <SD_disk_status>
 800795a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800795c:	4618      	mov	r0, r3
 800795e:	3708      	adds	r7, #8
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}

08007964 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b084      	sub	sp, #16
 8007968:	af00      	add	r7, sp, #0
 800796a:	60b9      	str	r1, [r7, #8]
 800796c:	607a      	str	r2, [r7, #4]
 800796e:	603b      	str	r3, [r7, #0]
 8007970:	4603      	mov	r3, r0
 8007972:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read ( pdrv, buff,  sector,  count);
 8007974:	7bf8      	ldrb	r0, [r7, #15]
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	687a      	ldr	r2, [r7, #4]
 800797a:	68b9      	ldr	r1, [r7, #8]
 800797c:	f7f9 fd42 	bl	8001404 <SD_disk_read>
 8007980:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8007982:	4618      	mov	r0, r3
 8007984:	3710      	adds	r7, #16
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}

0800798a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800798a:	b580      	push	{r7, lr}
 800798c:	b084      	sub	sp, #16
 800798e:	af00      	add	r7, sp, #0
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	607a      	str	r2, [r7, #4]
 8007994:	603b      	str	r3, [r7, #0]
 8007996:	4603      	mov	r3, r0
 8007998:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write ( pdrv, buff,  sector,  count);
 800799a:	7bf8      	ldrb	r0, [r7, #15]
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	68b9      	ldr	r1, [r7, #8]
 80079a2:	f7f9 fd99 	bl	80014d8 <SD_disk_write>
 80079a6:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80079a8:	4618      	mov	r0, r3
 80079aa:	3710      	adds	r7, #16
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bd80      	pop	{r7, pc}

080079b0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b082      	sub	sp, #8
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	4603      	mov	r3, r0
 80079b8:	603a      	str	r2, [r7, #0]
 80079ba:	71fb      	strb	r3, [r7, #7]
 80079bc:	460b      	mov	r3, r1
 80079be:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl ( pdrv,  cmd, buff);
 80079c0:	79b9      	ldrb	r1, [r7, #6]
 80079c2:	79fb      	ldrb	r3, [r7, #7]
 80079c4:	683a      	ldr	r2, [r7, #0]
 80079c6:	4618      	mov	r0, r3
 80079c8:	f7f9 fe0a 	bl	80015e0 <SD_disk_ioctl>
 80079cc:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	3708      	adds	r7, #8
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}
	...

080079d8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	4603      	mov	r3, r0
 80079e0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80079e2:	79fb      	ldrb	r3, [r7, #7]
 80079e4:	4a08      	ldr	r2, [pc, #32]	; (8007a08 <disk_status+0x30>)
 80079e6:	009b      	lsls	r3, r3, #2
 80079e8:	4413      	add	r3, r2
 80079ea:	685b      	ldr	r3, [r3, #4]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	79fa      	ldrb	r2, [r7, #7]
 80079f0:	4905      	ldr	r1, [pc, #20]	; (8007a08 <disk_status+0x30>)
 80079f2:	440a      	add	r2, r1
 80079f4:	7a12      	ldrb	r2, [r2, #8]
 80079f6:	4610      	mov	r0, r2
 80079f8:	4798      	blx	r3
 80079fa:	4603      	mov	r3, r0
 80079fc:	73fb      	strb	r3, [r7, #15]
  return stat;
 80079fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3710      	adds	r7, #16
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}
 8007a08:	20003704 	.word	0x20003704

08007a0c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b084      	sub	sp, #16
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	4603      	mov	r3, r0
 8007a14:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007a16:	2300      	movs	r3, #0
 8007a18:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007a1a:	79fb      	ldrb	r3, [r7, #7]
 8007a1c:	4a0d      	ldr	r2, [pc, #52]	; (8007a54 <disk_initialize+0x48>)
 8007a1e:	5cd3      	ldrb	r3, [r2, r3]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d111      	bne.n	8007a48 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007a24:	79fb      	ldrb	r3, [r7, #7]
 8007a26:	4a0b      	ldr	r2, [pc, #44]	; (8007a54 <disk_initialize+0x48>)
 8007a28:	2101      	movs	r1, #1
 8007a2a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007a2c:	79fb      	ldrb	r3, [r7, #7]
 8007a2e:	4a09      	ldr	r2, [pc, #36]	; (8007a54 <disk_initialize+0x48>)
 8007a30:	009b      	lsls	r3, r3, #2
 8007a32:	4413      	add	r3, r2
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	79fa      	ldrb	r2, [r7, #7]
 8007a3a:	4906      	ldr	r1, [pc, #24]	; (8007a54 <disk_initialize+0x48>)
 8007a3c:	440a      	add	r2, r1
 8007a3e:	7a12      	ldrb	r2, [r2, #8]
 8007a40:	4610      	mov	r0, r2
 8007a42:	4798      	blx	r3
 8007a44:	4603      	mov	r3, r0
 8007a46:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	3710      	adds	r7, #16
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}
 8007a52:	bf00      	nop
 8007a54:	20003704 	.word	0x20003704

08007a58 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007a58:	b590      	push	{r4, r7, lr}
 8007a5a:	b087      	sub	sp, #28
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	60b9      	str	r1, [r7, #8]
 8007a60:	607a      	str	r2, [r7, #4]
 8007a62:	603b      	str	r3, [r7, #0]
 8007a64:	4603      	mov	r3, r0
 8007a66:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007a68:	7bfb      	ldrb	r3, [r7, #15]
 8007a6a:	4a0a      	ldr	r2, [pc, #40]	; (8007a94 <disk_read+0x3c>)
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	4413      	add	r3, r2
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	689c      	ldr	r4, [r3, #8]
 8007a74:	7bfb      	ldrb	r3, [r7, #15]
 8007a76:	4a07      	ldr	r2, [pc, #28]	; (8007a94 <disk_read+0x3c>)
 8007a78:	4413      	add	r3, r2
 8007a7a:	7a18      	ldrb	r0, [r3, #8]
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	68b9      	ldr	r1, [r7, #8]
 8007a82:	47a0      	blx	r4
 8007a84:	4603      	mov	r3, r0
 8007a86:	75fb      	strb	r3, [r7, #23]
  return res;
 8007a88:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	371c      	adds	r7, #28
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd90      	pop	{r4, r7, pc}
 8007a92:	bf00      	nop
 8007a94:	20003704 	.word	0x20003704

08007a98 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007a98:	b590      	push	{r4, r7, lr}
 8007a9a:	b087      	sub	sp, #28
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	60b9      	str	r1, [r7, #8]
 8007aa0:	607a      	str	r2, [r7, #4]
 8007aa2:	603b      	str	r3, [r7, #0]
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007aa8:	7bfb      	ldrb	r3, [r7, #15]
 8007aaa:	4a0a      	ldr	r2, [pc, #40]	; (8007ad4 <disk_write+0x3c>)
 8007aac:	009b      	lsls	r3, r3, #2
 8007aae:	4413      	add	r3, r2
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	68dc      	ldr	r4, [r3, #12]
 8007ab4:	7bfb      	ldrb	r3, [r7, #15]
 8007ab6:	4a07      	ldr	r2, [pc, #28]	; (8007ad4 <disk_write+0x3c>)
 8007ab8:	4413      	add	r3, r2
 8007aba:	7a18      	ldrb	r0, [r3, #8]
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	68b9      	ldr	r1, [r7, #8]
 8007ac2:	47a0      	blx	r4
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	75fb      	strb	r3, [r7, #23]
  return res;
 8007ac8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	371c      	adds	r7, #28
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd90      	pop	{r4, r7, pc}
 8007ad2:	bf00      	nop
 8007ad4:	20003704 	.word	0x20003704

08007ad8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b084      	sub	sp, #16
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	4603      	mov	r3, r0
 8007ae0:	603a      	str	r2, [r7, #0]
 8007ae2:	71fb      	strb	r3, [r7, #7]
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007ae8:	79fb      	ldrb	r3, [r7, #7]
 8007aea:	4a09      	ldr	r2, [pc, #36]	; (8007b10 <disk_ioctl+0x38>)
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	4413      	add	r3, r2
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	691b      	ldr	r3, [r3, #16]
 8007af4:	79fa      	ldrb	r2, [r7, #7]
 8007af6:	4906      	ldr	r1, [pc, #24]	; (8007b10 <disk_ioctl+0x38>)
 8007af8:	440a      	add	r2, r1
 8007afa:	7a10      	ldrb	r0, [r2, #8]
 8007afc:	79b9      	ldrb	r1, [r7, #6]
 8007afe:	683a      	ldr	r2, [r7, #0]
 8007b00:	4798      	blx	r3
 8007b02:	4603      	mov	r3, r0
 8007b04:	73fb      	strb	r3, [r7, #15]
  return res;
 8007b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	3710      	adds	r7, #16
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}
 8007b10:	20003704 	.word	0x20003704

08007b14 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007b14:	b480      	push	{r7}
 8007b16:	b085      	sub	sp, #20
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	3301      	adds	r3, #1
 8007b20:	781b      	ldrb	r3, [r3, #0]
 8007b22:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007b24:	89fb      	ldrh	r3, [r7, #14]
 8007b26:	021b      	lsls	r3, r3, #8
 8007b28:	b21a      	sxth	r2, r3
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	781b      	ldrb	r3, [r3, #0]
 8007b2e:	b21b      	sxth	r3, r3
 8007b30:	4313      	orrs	r3, r2
 8007b32:	b21b      	sxth	r3, r3
 8007b34:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007b36:	89fb      	ldrh	r3, [r7, #14]
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3714      	adds	r7, #20
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007b44:	b480      	push	{r7}
 8007b46:	b085      	sub	sp, #20
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	3303      	adds	r3, #3
 8007b50:	781b      	ldrb	r3, [r3, #0]
 8007b52:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	021b      	lsls	r3, r3, #8
 8007b58:	687a      	ldr	r2, [r7, #4]
 8007b5a:	3202      	adds	r2, #2
 8007b5c:	7812      	ldrb	r2, [r2, #0]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	021b      	lsls	r3, r3, #8
 8007b66:	687a      	ldr	r2, [r7, #4]
 8007b68:	3201      	adds	r2, #1
 8007b6a:	7812      	ldrb	r2, [r2, #0]
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	021b      	lsls	r3, r3, #8
 8007b74:	687a      	ldr	r2, [r7, #4]
 8007b76:	7812      	ldrb	r2, [r2, #0]
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	60fb      	str	r3, [r7, #12]
	return rv;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3714      	adds	r7, #20
 8007b82:	46bd      	mov	sp, r7
 8007b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b88:	4770      	bx	lr

08007b8a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007b8a:	b480      	push	{r7}
 8007b8c:	b083      	sub	sp, #12
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	6078      	str	r0, [r7, #4]
 8007b92:	460b      	mov	r3, r1
 8007b94:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	1c5a      	adds	r2, r3, #1
 8007b9a:	607a      	str	r2, [r7, #4]
 8007b9c:	887a      	ldrh	r2, [r7, #2]
 8007b9e:	b2d2      	uxtb	r2, r2
 8007ba0:	701a      	strb	r2, [r3, #0]
 8007ba2:	887b      	ldrh	r3, [r7, #2]
 8007ba4:	0a1b      	lsrs	r3, r3, #8
 8007ba6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	1c5a      	adds	r2, r3, #1
 8007bac:	607a      	str	r2, [r7, #4]
 8007bae:	887a      	ldrh	r2, [r7, #2]
 8007bb0:	b2d2      	uxtb	r2, r2
 8007bb2:	701a      	strb	r2, [r3, #0]
}
 8007bb4:	bf00      	nop
 8007bb6:	370c      	adds	r7, #12
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr

08007bc0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b083      	sub	sp, #12
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	1c5a      	adds	r2, r3, #1
 8007bce:	607a      	str	r2, [r7, #4]
 8007bd0:	683a      	ldr	r2, [r7, #0]
 8007bd2:	b2d2      	uxtb	r2, r2
 8007bd4:	701a      	strb	r2, [r3, #0]
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	0a1b      	lsrs	r3, r3, #8
 8007bda:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	1c5a      	adds	r2, r3, #1
 8007be0:	607a      	str	r2, [r7, #4]
 8007be2:	683a      	ldr	r2, [r7, #0]
 8007be4:	b2d2      	uxtb	r2, r2
 8007be6:	701a      	strb	r2, [r3, #0]
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	0a1b      	lsrs	r3, r3, #8
 8007bec:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	1c5a      	adds	r2, r3, #1
 8007bf2:	607a      	str	r2, [r7, #4]
 8007bf4:	683a      	ldr	r2, [r7, #0]
 8007bf6:	b2d2      	uxtb	r2, r2
 8007bf8:	701a      	strb	r2, [r3, #0]
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	0a1b      	lsrs	r3, r3, #8
 8007bfe:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	1c5a      	adds	r2, r3, #1
 8007c04:	607a      	str	r2, [r7, #4]
 8007c06:	683a      	ldr	r2, [r7, #0]
 8007c08:	b2d2      	uxtb	r2, r2
 8007c0a:	701a      	strb	r2, [r3, #0]
}
 8007c0c:	bf00      	nop
 8007c0e:	370c      	adds	r7, #12
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007c18:	b480      	push	{r7}
 8007c1a:	b087      	sub	sp, #28
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	60f8      	str	r0, [r7, #12]
 8007c20:	60b9      	str	r1, [r7, #8]
 8007c22:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00d      	beq.n	8007c4e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007c32:	693a      	ldr	r2, [r7, #16]
 8007c34:	1c53      	adds	r3, r2, #1
 8007c36:	613b      	str	r3, [r7, #16]
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	1c59      	adds	r1, r3, #1
 8007c3c:	6179      	str	r1, [r7, #20]
 8007c3e:	7812      	ldrb	r2, [r2, #0]
 8007c40:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	3b01      	subs	r3, #1
 8007c46:	607b      	str	r3, [r7, #4]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d1f1      	bne.n	8007c32 <mem_cpy+0x1a>
	}
}
 8007c4e:	bf00      	nop
 8007c50:	371c      	adds	r7, #28
 8007c52:	46bd      	mov	sp, r7
 8007c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c58:	4770      	bx	lr

08007c5a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007c5a:	b480      	push	{r7}
 8007c5c:	b087      	sub	sp, #28
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	60f8      	str	r0, [r7, #12]
 8007c62:	60b9      	str	r1, [r7, #8]
 8007c64:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	1c5a      	adds	r2, r3, #1
 8007c6e:	617a      	str	r2, [r7, #20]
 8007c70:	68ba      	ldr	r2, [r7, #8]
 8007c72:	b2d2      	uxtb	r2, r2
 8007c74:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	3b01      	subs	r3, #1
 8007c7a:	607b      	str	r3, [r7, #4]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d1f3      	bne.n	8007c6a <mem_set+0x10>
}
 8007c82:	bf00      	nop
 8007c84:	bf00      	nop
 8007c86:	371c      	adds	r7, #28
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8e:	4770      	bx	lr

08007c90 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007c90:	b480      	push	{r7}
 8007c92:	b089      	sub	sp, #36	; 0x24
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	61fb      	str	r3, [r7, #28]
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007ca8:	69fb      	ldr	r3, [r7, #28]
 8007caa:	1c5a      	adds	r2, r3, #1
 8007cac:	61fa      	str	r2, [r7, #28]
 8007cae:	781b      	ldrb	r3, [r3, #0]
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	69bb      	ldr	r3, [r7, #24]
 8007cb4:	1c5a      	adds	r2, r3, #1
 8007cb6:	61ba      	str	r2, [r7, #24]
 8007cb8:	781b      	ldrb	r3, [r3, #0]
 8007cba:	1acb      	subs	r3, r1, r3
 8007cbc:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	3b01      	subs	r3, #1
 8007cc2:	607b      	str	r3, [r7, #4]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d002      	beq.n	8007cd0 <mem_cmp+0x40>
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d0eb      	beq.n	8007ca8 <mem_cmp+0x18>

	return r;
 8007cd0:	697b      	ldr	r3, [r7, #20]
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3724      	adds	r7, #36	; 0x24
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cdc:	4770      	bx	lr

08007cde <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007cde:	b480      	push	{r7}
 8007ce0:	b083      	sub	sp, #12
 8007ce2:	af00      	add	r7, sp, #0
 8007ce4:	6078      	str	r0, [r7, #4]
 8007ce6:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007ce8:	e002      	b.n	8007cf0 <chk_chr+0x12>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	3301      	adds	r3, #1
 8007cee:	607b      	str	r3, [r7, #4]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	781b      	ldrb	r3, [r3, #0]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d005      	beq.n	8007d04 <chk_chr+0x26>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	781b      	ldrb	r3, [r3, #0]
 8007cfc:	461a      	mov	r2, r3
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d1f2      	bne.n	8007cea <chk_chr+0xc>
	return *str;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	781b      	ldrb	r3, [r3, #0]
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	370c      	adds	r7, #12
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b085      	sub	sp, #20
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007d1e:	2300      	movs	r3, #0
 8007d20:	60bb      	str	r3, [r7, #8]
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	60fb      	str	r3, [r7, #12]
 8007d26:	e029      	b.n	8007d7c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007d28:	4a27      	ldr	r2, [pc, #156]	; (8007dc8 <chk_lock+0xb4>)
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	011b      	lsls	r3, r3, #4
 8007d2e:	4413      	add	r3, r2
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d01d      	beq.n	8007d72 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007d36:	4a24      	ldr	r2, [pc, #144]	; (8007dc8 <chk_lock+0xb4>)
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	011b      	lsls	r3, r3, #4
 8007d3c:	4413      	add	r3, r2
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	429a      	cmp	r2, r3
 8007d46:	d116      	bne.n	8007d76 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007d48:	4a1f      	ldr	r2, [pc, #124]	; (8007dc8 <chk_lock+0xb4>)
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	011b      	lsls	r3, r3, #4
 8007d4e:	4413      	add	r3, r2
 8007d50:	3304      	adds	r3, #4
 8007d52:	681a      	ldr	r2, [r3, #0]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d10c      	bne.n	8007d76 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007d5c:	4a1a      	ldr	r2, [pc, #104]	; (8007dc8 <chk_lock+0xb4>)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	011b      	lsls	r3, r3, #4
 8007d62:	4413      	add	r3, r2
 8007d64:	3308      	adds	r3, #8
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d102      	bne.n	8007d76 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007d70:	e007      	b.n	8007d82 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007d72:	2301      	movs	r3, #1
 8007d74:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	3301      	adds	r3, #1
 8007d7a:	60fb      	str	r3, [r7, #12]
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d9d2      	bls.n	8007d28 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2b02      	cmp	r3, #2
 8007d86:	d109      	bne.n	8007d9c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d102      	bne.n	8007d94 <chk_lock+0x80>
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	2b02      	cmp	r3, #2
 8007d92:	d101      	bne.n	8007d98 <chk_lock+0x84>
 8007d94:	2300      	movs	r3, #0
 8007d96:	e010      	b.n	8007dba <chk_lock+0xa6>
 8007d98:	2312      	movs	r3, #18
 8007d9a:	e00e      	b.n	8007dba <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d108      	bne.n	8007db4 <chk_lock+0xa0>
 8007da2:	4a09      	ldr	r2, [pc, #36]	; (8007dc8 <chk_lock+0xb4>)
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	011b      	lsls	r3, r3, #4
 8007da8:	4413      	add	r3, r2
 8007daa:	330c      	adds	r3, #12
 8007dac:	881b      	ldrh	r3, [r3, #0]
 8007dae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007db2:	d101      	bne.n	8007db8 <chk_lock+0xa4>
 8007db4:	2310      	movs	r3, #16
 8007db6:	e000      	b.n	8007dba <chk_lock+0xa6>
 8007db8:	2300      	movs	r3, #0
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3714      	adds	r7, #20
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc4:	4770      	bx	lr
 8007dc6:	bf00      	nop
 8007dc8:	200034e4 	.word	0x200034e4

08007dcc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b083      	sub	sp, #12
 8007dd0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	607b      	str	r3, [r7, #4]
 8007dd6:	e002      	b.n	8007dde <enq_lock+0x12>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	3301      	adds	r3, #1
 8007ddc:	607b      	str	r3, [r7, #4]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d806      	bhi.n	8007df2 <enq_lock+0x26>
 8007de4:	4a09      	ldr	r2, [pc, #36]	; (8007e0c <enq_lock+0x40>)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	011b      	lsls	r3, r3, #4
 8007dea:	4413      	add	r3, r2
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d1f2      	bne.n	8007dd8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2b02      	cmp	r3, #2
 8007df6:	bf14      	ite	ne
 8007df8:	2301      	movne	r3, #1
 8007dfa:	2300      	moveq	r3, #0
 8007dfc:	b2db      	uxtb	r3, r3
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	370c      	adds	r7, #12
 8007e02:	46bd      	mov	sp, r7
 8007e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e08:	4770      	bx	lr
 8007e0a:	bf00      	nop
 8007e0c:	200034e4 	.word	0x200034e4

08007e10 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b085      	sub	sp, #20
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
 8007e18:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	60fb      	str	r3, [r7, #12]
 8007e1e:	e01f      	b.n	8007e60 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007e20:	4a41      	ldr	r2, [pc, #260]	; (8007f28 <inc_lock+0x118>)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	011b      	lsls	r3, r3, #4
 8007e26:	4413      	add	r3, r2
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	429a      	cmp	r2, r3
 8007e30:	d113      	bne.n	8007e5a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007e32:	4a3d      	ldr	r2, [pc, #244]	; (8007f28 <inc_lock+0x118>)
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	011b      	lsls	r3, r3, #4
 8007e38:	4413      	add	r3, r2
 8007e3a:	3304      	adds	r3, #4
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007e42:	429a      	cmp	r2, r3
 8007e44:	d109      	bne.n	8007e5a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007e46:	4a38      	ldr	r2, [pc, #224]	; (8007f28 <inc_lock+0x118>)
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	011b      	lsls	r3, r3, #4
 8007e4c:	4413      	add	r3, r2
 8007e4e:	3308      	adds	r3, #8
 8007e50:	681a      	ldr	r2, [r3, #0]
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d006      	beq.n	8007e68 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	3301      	adds	r3, #1
 8007e5e:	60fb      	str	r3, [r7, #12]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d9dc      	bls.n	8007e20 <inc_lock+0x10>
 8007e66:	e000      	b.n	8007e6a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007e68:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2b02      	cmp	r3, #2
 8007e6e:	d132      	bne.n	8007ed6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007e70:	2300      	movs	r3, #0
 8007e72:	60fb      	str	r3, [r7, #12]
 8007e74:	e002      	b.n	8007e7c <inc_lock+0x6c>
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	3301      	adds	r3, #1
 8007e7a:	60fb      	str	r3, [r7, #12]
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2b01      	cmp	r3, #1
 8007e80:	d806      	bhi.n	8007e90 <inc_lock+0x80>
 8007e82:	4a29      	ldr	r2, [pc, #164]	; (8007f28 <inc_lock+0x118>)
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	011b      	lsls	r3, r3, #4
 8007e88:	4413      	add	r3, r2
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d1f2      	bne.n	8007e76 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2b02      	cmp	r3, #2
 8007e94:	d101      	bne.n	8007e9a <inc_lock+0x8a>
 8007e96:	2300      	movs	r3, #0
 8007e98:	e040      	b.n	8007f1c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681a      	ldr	r2, [r3, #0]
 8007e9e:	4922      	ldr	r1, [pc, #136]	; (8007f28 <inc_lock+0x118>)
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	011b      	lsls	r3, r3, #4
 8007ea4:	440b      	add	r3, r1
 8007ea6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	689a      	ldr	r2, [r3, #8]
 8007eac:	491e      	ldr	r1, [pc, #120]	; (8007f28 <inc_lock+0x118>)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	011b      	lsls	r3, r3, #4
 8007eb2:	440b      	add	r3, r1
 8007eb4:	3304      	adds	r3, #4
 8007eb6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	695a      	ldr	r2, [r3, #20]
 8007ebc:	491a      	ldr	r1, [pc, #104]	; (8007f28 <inc_lock+0x118>)
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	011b      	lsls	r3, r3, #4
 8007ec2:	440b      	add	r3, r1
 8007ec4:	3308      	adds	r3, #8
 8007ec6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007ec8:	4a17      	ldr	r2, [pc, #92]	; (8007f28 <inc_lock+0x118>)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	011b      	lsls	r3, r3, #4
 8007ece:	4413      	add	r3, r2
 8007ed0:	330c      	adds	r3, #12
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d009      	beq.n	8007ef0 <inc_lock+0xe0>
 8007edc:	4a12      	ldr	r2, [pc, #72]	; (8007f28 <inc_lock+0x118>)
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	011b      	lsls	r3, r3, #4
 8007ee2:	4413      	add	r3, r2
 8007ee4:	330c      	adds	r3, #12
 8007ee6:	881b      	ldrh	r3, [r3, #0]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d001      	beq.n	8007ef0 <inc_lock+0xe0>
 8007eec:	2300      	movs	r3, #0
 8007eee:	e015      	b.n	8007f1c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d108      	bne.n	8007f08 <inc_lock+0xf8>
 8007ef6:	4a0c      	ldr	r2, [pc, #48]	; (8007f28 <inc_lock+0x118>)
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	011b      	lsls	r3, r3, #4
 8007efc:	4413      	add	r3, r2
 8007efe:	330c      	adds	r3, #12
 8007f00:	881b      	ldrh	r3, [r3, #0]
 8007f02:	3301      	adds	r3, #1
 8007f04:	b29a      	uxth	r2, r3
 8007f06:	e001      	b.n	8007f0c <inc_lock+0xfc>
 8007f08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007f0c:	4906      	ldr	r1, [pc, #24]	; (8007f28 <inc_lock+0x118>)
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	011b      	lsls	r3, r3, #4
 8007f12:	440b      	add	r3, r1
 8007f14:	330c      	adds	r3, #12
 8007f16:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	3301      	adds	r3, #1
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3714      	adds	r7, #20
 8007f20:	46bd      	mov	sp, r7
 8007f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f26:	4770      	bx	lr
 8007f28:	200034e4 	.word	0x200034e4

08007f2c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b085      	sub	sp, #20
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	3b01      	subs	r3, #1
 8007f38:	607b      	str	r3, [r7, #4]
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2b01      	cmp	r3, #1
 8007f3e:	d825      	bhi.n	8007f8c <dec_lock+0x60>
		n = Files[i].ctr;
 8007f40:	4a17      	ldr	r2, [pc, #92]	; (8007fa0 <dec_lock+0x74>)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	011b      	lsls	r3, r3, #4
 8007f46:	4413      	add	r3, r2
 8007f48:	330c      	adds	r3, #12
 8007f4a:	881b      	ldrh	r3, [r3, #0]
 8007f4c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007f4e:	89fb      	ldrh	r3, [r7, #14]
 8007f50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f54:	d101      	bne.n	8007f5a <dec_lock+0x2e>
 8007f56:	2300      	movs	r3, #0
 8007f58:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007f5a:	89fb      	ldrh	r3, [r7, #14]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d002      	beq.n	8007f66 <dec_lock+0x3a>
 8007f60:	89fb      	ldrh	r3, [r7, #14]
 8007f62:	3b01      	subs	r3, #1
 8007f64:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007f66:	4a0e      	ldr	r2, [pc, #56]	; (8007fa0 <dec_lock+0x74>)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	011b      	lsls	r3, r3, #4
 8007f6c:	4413      	add	r3, r2
 8007f6e:	330c      	adds	r3, #12
 8007f70:	89fa      	ldrh	r2, [r7, #14]
 8007f72:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007f74:	89fb      	ldrh	r3, [r7, #14]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d105      	bne.n	8007f86 <dec_lock+0x5a>
 8007f7a:	4a09      	ldr	r2, [pc, #36]	; (8007fa0 <dec_lock+0x74>)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	011b      	lsls	r3, r3, #4
 8007f80:	4413      	add	r3, r2
 8007f82:	2200      	movs	r2, #0
 8007f84:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007f86:	2300      	movs	r3, #0
 8007f88:	737b      	strb	r3, [r7, #13]
 8007f8a:	e001      	b.n	8007f90 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007f8c:	2302      	movs	r3, #2
 8007f8e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007f90:	7b7b      	ldrb	r3, [r7, #13]
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3714      	adds	r7, #20
 8007f96:	46bd      	mov	sp, r7
 8007f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9c:	4770      	bx	lr
 8007f9e:	bf00      	nop
 8007fa0:	200034e4 	.word	0x200034e4

08007fa4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b085      	sub	sp, #20
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007fac:	2300      	movs	r3, #0
 8007fae:	60fb      	str	r3, [r7, #12]
 8007fb0:	e010      	b.n	8007fd4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007fb2:	4a0d      	ldr	r2, [pc, #52]	; (8007fe8 <clear_lock+0x44>)
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	011b      	lsls	r3, r3, #4
 8007fb8:	4413      	add	r3, r2
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	687a      	ldr	r2, [r7, #4]
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d105      	bne.n	8007fce <clear_lock+0x2a>
 8007fc2:	4a09      	ldr	r2, [pc, #36]	; (8007fe8 <clear_lock+0x44>)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	011b      	lsls	r3, r3, #4
 8007fc8:	4413      	add	r3, r2
 8007fca:	2200      	movs	r2, #0
 8007fcc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	3301      	adds	r3, #1
 8007fd2:	60fb      	str	r3, [r7, #12]
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2b01      	cmp	r3, #1
 8007fd8:	d9eb      	bls.n	8007fb2 <clear_lock+0xe>
	}
}
 8007fda:	bf00      	nop
 8007fdc:	bf00      	nop
 8007fde:	3714      	adds	r7, #20
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe6:	4770      	bx	lr
 8007fe8:	200034e4 	.word	0x200034e4

08007fec <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b086      	sub	sp, #24
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	78db      	ldrb	r3, [r3, #3]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d034      	beq.n	800806a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008004:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	7858      	ldrb	r0, [r3, #1]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008010:	2301      	movs	r3, #1
 8008012:	697a      	ldr	r2, [r7, #20]
 8008014:	f7ff fd40 	bl	8007a98 <disk_write>
 8008018:	4603      	mov	r3, r0
 800801a:	2b00      	cmp	r3, #0
 800801c:	d002      	beq.n	8008024 <sync_window+0x38>
			res = FR_DISK_ERR;
 800801e:	2301      	movs	r3, #1
 8008020:	73fb      	strb	r3, [r7, #15]
 8008022:	e022      	b.n	800806a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2200      	movs	r2, #0
 8008028:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800802e:	697a      	ldr	r2, [r7, #20]
 8008030:	1ad2      	subs	r2, r2, r3
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6a1b      	ldr	r3, [r3, #32]
 8008036:	429a      	cmp	r2, r3
 8008038:	d217      	bcs.n	800806a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	789b      	ldrb	r3, [r3, #2]
 800803e:	613b      	str	r3, [r7, #16]
 8008040:	e010      	b.n	8008064 <sync_window+0x78>
					wsect += fs->fsize;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6a1b      	ldr	r3, [r3, #32]
 8008046:	697a      	ldr	r2, [r7, #20]
 8008048:	4413      	add	r3, r2
 800804a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	7858      	ldrb	r0, [r3, #1]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008056:	2301      	movs	r3, #1
 8008058:	697a      	ldr	r2, [r7, #20]
 800805a:	f7ff fd1d 	bl	8007a98 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800805e:	693b      	ldr	r3, [r7, #16]
 8008060:	3b01      	subs	r3, #1
 8008062:	613b      	str	r3, [r7, #16]
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	2b01      	cmp	r3, #1
 8008068:	d8eb      	bhi.n	8008042 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800806a:	7bfb      	ldrb	r3, [r7, #15]
}
 800806c:	4618      	mov	r0, r3
 800806e:	3718      	adds	r7, #24
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}

08008074 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b084      	sub	sp, #16
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
 800807c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800807e:	2300      	movs	r3, #0
 8008080:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008086:	683a      	ldr	r2, [r7, #0]
 8008088:	429a      	cmp	r2, r3
 800808a:	d01b      	beq.n	80080c4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f7ff ffad 	bl	8007fec <sync_window>
 8008092:	4603      	mov	r3, r0
 8008094:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008096:	7bfb      	ldrb	r3, [r7, #15]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d113      	bne.n	80080c4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	7858      	ldrb	r0, [r3, #1]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80080a6:	2301      	movs	r3, #1
 80080a8:	683a      	ldr	r2, [r7, #0]
 80080aa:	f7ff fcd5 	bl	8007a58 <disk_read>
 80080ae:	4603      	mov	r3, r0
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d004      	beq.n	80080be <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80080b4:	f04f 33ff 	mov.w	r3, #4294967295
 80080b8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80080ba:	2301      	movs	r3, #1
 80080bc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	683a      	ldr	r2, [r7, #0]
 80080c2:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 80080c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3710      	adds	r7, #16
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
	...

080080d0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f7ff ff87 	bl	8007fec <sync_window>
 80080de:	4603      	mov	r3, r0
 80080e0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80080e2:	7bfb      	ldrb	r3, [r7, #15]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d159      	bne.n	800819c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	781b      	ldrb	r3, [r3, #0]
 80080ec:	2b03      	cmp	r3, #3
 80080ee:	d149      	bne.n	8008184 <sync_fs+0xb4>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	791b      	ldrb	r3, [r3, #4]
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d145      	bne.n	8008184 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	899b      	ldrh	r3, [r3, #12]
 8008102:	461a      	mov	r2, r3
 8008104:	2100      	movs	r1, #0
 8008106:	f7ff fda8 	bl	8007c5a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	3338      	adds	r3, #56	; 0x38
 800810e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008112:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8008116:	4618      	mov	r0, r3
 8008118:	f7ff fd37 	bl	8007b8a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	3338      	adds	r3, #56	; 0x38
 8008120:	4921      	ldr	r1, [pc, #132]	; (80081a8 <sync_fs+0xd8>)
 8008122:	4618      	mov	r0, r3
 8008124:	f7ff fd4c 	bl	8007bc0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	3338      	adds	r3, #56	; 0x38
 800812c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008130:	491e      	ldr	r1, [pc, #120]	; (80081ac <sync_fs+0xdc>)
 8008132:	4618      	mov	r0, r3
 8008134:	f7ff fd44 	bl	8007bc0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	3338      	adds	r3, #56	; 0x38
 800813c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	699b      	ldr	r3, [r3, #24]
 8008144:	4619      	mov	r1, r3
 8008146:	4610      	mov	r0, r2
 8008148:	f7ff fd3a 	bl	8007bc0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	3338      	adds	r3, #56	; 0x38
 8008150:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	695b      	ldr	r3, [r3, #20]
 8008158:	4619      	mov	r1, r3
 800815a:	4610      	mov	r0, r2
 800815c:	f7ff fd30 	bl	8007bc0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008164:	1c5a      	adds	r2, r3, #1
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	7858      	ldrb	r0, [r3, #1]
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008178:	2301      	movs	r3, #1
 800817a:	f7ff fc8d 	bl	8007a98 <disk_write>
			fs->fsi_flag = 0;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2200      	movs	r2, #0
 8008182:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	785b      	ldrb	r3, [r3, #1]
 8008188:	2200      	movs	r2, #0
 800818a:	2100      	movs	r1, #0
 800818c:	4618      	mov	r0, r3
 800818e:	f7ff fca3 	bl	8007ad8 <disk_ioctl>
 8008192:	4603      	mov	r3, r0
 8008194:	2b00      	cmp	r3, #0
 8008196:	d001      	beq.n	800819c <sync_fs+0xcc>
 8008198:	2301      	movs	r3, #1
 800819a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800819c:	7bfb      	ldrb	r3, [r7, #15]
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3710      	adds	r7, #16
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
 80081a6:	bf00      	nop
 80081a8:	41615252 	.word	0x41615252
 80081ac:	61417272 	.word	0x61417272

080081b0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80081b0:	b480      	push	{r7}
 80081b2:	b083      	sub	sp, #12
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
 80081b8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	3b02      	subs	r3, #2
 80081be:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	69db      	ldr	r3, [r3, #28]
 80081c4:	3b02      	subs	r3, #2
 80081c6:	683a      	ldr	r2, [r7, #0]
 80081c8:	429a      	cmp	r2, r3
 80081ca:	d301      	bcc.n	80081d0 <clust2sect+0x20>
 80081cc:	2300      	movs	r3, #0
 80081ce:	e008      	b.n	80081e2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	895b      	ldrh	r3, [r3, #10]
 80081d4:	461a      	mov	r2, r3
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	fb03 f202 	mul.w	r2, r3, r2
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081e0:	4413      	add	r3, r2
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	370c      	adds	r7, #12
 80081e6:	46bd      	mov	sp, r7
 80081e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ec:	4770      	bx	lr

080081ee <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80081ee:	b580      	push	{r7, lr}
 80081f0:	b086      	sub	sp, #24
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
 80081f6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	2b01      	cmp	r3, #1
 8008202:	d904      	bls.n	800820e <get_fat+0x20>
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	69db      	ldr	r3, [r3, #28]
 8008208:	683a      	ldr	r2, [r7, #0]
 800820a:	429a      	cmp	r2, r3
 800820c:	d302      	bcc.n	8008214 <get_fat+0x26>
		val = 1;	/* Internal error */
 800820e:	2301      	movs	r3, #1
 8008210:	617b      	str	r3, [r7, #20]
 8008212:	e0bb      	b.n	800838c <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008214:	f04f 33ff 	mov.w	r3, #4294967295
 8008218:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	781b      	ldrb	r3, [r3, #0]
 800821e:	2b03      	cmp	r3, #3
 8008220:	f000 8083 	beq.w	800832a <get_fat+0x13c>
 8008224:	2b03      	cmp	r3, #3
 8008226:	f300 80a7 	bgt.w	8008378 <get_fat+0x18a>
 800822a:	2b01      	cmp	r3, #1
 800822c:	d002      	beq.n	8008234 <get_fat+0x46>
 800822e:	2b02      	cmp	r3, #2
 8008230:	d056      	beq.n	80082e0 <get_fat+0xf2>
 8008232:	e0a1      	b.n	8008378 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	60fb      	str	r3, [r7, #12]
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	085b      	lsrs	r3, r3, #1
 800823c:	68fa      	ldr	r2, [r7, #12]
 800823e:	4413      	add	r3, r2
 8008240:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008242:	693b      	ldr	r3, [r7, #16]
 8008244:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008246:	693b      	ldr	r3, [r7, #16]
 8008248:	899b      	ldrh	r3, [r3, #12]
 800824a:	4619      	mov	r1, r3
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	fbb3 f3f1 	udiv	r3, r3, r1
 8008252:	4413      	add	r3, r2
 8008254:	4619      	mov	r1, r3
 8008256:	6938      	ldr	r0, [r7, #16]
 8008258:	f7ff ff0c 	bl	8008074 <move_window>
 800825c:	4603      	mov	r3, r0
 800825e:	2b00      	cmp	r3, #0
 8008260:	f040 808d 	bne.w	800837e <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	1c5a      	adds	r2, r3, #1
 8008268:	60fa      	str	r2, [r7, #12]
 800826a:	693a      	ldr	r2, [r7, #16]
 800826c:	8992      	ldrh	r2, [r2, #12]
 800826e:	fbb3 f1f2 	udiv	r1, r3, r2
 8008272:	fb01 f202 	mul.w	r2, r1, r2
 8008276:	1a9b      	subs	r3, r3, r2
 8008278:	693a      	ldr	r2, [r7, #16]
 800827a:	4413      	add	r3, r2
 800827c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008280:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	899b      	ldrh	r3, [r3, #12]
 800828a:	4619      	mov	r1, r3
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	fbb3 f3f1 	udiv	r3, r3, r1
 8008292:	4413      	add	r3, r2
 8008294:	4619      	mov	r1, r3
 8008296:	6938      	ldr	r0, [r7, #16]
 8008298:	f7ff feec 	bl	8008074 <move_window>
 800829c:	4603      	mov	r3, r0
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d16f      	bne.n	8008382 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	899b      	ldrh	r3, [r3, #12]
 80082a6:	461a      	mov	r2, r3
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	fbb3 f1f2 	udiv	r1, r3, r2
 80082ae:	fb01 f202 	mul.w	r2, r1, r2
 80082b2:	1a9b      	subs	r3, r3, r2
 80082b4:	693a      	ldr	r2, [r7, #16]
 80082b6:	4413      	add	r3, r2
 80082b8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80082bc:	021b      	lsls	r3, r3, #8
 80082be:	461a      	mov	r2, r3
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	4313      	orrs	r3, r2
 80082c4:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	f003 0301 	and.w	r3, r3, #1
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d002      	beq.n	80082d6 <get_fat+0xe8>
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	091b      	lsrs	r3, r3, #4
 80082d4:	e002      	b.n	80082dc <get_fat+0xee>
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80082dc:	617b      	str	r3, [r7, #20]
			break;
 80082de:	e055      	b.n	800838c <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	899b      	ldrh	r3, [r3, #12]
 80082e8:	085b      	lsrs	r3, r3, #1
 80082ea:	b29b      	uxth	r3, r3
 80082ec:	4619      	mov	r1, r3
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	fbb3 f3f1 	udiv	r3, r3, r1
 80082f4:	4413      	add	r3, r2
 80082f6:	4619      	mov	r1, r3
 80082f8:	6938      	ldr	r0, [r7, #16]
 80082fa:	f7ff febb 	bl	8008074 <move_window>
 80082fe:	4603      	mov	r3, r0
 8008300:	2b00      	cmp	r3, #0
 8008302:	d140      	bne.n	8008386 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008304:	693b      	ldr	r3, [r7, #16]
 8008306:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	005b      	lsls	r3, r3, #1
 800830e:	693a      	ldr	r2, [r7, #16]
 8008310:	8992      	ldrh	r2, [r2, #12]
 8008312:	fbb3 f0f2 	udiv	r0, r3, r2
 8008316:	fb00 f202 	mul.w	r2, r0, r2
 800831a:	1a9b      	subs	r3, r3, r2
 800831c:	440b      	add	r3, r1
 800831e:	4618      	mov	r0, r3
 8008320:	f7ff fbf8 	bl	8007b14 <ld_word>
 8008324:	4603      	mov	r3, r0
 8008326:	617b      	str	r3, [r7, #20]
			break;
 8008328:	e030      	b.n	800838c <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	899b      	ldrh	r3, [r3, #12]
 8008332:	089b      	lsrs	r3, r3, #2
 8008334:	b29b      	uxth	r3, r3
 8008336:	4619      	mov	r1, r3
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	fbb3 f3f1 	udiv	r3, r3, r1
 800833e:	4413      	add	r3, r2
 8008340:	4619      	mov	r1, r3
 8008342:	6938      	ldr	r0, [r7, #16]
 8008344:	f7ff fe96 	bl	8008074 <move_window>
 8008348:	4603      	mov	r3, r0
 800834a:	2b00      	cmp	r3, #0
 800834c:	d11d      	bne.n	800838a <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800834e:	693b      	ldr	r3, [r7, #16]
 8008350:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	693a      	ldr	r2, [r7, #16]
 800835a:	8992      	ldrh	r2, [r2, #12]
 800835c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008360:	fb00 f202 	mul.w	r2, r0, r2
 8008364:	1a9b      	subs	r3, r3, r2
 8008366:	440b      	add	r3, r1
 8008368:	4618      	mov	r0, r3
 800836a:	f7ff fbeb 	bl	8007b44 <ld_dword>
 800836e:	4603      	mov	r3, r0
 8008370:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008374:	617b      	str	r3, [r7, #20]
			break;
 8008376:	e009      	b.n	800838c <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008378:	2301      	movs	r3, #1
 800837a:	617b      	str	r3, [r7, #20]
 800837c:	e006      	b.n	800838c <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800837e:	bf00      	nop
 8008380:	e004      	b.n	800838c <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008382:	bf00      	nop
 8008384:	e002      	b.n	800838c <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008386:	bf00      	nop
 8008388:	e000      	b.n	800838c <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800838a:	bf00      	nop
		}
	}

	return val;
 800838c:	697b      	ldr	r3, [r7, #20]
}
 800838e:	4618      	mov	r0, r3
 8008390:	3718      	adds	r7, #24
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}

08008396 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008396:	b590      	push	{r4, r7, lr}
 8008398:	b089      	sub	sp, #36	; 0x24
 800839a:	af00      	add	r7, sp, #0
 800839c:	60f8      	str	r0, [r7, #12]
 800839e:	60b9      	str	r1, [r7, #8]
 80083a0:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80083a2:	2302      	movs	r3, #2
 80083a4:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	f240 8109 	bls.w	80085c0 <put_fat+0x22a>
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	69db      	ldr	r3, [r3, #28]
 80083b2:	68ba      	ldr	r2, [r7, #8]
 80083b4:	429a      	cmp	r2, r3
 80083b6:	f080 8103 	bcs.w	80085c0 <put_fat+0x22a>
		switch (fs->fs_type) {
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	781b      	ldrb	r3, [r3, #0]
 80083be:	2b03      	cmp	r3, #3
 80083c0:	f000 80b6 	beq.w	8008530 <put_fat+0x19a>
 80083c4:	2b03      	cmp	r3, #3
 80083c6:	f300 80fb 	bgt.w	80085c0 <put_fat+0x22a>
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	d003      	beq.n	80083d6 <put_fat+0x40>
 80083ce:	2b02      	cmp	r3, #2
 80083d0:	f000 8083 	beq.w	80084da <put_fat+0x144>
 80083d4:	e0f4      	b.n	80085c0 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	61bb      	str	r3, [r7, #24]
 80083da:	69bb      	ldr	r3, [r7, #24]
 80083dc:	085b      	lsrs	r3, r3, #1
 80083de:	69ba      	ldr	r2, [r7, #24]
 80083e0:	4413      	add	r3, r2
 80083e2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	899b      	ldrh	r3, [r3, #12]
 80083ec:	4619      	mov	r1, r3
 80083ee:	69bb      	ldr	r3, [r7, #24]
 80083f0:	fbb3 f3f1 	udiv	r3, r3, r1
 80083f4:	4413      	add	r3, r2
 80083f6:	4619      	mov	r1, r3
 80083f8:	68f8      	ldr	r0, [r7, #12]
 80083fa:	f7ff fe3b 	bl	8008074 <move_window>
 80083fe:	4603      	mov	r3, r0
 8008400:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008402:	7ffb      	ldrb	r3, [r7, #31]
 8008404:	2b00      	cmp	r3, #0
 8008406:	f040 80d4 	bne.w	80085b2 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008410:	69bb      	ldr	r3, [r7, #24]
 8008412:	1c5a      	adds	r2, r3, #1
 8008414:	61ba      	str	r2, [r7, #24]
 8008416:	68fa      	ldr	r2, [r7, #12]
 8008418:	8992      	ldrh	r2, [r2, #12]
 800841a:	fbb3 f0f2 	udiv	r0, r3, r2
 800841e:	fb00 f202 	mul.w	r2, r0, r2
 8008422:	1a9b      	subs	r3, r3, r2
 8008424:	440b      	add	r3, r1
 8008426:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	f003 0301 	and.w	r3, r3, #1
 800842e:	2b00      	cmp	r3, #0
 8008430:	d00d      	beq.n	800844e <put_fat+0xb8>
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	781b      	ldrb	r3, [r3, #0]
 8008436:	b25b      	sxtb	r3, r3
 8008438:	f003 030f 	and.w	r3, r3, #15
 800843c:	b25a      	sxtb	r2, r3
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	b2db      	uxtb	r3, r3
 8008442:	011b      	lsls	r3, r3, #4
 8008444:	b25b      	sxtb	r3, r3
 8008446:	4313      	orrs	r3, r2
 8008448:	b25b      	sxtb	r3, r3
 800844a:	b2db      	uxtb	r3, r3
 800844c:	e001      	b.n	8008452 <put_fat+0xbc>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	b2db      	uxtb	r3, r3
 8008452:	697a      	ldr	r2, [r7, #20]
 8008454:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2201      	movs	r2, #1
 800845a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	899b      	ldrh	r3, [r3, #12]
 8008464:	4619      	mov	r1, r3
 8008466:	69bb      	ldr	r3, [r7, #24]
 8008468:	fbb3 f3f1 	udiv	r3, r3, r1
 800846c:	4413      	add	r3, r2
 800846e:	4619      	mov	r1, r3
 8008470:	68f8      	ldr	r0, [r7, #12]
 8008472:	f7ff fdff 	bl	8008074 <move_window>
 8008476:	4603      	mov	r3, r0
 8008478:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800847a:	7ffb      	ldrb	r3, [r7, #31]
 800847c:	2b00      	cmp	r3, #0
 800847e:	f040 809a 	bne.w	80085b6 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	899b      	ldrh	r3, [r3, #12]
 800848c:	461a      	mov	r2, r3
 800848e:	69bb      	ldr	r3, [r7, #24]
 8008490:	fbb3 f0f2 	udiv	r0, r3, r2
 8008494:	fb00 f202 	mul.w	r2, r0, r2
 8008498:	1a9b      	subs	r3, r3, r2
 800849a:	440b      	add	r3, r1
 800849c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	f003 0301 	and.w	r3, r3, #1
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d003      	beq.n	80084b0 <put_fat+0x11a>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	091b      	lsrs	r3, r3, #4
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	e00e      	b.n	80084ce <put_fat+0x138>
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	781b      	ldrb	r3, [r3, #0]
 80084b4:	b25b      	sxtb	r3, r3
 80084b6:	f023 030f 	bic.w	r3, r3, #15
 80084ba:	b25a      	sxtb	r2, r3
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	0a1b      	lsrs	r3, r3, #8
 80084c0:	b25b      	sxtb	r3, r3
 80084c2:	f003 030f 	and.w	r3, r3, #15
 80084c6:	b25b      	sxtb	r3, r3
 80084c8:	4313      	orrs	r3, r2
 80084ca:	b25b      	sxtb	r3, r3
 80084cc:	b2db      	uxtb	r3, r3
 80084ce:	697a      	ldr	r2, [r7, #20]
 80084d0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	2201      	movs	r2, #1
 80084d6:	70da      	strb	r2, [r3, #3]
			break;
 80084d8:	e072      	b.n	80085c0 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	899b      	ldrh	r3, [r3, #12]
 80084e2:	085b      	lsrs	r3, r3, #1
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	4619      	mov	r1, r3
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80084ee:	4413      	add	r3, r2
 80084f0:	4619      	mov	r1, r3
 80084f2:	68f8      	ldr	r0, [r7, #12]
 80084f4:	f7ff fdbe 	bl	8008074 <move_window>
 80084f8:	4603      	mov	r3, r0
 80084fa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80084fc:	7ffb      	ldrb	r3, [r7, #31]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d15b      	bne.n	80085ba <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	005b      	lsls	r3, r3, #1
 800850c:	68fa      	ldr	r2, [r7, #12]
 800850e:	8992      	ldrh	r2, [r2, #12]
 8008510:	fbb3 f0f2 	udiv	r0, r3, r2
 8008514:	fb00 f202 	mul.w	r2, r0, r2
 8008518:	1a9b      	subs	r3, r3, r2
 800851a:	440b      	add	r3, r1
 800851c:	687a      	ldr	r2, [r7, #4]
 800851e:	b292      	uxth	r2, r2
 8008520:	4611      	mov	r1, r2
 8008522:	4618      	mov	r0, r3
 8008524:	f7ff fb31 	bl	8007b8a <st_word>
			fs->wflag = 1;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2201      	movs	r2, #1
 800852c:	70da      	strb	r2, [r3, #3]
			break;
 800852e:	e047      	b.n	80085c0 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	899b      	ldrh	r3, [r3, #12]
 8008538:	089b      	lsrs	r3, r3, #2
 800853a:	b29b      	uxth	r3, r3
 800853c:	4619      	mov	r1, r3
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	fbb3 f3f1 	udiv	r3, r3, r1
 8008544:	4413      	add	r3, r2
 8008546:	4619      	mov	r1, r3
 8008548:	68f8      	ldr	r0, [r7, #12]
 800854a:	f7ff fd93 	bl	8008074 <move_window>
 800854e:	4603      	mov	r3, r0
 8008550:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008552:	7ffb      	ldrb	r3, [r7, #31]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d132      	bne.n	80085be <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	68fa      	ldr	r2, [r7, #12]
 800856a:	8992      	ldrh	r2, [r2, #12]
 800856c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008570:	fb00 f202 	mul.w	r2, r0, r2
 8008574:	1a9b      	subs	r3, r3, r2
 8008576:	440b      	add	r3, r1
 8008578:	4618      	mov	r0, r3
 800857a:	f7ff fae3 	bl	8007b44 <ld_dword>
 800857e:	4603      	mov	r3, r0
 8008580:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008584:	4323      	orrs	r3, r4
 8008586:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	009b      	lsls	r3, r3, #2
 8008592:	68fa      	ldr	r2, [r7, #12]
 8008594:	8992      	ldrh	r2, [r2, #12]
 8008596:	fbb3 f0f2 	udiv	r0, r3, r2
 800859a:	fb00 f202 	mul.w	r2, r0, r2
 800859e:	1a9b      	subs	r3, r3, r2
 80085a0:	440b      	add	r3, r1
 80085a2:	6879      	ldr	r1, [r7, #4]
 80085a4:	4618      	mov	r0, r3
 80085a6:	f7ff fb0b 	bl	8007bc0 <st_dword>
			fs->wflag = 1;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2201      	movs	r2, #1
 80085ae:	70da      	strb	r2, [r3, #3]
			break;
 80085b0:	e006      	b.n	80085c0 <put_fat+0x22a>
			if (res != FR_OK) break;
 80085b2:	bf00      	nop
 80085b4:	e004      	b.n	80085c0 <put_fat+0x22a>
			if (res != FR_OK) break;
 80085b6:	bf00      	nop
 80085b8:	e002      	b.n	80085c0 <put_fat+0x22a>
			if (res != FR_OK) break;
 80085ba:	bf00      	nop
 80085bc:	e000      	b.n	80085c0 <put_fat+0x22a>
			if (res != FR_OK) break;
 80085be:	bf00      	nop
		}
	}
	return res;
 80085c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	3724      	adds	r7, #36	; 0x24
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd90      	pop	{r4, r7, pc}

080085ca <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80085ca:	b580      	push	{r7, lr}
 80085cc:	b088      	sub	sp, #32
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	60f8      	str	r0, [r7, #12]
 80085d2:	60b9      	str	r1, [r7, #8]
 80085d4:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80085d6:	2300      	movs	r3, #0
 80085d8:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	d904      	bls.n	80085f0 <remove_chain+0x26>
 80085e6:	69bb      	ldr	r3, [r7, #24]
 80085e8:	69db      	ldr	r3, [r3, #28]
 80085ea:	68ba      	ldr	r2, [r7, #8]
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d301      	bcc.n	80085f4 <remove_chain+0x2a>
 80085f0:	2302      	movs	r3, #2
 80085f2:	e04b      	b.n	800868c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d00c      	beq.n	8008614 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80085fa:	f04f 32ff 	mov.w	r2, #4294967295
 80085fe:	6879      	ldr	r1, [r7, #4]
 8008600:	69b8      	ldr	r0, [r7, #24]
 8008602:	f7ff fec8 	bl	8008396 <put_fat>
 8008606:	4603      	mov	r3, r0
 8008608:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800860a:	7ffb      	ldrb	r3, [r7, #31]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d001      	beq.n	8008614 <remove_chain+0x4a>
 8008610:	7ffb      	ldrb	r3, [r7, #31]
 8008612:	e03b      	b.n	800868c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008614:	68b9      	ldr	r1, [r7, #8]
 8008616:	68f8      	ldr	r0, [r7, #12]
 8008618:	f7ff fde9 	bl	80081ee <get_fat>
 800861c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d031      	beq.n	8008688 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	2b01      	cmp	r3, #1
 8008628:	d101      	bne.n	800862e <remove_chain+0x64>
 800862a:	2302      	movs	r3, #2
 800862c:	e02e      	b.n	800868c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008634:	d101      	bne.n	800863a <remove_chain+0x70>
 8008636:	2301      	movs	r3, #1
 8008638:	e028      	b.n	800868c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800863a:	2200      	movs	r2, #0
 800863c:	68b9      	ldr	r1, [r7, #8]
 800863e:	69b8      	ldr	r0, [r7, #24]
 8008640:	f7ff fea9 	bl	8008396 <put_fat>
 8008644:	4603      	mov	r3, r0
 8008646:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008648:	7ffb      	ldrb	r3, [r7, #31]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d001      	beq.n	8008652 <remove_chain+0x88>
 800864e:	7ffb      	ldrb	r3, [r7, #31]
 8008650:	e01c      	b.n	800868c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008652:	69bb      	ldr	r3, [r7, #24]
 8008654:	699a      	ldr	r2, [r3, #24]
 8008656:	69bb      	ldr	r3, [r7, #24]
 8008658:	69db      	ldr	r3, [r3, #28]
 800865a:	3b02      	subs	r3, #2
 800865c:	429a      	cmp	r2, r3
 800865e:	d20b      	bcs.n	8008678 <remove_chain+0xae>
			fs->free_clst++;
 8008660:	69bb      	ldr	r3, [r7, #24]
 8008662:	699b      	ldr	r3, [r3, #24]
 8008664:	1c5a      	adds	r2, r3, #1
 8008666:	69bb      	ldr	r3, [r7, #24]
 8008668:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800866a:	69bb      	ldr	r3, [r7, #24]
 800866c:	791b      	ldrb	r3, [r3, #4]
 800866e:	f043 0301 	orr.w	r3, r3, #1
 8008672:	b2da      	uxtb	r2, r3
 8008674:	69bb      	ldr	r3, [r7, #24]
 8008676:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008678:	697b      	ldr	r3, [r7, #20]
 800867a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800867c:	69bb      	ldr	r3, [r7, #24]
 800867e:	69db      	ldr	r3, [r3, #28]
 8008680:	68ba      	ldr	r2, [r7, #8]
 8008682:	429a      	cmp	r2, r3
 8008684:	d3c6      	bcc.n	8008614 <remove_chain+0x4a>
 8008686:	e000      	b.n	800868a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008688:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800868a:	2300      	movs	r3, #0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3720      	adds	r7, #32
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b088      	sub	sp, #32
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d10d      	bne.n	80086c6 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	695b      	ldr	r3, [r3, #20]
 80086ae:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80086b0:	69bb      	ldr	r3, [r7, #24]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d004      	beq.n	80086c0 <create_chain+0x2c>
 80086b6:	693b      	ldr	r3, [r7, #16]
 80086b8:	69db      	ldr	r3, [r3, #28]
 80086ba:	69ba      	ldr	r2, [r7, #24]
 80086bc:	429a      	cmp	r2, r3
 80086be:	d31b      	bcc.n	80086f8 <create_chain+0x64>
 80086c0:	2301      	movs	r3, #1
 80086c2:	61bb      	str	r3, [r7, #24]
 80086c4:	e018      	b.n	80086f8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80086c6:	6839      	ldr	r1, [r7, #0]
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f7ff fd90 	bl	80081ee <get_fat>
 80086ce:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2b01      	cmp	r3, #1
 80086d4:	d801      	bhi.n	80086da <create_chain+0x46>
 80086d6:	2301      	movs	r3, #1
 80086d8:	e070      	b.n	80087bc <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086e0:	d101      	bne.n	80086e6 <create_chain+0x52>
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	e06a      	b.n	80087bc <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80086e6:	693b      	ldr	r3, [r7, #16]
 80086e8:	69db      	ldr	r3, [r3, #28]
 80086ea:	68fa      	ldr	r2, [r7, #12]
 80086ec:	429a      	cmp	r2, r3
 80086ee:	d201      	bcs.n	80086f4 <create_chain+0x60>
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	e063      	b.n	80087bc <create_chain+0x128>
		scl = clst;
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80086f8:	69bb      	ldr	r3, [r7, #24]
 80086fa:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80086fc:	69fb      	ldr	r3, [r7, #28]
 80086fe:	3301      	adds	r3, #1
 8008700:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008702:	693b      	ldr	r3, [r7, #16]
 8008704:	69db      	ldr	r3, [r3, #28]
 8008706:	69fa      	ldr	r2, [r7, #28]
 8008708:	429a      	cmp	r2, r3
 800870a:	d307      	bcc.n	800871c <create_chain+0x88>
				ncl = 2;
 800870c:	2302      	movs	r3, #2
 800870e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008710:	69fa      	ldr	r2, [r7, #28]
 8008712:	69bb      	ldr	r3, [r7, #24]
 8008714:	429a      	cmp	r2, r3
 8008716:	d901      	bls.n	800871c <create_chain+0x88>
 8008718:	2300      	movs	r3, #0
 800871a:	e04f      	b.n	80087bc <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800871c:	69f9      	ldr	r1, [r7, #28]
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f7ff fd65 	bl	80081ee <get_fat>
 8008724:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d00e      	beq.n	800874a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2b01      	cmp	r3, #1
 8008730:	d003      	beq.n	800873a <create_chain+0xa6>
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008738:	d101      	bne.n	800873e <create_chain+0xaa>
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	e03e      	b.n	80087bc <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800873e:	69fa      	ldr	r2, [r7, #28]
 8008740:	69bb      	ldr	r3, [r7, #24]
 8008742:	429a      	cmp	r2, r3
 8008744:	d1da      	bne.n	80086fc <create_chain+0x68>
 8008746:	2300      	movs	r3, #0
 8008748:	e038      	b.n	80087bc <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800874a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800874c:	f04f 32ff 	mov.w	r2, #4294967295
 8008750:	69f9      	ldr	r1, [r7, #28]
 8008752:	6938      	ldr	r0, [r7, #16]
 8008754:	f7ff fe1f 	bl	8008396 <put_fat>
 8008758:	4603      	mov	r3, r0
 800875a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800875c:	7dfb      	ldrb	r3, [r7, #23]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d109      	bne.n	8008776 <create_chain+0xe2>
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d006      	beq.n	8008776 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008768:	69fa      	ldr	r2, [r7, #28]
 800876a:	6839      	ldr	r1, [r7, #0]
 800876c:	6938      	ldr	r0, [r7, #16]
 800876e:	f7ff fe12 	bl	8008396 <put_fat>
 8008772:	4603      	mov	r3, r0
 8008774:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008776:	7dfb      	ldrb	r3, [r7, #23]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d116      	bne.n	80087aa <create_chain+0x116>
		fs->last_clst = ncl;
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	69fa      	ldr	r2, [r7, #28]
 8008780:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	699a      	ldr	r2, [r3, #24]
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	69db      	ldr	r3, [r3, #28]
 800878a:	3b02      	subs	r3, #2
 800878c:	429a      	cmp	r2, r3
 800878e:	d804      	bhi.n	800879a <create_chain+0x106>
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	699b      	ldr	r3, [r3, #24]
 8008794:	1e5a      	subs	r2, r3, #1
 8008796:	693b      	ldr	r3, [r7, #16]
 8008798:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800879a:	693b      	ldr	r3, [r7, #16]
 800879c:	791b      	ldrb	r3, [r3, #4]
 800879e:	f043 0301 	orr.w	r3, r3, #1
 80087a2:	b2da      	uxtb	r2, r3
 80087a4:	693b      	ldr	r3, [r7, #16]
 80087a6:	711a      	strb	r2, [r3, #4]
 80087a8:	e007      	b.n	80087ba <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80087aa:	7dfb      	ldrb	r3, [r7, #23]
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d102      	bne.n	80087b6 <create_chain+0x122>
 80087b0:	f04f 33ff 	mov.w	r3, #4294967295
 80087b4:	e000      	b.n	80087b8 <create_chain+0x124>
 80087b6:	2301      	movs	r3, #1
 80087b8:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80087ba:	69fb      	ldr	r3, [r7, #28]
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3720      	adds	r7, #32
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b087      	sub	sp, #28
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087d8:	3304      	adds	r3, #4
 80087da:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	899b      	ldrh	r3, [r3, #12]
 80087e0:	461a      	mov	r2, r3
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80087e8:	68fa      	ldr	r2, [r7, #12]
 80087ea:	8952      	ldrh	r2, [r2, #10]
 80087ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80087f0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80087f2:	693b      	ldr	r3, [r7, #16]
 80087f4:	1d1a      	adds	r2, r3, #4
 80087f6:	613a      	str	r2, [r7, #16]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d101      	bne.n	8008806 <clmt_clust+0x42>
 8008802:	2300      	movs	r3, #0
 8008804:	e010      	b.n	8008828 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8008806:	697a      	ldr	r2, [r7, #20]
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	429a      	cmp	r2, r3
 800880c:	d307      	bcc.n	800881e <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800880e:	697a      	ldr	r2, [r7, #20]
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	1ad3      	subs	r3, r2, r3
 8008814:	617b      	str	r3, [r7, #20]
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	3304      	adds	r3, #4
 800881a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800881c:	e7e9      	b.n	80087f2 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800881e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008820:	693b      	ldr	r3, [r7, #16]
 8008822:	681a      	ldr	r2, [r3, #0]
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	4413      	add	r3, r2
}
 8008828:	4618      	mov	r0, r3
 800882a:	371c      	adds	r7, #28
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr

08008834 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b086      	sub	sp, #24
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
 800883c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800884a:	d204      	bcs.n	8008856 <dir_sdi+0x22>
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	f003 031f 	and.w	r3, r3, #31
 8008852:	2b00      	cmp	r3, #0
 8008854:	d001      	beq.n	800885a <dir_sdi+0x26>
		return FR_INT_ERR;
 8008856:	2302      	movs	r3, #2
 8008858:	e071      	b.n	800893e <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	683a      	ldr	r2, [r7, #0]
 800885e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	689b      	ldr	r3, [r3, #8]
 8008864:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008866:	697b      	ldr	r3, [r7, #20]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d106      	bne.n	800887a <dir_sdi+0x46>
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	781b      	ldrb	r3, [r3, #0]
 8008870:	2b02      	cmp	r3, #2
 8008872:	d902      	bls.n	800887a <dir_sdi+0x46>
		clst = fs->dirbase;
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008878:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d10c      	bne.n	800889a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	095b      	lsrs	r3, r3, #5
 8008884:	693a      	ldr	r2, [r7, #16]
 8008886:	8912      	ldrh	r2, [r2, #8]
 8008888:	4293      	cmp	r3, r2
 800888a:	d301      	bcc.n	8008890 <dir_sdi+0x5c>
 800888c:	2302      	movs	r3, #2
 800888e:	e056      	b.n	800893e <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8008890:	693b      	ldr	r3, [r7, #16]
 8008892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	61da      	str	r2, [r3, #28]
 8008898:	e02d      	b.n	80088f6 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	895b      	ldrh	r3, [r3, #10]
 800889e:	461a      	mov	r2, r3
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	899b      	ldrh	r3, [r3, #12]
 80088a4:	fb02 f303 	mul.w	r3, r2, r3
 80088a8:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80088aa:	e019      	b.n	80088e0 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6979      	ldr	r1, [r7, #20]
 80088b0:	4618      	mov	r0, r3
 80088b2:	f7ff fc9c 	bl	80081ee <get_fat>
 80088b6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088be:	d101      	bne.n	80088c4 <dir_sdi+0x90>
 80088c0:	2301      	movs	r3, #1
 80088c2:	e03c      	b.n	800893e <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80088c4:	697b      	ldr	r3, [r7, #20]
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	d904      	bls.n	80088d4 <dir_sdi+0xa0>
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	69db      	ldr	r3, [r3, #28]
 80088ce:	697a      	ldr	r2, [r7, #20]
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d301      	bcc.n	80088d8 <dir_sdi+0xa4>
 80088d4:	2302      	movs	r3, #2
 80088d6:	e032      	b.n	800893e <dir_sdi+0x10a>
			ofs -= csz;
 80088d8:	683a      	ldr	r2, [r7, #0]
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	1ad3      	subs	r3, r2, r3
 80088de:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80088e0:	683a      	ldr	r2, [r7, #0]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	429a      	cmp	r2, r3
 80088e6:	d2e1      	bcs.n	80088ac <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80088e8:	6979      	ldr	r1, [r7, #20]
 80088ea:	6938      	ldr	r0, [r7, #16]
 80088ec:	f7ff fc60 	bl	80081b0 <clust2sect>
 80088f0:	4602      	mov	r2, r0
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	697a      	ldr	r2, [r7, #20]
 80088fa:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	69db      	ldr	r3, [r3, #28]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d101      	bne.n	8008908 <dir_sdi+0xd4>
 8008904:	2302      	movs	r3, #2
 8008906:	e01a      	b.n	800893e <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	69da      	ldr	r2, [r3, #28]
 800890c:	693b      	ldr	r3, [r7, #16]
 800890e:	899b      	ldrh	r3, [r3, #12]
 8008910:	4619      	mov	r1, r3
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	fbb3 f3f1 	udiv	r3, r3, r1
 8008918:	441a      	add	r2, r3
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	899b      	ldrh	r3, [r3, #12]
 8008928:	461a      	mov	r2, r3
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008930:	fb00 f202 	mul.w	r2, r0, r2
 8008934:	1a9b      	subs	r3, r3, r2
 8008936:	18ca      	adds	r2, r1, r3
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800893c:	2300      	movs	r3, #0
}
 800893e:	4618      	mov	r0, r3
 8008940:	3718      	adds	r7, #24
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}

08008946 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008946:	b580      	push	{r7, lr}
 8008948:	b086      	sub	sp, #24
 800894a:	af00      	add	r7, sp, #0
 800894c:	6078      	str	r0, [r7, #4]
 800894e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	695b      	ldr	r3, [r3, #20]
 800895a:	3320      	adds	r3, #32
 800895c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	69db      	ldr	r3, [r3, #28]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d003      	beq.n	800896e <dir_next+0x28>
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800896c:	d301      	bcc.n	8008972 <dir_next+0x2c>
 800896e:	2304      	movs	r3, #4
 8008970:	e0bb      	b.n	8008aea <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	899b      	ldrh	r3, [r3, #12]
 8008976:	461a      	mov	r2, r3
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	fbb3 f1f2 	udiv	r1, r3, r2
 800897e:	fb01 f202 	mul.w	r2, r1, r2
 8008982:	1a9b      	subs	r3, r3, r2
 8008984:	2b00      	cmp	r3, #0
 8008986:	f040 809d 	bne.w	8008ac4 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	69db      	ldr	r3, [r3, #28]
 800898e:	1c5a      	adds	r2, r3, #1
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	699b      	ldr	r3, [r3, #24]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d10b      	bne.n	80089b4 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	095b      	lsrs	r3, r3, #5
 80089a0:	68fa      	ldr	r2, [r7, #12]
 80089a2:	8912      	ldrh	r2, [r2, #8]
 80089a4:	4293      	cmp	r3, r2
 80089a6:	f0c0 808d 	bcc.w	8008ac4 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2200      	movs	r2, #0
 80089ae:	61da      	str	r2, [r3, #28]
 80089b0:	2304      	movs	r3, #4
 80089b2:	e09a      	b.n	8008aea <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	899b      	ldrh	r3, [r3, #12]
 80089b8:	461a      	mov	r2, r3
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80089c0:	68fa      	ldr	r2, [r7, #12]
 80089c2:	8952      	ldrh	r2, [r2, #10]
 80089c4:	3a01      	subs	r2, #1
 80089c6:	4013      	ands	r3, r2
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d17b      	bne.n	8008ac4 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	699b      	ldr	r3, [r3, #24]
 80089d2:	4619      	mov	r1, r3
 80089d4:	4610      	mov	r0, r2
 80089d6:	f7ff fc0a 	bl	80081ee <get_fat>
 80089da:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80089dc:	697b      	ldr	r3, [r7, #20]
 80089de:	2b01      	cmp	r3, #1
 80089e0:	d801      	bhi.n	80089e6 <dir_next+0xa0>
 80089e2:	2302      	movs	r3, #2
 80089e4:	e081      	b.n	8008aea <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089ec:	d101      	bne.n	80089f2 <dir_next+0xac>
 80089ee:	2301      	movs	r3, #1
 80089f0:	e07b      	b.n	8008aea <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	69db      	ldr	r3, [r3, #28]
 80089f6:	697a      	ldr	r2, [r7, #20]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d359      	bcc.n	8008ab0 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d104      	bne.n	8008a0c <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2200      	movs	r2, #0
 8008a06:	61da      	str	r2, [r3, #28]
 8008a08:	2304      	movs	r3, #4
 8008a0a:	e06e      	b.n	8008aea <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008a0c:	687a      	ldr	r2, [r7, #4]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	699b      	ldr	r3, [r3, #24]
 8008a12:	4619      	mov	r1, r3
 8008a14:	4610      	mov	r0, r2
 8008a16:	f7ff fe3d 	bl	8008694 <create_chain>
 8008a1a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d101      	bne.n	8008a26 <dir_next+0xe0>
 8008a22:	2307      	movs	r3, #7
 8008a24:	e061      	b.n	8008aea <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008a26:	697b      	ldr	r3, [r7, #20]
 8008a28:	2b01      	cmp	r3, #1
 8008a2a:	d101      	bne.n	8008a30 <dir_next+0xea>
 8008a2c:	2302      	movs	r3, #2
 8008a2e:	e05c      	b.n	8008aea <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a36:	d101      	bne.n	8008a3c <dir_next+0xf6>
 8008a38:	2301      	movs	r3, #1
 8008a3a:	e056      	b.n	8008aea <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008a3c:	68f8      	ldr	r0, [r7, #12]
 8008a3e:	f7ff fad5 	bl	8007fec <sync_window>
 8008a42:	4603      	mov	r3, r0
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d001      	beq.n	8008a4c <dir_next+0x106>
 8008a48:	2301      	movs	r3, #1
 8008a4a:	e04e      	b.n	8008aea <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	899b      	ldrh	r3, [r3, #12]
 8008a56:	461a      	mov	r2, r3
 8008a58:	2100      	movs	r1, #0
 8008a5a:	f7ff f8fe 	bl	8007c5a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008a5e:	2300      	movs	r3, #0
 8008a60:	613b      	str	r3, [r7, #16]
 8008a62:	6979      	ldr	r1, [r7, #20]
 8008a64:	68f8      	ldr	r0, [r7, #12]
 8008a66:	f7ff fba3 	bl	80081b0 <clust2sect>
 8008a6a:	4602      	mov	r2, r0
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	635a      	str	r2, [r3, #52]	; 0x34
 8008a70:	e012      	b.n	8008a98 <dir_next+0x152>
						fs->wflag = 1;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	2201      	movs	r2, #1
 8008a76:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008a78:	68f8      	ldr	r0, [r7, #12]
 8008a7a:	f7ff fab7 	bl	8007fec <sync_window>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d001      	beq.n	8008a88 <dir_next+0x142>
 8008a84:	2301      	movs	r3, #1
 8008a86:	e030      	b.n	8008aea <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	3301      	adds	r3, #1
 8008a8c:	613b      	str	r3, [r7, #16]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a92:	1c5a      	adds	r2, r3, #1
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	635a      	str	r2, [r3, #52]	; 0x34
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	895b      	ldrh	r3, [r3, #10]
 8008a9c:	461a      	mov	r2, r3
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d3e6      	bcc.n	8008a72 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008aa8:	693b      	ldr	r3, [r7, #16]
 8008aaa:	1ad2      	subs	r2, r2, r3
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	697a      	ldr	r2, [r7, #20]
 8008ab4:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008ab6:	6979      	ldr	r1, [r7, #20]
 8008ab8:	68f8      	ldr	r0, [r7, #12]
 8008aba:	f7ff fb79 	bl	80081b0 <clust2sect>
 8008abe:	4602      	mov	r2, r0
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	68ba      	ldr	r2, [r7, #8]
 8008ac8:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	899b      	ldrh	r3, [r3, #12]
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	fbb3 f0f2 	udiv	r0, r3, r2
 8008adc:	fb00 f202 	mul.w	r2, r0, r2
 8008ae0:	1a9b      	subs	r3, r3, r2
 8008ae2:	18ca      	adds	r2, r1, r3
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008ae8:	2300      	movs	r3, #0
}
 8008aea:	4618      	mov	r0, r3
 8008aec:	3718      	adds	r7, #24
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}

08008af2 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008af2:	b580      	push	{r7, lr}
 8008af4:	b086      	sub	sp, #24
 8008af6:	af00      	add	r7, sp, #0
 8008af8:	6078      	str	r0, [r7, #4]
 8008afa:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008b02:	2100      	movs	r1, #0
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f7ff fe95 	bl	8008834 <dir_sdi>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008b0e:	7dfb      	ldrb	r3, [r7, #23]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d12b      	bne.n	8008b6c <dir_alloc+0x7a>
		n = 0;
 8008b14:	2300      	movs	r3, #0
 8008b16:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	69db      	ldr	r3, [r3, #28]
 8008b1c:	4619      	mov	r1, r3
 8008b1e:	68f8      	ldr	r0, [r7, #12]
 8008b20:	f7ff faa8 	bl	8008074 <move_window>
 8008b24:	4603      	mov	r3, r0
 8008b26:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008b28:	7dfb      	ldrb	r3, [r7, #23]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d11d      	bne.n	8008b6a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6a1b      	ldr	r3, [r3, #32]
 8008b32:	781b      	ldrb	r3, [r3, #0]
 8008b34:	2be5      	cmp	r3, #229	; 0xe5
 8008b36:	d004      	beq.n	8008b42 <dir_alloc+0x50>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6a1b      	ldr	r3, [r3, #32]
 8008b3c:	781b      	ldrb	r3, [r3, #0]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d107      	bne.n	8008b52 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	3301      	adds	r3, #1
 8008b46:	613b      	str	r3, [r7, #16]
 8008b48:	693a      	ldr	r2, [r7, #16]
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d102      	bne.n	8008b56 <dir_alloc+0x64>
 8008b50:	e00c      	b.n	8008b6c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008b52:	2300      	movs	r3, #0
 8008b54:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008b56:	2101      	movs	r1, #1
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f7ff fef4 	bl	8008946 <dir_next>
 8008b5e:	4603      	mov	r3, r0
 8008b60:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008b62:	7dfb      	ldrb	r3, [r7, #23]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d0d7      	beq.n	8008b18 <dir_alloc+0x26>
 8008b68:	e000      	b.n	8008b6c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008b6a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008b6c:	7dfb      	ldrb	r3, [r7, #23]
 8008b6e:	2b04      	cmp	r3, #4
 8008b70:	d101      	bne.n	8008b76 <dir_alloc+0x84>
 8008b72:	2307      	movs	r3, #7
 8008b74:	75fb      	strb	r3, [r7, #23]
	return res;
 8008b76:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	3718      	adds	r7, #24
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	bd80      	pop	{r7, pc}

08008b80 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b084      	sub	sp, #16
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
 8008b88:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	331a      	adds	r3, #26
 8008b8e:	4618      	mov	r0, r3
 8008b90:	f7fe ffc0 	bl	8007b14 <ld_word>
 8008b94:	4603      	mov	r3, r0
 8008b96:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	781b      	ldrb	r3, [r3, #0]
 8008b9c:	2b03      	cmp	r3, #3
 8008b9e:	d109      	bne.n	8008bb4 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	3314      	adds	r3, #20
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f7fe ffb5 	bl	8007b14 <ld_word>
 8008baa:	4603      	mov	r3, r0
 8008bac:	041b      	lsls	r3, r3, #16
 8008bae:	68fa      	ldr	r2, [r7, #12]
 8008bb0:	4313      	orrs	r3, r2
 8008bb2:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3710      	adds	r7, #16
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}

08008bbe <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008bbe:	b580      	push	{r7, lr}
 8008bc0:	b084      	sub	sp, #16
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	60f8      	str	r0, [r7, #12]
 8008bc6:	60b9      	str	r1, [r7, #8]
 8008bc8:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	331a      	adds	r3, #26
 8008bce:	687a      	ldr	r2, [r7, #4]
 8008bd0:	b292      	uxth	r2, r2
 8008bd2:	4611      	mov	r1, r2
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f7fe ffd8 	bl	8007b8a <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	781b      	ldrb	r3, [r3, #0]
 8008bde:	2b03      	cmp	r3, #3
 8008be0:	d109      	bne.n	8008bf6 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	f103 0214 	add.w	r2, r3, #20
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	0c1b      	lsrs	r3, r3, #16
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	4619      	mov	r1, r3
 8008bf0:	4610      	mov	r0, r2
 8008bf2:	f7fe ffca 	bl	8007b8a <st_word>
	}
}
 8008bf6:	bf00      	nop
 8008bf8:	3710      	adds	r7, #16
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}
	...

08008c00 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8008c00:	b590      	push	{r4, r7, lr}
 8008c02:	b087      	sub	sp, #28
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
 8008c08:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	331a      	adds	r3, #26
 8008c0e:	4618      	mov	r0, r3
 8008c10:	f7fe ff80 	bl	8007b14 <ld_word>
 8008c14:	4603      	mov	r3, r0
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d001      	beq.n	8008c1e <cmp_lfn+0x1e>
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	e059      	b.n	8008cd2 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008c26:	1e5a      	subs	r2, r3, #1
 8008c28:	4613      	mov	r3, r2
 8008c2a:	005b      	lsls	r3, r3, #1
 8008c2c:	4413      	add	r3, r2
 8008c2e:	009b      	lsls	r3, r3, #2
 8008c30:	4413      	add	r3, r2
 8008c32:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008c34:	2301      	movs	r3, #1
 8008c36:	81fb      	strh	r3, [r7, #14]
 8008c38:	2300      	movs	r3, #0
 8008c3a:	613b      	str	r3, [r7, #16]
 8008c3c:	e033      	b.n	8008ca6 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8008c3e:	4a27      	ldr	r2, [pc, #156]	; (8008cdc <cmp_lfn+0xdc>)
 8008c40:	693b      	ldr	r3, [r7, #16]
 8008c42:	4413      	add	r3, r2
 8008c44:	781b      	ldrb	r3, [r3, #0]
 8008c46:	461a      	mov	r2, r3
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	4413      	add	r3, r2
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	f7fe ff61 	bl	8007b14 <ld_word>
 8008c52:	4603      	mov	r3, r0
 8008c54:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8008c56:	89fb      	ldrh	r3, [r7, #14]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d01a      	beq.n	8008c92 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	2bfe      	cmp	r3, #254	; 0xfe
 8008c60:	d812      	bhi.n	8008c88 <cmp_lfn+0x88>
 8008c62:	89bb      	ldrh	r3, [r7, #12]
 8008c64:	4618      	mov	r0, r3
 8008c66:	f001 fe11 	bl	800a88c <ff_wtoupper>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	461c      	mov	r4, r3
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	1c5a      	adds	r2, r3, #1
 8008c72:	617a      	str	r2, [r7, #20]
 8008c74:	005b      	lsls	r3, r3, #1
 8008c76:	687a      	ldr	r2, [r7, #4]
 8008c78:	4413      	add	r3, r2
 8008c7a:	881b      	ldrh	r3, [r3, #0]
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f001 fe05 	bl	800a88c <ff_wtoupper>
 8008c82:	4603      	mov	r3, r0
 8008c84:	429c      	cmp	r4, r3
 8008c86:	d001      	beq.n	8008c8c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8008c88:	2300      	movs	r3, #0
 8008c8a:	e022      	b.n	8008cd2 <cmp_lfn+0xd2>
			}
			wc = uc;
 8008c8c:	89bb      	ldrh	r3, [r7, #12]
 8008c8e:	81fb      	strh	r3, [r7, #14]
 8008c90:	e006      	b.n	8008ca0 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8008c92:	89bb      	ldrh	r3, [r7, #12]
 8008c94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d001      	beq.n	8008ca0 <cmp_lfn+0xa0>
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	e018      	b.n	8008cd2 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008ca0:	693b      	ldr	r3, [r7, #16]
 8008ca2:	3301      	adds	r3, #1
 8008ca4:	613b      	str	r3, [r7, #16]
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	2b0c      	cmp	r3, #12
 8008caa:	d9c8      	bls.n	8008c3e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	781b      	ldrb	r3, [r3, #0]
 8008cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d00b      	beq.n	8008cd0 <cmp_lfn+0xd0>
 8008cb8:	89fb      	ldrh	r3, [r7, #14]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d008      	beq.n	8008cd0 <cmp_lfn+0xd0>
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	005b      	lsls	r3, r3, #1
 8008cc2:	687a      	ldr	r2, [r7, #4]
 8008cc4:	4413      	add	r3, r2
 8008cc6:	881b      	ldrh	r3, [r3, #0]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d001      	beq.n	8008cd0 <cmp_lfn+0xd0>
 8008ccc:	2300      	movs	r3, #0
 8008cce:	e000      	b.n	8008cd2 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8008cd0:	2301      	movs	r3, #1
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	371c      	adds	r7, #28
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd90      	pop	{r4, r7, pc}
 8008cda:	bf00      	nop
 8008cdc:	0800e010 	.word	0x0800e010

08008ce0 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b088      	sub	sp, #32
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	60f8      	str	r0, [r7, #12]
 8008ce8:	60b9      	str	r1, [r7, #8]
 8008cea:	4611      	mov	r1, r2
 8008cec:	461a      	mov	r2, r3
 8008cee:	460b      	mov	r3, r1
 8008cf0:	71fb      	strb	r3, [r7, #7]
 8008cf2:	4613      	mov	r3, r2
 8008cf4:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	330d      	adds	r3, #13
 8008cfa:	79ba      	ldrb	r2, [r7, #6]
 8008cfc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	330b      	adds	r3, #11
 8008d02:	220f      	movs	r2, #15
 8008d04:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	330c      	adds	r3, #12
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8008d0e:	68bb      	ldr	r3, [r7, #8]
 8008d10:	331a      	adds	r3, #26
 8008d12:	2100      	movs	r1, #0
 8008d14:	4618      	mov	r0, r3
 8008d16:	f7fe ff38 	bl	8007b8a <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8008d1a:	79fb      	ldrb	r3, [r7, #7]
 8008d1c:	1e5a      	subs	r2, r3, #1
 8008d1e:	4613      	mov	r3, r2
 8008d20:	005b      	lsls	r3, r3, #1
 8008d22:	4413      	add	r3, r2
 8008d24:	009b      	lsls	r3, r3, #2
 8008d26:	4413      	add	r3, r2
 8008d28:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	82fb      	strh	r3, [r7, #22]
 8008d2e:	2300      	movs	r3, #0
 8008d30:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8008d32:	8afb      	ldrh	r3, [r7, #22]
 8008d34:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d007      	beq.n	8008d4c <put_lfn+0x6c>
 8008d3c:	69fb      	ldr	r3, [r7, #28]
 8008d3e:	1c5a      	adds	r2, r3, #1
 8008d40:	61fa      	str	r2, [r7, #28]
 8008d42:	005b      	lsls	r3, r3, #1
 8008d44:	68fa      	ldr	r2, [r7, #12]
 8008d46:	4413      	add	r3, r2
 8008d48:	881b      	ldrh	r3, [r3, #0]
 8008d4a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8008d4c:	4a17      	ldr	r2, [pc, #92]	; (8008dac <put_lfn+0xcc>)
 8008d4e:	69bb      	ldr	r3, [r7, #24]
 8008d50:	4413      	add	r3, r2
 8008d52:	781b      	ldrb	r3, [r3, #0]
 8008d54:	461a      	mov	r2, r3
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	4413      	add	r3, r2
 8008d5a:	8afa      	ldrh	r2, [r7, #22]
 8008d5c:	4611      	mov	r1, r2
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f7fe ff13 	bl	8007b8a <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8008d64:	8afb      	ldrh	r3, [r7, #22]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d102      	bne.n	8008d70 <put_lfn+0x90>
 8008d6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008d6e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8008d70:	69bb      	ldr	r3, [r7, #24]
 8008d72:	3301      	adds	r3, #1
 8008d74:	61bb      	str	r3, [r7, #24]
 8008d76:	69bb      	ldr	r3, [r7, #24]
 8008d78:	2b0c      	cmp	r3, #12
 8008d7a:	d9da      	bls.n	8008d32 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8008d7c:	8afb      	ldrh	r3, [r7, #22]
 8008d7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008d82:	4293      	cmp	r3, r2
 8008d84:	d006      	beq.n	8008d94 <put_lfn+0xb4>
 8008d86:	69fb      	ldr	r3, [r7, #28]
 8008d88:	005b      	lsls	r3, r3, #1
 8008d8a:	68fa      	ldr	r2, [r7, #12]
 8008d8c:	4413      	add	r3, r2
 8008d8e:	881b      	ldrh	r3, [r3, #0]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d103      	bne.n	8008d9c <put_lfn+0xbc>
 8008d94:	79fb      	ldrb	r3, [r7, #7]
 8008d96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d9a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	79fa      	ldrb	r2, [r7, #7]
 8008da0:	701a      	strb	r2, [r3, #0]
}
 8008da2:	bf00      	nop
 8008da4:	3720      	adds	r7, #32
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}
 8008daa:	bf00      	nop
 8008dac:	0800e010 	.word	0x0800e010

08008db0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b08c      	sub	sp, #48	; 0x30
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	60f8      	str	r0, [r7, #12]
 8008db8:	60b9      	str	r1, [r7, #8]
 8008dba:	607a      	str	r2, [r7, #4]
 8008dbc:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8008dbe:	220b      	movs	r2, #11
 8008dc0:	68b9      	ldr	r1, [r7, #8]
 8008dc2:	68f8      	ldr	r0, [r7, #12]
 8008dc4:	f7fe ff28 	bl	8007c18 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	2b05      	cmp	r3, #5
 8008dcc:	d92b      	bls.n	8008e26 <gen_numname+0x76>
		sr = seq;
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8008dd2:	e022      	b.n	8008e1a <gen_numname+0x6a>
			wc = *lfn++;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	1c9a      	adds	r2, r3, #2
 8008dd8:	607a      	str	r2, [r7, #4]
 8008dda:	881b      	ldrh	r3, [r3, #0]
 8008ddc:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8008dde:	2300      	movs	r3, #0
 8008de0:	62bb      	str	r3, [r7, #40]	; 0x28
 8008de2:	e017      	b.n	8008e14 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8008de4:	69fb      	ldr	r3, [r7, #28]
 8008de6:	005a      	lsls	r2, r3, #1
 8008de8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008dea:	f003 0301 	and.w	r3, r3, #1
 8008dee:	4413      	add	r3, r2
 8008df0:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8008df2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008df4:	085b      	lsrs	r3, r3, #1
 8008df6:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8008df8:	69fb      	ldr	r3, [r7, #28]
 8008dfa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d005      	beq.n	8008e0e <gen_numname+0x5e>
 8008e02:	69fb      	ldr	r3, [r7, #28]
 8008e04:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8008e08:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8008e0c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8008e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e10:	3301      	adds	r3, #1
 8008e12:	62bb      	str	r3, [r7, #40]	; 0x28
 8008e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e16:	2b0f      	cmp	r3, #15
 8008e18:	d9e4      	bls.n	8008de4 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	881b      	ldrh	r3, [r3, #0]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d1d8      	bne.n	8008dd4 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8008e22:	69fb      	ldr	r3, [r7, #28]
 8008e24:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8008e26:	2307      	movs	r3, #7
 8008e28:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	b2db      	uxtb	r3, r3
 8008e2e:	f003 030f 	and.w	r3, r3, #15
 8008e32:	b2db      	uxtb	r3, r3
 8008e34:	3330      	adds	r3, #48	; 0x30
 8008e36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8008e3a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e3e:	2b39      	cmp	r3, #57	; 0x39
 8008e40:	d904      	bls.n	8008e4c <gen_numname+0x9c>
 8008e42:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e46:	3307      	adds	r3, #7
 8008e48:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8008e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e4e:	1e5a      	subs	r2, r3, #1
 8008e50:	62ba      	str	r2, [r7, #40]	; 0x28
 8008e52:	3330      	adds	r3, #48	; 0x30
 8008e54:	443b      	add	r3, r7
 8008e56:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8008e5a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	091b      	lsrs	r3, r3, #4
 8008e62:	603b      	str	r3, [r7, #0]
	} while (seq);
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d1df      	bne.n	8008e2a <gen_numname+0x7a>
	ns[i] = '~';
 8008e6a:	f107 0214 	add.w	r2, r7, #20
 8008e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e70:	4413      	add	r3, r2
 8008e72:	227e      	movs	r2, #126	; 0x7e
 8008e74:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008e76:	2300      	movs	r3, #0
 8008e78:	627b      	str	r3, [r7, #36]	; 0x24
 8008e7a:	e002      	b.n	8008e82 <gen_numname+0xd2>
 8008e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e7e:	3301      	adds	r3, #1
 8008e80:	627b      	str	r3, [r7, #36]	; 0x24
 8008e82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d205      	bcs.n	8008e96 <gen_numname+0xe6>
 8008e8a:	68fa      	ldr	r2, [r7, #12]
 8008e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e8e:	4413      	add	r3, r2
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	2b20      	cmp	r3, #32
 8008e94:	d1f2      	bne.n	8008e7c <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e98:	2b07      	cmp	r3, #7
 8008e9a:	d807      	bhi.n	8008eac <gen_numname+0xfc>
 8008e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e9e:	1c5a      	adds	r2, r3, #1
 8008ea0:	62ba      	str	r2, [r7, #40]	; 0x28
 8008ea2:	3330      	adds	r3, #48	; 0x30
 8008ea4:	443b      	add	r3, r7
 8008ea6:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8008eaa:	e000      	b.n	8008eae <gen_numname+0xfe>
 8008eac:	2120      	movs	r1, #32
 8008eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eb0:	1c5a      	adds	r2, r3, #1
 8008eb2:	627a      	str	r2, [r7, #36]	; 0x24
 8008eb4:	68fa      	ldr	r2, [r7, #12]
 8008eb6:	4413      	add	r3, r2
 8008eb8:	460a      	mov	r2, r1
 8008eba:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8008ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ebe:	2b07      	cmp	r3, #7
 8008ec0:	d9e9      	bls.n	8008e96 <gen_numname+0xe6>
}
 8008ec2:	bf00      	nop
 8008ec4:	bf00      	nop
 8008ec6:	3730      	adds	r7, #48	; 0x30
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}

08008ecc <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b085      	sub	sp, #20
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8008ed8:	230b      	movs	r3, #11
 8008eda:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8008edc:	7bfb      	ldrb	r3, [r7, #15]
 8008ede:	b2da      	uxtb	r2, r3
 8008ee0:	0852      	lsrs	r2, r2, #1
 8008ee2:	01db      	lsls	r3, r3, #7
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	b2da      	uxtb	r2, r3
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	1c59      	adds	r1, r3, #1
 8008eec:	6079      	str	r1, [r7, #4]
 8008eee:	781b      	ldrb	r3, [r3, #0]
 8008ef0:	4413      	add	r3, r2
 8008ef2:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	3b01      	subs	r3, #1
 8008ef8:	60bb      	str	r3, [r7, #8]
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d1ed      	bne.n	8008edc <sum_sfn+0x10>
	return sum;
 8008f00:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3714      	adds	r7, #20
 8008f06:	46bd      	mov	sp, r7
 8008f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0c:	4770      	bx	lr

08008f0e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008f0e:	b580      	push	{r7, lr}
 8008f10:	b086      	sub	sp, #24
 8008f12:	af00      	add	r7, sp, #0
 8008f14:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008f1c:	2100      	movs	r1, #0
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f7ff fc88 	bl	8008834 <dir_sdi>
 8008f24:	4603      	mov	r3, r0
 8008f26:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008f28:	7dfb      	ldrb	r3, [r7, #23]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d001      	beq.n	8008f32 <dir_find+0x24>
 8008f2e:	7dfb      	ldrb	r3, [r7, #23]
 8008f30:	e0a9      	b.n	8009086 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008f32:	23ff      	movs	r3, #255	; 0xff
 8008f34:	753b      	strb	r3, [r7, #20]
 8008f36:	7d3b      	ldrb	r3, [r7, #20]
 8008f38:	757b      	strb	r3, [r7, #21]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f40:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	69db      	ldr	r3, [r3, #28]
 8008f46:	4619      	mov	r1, r3
 8008f48:	6938      	ldr	r0, [r7, #16]
 8008f4a:	f7ff f893 	bl	8008074 <move_window>
 8008f4e:	4603      	mov	r3, r0
 8008f50:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008f52:	7dfb      	ldrb	r3, [r7, #23]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	f040 8090 	bne.w	800907a <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6a1b      	ldr	r3, [r3, #32]
 8008f5e:	781b      	ldrb	r3, [r3, #0]
 8008f60:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008f62:	7dbb      	ldrb	r3, [r7, #22]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d102      	bne.n	8008f6e <dir_find+0x60>
 8008f68:	2304      	movs	r3, #4
 8008f6a:	75fb      	strb	r3, [r7, #23]
 8008f6c:	e08a      	b.n	8009084 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6a1b      	ldr	r3, [r3, #32]
 8008f72:	330b      	adds	r3, #11
 8008f74:	781b      	ldrb	r3, [r3, #0]
 8008f76:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008f7a:	73fb      	strb	r3, [r7, #15]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	7bfa      	ldrb	r2, [r7, #15]
 8008f80:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8008f82:	7dbb      	ldrb	r3, [r7, #22]
 8008f84:	2be5      	cmp	r3, #229	; 0xe5
 8008f86:	d007      	beq.n	8008f98 <dir_find+0x8a>
 8008f88:	7bfb      	ldrb	r3, [r7, #15]
 8008f8a:	f003 0308 	and.w	r3, r3, #8
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d009      	beq.n	8008fa6 <dir_find+0x98>
 8008f92:	7bfb      	ldrb	r3, [r7, #15]
 8008f94:	2b0f      	cmp	r3, #15
 8008f96:	d006      	beq.n	8008fa6 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008f98:	23ff      	movs	r3, #255	; 0xff
 8008f9a:	757b      	strb	r3, [r7, #21]
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f04f 32ff 	mov.w	r2, #4294967295
 8008fa2:	631a      	str	r2, [r3, #48]	; 0x30
 8008fa4:	e05e      	b.n	8009064 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8008fa6:	7bfb      	ldrb	r3, [r7, #15]
 8008fa8:	2b0f      	cmp	r3, #15
 8008faa:	d136      	bne.n	800901a <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008fb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d154      	bne.n	8009064 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8008fba:	7dbb      	ldrb	r3, [r7, #22]
 8008fbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d00d      	beq.n	8008fe0 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6a1b      	ldr	r3, [r3, #32]
 8008fc8:	7b5b      	ldrb	r3, [r3, #13]
 8008fca:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8008fcc:	7dbb      	ldrb	r3, [r7, #22]
 8008fce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008fd2:	75bb      	strb	r3, [r7, #22]
 8008fd4:	7dbb      	ldrb	r3, [r7, #22]
 8008fd6:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	695a      	ldr	r2, [r3, #20]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8008fe0:	7dba      	ldrb	r2, [r7, #22]
 8008fe2:	7d7b      	ldrb	r3, [r7, #21]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d115      	bne.n	8009014 <dir_find+0x106>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6a1b      	ldr	r3, [r3, #32]
 8008fec:	330d      	adds	r3, #13
 8008fee:	781b      	ldrb	r3, [r3, #0]
 8008ff0:	7d3a      	ldrb	r2, [r7, #20]
 8008ff2:	429a      	cmp	r2, r3
 8008ff4:	d10e      	bne.n	8009014 <dir_find+0x106>
 8008ff6:	693b      	ldr	r3, [r7, #16]
 8008ff8:	691a      	ldr	r2, [r3, #16]
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6a1b      	ldr	r3, [r3, #32]
 8008ffe:	4619      	mov	r1, r3
 8009000:	4610      	mov	r0, r2
 8009002:	f7ff fdfd 	bl	8008c00 <cmp_lfn>
 8009006:	4603      	mov	r3, r0
 8009008:	2b00      	cmp	r3, #0
 800900a:	d003      	beq.n	8009014 <dir_find+0x106>
 800900c:	7d7b      	ldrb	r3, [r7, #21]
 800900e:	3b01      	subs	r3, #1
 8009010:	b2db      	uxtb	r3, r3
 8009012:	e000      	b.n	8009016 <dir_find+0x108>
 8009014:	23ff      	movs	r3, #255	; 0xff
 8009016:	757b      	strb	r3, [r7, #21]
 8009018:	e024      	b.n	8009064 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800901a:	7d7b      	ldrb	r3, [r7, #21]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d109      	bne.n	8009034 <dir_find+0x126>
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6a1b      	ldr	r3, [r3, #32]
 8009024:	4618      	mov	r0, r3
 8009026:	f7ff ff51 	bl	8008ecc <sum_sfn>
 800902a:	4603      	mov	r3, r0
 800902c:	461a      	mov	r2, r3
 800902e:	7d3b      	ldrb	r3, [r7, #20]
 8009030:	4293      	cmp	r3, r2
 8009032:	d024      	beq.n	800907e <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800903a:	f003 0301 	and.w	r3, r3, #1
 800903e:	2b00      	cmp	r3, #0
 8009040:	d10a      	bne.n	8009058 <dir_find+0x14a>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6a18      	ldr	r0, [r3, #32]
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	3324      	adds	r3, #36	; 0x24
 800904a:	220b      	movs	r2, #11
 800904c:	4619      	mov	r1, r3
 800904e:	f7fe fe1f 	bl	8007c90 <mem_cmp>
 8009052:	4603      	mov	r3, r0
 8009054:	2b00      	cmp	r3, #0
 8009056:	d014      	beq.n	8009082 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009058:	23ff      	movs	r3, #255	; 0xff
 800905a:	757b      	strb	r3, [r7, #21]
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	f04f 32ff 	mov.w	r2, #4294967295
 8009062:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009064:	2100      	movs	r1, #0
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f7ff fc6d 	bl	8008946 <dir_next>
 800906c:	4603      	mov	r3, r0
 800906e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009070:	7dfb      	ldrb	r3, [r7, #23]
 8009072:	2b00      	cmp	r3, #0
 8009074:	f43f af65 	beq.w	8008f42 <dir_find+0x34>
 8009078:	e004      	b.n	8009084 <dir_find+0x176>
		if (res != FR_OK) break;
 800907a:	bf00      	nop
 800907c:	e002      	b.n	8009084 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800907e:	bf00      	nop
 8009080:	e000      	b.n	8009084 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009082:	bf00      	nop

	return res;
 8009084:	7dfb      	ldrb	r3, [r7, #23]
}
 8009086:	4618      	mov	r0, r3
 8009088:	3718      	adds	r7, #24
 800908a:	46bd      	mov	sp, r7
 800908c:	bd80      	pop	{r7, pc}
	...

08009090 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b08c      	sub	sp, #48	; 0x30
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80090a4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d001      	beq.n	80090b0 <dir_register+0x20>
 80090ac:	2306      	movs	r3, #6
 80090ae:	e0e0      	b.n	8009272 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80090b0:	2300      	movs	r3, #0
 80090b2:	627b      	str	r3, [r7, #36]	; 0x24
 80090b4:	e002      	b.n	80090bc <dir_register+0x2c>
 80090b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090b8:	3301      	adds	r3, #1
 80090ba:	627b      	str	r3, [r7, #36]	; 0x24
 80090bc:	69fb      	ldr	r3, [r7, #28]
 80090be:	691a      	ldr	r2, [r3, #16]
 80090c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c2:	005b      	lsls	r3, r3, #1
 80090c4:	4413      	add	r3, r2
 80090c6:	881b      	ldrh	r3, [r3, #0]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d1f4      	bne.n	80090b6 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80090d2:	f107 030c 	add.w	r3, r7, #12
 80090d6:	220c      	movs	r2, #12
 80090d8:	4618      	mov	r0, r3
 80090da:	f7fe fd9d 	bl	8007c18 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80090de:	7dfb      	ldrb	r3, [r7, #23]
 80090e0:	f003 0301 	and.w	r3, r3, #1
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d032      	beq.n	800914e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2240      	movs	r2, #64	; 0x40
 80090ec:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 80090f0:	2301      	movs	r3, #1
 80090f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80090f4:	e016      	b.n	8009124 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80090fc:	69fb      	ldr	r3, [r7, #28]
 80090fe:	691a      	ldr	r2, [r3, #16]
 8009100:	f107 010c 	add.w	r1, r7, #12
 8009104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009106:	f7ff fe53 	bl	8008db0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f7ff feff 	bl	8008f0e <dir_find>
 8009110:	4603      	mov	r3, r0
 8009112:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8009116:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800911a:	2b00      	cmp	r3, #0
 800911c:	d106      	bne.n	800912c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800911e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009120:	3301      	adds	r3, #1
 8009122:	62bb      	str	r3, [r7, #40]	; 0x28
 8009124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009126:	2b63      	cmp	r3, #99	; 0x63
 8009128:	d9e5      	bls.n	80090f6 <dir_register+0x66>
 800912a:	e000      	b.n	800912e <dir_register+0x9e>
			if (res != FR_OK) break;
 800912c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800912e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009130:	2b64      	cmp	r3, #100	; 0x64
 8009132:	d101      	bne.n	8009138 <dir_register+0xa8>
 8009134:	2307      	movs	r3, #7
 8009136:	e09c      	b.n	8009272 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8009138:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800913c:	2b04      	cmp	r3, #4
 800913e:	d002      	beq.n	8009146 <dir_register+0xb6>
 8009140:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009144:	e095      	b.n	8009272 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8009146:	7dfa      	ldrb	r2, [r7, #23]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800914e:	7dfb      	ldrb	r3, [r7, #23]
 8009150:	f003 0302 	and.w	r3, r3, #2
 8009154:	2b00      	cmp	r3, #0
 8009156:	d007      	beq.n	8009168 <dir_register+0xd8>
 8009158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800915a:	330c      	adds	r3, #12
 800915c:	4a47      	ldr	r2, [pc, #284]	; (800927c <dir_register+0x1ec>)
 800915e:	fba2 2303 	umull	r2, r3, r2, r3
 8009162:	089b      	lsrs	r3, r3, #2
 8009164:	3301      	adds	r3, #1
 8009166:	e000      	b.n	800916a <dir_register+0xda>
 8009168:	2301      	movs	r3, #1
 800916a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800916c:	6a39      	ldr	r1, [r7, #32]
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f7ff fcbf 	bl	8008af2 <dir_alloc>
 8009174:	4603      	mov	r3, r0
 8009176:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800917a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800917e:	2b00      	cmp	r3, #0
 8009180:	d148      	bne.n	8009214 <dir_register+0x184>
 8009182:	6a3b      	ldr	r3, [r7, #32]
 8009184:	3b01      	subs	r3, #1
 8009186:	623b      	str	r3, [r7, #32]
 8009188:	6a3b      	ldr	r3, [r7, #32]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d042      	beq.n	8009214 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	695a      	ldr	r2, [r3, #20]
 8009192:	6a3b      	ldr	r3, [r7, #32]
 8009194:	015b      	lsls	r3, r3, #5
 8009196:	1ad3      	subs	r3, r2, r3
 8009198:	4619      	mov	r1, r3
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f7ff fb4a 	bl	8008834 <dir_sdi>
 80091a0:	4603      	mov	r3, r0
 80091a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 80091a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d132      	bne.n	8009214 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	3324      	adds	r3, #36	; 0x24
 80091b2:	4618      	mov	r0, r3
 80091b4:	f7ff fe8a 	bl	8008ecc <sum_sfn>
 80091b8:	4603      	mov	r3, r0
 80091ba:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	69db      	ldr	r3, [r3, #28]
 80091c0:	4619      	mov	r1, r3
 80091c2:	69f8      	ldr	r0, [r7, #28]
 80091c4:	f7fe ff56 	bl	8008074 <move_window>
 80091c8:	4603      	mov	r3, r0
 80091ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 80091ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d11d      	bne.n	8009212 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80091d6:	69fb      	ldr	r3, [r7, #28]
 80091d8:	6918      	ldr	r0, [r3, #16]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6a19      	ldr	r1, [r3, #32]
 80091de:	6a3b      	ldr	r3, [r7, #32]
 80091e0:	b2da      	uxtb	r2, r3
 80091e2:	7efb      	ldrb	r3, [r7, #27]
 80091e4:	f7ff fd7c 	bl	8008ce0 <put_lfn>
				fs->wflag = 1;
 80091e8:	69fb      	ldr	r3, [r7, #28]
 80091ea:	2201      	movs	r2, #1
 80091ec:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80091ee:	2100      	movs	r1, #0
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f7ff fba8 	bl	8008946 <dir_next>
 80091f6:	4603      	mov	r3, r0
 80091f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 80091fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009200:	2b00      	cmp	r3, #0
 8009202:	d107      	bne.n	8009214 <dir_register+0x184>
 8009204:	6a3b      	ldr	r3, [r7, #32]
 8009206:	3b01      	subs	r3, #1
 8009208:	623b      	str	r3, [r7, #32]
 800920a:	6a3b      	ldr	r3, [r7, #32]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d1d5      	bne.n	80091bc <dir_register+0x12c>
 8009210:	e000      	b.n	8009214 <dir_register+0x184>
				if (res != FR_OK) break;
 8009212:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009214:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009218:	2b00      	cmp	r3, #0
 800921a:	d128      	bne.n	800926e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	69db      	ldr	r3, [r3, #28]
 8009220:	4619      	mov	r1, r3
 8009222:	69f8      	ldr	r0, [r7, #28]
 8009224:	f7fe ff26 	bl	8008074 <move_window>
 8009228:	4603      	mov	r3, r0
 800922a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800922e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009232:	2b00      	cmp	r3, #0
 8009234:	d11b      	bne.n	800926e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6a1b      	ldr	r3, [r3, #32]
 800923a:	2220      	movs	r2, #32
 800923c:	2100      	movs	r1, #0
 800923e:	4618      	mov	r0, r3
 8009240:	f7fe fd0b 	bl	8007c5a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6a18      	ldr	r0, [r3, #32]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	3324      	adds	r3, #36	; 0x24
 800924c:	220b      	movs	r2, #11
 800924e:	4619      	mov	r1, r3
 8009250:	f7fe fce2 	bl	8007c18 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6a1b      	ldr	r3, [r3, #32]
 800925e:	330c      	adds	r3, #12
 8009260:	f002 0218 	and.w	r2, r2, #24
 8009264:	b2d2      	uxtb	r2, r2
 8009266:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8009268:	69fb      	ldr	r3, [r7, #28]
 800926a:	2201      	movs	r2, #1
 800926c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800926e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009272:	4618      	mov	r0, r3
 8009274:	3730      	adds	r7, #48	; 0x30
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop
 800927c:	4ec4ec4f 	.word	0x4ec4ec4f

08009280 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b08a      	sub	sp, #40	; 0x28
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
 8009288:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	613b      	str	r3, [r7, #16]
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	691b      	ldr	r3, [r3, #16]
 8009296:	60fb      	str	r3, [r7, #12]
 8009298:	2300      	movs	r3, #0
 800929a:	617b      	str	r3, [r7, #20]
 800929c:	697b      	ldr	r3, [r7, #20]
 800929e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 80092a0:	69bb      	ldr	r3, [r7, #24]
 80092a2:	1c5a      	adds	r2, r3, #1
 80092a4:	61ba      	str	r2, [r7, #24]
 80092a6:	693a      	ldr	r2, [r7, #16]
 80092a8:	4413      	add	r3, r2
 80092aa:	781b      	ldrb	r3, [r3, #0]
 80092ac:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80092ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80092b0:	2b1f      	cmp	r3, #31
 80092b2:	d940      	bls.n	8009336 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80092b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80092b6:	2b2f      	cmp	r3, #47	; 0x2f
 80092b8:	d006      	beq.n	80092c8 <create_name+0x48>
 80092ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80092bc:	2b5c      	cmp	r3, #92	; 0x5c
 80092be:	d110      	bne.n	80092e2 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80092c0:	e002      	b.n	80092c8 <create_name+0x48>
 80092c2:	69bb      	ldr	r3, [r7, #24]
 80092c4:	3301      	adds	r3, #1
 80092c6:	61bb      	str	r3, [r7, #24]
 80092c8:	693a      	ldr	r2, [r7, #16]
 80092ca:	69bb      	ldr	r3, [r7, #24]
 80092cc:	4413      	add	r3, r2
 80092ce:	781b      	ldrb	r3, [r3, #0]
 80092d0:	2b2f      	cmp	r3, #47	; 0x2f
 80092d2:	d0f6      	beq.n	80092c2 <create_name+0x42>
 80092d4:	693a      	ldr	r2, [r7, #16]
 80092d6:	69bb      	ldr	r3, [r7, #24]
 80092d8:	4413      	add	r3, r2
 80092da:	781b      	ldrb	r3, [r3, #0]
 80092dc:	2b5c      	cmp	r3, #92	; 0x5c
 80092de:	d0f0      	beq.n	80092c2 <create_name+0x42>
			break;
 80092e0:	e02a      	b.n	8009338 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	2bfe      	cmp	r3, #254	; 0xfe
 80092e6:	d901      	bls.n	80092ec <create_name+0x6c>
 80092e8:	2306      	movs	r3, #6
 80092ea:	e17d      	b.n	80095e8 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80092ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80092f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80092f4:	2101      	movs	r1, #1
 80092f6:	4618      	mov	r0, r3
 80092f8:	f001 fa8c 	bl	800a814 <ff_convert>
 80092fc:	4603      	mov	r3, r0
 80092fe:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8009300:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009302:	2b00      	cmp	r3, #0
 8009304:	d101      	bne.n	800930a <create_name+0x8a>
 8009306:	2306      	movs	r3, #6
 8009308:	e16e      	b.n	80095e8 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800930a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800930c:	2b7f      	cmp	r3, #127	; 0x7f
 800930e:	d809      	bhi.n	8009324 <create_name+0xa4>
 8009310:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009312:	4619      	mov	r1, r3
 8009314:	488d      	ldr	r0, [pc, #564]	; (800954c <create_name+0x2cc>)
 8009316:	f7fe fce2 	bl	8007cde <chk_chr>
 800931a:	4603      	mov	r3, r0
 800931c:	2b00      	cmp	r3, #0
 800931e:	d001      	beq.n	8009324 <create_name+0xa4>
 8009320:	2306      	movs	r3, #6
 8009322:	e161      	b.n	80095e8 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8009324:	697b      	ldr	r3, [r7, #20]
 8009326:	1c5a      	adds	r2, r3, #1
 8009328:	617a      	str	r2, [r7, #20]
 800932a:	005b      	lsls	r3, r3, #1
 800932c:	68fa      	ldr	r2, [r7, #12]
 800932e:	4413      	add	r3, r2
 8009330:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009332:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8009334:	e7b4      	b.n	80092a0 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8009336:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8009338:	693a      	ldr	r2, [r7, #16]
 800933a:	69bb      	ldr	r3, [r7, #24]
 800933c:	441a      	add	r2, r3
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009342:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009344:	2b1f      	cmp	r3, #31
 8009346:	d801      	bhi.n	800934c <create_name+0xcc>
 8009348:	2304      	movs	r3, #4
 800934a:	e000      	b.n	800934e <create_name+0xce>
 800934c:	2300      	movs	r3, #0
 800934e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009352:	e011      	b.n	8009378 <create_name+0xf8>
		w = lfn[di - 1];
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800935a:	3b01      	subs	r3, #1
 800935c:	005b      	lsls	r3, r3, #1
 800935e:	68fa      	ldr	r2, [r7, #12]
 8009360:	4413      	add	r3, r2
 8009362:	881b      	ldrh	r3, [r3, #0]
 8009364:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8009366:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009368:	2b20      	cmp	r3, #32
 800936a:	d002      	beq.n	8009372 <create_name+0xf2>
 800936c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800936e:	2b2e      	cmp	r3, #46	; 0x2e
 8009370:	d106      	bne.n	8009380 <create_name+0x100>
		di--;
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	3b01      	subs	r3, #1
 8009376:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d1ea      	bne.n	8009354 <create_name+0xd4>
 800937e:	e000      	b.n	8009382 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8009380:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	005b      	lsls	r3, r3, #1
 8009386:	68fa      	ldr	r2, [r7, #12]
 8009388:	4413      	add	r3, r2
 800938a:	2200      	movs	r2, #0
 800938c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d101      	bne.n	8009398 <create_name+0x118>
 8009394:	2306      	movs	r3, #6
 8009396:	e127      	b.n	80095e8 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	3324      	adds	r3, #36	; 0x24
 800939c:	220b      	movs	r2, #11
 800939e:	2120      	movs	r1, #32
 80093a0:	4618      	mov	r0, r3
 80093a2:	f7fe fc5a 	bl	8007c5a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80093a6:	2300      	movs	r3, #0
 80093a8:	61bb      	str	r3, [r7, #24]
 80093aa:	e002      	b.n	80093b2 <create_name+0x132>
 80093ac:	69bb      	ldr	r3, [r7, #24]
 80093ae:	3301      	adds	r3, #1
 80093b0:	61bb      	str	r3, [r7, #24]
 80093b2:	69bb      	ldr	r3, [r7, #24]
 80093b4:	005b      	lsls	r3, r3, #1
 80093b6:	68fa      	ldr	r2, [r7, #12]
 80093b8:	4413      	add	r3, r2
 80093ba:	881b      	ldrh	r3, [r3, #0]
 80093bc:	2b20      	cmp	r3, #32
 80093be:	d0f5      	beq.n	80093ac <create_name+0x12c>
 80093c0:	69bb      	ldr	r3, [r7, #24]
 80093c2:	005b      	lsls	r3, r3, #1
 80093c4:	68fa      	ldr	r2, [r7, #12]
 80093c6:	4413      	add	r3, r2
 80093c8:	881b      	ldrh	r3, [r3, #0]
 80093ca:	2b2e      	cmp	r3, #46	; 0x2e
 80093cc:	d0ee      	beq.n	80093ac <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80093ce:	69bb      	ldr	r3, [r7, #24]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d009      	beq.n	80093e8 <create_name+0x168>
 80093d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80093d8:	f043 0303 	orr.w	r3, r3, #3
 80093dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80093e0:	e002      	b.n	80093e8 <create_name+0x168>
 80093e2:	697b      	ldr	r3, [r7, #20]
 80093e4:	3b01      	subs	r3, #1
 80093e6:	617b      	str	r3, [r7, #20]
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d009      	beq.n	8009402 <create_name+0x182>
 80093ee:	697b      	ldr	r3, [r7, #20]
 80093f0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80093f4:	3b01      	subs	r3, #1
 80093f6:	005b      	lsls	r3, r3, #1
 80093f8:	68fa      	ldr	r2, [r7, #12]
 80093fa:	4413      	add	r3, r2
 80093fc:	881b      	ldrh	r3, [r3, #0]
 80093fe:	2b2e      	cmp	r3, #46	; 0x2e
 8009400:	d1ef      	bne.n	80093e2 <create_name+0x162>

	i = b = 0; ni = 8;
 8009402:	2300      	movs	r3, #0
 8009404:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009408:	2300      	movs	r3, #0
 800940a:	623b      	str	r3, [r7, #32]
 800940c:	2308      	movs	r3, #8
 800940e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8009410:	69bb      	ldr	r3, [r7, #24]
 8009412:	1c5a      	adds	r2, r3, #1
 8009414:	61ba      	str	r2, [r7, #24]
 8009416:	005b      	lsls	r3, r3, #1
 8009418:	68fa      	ldr	r2, [r7, #12]
 800941a:	4413      	add	r3, r2
 800941c:	881b      	ldrh	r3, [r3, #0]
 800941e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8009420:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009422:	2b00      	cmp	r3, #0
 8009424:	f000 8090 	beq.w	8009548 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8009428:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800942a:	2b20      	cmp	r3, #32
 800942c:	d006      	beq.n	800943c <create_name+0x1bc>
 800942e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009430:	2b2e      	cmp	r3, #46	; 0x2e
 8009432:	d10a      	bne.n	800944a <create_name+0x1ca>
 8009434:	69ba      	ldr	r2, [r7, #24]
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	429a      	cmp	r2, r3
 800943a:	d006      	beq.n	800944a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800943c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009440:	f043 0303 	orr.w	r3, r3, #3
 8009444:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009448:	e07d      	b.n	8009546 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800944a:	6a3a      	ldr	r2, [r7, #32]
 800944c:	69fb      	ldr	r3, [r7, #28]
 800944e:	429a      	cmp	r2, r3
 8009450:	d203      	bcs.n	800945a <create_name+0x1da>
 8009452:	69ba      	ldr	r2, [r7, #24]
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	429a      	cmp	r2, r3
 8009458:	d123      	bne.n	80094a2 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800945a:	69fb      	ldr	r3, [r7, #28]
 800945c:	2b0b      	cmp	r3, #11
 800945e:	d106      	bne.n	800946e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8009460:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009464:	f043 0303 	orr.w	r3, r3, #3
 8009468:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800946c:	e075      	b.n	800955a <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800946e:	69ba      	ldr	r2, [r7, #24]
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	429a      	cmp	r2, r3
 8009474:	d005      	beq.n	8009482 <create_name+0x202>
 8009476:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800947a:	f043 0303 	orr.w	r3, r3, #3
 800947e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8009482:	69ba      	ldr	r2, [r7, #24]
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	429a      	cmp	r2, r3
 8009488:	d866      	bhi.n	8009558 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800948a:	697b      	ldr	r3, [r7, #20]
 800948c:	61bb      	str	r3, [r7, #24]
 800948e:	2308      	movs	r3, #8
 8009490:	623b      	str	r3, [r7, #32]
 8009492:	230b      	movs	r3, #11
 8009494:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8009496:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800949a:	009b      	lsls	r3, r3, #2
 800949c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80094a0:	e051      	b.n	8009546 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 80094a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80094a4:	2b7f      	cmp	r3, #127	; 0x7f
 80094a6:	d914      	bls.n	80094d2 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 80094a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80094aa:	2100      	movs	r1, #0
 80094ac:	4618      	mov	r0, r3
 80094ae:	f001 f9b1 	bl	800a814 <ff_convert>
 80094b2:	4603      	mov	r3, r0
 80094b4:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 80094b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d004      	beq.n	80094c6 <create_name+0x246>
 80094bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80094be:	3b80      	subs	r3, #128	; 0x80
 80094c0:	4a23      	ldr	r2, [pc, #140]	; (8009550 <create_name+0x2d0>)
 80094c2:	5cd3      	ldrb	r3, [r2, r3]
 80094c4:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80094c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094ca:	f043 0302 	orr.w	r3, r3, #2
 80094ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80094d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d007      	beq.n	80094e8 <create_name+0x268>
 80094d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80094da:	4619      	mov	r1, r3
 80094dc:	481d      	ldr	r0, [pc, #116]	; (8009554 <create_name+0x2d4>)
 80094de:	f7fe fbfe 	bl	8007cde <chk_chr>
 80094e2:	4603      	mov	r3, r0
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d008      	beq.n	80094fa <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80094e8:	235f      	movs	r3, #95	; 0x5f
 80094ea:	84bb      	strh	r3, [r7, #36]	; 0x24
 80094ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094f0:	f043 0303 	orr.w	r3, r3, #3
 80094f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80094f8:	e01b      	b.n	8009532 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80094fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80094fc:	2b40      	cmp	r3, #64	; 0x40
 80094fe:	d909      	bls.n	8009514 <create_name+0x294>
 8009500:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009502:	2b5a      	cmp	r3, #90	; 0x5a
 8009504:	d806      	bhi.n	8009514 <create_name+0x294>
					b |= 2;
 8009506:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800950a:	f043 0302 	orr.w	r3, r3, #2
 800950e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009512:	e00e      	b.n	8009532 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8009514:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009516:	2b60      	cmp	r3, #96	; 0x60
 8009518:	d90b      	bls.n	8009532 <create_name+0x2b2>
 800951a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800951c:	2b7a      	cmp	r3, #122	; 0x7a
 800951e:	d808      	bhi.n	8009532 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8009520:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009524:	f043 0301 	orr.w	r3, r3, #1
 8009528:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800952c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800952e:	3b20      	subs	r3, #32
 8009530:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8009532:	6a3b      	ldr	r3, [r7, #32]
 8009534:	1c5a      	adds	r2, r3, #1
 8009536:	623a      	str	r2, [r7, #32]
 8009538:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800953a:	b2d1      	uxtb	r1, r2
 800953c:	687a      	ldr	r2, [r7, #4]
 800953e:	4413      	add	r3, r2
 8009540:	460a      	mov	r2, r1
 8009542:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8009546:	e763      	b.n	8009410 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8009548:	bf00      	nop
 800954a:	e006      	b.n	800955a <create_name+0x2da>
 800954c:	0800da00 	.word	0x0800da00
 8009550:	0800df90 	.word	0x0800df90
 8009554:	0800da0c 	.word	0x0800da0c
			if (si > di) break;			/* No extension */
 8009558:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009560:	2be5      	cmp	r3, #229	; 0xe5
 8009562:	d103      	bne.n	800956c <create_name+0x2ec>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2205      	movs	r2, #5
 8009568:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800956c:	69fb      	ldr	r3, [r7, #28]
 800956e:	2b08      	cmp	r3, #8
 8009570:	d104      	bne.n	800957c <create_name+0x2fc>
 8009572:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009576:	009b      	lsls	r3, r3, #2
 8009578:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800957c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009580:	f003 030c 	and.w	r3, r3, #12
 8009584:	2b0c      	cmp	r3, #12
 8009586:	d005      	beq.n	8009594 <create_name+0x314>
 8009588:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800958c:	f003 0303 	and.w	r3, r3, #3
 8009590:	2b03      	cmp	r3, #3
 8009592:	d105      	bne.n	80095a0 <create_name+0x320>
 8009594:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009598:	f043 0302 	orr.w	r3, r3, #2
 800959c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 80095a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80095a4:	f003 0302 	and.w	r3, r3, #2
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d117      	bne.n	80095dc <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 80095ac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80095b0:	f003 0303 	and.w	r3, r3, #3
 80095b4:	2b01      	cmp	r3, #1
 80095b6:	d105      	bne.n	80095c4 <create_name+0x344>
 80095b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80095bc:	f043 0310 	orr.w	r3, r3, #16
 80095c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 80095c4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80095c8:	f003 030c 	and.w	r3, r3, #12
 80095cc:	2b04      	cmp	r3, #4
 80095ce:	d105      	bne.n	80095dc <create_name+0x35c>
 80095d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80095d4:	f043 0308 	orr.w	r3, r3, #8
 80095d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80095e2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 80095e6:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3728      	adds	r7, #40	; 0x28
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}

080095f0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b086      	sub	sp, #24
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
 80095f8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009604:	e002      	b.n	800960c <follow_path+0x1c>
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	3301      	adds	r3, #1
 800960a:	603b      	str	r3, [r7, #0]
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	781b      	ldrb	r3, [r3, #0]
 8009610:	2b2f      	cmp	r3, #47	; 0x2f
 8009612:	d0f8      	beq.n	8009606 <follow_path+0x16>
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	781b      	ldrb	r3, [r3, #0]
 8009618:	2b5c      	cmp	r3, #92	; 0x5c
 800961a:	d0f4      	beq.n	8009606 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	2200      	movs	r2, #0
 8009620:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	781b      	ldrb	r3, [r3, #0]
 8009626:	2b1f      	cmp	r3, #31
 8009628:	d80a      	bhi.n	8009640 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2280      	movs	r2, #128	; 0x80
 800962e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8009632:	2100      	movs	r1, #0
 8009634:	6878      	ldr	r0, [r7, #4]
 8009636:	f7ff f8fd 	bl	8008834 <dir_sdi>
 800963a:	4603      	mov	r3, r0
 800963c:	75fb      	strb	r3, [r7, #23]
 800963e:	e048      	b.n	80096d2 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009640:	463b      	mov	r3, r7
 8009642:	4619      	mov	r1, r3
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f7ff fe1b 	bl	8009280 <create_name>
 800964a:	4603      	mov	r3, r0
 800964c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800964e:	7dfb      	ldrb	r3, [r7, #23]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d139      	bne.n	80096c8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f7ff fc5a 	bl	8008f0e <dir_find>
 800965a:	4603      	mov	r3, r0
 800965c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009664:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8009666:	7dfb      	ldrb	r3, [r7, #23]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d00a      	beq.n	8009682 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800966c:	7dfb      	ldrb	r3, [r7, #23]
 800966e:	2b04      	cmp	r3, #4
 8009670:	d12c      	bne.n	80096cc <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009672:	7afb      	ldrb	r3, [r7, #11]
 8009674:	f003 0304 	and.w	r3, r3, #4
 8009678:	2b00      	cmp	r3, #0
 800967a:	d127      	bne.n	80096cc <follow_path+0xdc>
 800967c:	2305      	movs	r3, #5
 800967e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009680:	e024      	b.n	80096cc <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009682:	7afb      	ldrb	r3, [r7, #11]
 8009684:	f003 0304 	and.w	r3, r3, #4
 8009688:	2b00      	cmp	r3, #0
 800968a:	d121      	bne.n	80096d0 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800968c:	693b      	ldr	r3, [r7, #16]
 800968e:	799b      	ldrb	r3, [r3, #6]
 8009690:	f003 0310 	and.w	r3, r3, #16
 8009694:	2b00      	cmp	r3, #0
 8009696:	d102      	bne.n	800969e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009698:	2305      	movs	r3, #5
 800969a:	75fb      	strb	r3, [r7, #23]
 800969c:	e019      	b.n	80096d2 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	695b      	ldr	r3, [r3, #20]
 80096a8:	68fa      	ldr	r2, [r7, #12]
 80096aa:	8992      	ldrh	r2, [r2, #12]
 80096ac:	fbb3 f0f2 	udiv	r0, r3, r2
 80096b0:	fb00 f202 	mul.w	r2, r0, r2
 80096b4:	1a9b      	subs	r3, r3, r2
 80096b6:	440b      	add	r3, r1
 80096b8:	4619      	mov	r1, r3
 80096ba:	68f8      	ldr	r0, [r7, #12]
 80096bc:	f7ff fa60 	bl	8008b80 <ld_clust>
 80096c0:	4602      	mov	r2, r0
 80096c2:	693b      	ldr	r3, [r7, #16]
 80096c4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80096c6:	e7bb      	b.n	8009640 <follow_path+0x50>
			if (res != FR_OK) break;
 80096c8:	bf00      	nop
 80096ca:	e002      	b.n	80096d2 <follow_path+0xe2>
				break;
 80096cc:	bf00      	nop
 80096ce:	e000      	b.n	80096d2 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80096d0:	bf00      	nop
			}
		}
	}

	return res;
 80096d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3718      	adds	r7, #24
 80096d8:	46bd      	mov	sp, r7
 80096da:	bd80      	pop	{r7, pc}

080096dc <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80096dc:	b480      	push	{r7}
 80096de:	b087      	sub	sp, #28
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80096e4:	f04f 33ff 	mov.w	r3, #4294967295
 80096e8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d031      	beq.n	8009756 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	617b      	str	r3, [r7, #20]
 80096f8:	e002      	b.n	8009700 <get_ldnumber+0x24>
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	3301      	adds	r3, #1
 80096fe:	617b      	str	r3, [r7, #20]
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	781b      	ldrb	r3, [r3, #0]
 8009704:	2b1f      	cmp	r3, #31
 8009706:	d903      	bls.n	8009710 <get_ldnumber+0x34>
 8009708:	697b      	ldr	r3, [r7, #20]
 800970a:	781b      	ldrb	r3, [r3, #0]
 800970c:	2b3a      	cmp	r3, #58	; 0x3a
 800970e:	d1f4      	bne.n	80096fa <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009710:	697b      	ldr	r3, [r7, #20]
 8009712:	781b      	ldrb	r3, [r3, #0]
 8009714:	2b3a      	cmp	r3, #58	; 0x3a
 8009716:	d11c      	bne.n	8009752 <get_ldnumber+0x76>
			tp = *path;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	1c5a      	adds	r2, r3, #1
 8009722:	60fa      	str	r2, [r7, #12]
 8009724:	781b      	ldrb	r3, [r3, #0]
 8009726:	3b30      	subs	r3, #48	; 0x30
 8009728:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	2b09      	cmp	r3, #9
 800972e:	d80e      	bhi.n	800974e <get_ldnumber+0x72>
 8009730:	68fa      	ldr	r2, [r7, #12]
 8009732:	697b      	ldr	r3, [r7, #20]
 8009734:	429a      	cmp	r2, r3
 8009736:	d10a      	bne.n	800974e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d107      	bne.n	800974e <get_ldnumber+0x72>
					vol = (int)i;
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	3301      	adds	r3, #1
 8009746:	617b      	str	r3, [r7, #20]
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	697a      	ldr	r2, [r7, #20]
 800974c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800974e:	693b      	ldr	r3, [r7, #16]
 8009750:	e002      	b.n	8009758 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009752:	2300      	movs	r3, #0
 8009754:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009756:	693b      	ldr	r3, [r7, #16]
}
 8009758:	4618      	mov	r0, r3
 800975a:	371c      	adds	r7, #28
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b082      	sub	sp, #8
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2200      	movs	r2, #0
 8009772:	70da      	strb	r2, [r3, #3]
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f04f 32ff 	mov.w	r2, #4294967295
 800977a:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800977c:	6839      	ldr	r1, [r7, #0]
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f7fe fc78 	bl	8008074 <move_window>
 8009784:	4603      	mov	r3, r0
 8009786:	2b00      	cmp	r3, #0
 8009788:	d001      	beq.n	800978e <check_fs+0x2a>
 800978a:	2304      	movs	r3, #4
 800978c:	e038      	b.n	8009800 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	3338      	adds	r3, #56	; 0x38
 8009792:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009796:	4618      	mov	r0, r3
 8009798:	f7fe f9bc 	bl	8007b14 <ld_word>
 800979c:	4603      	mov	r3, r0
 800979e:	461a      	mov	r2, r3
 80097a0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80097a4:	429a      	cmp	r2, r3
 80097a6:	d001      	beq.n	80097ac <check_fs+0x48>
 80097a8:	2303      	movs	r3, #3
 80097aa:	e029      	b.n	8009800 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80097b2:	2be9      	cmp	r3, #233	; 0xe9
 80097b4:	d009      	beq.n	80097ca <check_fs+0x66>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80097bc:	2beb      	cmp	r3, #235	; 0xeb
 80097be:	d11e      	bne.n	80097fe <check_fs+0x9a>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80097c6:	2b90      	cmp	r3, #144	; 0x90
 80097c8:	d119      	bne.n	80097fe <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	3338      	adds	r3, #56	; 0x38
 80097ce:	3336      	adds	r3, #54	; 0x36
 80097d0:	4618      	mov	r0, r3
 80097d2:	f7fe f9b7 	bl	8007b44 <ld_dword>
 80097d6:	4603      	mov	r3, r0
 80097d8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80097dc:	4a0a      	ldr	r2, [pc, #40]	; (8009808 <check_fs+0xa4>)
 80097de:	4293      	cmp	r3, r2
 80097e0:	d101      	bne.n	80097e6 <check_fs+0x82>
 80097e2:	2300      	movs	r3, #0
 80097e4:	e00c      	b.n	8009800 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	3338      	adds	r3, #56	; 0x38
 80097ea:	3352      	adds	r3, #82	; 0x52
 80097ec:	4618      	mov	r0, r3
 80097ee:	f7fe f9a9 	bl	8007b44 <ld_dword>
 80097f2:	4603      	mov	r3, r0
 80097f4:	4a05      	ldr	r2, [pc, #20]	; (800980c <check_fs+0xa8>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d101      	bne.n	80097fe <check_fs+0x9a>
 80097fa:	2300      	movs	r3, #0
 80097fc:	e000      	b.n	8009800 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80097fe:	2302      	movs	r3, #2
}
 8009800:	4618      	mov	r0, r3
 8009802:	3708      	adds	r7, #8
 8009804:	46bd      	mov	sp, r7
 8009806:	bd80      	pop	{r7, pc}
 8009808:	00544146 	.word	0x00544146
 800980c:	33544146 	.word	0x33544146

08009810 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b096      	sub	sp, #88	; 0x58
 8009814:	af00      	add	r7, sp, #0
 8009816:	60f8      	str	r0, [r7, #12]
 8009818:	60b9      	str	r1, [r7, #8]
 800981a:	4613      	mov	r3, r2
 800981c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	2200      	movs	r2, #0
 8009822:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009824:	68f8      	ldr	r0, [r7, #12]
 8009826:	f7ff ff59 	bl	80096dc <get_ldnumber>
 800982a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800982c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800982e:	2b00      	cmp	r3, #0
 8009830:	da01      	bge.n	8009836 <find_volume+0x26>
 8009832:	230b      	movs	r3, #11
 8009834:	e265      	b.n	8009d02 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009836:	4a9f      	ldr	r2, [pc, #636]	; (8009ab4 <find_volume+0x2a4>)
 8009838:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800983a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800983e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009842:	2b00      	cmp	r3, #0
 8009844:	d101      	bne.n	800984a <find_volume+0x3a>
 8009846:	230c      	movs	r3, #12
 8009848:	e25b      	b.n	8009d02 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800984a:	68bb      	ldr	r3, [r7, #8]
 800984c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800984e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009850:	79fb      	ldrb	r3, [r7, #7]
 8009852:	f023 0301 	bic.w	r3, r3, #1
 8009856:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800985a:	781b      	ldrb	r3, [r3, #0]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d01a      	beq.n	8009896 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009862:	785b      	ldrb	r3, [r3, #1]
 8009864:	4618      	mov	r0, r3
 8009866:	f7fe f8b7 	bl	80079d8 <disk_status>
 800986a:	4603      	mov	r3, r0
 800986c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009870:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009874:	f003 0301 	and.w	r3, r3, #1
 8009878:	2b00      	cmp	r3, #0
 800987a:	d10c      	bne.n	8009896 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800987c:	79fb      	ldrb	r3, [r7, #7]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d007      	beq.n	8009892 <find_volume+0x82>
 8009882:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009886:	f003 0304 	and.w	r3, r3, #4
 800988a:	2b00      	cmp	r3, #0
 800988c:	d001      	beq.n	8009892 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800988e:	230a      	movs	r3, #10
 8009890:	e237      	b.n	8009d02 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8009892:	2300      	movs	r3, #0
 8009894:	e235      	b.n	8009d02 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009898:	2200      	movs	r2, #0
 800989a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800989c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800989e:	b2da      	uxtb	r2, r3
 80098a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098a2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80098a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098a6:	785b      	ldrb	r3, [r3, #1]
 80098a8:	4618      	mov	r0, r3
 80098aa:	f7fe f8af 	bl	8007a0c <disk_initialize>
 80098ae:	4603      	mov	r3, r0
 80098b0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80098b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80098b8:	f003 0301 	and.w	r3, r3, #1
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d001      	beq.n	80098c4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80098c0:	2303      	movs	r3, #3
 80098c2:	e21e      	b.n	8009d02 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80098c4:	79fb      	ldrb	r3, [r7, #7]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d007      	beq.n	80098da <find_volume+0xca>
 80098ca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80098ce:	f003 0304 	and.w	r3, r3, #4
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d001      	beq.n	80098da <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80098d6:	230a      	movs	r3, #10
 80098d8:	e213      	b.n	8009d02 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80098da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098dc:	7858      	ldrb	r0, [r3, #1]
 80098de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098e0:	330c      	adds	r3, #12
 80098e2:	461a      	mov	r2, r3
 80098e4:	2102      	movs	r1, #2
 80098e6:	f7fe f8f7 	bl	8007ad8 <disk_ioctl>
 80098ea:	4603      	mov	r3, r0
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d001      	beq.n	80098f4 <find_volume+0xe4>
 80098f0:	2301      	movs	r3, #1
 80098f2:	e206      	b.n	8009d02 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80098f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098f6:	899b      	ldrh	r3, [r3, #12]
 80098f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098fc:	d80d      	bhi.n	800991a <find_volume+0x10a>
 80098fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009900:	899b      	ldrh	r3, [r3, #12]
 8009902:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009906:	d308      	bcc.n	800991a <find_volume+0x10a>
 8009908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800990a:	899b      	ldrh	r3, [r3, #12]
 800990c:	461a      	mov	r2, r3
 800990e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009910:	899b      	ldrh	r3, [r3, #12]
 8009912:	3b01      	subs	r3, #1
 8009914:	4013      	ands	r3, r2
 8009916:	2b00      	cmp	r3, #0
 8009918:	d001      	beq.n	800991e <find_volume+0x10e>
 800991a:	2301      	movs	r3, #1
 800991c:	e1f1      	b.n	8009d02 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800991e:	2300      	movs	r3, #0
 8009920:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009922:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009924:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009926:	f7ff ff1d 	bl	8009764 <check_fs>
 800992a:	4603      	mov	r3, r0
 800992c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009930:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009934:	2b02      	cmp	r3, #2
 8009936:	d149      	bne.n	80099cc <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009938:	2300      	movs	r3, #0
 800993a:	643b      	str	r3, [r7, #64]	; 0x40
 800993c:	e01e      	b.n	800997c <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800993e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009940:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8009944:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009946:	011b      	lsls	r3, r3, #4
 8009948:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800994c:	4413      	add	r3, r2
 800994e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009952:	3304      	adds	r3, #4
 8009954:	781b      	ldrb	r3, [r3, #0]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d006      	beq.n	8009968 <find_volume+0x158>
 800995a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800995c:	3308      	adds	r3, #8
 800995e:	4618      	mov	r0, r3
 8009960:	f7fe f8f0 	bl	8007b44 <ld_dword>
 8009964:	4602      	mov	r2, r0
 8009966:	e000      	b.n	800996a <find_volume+0x15a>
 8009968:	2200      	movs	r2, #0
 800996a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800996c:	009b      	lsls	r3, r3, #2
 800996e:	3358      	adds	r3, #88	; 0x58
 8009970:	443b      	add	r3, r7
 8009972:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009976:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009978:	3301      	adds	r3, #1
 800997a:	643b      	str	r3, [r7, #64]	; 0x40
 800997c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800997e:	2b03      	cmp	r3, #3
 8009980:	d9dd      	bls.n	800993e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009982:	2300      	movs	r3, #0
 8009984:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8009986:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009988:	2b00      	cmp	r3, #0
 800998a:	d002      	beq.n	8009992 <find_volume+0x182>
 800998c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800998e:	3b01      	subs	r3, #1
 8009990:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009992:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009994:	009b      	lsls	r3, r3, #2
 8009996:	3358      	adds	r3, #88	; 0x58
 8009998:	443b      	add	r3, r7
 800999a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800999e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80099a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d005      	beq.n	80099b2 <find_volume+0x1a2>
 80099a6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80099a8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80099aa:	f7ff fedb 	bl	8009764 <check_fs>
 80099ae:	4603      	mov	r3, r0
 80099b0:	e000      	b.n	80099b4 <find_volume+0x1a4>
 80099b2:	2303      	movs	r3, #3
 80099b4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80099b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80099bc:	2b01      	cmp	r3, #1
 80099be:	d905      	bls.n	80099cc <find_volume+0x1bc>
 80099c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80099c2:	3301      	adds	r3, #1
 80099c4:	643b      	str	r3, [r7, #64]	; 0x40
 80099c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80099c8:	2b03      	cmp	r3, #3
 80099ca:	d9e2      	bls.n	8009992 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80099cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80099d0:	2b04      	cmp	r3, #4
 80099d2:	d101      	bne.n	80099d8 <find_volume+0x1c8>
 80099d4:	2301      	movs	r3, #1
 80099d6:	e194      	b.n	8009d02 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80099d8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80099dc:	2b01      	cmp	r3, #1
 80099de:	d901      	bls.n	80099e4 <find_volume+0x1d4>
 80099e0:	230d      	movs	r3, #13
 80099e2:	e18e      	b.n	8009d02 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80099e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099e6:	3338      	adds	r3, #56	; 0x38
 80099e8:	330b      	adds	r3, #11
 80099ea:	4618      	mov	r0, r3
 80099ec:	f7fe f892 	bl	8007b14 <ld_word>
 80099f0:	4603      	mov	r3, r0
 80099f2:	461a      	mov	r2, r3
 80099f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099f6:	899b      	ldrh	r3, [r3, #12]
 80099f8:	429a      	cmp	r2, r3
 80099fa:	d001      	beq.n	8009a00 <find_volume+0x1f0>
 80099fc:	230d      	movs	r3, #13
 80099fe:	e180      	b.n	8009d02 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a02:	3338      	adds	r3, #56	; 0x38
 8009a04:	3316      	adds	r3, #22
 8009a06:	4618      	mov	r0, r3
 8009a08:	f7fe f884 	bl	8007b14 <ld_word>
 8009a0c:	4603      	mov	r3, r0
 8009a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009a10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d106      	bne.n	8009a24 <find_volume+0x214>
 8009a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a18:	3338      	adds	r3, #56	; 0x38
 8009a1a:	3324      	adds	r3, #36	; 0x24
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	f7fe f891 	bl	8007b44 <ld_dword>
 8009a22:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009a24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a26:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009a28:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a2c:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8009a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a32:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009a34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a36:	789b      	ldrb	r3, [r3, #2]
 8009a38:	2b01      	cmp	r3, #1
 8009a3a:	d005      	beq.n	8009a48 <find_volume+0x238>
 8009a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a3e:	789b      	ldrb	r3, [r3, #2]
 8009a40:	2b02      	cmp	r3, #2
 8009a42:	d001      	beq.n	8009a48 <find_volume+0x238>
 8009a44:	230d      	movs	r3, #13
 8009a46:	e15c      	b.n	8009d02 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009a48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a4a:	789b      	ldrb	r3, [r3, #2]
 8009a4c:	461a      	mov	r2, r3
 8009a4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a50:	fb02 f303 	mul.w	r3, r2, r3
 8009a54:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009a5c:	b29a      	uxth	r2, r3
 8009a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a60:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a64:	895b      	ldrh	r3, [r3, #10]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d008      	beq.n	8009a7c <find_volume+0x26c>
 8009a6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a6c:	895b      	ldrh	r3, [r3, #10]
 8009a6e:	461a      	mov	r2, r3
 8009a70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a72:	895b      	ldrh	r3, [r3, #10]
 8009a74:	3b01      	subs	r3, #1
 8009a76:	4013      	ands	r3, r2
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d001      	beq.n	8009a80 <find_volume+0x270>
 8009a7c:	230d      	movs	r3, #13
 8009a7e:	e140      	b.n	8009d02 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a82:	3338      	adds	r3, #56	; 0x38
 8009a84:	3311      	adds	r3, #17
 8009a86:	4618      	mov	r0, r3
 8009a88:	f7fe f844 	bl	8007b14 <ld_word>
 8009a8c:	4603      	mov	r3, r0
 8009a8e:	461a      	mov	r2, r3
 8009a90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a92:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a96:	891b      	ldrh	r3, [r3, #8]
 8009a98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009a9a:	8992      	ldrh	r2, [r2, #12]
 8009a9c:	0952      	lsrs	r2, r2, #5
 8009a9e:	b292      	uxth	r2, r2
 8009aa0:	fbb3 f1f2 	udiv	r1, r3, r2
 8009aa4:	fb01 f202 	mul.w	r2, r1, r2
 8009aa8:	1a9b      	subs	r3, r3, r2
 8009aaa:	b29b      	uxth	r3, r3
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d003      	beq.n	8009ab8 <find_volume+0x2a8>
 8009ab0:	230d      	movs	r3, #13
 8009ab2:	e126      	b.n	8009d02 <find_volume+0x4f2>
 8009ab4:	200034dc 	.word	0x200034dc

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aba:	3338      	adds	r3, #56	; 0x38
 8009abc:	3313      	adds	r3, #19
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f7fe f828 	bl	8007b14 <ld_word>
 8009ac4:	4603      	mov	r3, r0
 8009ac6:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009ac8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d106      	bne.n	8009adc <find_volume+0x2cc>
 8009ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ad0:	3338      	adds	r3, #56	; 0x38
 8009ad2:	3320      	adds	r3, #32
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f7fe f835 	bl	8007b44 <ld_dword>
 8009ada:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8009adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ade:	3338      	adds	r3, #56	; 0x38
 8009ae0:	330e      	adds	r3, #14
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	f7fe f816 	bl	8007b14 <ld_word>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009aec:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d101      	bne.n	8009af6 <find_volume+0x2e6>
 8009af2:	230d      	movs	r3, #13
 8009af4:	e105      	b.n	8009d02 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009af6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009af8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009afa:	4413      	add	r3, r2
 8009afc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009afe:	8911      	ldrh	r1, [r2, #8]
 8009b00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009b02:	8992      	ldrh	r2, [r2, #12]
 8009b04:	0952      	lsrs	r2, r2, #5
 8009b06:	b292      	uxth	r2, r2
 8009b08:	fbb1 f2f2 	udiv	r2, r1, r2
 8009b0c:	b292      	uxth	r2, r2
 8009b0e:	4413      	add	r3, r2
 8009b10:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009b12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b16:	429a      	cmp	r2, r3
 8009b18:	d201      	bcs.n	8009b1e <find_volume+0x30e>
 8009b1a:	230d      	movs	r3, #13
 8009b1c:	e0f1      	b.n	8009d02 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009b1e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b22:	1ad3      	subs	r3, r2, r3
 8009b24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009b26:	8952      	ldrh	r2, [r2, #10]
 8009b28:	fbb3 f3f2 	udiv	r3, r3, r2
 8009b2c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d101      	bne.n	8009b38 <find_volume+0x328>
 8009b34:	230d      	movs	r3, #13
 8009b36:	e0e4      	b.n	8009d02 <find_volume+0x4f2>
		fmt = FS_FAT32;
 8009b38:	2303      	movs	r3, #3
 8009b3a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b40:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8009b44:	4293      	cmp	r3, r2
 8009b46:	d802      	bhi.n	8009b4e <find_volume+0x33e>
 8009b48:	2302      	movs	r3, #2
 8009b4a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b50:	f640 72f5 	movw	r2, #4085	; 0xff5
 8009b54:	4293      	cmp	r3, r2
 8009b56:	d802      	bhi.n	8009b5e <find_volume+0x34e>
 8009b58:	2301      	movs	r3, #1
 8009b5a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b60:	1c9a      	adds	r2, r3, #2
 8009b62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b64:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8009b66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b68:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009b6a:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009b6c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009b6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b70:	441a      	add	r2, r3
 8009b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b74:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8009b76:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b7a:	441a      	add	r2, r3
 8009b7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b7e:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8009b80:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009b84:	2b03      	cmp	r3, #3
 8009b86:	d11e      	bne.n	8009bc6 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009b88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b8a:	3338      	adds	r3, #56	; 0x38
 8009b8c:	332a      	adds	r3, #42	; 0x2a
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f7fd ffc0 	bl	8007b14 <ld_word>
 8009b94:	4603      	mov	r3, r0
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d001      	beq.n	8009b9e <find_volume+0x38e>
 8009b9a:	230d      	movs	r3, #13
 8009b9c:	e0b1      	b.n	8009d02 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ba0:	891b      	ldrh	r3, [r3, #8]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d001      	beq.n	8009baa <find_volume+0x39a>
 8009ba6:	230d      	movs	r3, #13
 8009ba8:	e0ab      	b.n	8009d02 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bac:	3338      	adds	r3, #56	; 0x38
 8009bae:	332c      	adds	r3, #44	; 0x2c
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	f7fd ffc7 	bl	8007b44 <ld_dword>
 8009bb6:	4602      	mov	r2, r0
 8009bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bba:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009bbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bbe:	69db      	ldr	r3, [r3, #28]
 8009bc0:	009b      	lsls	r3, r3, #2
 8009bc2:	647b      	str	r3, [r7, #68]	; 0x44
 8009bc4:	e01f      	b.n	8009c06 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bc8:	891b      	ldrh	r3, [r3, #8]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d101      	bne.n	8009bd2 <find_volume+0x3c2>
 8009bce:	230d      	movs	r3, #13
 8009bd0:	e097      	b.n	8009d02 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009bd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009bd8:	441a      	add	r2, r3
 8009bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bdc:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009bde:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009be2:	2b02      	cmp	r3, #2
 8009be4:	d103      	bne.n	8009bee <find_volume+0x3de>
 8009be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009be8:	69db      	ldr	r3, [r3, #28]
 8009bea:	005b      	lsls	r3, r3, #1
 8009bec:	e00a      	b.n	8009c04 <find_volume+0x3f4>
 8009bee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bf0:	69da      	ldr	r2, [r3, #28]
 8009bf2:	4613      	mov	r3, r2
 8009bf4:	005b      	lsls	r3, r3, #1
 8009bf6:	4413      	add	r3, r2
 8009bf8:	085a      	lsrs	r2, r3, #1
 8009bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bfc:	69db      	ldr	r3, [r3, #28]
 8009bfe:	f003 0301 	and.w	r3, r3, #1
 8009c02:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8009c04:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c08:	6a1a      	ldr	r2, [r3, #32]
 8009c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c0c:	899b      	ldrh	r3, [r3, #12]
 8009c0e:	4619      	mov	r1, r3
 8009c10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009c12:	440b      	add	r3, r1
 8009c14:	3b01      	subs	r3, #1
 8009c16:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009c18:	8989      	ldrh	r1, [r1, #12]
 8009c1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8009c1e:	429a      	cmp	r2, r3
 8009c20:	d201      	bcs.n	8009c26 <find_volume+0x416>
 8009c22:	230d      	movs	r3, #13
 8009c24:	e06d      	b.n	8009d02 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c28:	f04f 32ff 	mov.w	r2, #4294967295
 8009c2c:	619a      	str	r2, [r3, #24]
 8009c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c30:	699a      	ldr	r2, [r3, #24]
 8009c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c34:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8009c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c38:	2280      	movs	r2, #128	; 0x80
 8009c3a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009c3c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009c40:	2b03      	cmp	r3, #3
 8009c42:	d149      	bne.n	8009cd8 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c46:	3338      	adds	r3, #56	; 0x38
 8009c48:	3330      	adds	r3, #48	; 0x30
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	f7fd ff62 	bl	8007b14 <ld_word>
 8009c50:	4603      	mov	r3, r0
 8009c52:	2b01      	cmp	r3, #1
 8009c54:	d140      	bne.n	8009cd8 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009c56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c58:	3301      	adds	r3, #1
 8009c5a:	4619      	mov	r1, r3
 8009c5c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009c5e:	f7fe fa09 	bl	8008074 <move_window>
 8009c62:	4603      	mov	r3, r0
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d137      	bne.n	8009cd8 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8009c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c70:	3338      	adds	r3, #56	; 0x38
 8009c72:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009c76:	4618      	mov	r0, r3
 8009c78:	f7fd ff4c 	bl	8007b14 <ld_word>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	461a      	mov	r2, r3
 8009c80:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009c84:	429a      	cmp	r2, r3
 8009c86:	d127      	bne.n	8009cd8 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009c88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c8a:	3338      	adds	r3, #56	; 0x38
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	f7fd ff59 	bl	8007b44 <ld_dword>
 8009c92:	4603      	mov	r3, r0
 8009c94:	4a1d      	ldr	r2, [pc, #116]	; (8009d0c <find_volume+0x4fc>)
 8009c96:	4293      	cmp	r3, r2
 8009c98:	d11e      	bne.n	8009cd8 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c9c:	3338      	adds	r3, #56	; 0x38
 8009c9e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f7fd ff4e 	bl	8007b44 <ld_dword>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	4a19      	ldr	r2, [pc, #100]	; (8009d10 <find_volume+0x500>)
 8009cac:	4293      	cmp	r3, r2
 8009cae:	d113      	bne.n	8009cd8 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8009cb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cb2:	3338      	adds	r3, #56	; 0x38
 8009cb4:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009cb8:	4618      	mov	r0, r3
 8009cba:	f7fd ff43 	bl	8007b44 <ld_dword>
 8009cbe:	4602      	mov	r2, r0
 8009cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cc2:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cc6:	3338      	adds	r3, #56	; 0x38
 8009cc8:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f7fd ff39 	bl	8007b44 <ld_dword>
 8009cd2:	4602      	mov	r2, r0
 8009cd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cd6:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009cd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cda:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009cde:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8009ce0:	4b0c      	ldr	r3, [pc, #48]	; (8009d14 <find_volume+0x504>)
 8009ce2:	881b      	ldrh	r3, [r3, #0]
 8009ce4:	3301      	adds	r3, #1
 8009ce6:	b29a      	uxth	r2, r3
 8009ce8:	4b0a      	ldr	r3, [pc, #40]	; (8009d14 <find_volume+0x504>)
 8009cea:	801a      	strh	r2, [r3, #0]
 8009cec:	4b09      	ldr	r3, [pc, #36]	; (8009d14 <find_volume+0x504>)
 8009cee:	881a      	ldrh	r2, [r3, #0]
 8009cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cf2:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8009cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cf6:	4a08      	ldr	r2, [pc, #32]	; (8009d18 <find_volume+0x508>)
 8009cf8:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009cfa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009cfc:	f7fe f952 	bl	8007fa4 <clear_lock>
#endif
	return FR_OK;
 8009d00:	2300      	movs	r3, #0
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3758      	adds	r7, #88	; 0x58
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}
 8009d0a:	bf00      	nop
 8009d0c:	41615252 	.word	0x41615252
 8009d10:	61417272 	.word	0x61417272
 8009d14:	200034e0 	.word	0x200034e0
 8009d18:	20003504 	.word	0x20003504

08009d1c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b084      	sub	sp, #16
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
 8009d24:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8009d26:	2309      	movs	r3, #9
 8009d28:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d01c      	beq.n	8009d6a <validate+0x4e>
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d018      	beq.n	8009d6a <validate+0x4e>
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	781b      	ldrb	r3, [r3, #0]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d013      	beq.n	8009d6a <validate+0x4e>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	889a      	ldrh	r2, [r3, #4]
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	88db      	ldrh	r3, [r3, #6]
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	d10c      	bne.n	8009d6a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	785b      	ldrb	r3, [r3, #1]
 8009d56:	4618      	mov	r0, r3
 8009d58:	f7fd fe3e 	bl	80079d8 <disk_status>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	f003 0301 	and.w	r3, r3, #1
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d101      	bne.n	8009d6a <validate+0x4e>
			res = FR_OK;
 8009d66:	2300      	movs	r3, #0
 8009d68:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8009d6a:	7bfb      	ldrb	r3, [r7, #15]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d102      	bne.n	8009d76 <validate+0x5a>
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	e000      	b.n	8009d78 <validate+0x5c>
 8009d76:	2300      	movs	r3, #0
 8009d78:	683a      	ldr	r2, [r7, #0]
 8009d7a:	6013      	str	r3, [r2, #0]
	return res;
 8009d7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	3710      	adds	r7, #16
 8009d82:	46bd      	mov	sp, r7
 8009d84:	bd80      	pop	{r7, pc}
	...

08009d88 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b088      	sub	sp, #32
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	60f8      	str	r0, [r7, #12]
 8009d90:	60b9      	str	r1, [r7, #8]
 8009d92:	4613      	mov	r3, r2
 8009d94:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009d96:	68bb      	ldr	r3, [r7, #8]
 8009d98:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009d9a:	f107 0310 	add.w	r3, r7, #16
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f7ff fc9c 	bl	80096dc <get_ldnumber>
 8009da4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009da6:	69fb      	ldr	r3, [r7, #28]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	da01      	bge.n	8009db0 <f_mount+0x28>
 8009dac:	230b      	movs	r3, #11
 8009dae:	e02b      	b.n	8009e08 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009db0:	4a17      	ldr	r2, [pc, #92]	; (8009e10 <f_mount+0x88>)
 8009db2:	69fb      	ldr	r3, [r7, #28]
 8009db4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009db8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009dba:	69bb      	ldr	r3, [r7, #24]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d005      	beq.n	8009dcc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009dc0:	69b8      	ldr	r0, [r7, #24]
 8009dc2:	f7fe f8ef 	bl	8007fa4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009dc6:	69bb      	ldr	r3, [r7, #24]
 8009dc8:	2200      	movs	r2, #0
 8009dca:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d002      	beq.n	8009dd8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009dd8:	68fa      	ldr	r2, [r7, #12]
 8009dda:	490d      	ldr	r1, [pc, #52]	; (8009e10 <f_mount+0x88>)
 8009ddc:	69fb      	ldr	r3, [r7, #28]
 8009dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d002      	beq.n	8009dee <f_mount+0x66>
 8009de8:	79fb      	ldrb	r3, [r7, #7]
 8009dea:	2b01      	cmp	r3, #1
 8009dec:	d001      	beq.n	8009df2 <f_mount+0x6a>
 8009dee:	2300      	movs	r3, #0
 8009df0:	e00a      	b.n	8009e08 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009df2:	f107 010c 	add.w	r1, r7, #12
 8009df6:	f107 0308 	add.w	r3, r7, #8
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	f7ff fd07 	bl	8009810 <find_volume>
 8009e02:	4603      	mov	r3, r0
 8009e04:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009e06:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e08:	4618      	mov	r0, r3
 8009e0a:	3720      	adds	r7, #32
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	bd80      	pop	{r7, pc}
 8009e10:	200034dc 	.word	0x200034dc

08009e14 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b09a      	sub	sp, #104	; 0x68
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	60f8      	str	r0, [r7, #12]
 8009e1c:	60b9      	str	r1, [r7, #8]
 8009e1e:	4613      	mov	r3, r2
 8009e20:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d101      	bne.n	8009e2c <f_open+0x18>
 8009e28:	2309      	movs	r3, #9
 8009e2a:	e1bb      	b.n	800a1a4 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009e2c:	79fb      	ldrb	r3, [r7, #7]
 8009e2e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009e32:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009e34:	79fa      	ldrb	r2, [r7, #7]
 8009e36:	f107 0114 	add.w	r1, r7, #20
 8009e3a:	f107 0308 	add.w	r3, r7, #8
 8009e3e:	4618      	mov	r0, r3
 8009e40:	f7ff fce6 	bl	8009810 <find_volume>
 8009e44:	4603      	mov	r3, r0
 8009e46:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8009e4a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	f040 819f 	bne.w	800a192 <f_open+0x37e>
		dj.obj.fs = fs;
 8009e54:	697b      	ldr	r3, [r7, #20]
 8009e56:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009e58:	68ba      	ldr	r2, [r7, #8]
 8009e5a:	f107 0318 	add.w	r3, r7, #24
 8009e5e:	4611      	mov	r1, r2
 8009e60:	4618      	mov	r0, r3
 8009e62:	f7ff fbc5 	bl	80095f0 <follow_path>
 8009e66:	4603      	mov	r3, r0
 8009e68:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009e6c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d11a      	bne.n	8009eaa <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009e74:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009e78:	b25b      	sxtb	r3, r3
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	da03      	bge.n	8009e86 <f_open+0x72>
				res = FR_INVALID_NAME;
 8009e7e:	2306      	movs	r3, #6
 8009e80:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009e84:	e011      	b.n	8009eaa <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009e86:	79fb      	ldrb	r3, [r7, #7]
 8009e88:	f023 0301 	bic.w	r3, r3, #1
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	bf14      	ite	ne
 8009e90:	2301      	movne	r3, #1
 8009e92:	2300      	moveq	r3, #0
 8009e94:	b2db      	uxtb	r3, r3
 8009e96:	461a      	mov	r2, r3
 8009e98:	f107 0318 	add.w	r3, r7, #24
 8009e9c:	4611      	mov	r1, r2
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	f7fd ff38 	bl	8007d14 <chk_lock>
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009eaa:	79fb      	ldrb	r3, [r7, #7]
 8009eac:	f003 031c 	and.w	r3, r3, #28
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d07f      	beq.n	8009fb4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8009eb4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d017      	beq.n	8009eec <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009ebc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009ec0:	2b04      	cmp	r3, #4
 8009ec2:	d10e      	bne.n	8009ee2 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009ec4:	f7fd ff82 	bl	8007dcc <enq_lock>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d006      	beq.n	8009edc <f_open+0xc8>
 8009ece:	f107 0318 	add.w	r3, r7, #24
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	f7ff f8dc 	bl	8009090 <dir_register>
 8009ed8:	4603      	mov	r3, r0
 8009eda:	e000      	b.n	8009ede <f_open+0xca>
 8009edc:	2312      	movs	r3, #18
 8009ede:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009ee2:	79fb      	ldrb	r3, [r7, #7]
 8009ee4:	f043 0308 	orr.w	r3, r3, #8
 8009ee8:	71fb      	strb	r3, [r7, #7]
 8009eea:	e010      	b.n	8009f0e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009eec:	7fbb      	ldrb	r3, [r7, #30]
 8009eee:	f003 0311 	and.w	r3, r3, #17
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d003      	beq.n	8009efe <f_open+0xea>
					res = FR_DENIED;
 8009ef6:	2307      	movs	r3, #7
 8009ef8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009efc:	e007      	b.n	8009f0e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009efe:	79fb      	ldrb	r3, [r7, #7]
 8009f00:	f003 0304 	and.w	r3, r3, #4
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d002      	beq.n	8009f0e <f_open+0xfa>
 8009f08:	2308      	movs	r3, #8
 8009f0a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009f0e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d168      	bne.n	8009fe8 <f_open+0x1d4>
 8009f16:	79fb      	ldrb	r3, [r7, #7]
 8009f18:	f003 0308 	and.w	r3, r3, #8
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d063      	beq.n	8009fe8 <f_open+0x1d4>
				dw = GET_FATTIME();
 8009f20:	f7fd fcfc 	bl	800791c <get_fattime>
 8009f24:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f28:	330e      	adds	r3, #14
 8009f2a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	f7fd fe47 	bl	8007bc0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f34:	3316      	adds	r3, #22
 8009f36:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f7fd fe41 	bl	8007bc0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009f3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f40:	330b      	adds	r3, #11
 8009f42:	2220      	movs	r2, #32
 8009f44:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009f46:	697b      	ldr	r3, [r7, #20]
 8009f48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009f4a:	4611      	mov	r1, r2
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	f7fe fe17 	bl	8008b80 <ld_clust>
 8009f52:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009f58:	2200      	movs	r2, #0
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	f7fe fe2f 	bl	8008bbe <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f62:	331c      	adds	r3, #28
 8009f64:	2100      	movs	r1, #0
 8009f66:	4618      	mov	r0, r3
 8009f68:	f7fd fe2a 	bl	8007bc0 <st_dword>
					fs->wflag = 1;
 8009f6c:	697b      	ldr	r3, [r7, #20]
 8009f6e:	2201      	movs	r2, #1
 8009f70:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009f72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d037      	beq.n	8009fe8 <f_open+0x1d4>
						dw = fs->winsect;
 8009f78:	697b      	ldr	r3, [r7, #20]
 8009f7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f7c:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8009f7e:	f107 0318 	add.w	r3, r7, #24
 8009f82:	2200      	movs	r2, #0
 8009f84:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009f86:	4618      	mov	r0, r3
 8009f88:	f7fe fb1f 	bl	80085ca <remove_chain>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8009f92:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d126      	bne.n	8009fe8 <f_open+0x1d4>
							res = move_window(fs, dw);
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f7fe f868 	bl	8008074 <move_window>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009fae:	3a01      	subs	r2, #1
 8009fb0:	615a      	str	r2, [r3, #20]
 8009fb2:	e019      	b.n	8009fe8 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009fb4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d115      	bne.n	8009fe8 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009fbc:	7fbb      	ldrb	r3, [r7, #30]
 8009fbe:	f003 0310 	and.w	r3, r3, #16
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d003      	beq.n	8009fce <f_open+0x1ba>
					res = FR_NO_FILE;
 8009fc6:	2304      	movs	r3, #4
 8009fc8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009fcc:	e00c      	b.n	8009fe8 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009fce:	79fb      	ldrb	r3, [r7, #7]
 8009fd0:	f003 0302 	and.w	r3, r3, #2
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d007      	beq.n	8009fe8 <f_open+0x1d4>
 8009fd8:	7fbb      	ldrb	r3, [r7, #30]
 8009fda:	f003 0301 	and.w	r3, r3, #1
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d002      	beq.n	8009fe8 <f_open+0x1d4>
						res = FR_DENIED;
 8009fe2:	2307      	movs	r3, #7
 8009fe4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8009fe8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d128      	bne.n	800a042 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009ff0:	79fb      	ldrb	r3, [r7, #7]
 8009ff2:	f003 0308 	and.w	r3, r3, #8
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d003      	beq.n	800a002 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8009ffa:	79fb      	ldrb	r3, [r7, #7]
 8009ffc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a000:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800a00a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a010:	79fb      	ldrb	r3, [r7, #7]
 800a012:	f023 0301 	bic.w	r3, r3, #1
 800a016:	2b00      	cmp	r3, #0
 800a018:	bf14      	ite	ne
 800a01a:	2301      	movne	r3, #1
 800a01c:	2300      	moveq	r3, #0
 800a01e:	b2db      	uxtb	r3, r3
 800a020:	461a      	mov	r2, r3
 800a022:	f107 0318 	add.w	r3, r7, #24
 800a026:	4611      	mov	r1, r2
 800a028:	4618      	mov	r0, r3
 800a02a:	f7fd fef1 	bl	8007e10 <inc_lock>
 800a02e:	4602      	mov	r2, r0
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	691b      	ldr	r3, [r3, #16]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d102      	bne.n	800a042 <f_open+0x22e>
 800a03c:	2302      	movs	r3, #2
 800a03e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800a042:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a046:	2b00      	cmp	r3, #0
 800a048:	f040 80a3 	bne.w	800a192 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800a04c:	697b      	ldr	r3, [r7, #20]
 800a04e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a050:	4611      	mov	r1, r2
 800a052:	4618      	mov	r0, r3
 800a054:	f7fe fd94 	bl	8008b80 <ld_clust>
 800a058:	4602      	mov	r2, r0
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800a05e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a060:	331c      	adds	r3, #28
 800a062:	4618      	mov	r0, r3
 800a064:	f7fd fd6e 	bl	8007b44 <ld_dword>
 800a068:	4602      	mov	r2, r0
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	2200      	movs	r2, #0
 800a072:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800a074:	697a      	ldr	r2, [r7, #20]
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800a07a:	697b      	ldr	r3, [r7, #20]
 800a07c:	88da      	ldrh	r2, [r3, #6]
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	79fa      	ldrb	r2, [r7, #7]
 800a086:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	2200      	movs	r2, #0
 800a08c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	2200      	movs	r2, #0
 800a092:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2200      	movs	r2, #0
 800a098:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	3330      	adds	r3, #48	; 0x30
 800a09e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a0a2:	2100      	movs	r1, #0
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	f7fd fdd8 	bl	8007c5a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a0aa:	79fb      	ldrb	r3, [r7, #7]
 800a0ac:	f003 0320 	and.w	r3, r3, #32
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d06e      	beq.n	800a192 <f_open+0x37e>
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	68db      	ldr	r3, [r3, #12]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d06a      	beq.n	800a192 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	68da      	ldr	r2, [r3, #12]
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800a0c4:	697b      	ldr	r3, [r7, #20]
 800a0c6:	895b      	ldrh	r3, [r3, #10]
 800a0c8:	461a      	mov	r2, r3
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	899b      	ldrh	r3, [r3, #12]
 800a0ce:	fb02 f303 	mul.w	r3, r2, r3
 800a0d2:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	689b      	ldr	r3, [r3, #8]
 800a0d8:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	68db      	ldr	r3, [r3, #12]
 800a0de:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a0e0:	e016      	b.n	800a110 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	f7fe f881 	bl	80081ee <get_fat>
 800a0ec:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800a0ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a0f0:	2b01      	cmp	r3, #1
 800a0f2:	d802      	bhi.n	800a0fa <f_open+0x2e6>
 800a0f4:	2302      	movs	r3, #2
 800a0f6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a0fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a0fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a100:	d102      	bne.n	800a108 <f_open+0x2f4>
 800a102:	2301      	movs	r3, #1
 800a104:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a108:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a10a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a10c:	1ad3      	subs	r3, r2, r3
 800a10e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a110:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a114:	2b00      	cmp	r3, #0
 800a116:	d103      	bne.n	800a120 <f_open+0x30c>
 800a118:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a11a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a11c:	429a      	cmp	r2, r3
 800a11e:	d8e0      	bhi.n	800a0e2 <f_open+0x2ce>
				}
				fp->clust = clst;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a124:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a126:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d131      	bne.n	800a192 <f_open+0x37e>
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	899b      	ldrh	r3, [r3, #12]
 800a132:	461a      	mov	r2, r3
 800a134:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a136:	fbb3 f1f2 	udiv	r1, r3, r2
 800a13a:	fb01 f202 	mul.w	r2, r1, r2
 800a13e:	1a9b      	subs	r3, r3, r2
 800a140:	2b00      	cmp	r3, #0
 800a142:	d026      	beq.n	800a192 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a148:	4618      	mov	r0, r3
 800a14a:	f7fe f831 	bl	80081b0 <clust2sect>
 800a14e:	64f8      	str	r0, [r7, #76]	; 0x4c
 800a150:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a152:	2b00      	cmp	r3, #0
 800a154:	d103      	bne.n	800a15e <f_open+0x34a>
						res = FR_INT_ERR;
 800a156:	2302      	movs	r3, #2
 800a158:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a15c:	e019      	b.n	800a192 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a15e:	697b      	ldr	r3, [r7, #20]
 800a160:	899b      	ldrh	r3, [r3, #12]
 800a162:	461a      	mov	r2, r3
 800a164:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a166:	fbb3 f2f2 	udiv	r2, r3, r2
 800a16a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a16c:	441a      	add	r2, r3
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a172:	697b      	ldr	r3, [r7, #20]
 800a174:	7858      	ldrb	r0, [r3, #1]
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	6a1a      	ldr	r2, [r3, #32]
 800a180:	2301      	movs	r3, #1
 800a182:	f7fd fc69 	bl	8007a58 <disk_read>
 800a186:	4603      	mov	r3, r0
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d002      	beq.n	800a192 <f_open+0x37e>
 800a18c:	2301      	movs	r3, #1
 800a18e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a192:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a196:	2b00      	cmp	r3, #0
 800a198:	d002      	beq.n	800a1a0 <f_open+0x38c>
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	2200      	movs	r2, #0
 800a19e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a1a0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	3768      	adds	r7, #104	; 0x68
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}

0800a1ac <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b08c      	sub	sp, #48	; 0x30
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	60f8      	str	r0, [r7, #12]
 800a1b4:	60b9      	str	r1, [r7, #8]
 800a1b6:	607a      	str	r2, [r7, #4]
 800a1b8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800a1ba:	68bb      	ldr	r3, [r7, #8]
 800a1bc:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	f107 0210 	add.w	r2, r7, #16
 800a1ca:	4611      	mov	r1, r2
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	f7ff fda5 	bl	8009d1c <validate>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a1d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d107      	bne.n	800a1f0 <f_write+0x44>
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	7d5b      	ldrb	r3, [r3, #21]
 800a1e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800a1e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d002      	beq.n	800a1f6 <f_write+0x4a>
 800a1f0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a1f4:	e16a      	b.n	800a4cc <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	7d1b      	ldrb	r3, [r3, #20]
 800a1fa:	f003 0302 	and.w	r3, r3, #2
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d101      	bne.n	800a206 <f_write+0x5a>
 800a202:	2307      	movs	r3, #7
 800a204:	e162      	b.n	800a4cc <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	699a      	ldr	r2, [r3, #24]
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	441a      	add	r2, r3
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	699b      	ldr	r3, [r3, #24]
 800a212:	429a      	cmp	r2, r3
 800a214:	f080 814c 	bcs.w	800a4b0 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	699b      	ldr	r3, [r3, #24]
 800a21c:	43db      	mvns	r3, r3
 800a21e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800a220:	e146      	b.n	800a4b0 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	699b      	ldr	r3, [r3, #24]
 800a226:	693a      	ldr	r2, [r7, #16]
 800a228:	8992      	ldrh	r2, [r2, #12]
 800a22a:	fbb3 f1f2 	udiv	r1, r3, r2
 800a22e:	fb01 f202 	mul.w	r2, r1, r2
 800a232:	1a9b      	subs	r3, r3, r2
 800a234:	2b00      	cmp	r3, #0
 800a236:	f040 80f1 	bne.w	800a41c <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	699b      	ldr	r3, [r3, #24]
 800a23e:	693a      	ldr	r2, [r7, #16]
 800a240:	8992      	ldrh	r2, [r2, #12]
 800a242:	fbb3 f3f2 	udiv	r3, r3, r2
 800a246:	693a      	ldr	r2, [r7, #16]
 800a248:	8952      	ldrh	r2, [r2, #10]
 800a24a:	3a01      	subs	r2, #1
 800a24c:	4013      	ands	r3, r2
 800a24e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800a250:	69bb      	ldr	r3, [r7, #24]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d143      	bne.n	800a2de <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	699b      	ldr	r3, [r3, #24]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d10c      	bne.n	800a278 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	689b      	ldr	r3, [r3, #8]
 800a262:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800a264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a266:	2b00      	cmp	r3, #0
 800a268:	d11a      	bne.n	800a2a0 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	2100      	movs	r1, #0
 800a26e:	4618      	mov	r0, r3
 800a270:	f7fe fa10 	bl	8008694 <create_chain>
 800a274:	62b8      	str	r0, [r7, #40]	; 0x28
 800a276:	e013      	b.n	800a2a0 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d007      	beq.n	800a290 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	699b      	ldr	r3, [r3, #24]
 800a284:	4619      	mov	r1, r3
 800a286:	68f8      	ldr	r0, [r7, #12]
 800a288:	f7fe fa9c 	bl	80087c4 <clmt_clust>
 800a28c:	62b8      	str	r0, [r7, #40]	; 0x28
 800a28e:	e007      	b.n	800a2a0 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a290:	68fa      	ldr	r2, [r7, #12]
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	69db      	ldr	r3, [r3, #28]
 800a296:	4619      	mov	r1, r3
 800a298:	4610      	mov	r0, r2
 800a29a:	f7fe f9fb 	bl	8008694 <create_chain>
 800a29e:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a2a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	f000 8109 	beq.w	800a4ba <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a2a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2aa:	2b01      	cmp	r3, #1
 800a2ac:	d104      	bne.n	800a2b8 <f_write+0x10c>
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	2202      	movs	r2, #2
 800a2b2:	755a      	strb	r2, [r3, #21]
 800a2b4:	2302      	movs	r3, #2
 800a2b6:	e109      	b.n	800a4cc <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a2b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2be:	d104      	bne.n	800a2ca <f_write+0x11e>
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	2201      	movs	r2, #1
 800a2c4:	755a      	strb	r2, [r3, #21]
 800a2c6:	2301      	movs	r3, #1
 800a2c8:	e100      	b.n	800a4cc <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a2ce:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	689b      	ldr	r3, [r3, #8]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d102      	bne.n	800a2de <f_write+0x132>
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a2dc:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	7d1b      	ldrb	r3, [r3, #20]
 800a2e2:	b25b      	sxtb	r3, r3
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	da18      	bge.n	800a31a <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	7858      	ldrb	r0, [r3, #1]
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	6a1a      	ldr	r2, [r3, #32]
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	f7fd fbce 	bl	8007a98 <disk_write>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d004      	beq.n	800a30c <f_write+0x160>
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	2201      	movs	r2, #1
 800a306:	755a      	strb	r2, [r3, #21]
 800a308:	2301      	movs	r3, #1
 800a30a:	e0df      	b.n	800a4cc <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	7d1b      	ldrb	r3, [r3, #20]
 800a310:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a314:	b2da      	uxtb	r2, r3
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a31a:	693a      	ldr	r2, [r7, #16]
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	69db      	ldr	r3, [r3, #28]
 800a320:	4619      	mov	r1, r3
 800a322:	4610      	mov	r0, r2
 800a324:	f7fd ff44 	bl	80081b0 <clust2sect>
 800a328:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d104      	bne.n	800a33a <f_write+0x18e>
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	2202      	movs	r2, #2
 800a334:	755a      	strb	r2, [r3, #21]
 800a336:	2302      	movs	r3, #2
 800a338:	e0c8      	b.n	800a4cc <f_write+0x320>
			sect += csect;
 800a33a:	697a      	ldr	r2, [r7, #20]
 800a33c:	69bb      	ldr	r3, [r7, #24]
 800a33e:	4413      	add	r3, r2
 800a340:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	899b      	ldrh	r3, [r3, #12]
 800a346:	461a      	mov	r2, r3
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a34e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800a350:	6a3b      	ldr	r3, [r7, #32]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d043      	beq.n	800a3de <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a356:	69ba      	ldr	r2, [r7, #24]
 800a358:	6a3b      	ldr	r3, [r7, #32]
 800a35a:	4413      	add	r3, r2
 800a35c:	693a      	ldr	r2, [r7, #16]
 800a35e:	8952      	ldrh	r2, [r2, #10]
 800a360:	4293      	cmp	r3, r2
 800a362:	d905      	bls.n	800a370 <f_write+0x1c4>
					cc = fs->csize - csect;
 800a364:	693b      	ldr	r3, [r7, #16]
 800a366:	895b      	ldrh	r3, [r3, #10]
 800a368:	461a      	mov	r2, r3
 800a36a:	69bb      	ldr	r3, [r7, #24]
 800a36c:	1ad3      	subs	r3, r2, r3
 800a36e:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a370:	693b      	ldr	r3, [r7, #16]
 800a372:	7858      	ldrb	r0, [r3, #1]
 800a374:	6a3b      	ldr	r3, [r7, #32]
 800a376:	697a      	ldr	r2, [r7, #20]
 800a378:	69f9      	ldr	r1, [r7, #28]
 800a37a:	f7fd fb8d 	bl	8007a98 <disk_write>
 800a37e:	4603      	mov	r3, r0
 800a380:	2b00      	cmp	r3, #0
 800a382:	d004      	beq.n	800a38e <f_write+0x1e2>
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	2201      	movs	r2, #1
 800a388:	755a      	strb	r2, [r3, #21]
 800a38a:	2301      	movs	r3, #1
 800a38c:	e09e      	b.n	800a4cc <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	6a1a      	ldr	r2, [r3, #32]
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	1ad3      	subs	r3, r2, r3
 800a396:	6a3a      	ldr	r2, [r7, #32]
 800a398:	429a      	cmp	r2, r3
 800a39a:	d918      	bls.n	800a3ce <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	6a1a      	ldr	r2, [r3, #32]
 800a3a6:	697b      	ldr	r3, [r7, #20]
 800a3a8:	1ad3      	subs	r3, r2, r3
 800a3aa:	693a      	ldr	r2, [r7, #16]
 800a3ac:	8992      	ldrh	r2, [r2, #12]
 800a3ae:	fb02 f303 	mul.w	r3, r2, r3
 800a3b2:	69fa      	ldr	r2, [r7, #28]
 800a3b4:	18d1      	adds	r1, r2, r3
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	899b      	ldrh	r3, [r3, #12]
 800a3ba:	461a      	mov	r2, r3
 800a3bc:	f7fd fc2c 	bl	8007c18 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	7d1b      	ldrb	r3, [r3, #20]
 800a3c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a3c8:	b2da      	uxtb	r2, r3
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	899b      	ldrh	r3, [r3, #12]
 800a3d2:	461a      	mov	r2, r3
 800a3d4:	6a3b      	ldr	r3, [r7, #32]
 800a3d6:	fb02 f303 	mul.w	r3, r2, r3
 800a3da:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800a3dc:	e04b      	b.n	800a476 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	6a1b      	ldr	r3, [r3, #32]
 800a3e2:	697a      	ldr	r2, [r7, #20]
 800a3e4:	429a      	cmp	r2, r3
 800a3e6:	d016      	beq.n	800a416 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	699a      	ldr	r2, [r3, #24]
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a3f0:	429a      	cmp	r2, r3
 800a3f2:	d210      	bcs.n	800a416 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800a3f4:	693b      	ldr	r3, [r7, #16]
 800a3f6:	7858      	ldrb	r0, [r3, #1]
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a3fe:	2301      	movs	r3, #1
 800a400:	697a      	ldr	r2, [r7, #20]
 800a402:	f7fd fb29 	bl	8007a58 <disk_read>
 800a406:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d004      	beq.n	800a416 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	2201      	movs	r2, #1
 800a410:	755a      	strb	r2, [r3, #21]
 800a412:	2301      	movs	r3, #1
 800a414:	e05a      	b.n	800a4cc <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	697a      	ldr	r2, [r7, #20]
 800a41a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a41c:	693b      	ldr	r3, [r7, #16]
 800a41e:	899b      	ldrh	r3, [r3, #12]
 800a420:	4618      	mov	r0, r3
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	699b      	ldr	r3, [r3, #24]
 800a426:	693a      	ldr	r2, [r7, #16]
 800a428:	8992      	ldrh	r2, [r2, #12]
 800a42a:	fbb3 f1f2 	udiv	r1, r3, r2
 800a42e:	fb01 f202 	mul.w	r2, r1, r2
 800a432:	1a9b      	subs	r3, r3, r2
 800a434:	1ac3      	subs	r3, r0, r3
 800a436:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	429a      	cmp	r2, r3
 800a43e:	d901      	bls.n	800a444 <f_write+0x298>
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	699b      	ldr	r3, [r3, #24]
 800a44e:	693a      	ldr	r2, [r7, #16]
 800a450:	8992      	ldrh	r2, [r2, #12]
 800a452:	fbb3 f0f2 	udiv	r0, r3, r2
 800a456:	fb00 f202 	mul.w	r2, r0, r2
 800a45a:	1a9b      	subs	r3, r3, r2
 800a45c:	440b      	add	r3, r1
 800a45e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a460:	69f9      	ldr	r1, [r7, #28]
 800a462:	4618      	mov	r0, r3
 800a464:	f7fd fbd8 	bl	8007c18 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	7d1b      	ldrb	r3, [r3, #20]
 800a46c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a470:	b2da      	uxtb	r2, r3
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800a476:	69fa      	ldr	r2, [r7, #28]
 800a478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a47a:	4413      	add	r3, r2
 800a47c:	61fb      	str	r3, [r7, #28]
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	699a      	ldr	r2, [r3, #24]
 800a482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a484:	441a      	add	r2, r3
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	619a      	str	r2, [r3, #24]
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	68da      	ldr	r2, [r3, #12]
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	699b      	ldr	r3, [r3, #24]
 800a492:	429a      	cmp	r2, r3
 800a494:	bf38      	it	cc
 800a496:	461a      	movcc	r2, r3
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	60da      	str	r2, [r3, #12]
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	681a      	ldr	r2, [r3, #0]
 800a4a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4a2:	441a      	add	r2, r3
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	601a      	str	r2, [r3, #0]
 800a4a8:	687a      	ldr	r2, [r7, #4]
 800a4aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4ac:	1ad3      	subs	r3, r2, r3
 800a4ae:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	f47f aeb5 	bne.w	800a222 <f_write+0x76>
 800a4b8:	e000      	b.n	800a4bc <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a4ba:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	7d1b      	ldrb	r3, [r3, #20]
 800a4c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4c4:	b2da      	uxtb	r2, r3
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800a4ca:	2300      	movs	r3, #0
}
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	3730      	adds	r7, #48	; 0x30
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}

0800a4d4 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b086      	sub	sp, #24
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f107 0208 	add.w	r2, r7, #8
 800a4e2:	4611      	mov	r1, r2
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	f7ff fc19 	bl	8009d1c <validate>
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a4ee:	7dfb      	ldrb	r3, [r7, #23]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d168      	bne.n	800a5c6 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	7d1b      	ldrb	r3, [r3, #20]
 800a4f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d062      	beq.n	800a5c6 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	7d1b      	ldrb	r3, [r3, #20]
 800a504:	b25b      	sxtb	r3, r3
 800a506:	2b00      	cmp	r3, #0
 800a508:	da15      	bge.n	800a536 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a50a:	68bb      	ldr	r3, [r7, #8]
 800a50c:	7858      	ldrb	r0, [r3, #1]
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6a1a      	ldr	r2, [r3, #32]
 800a518:	2301      	movs	r3, #1
 800a51a:	f7fd fabd 	bl	8007a98 <disk_write>
 800a51e:	4603      	mov	r3, r0
 800a520:	2b00      	cmp	r3, #0
 800a522:	d001      	beq.n	800a528 <f_sync+0x54>
 800a524:	2301      	movs	r3, #1
 800a526:	e04f      	b.n	800a5c8 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	7d1b      	ldrb	r3, [r3, #20]
 800a52c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a530:	b2da      	uxtb	r2, r3
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a536:	f7fd f9f1 	bl	800791c <get_fattime>
 800a53a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a53c:	68ba      	ldr	r2, [r7, #8]
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a542:	4619      	mov	r1, r3
 800a544:	4610      	mov	r0, r2
 800a546:	f7fd fd95 	bl	8008074 <move_window>
 800a54a:	4603      	mov	r3, r0
 800a54c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a54e:	7dfb      	ldrb	r3, [r7, #23]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d138      	bne.n	800a5c6 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a558:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	330b      	adds	r3, #11
 800a55e:	781a      	ldrb	r2, [r3, #0]
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	330b      	adds	r3, #11
 800a564:	f042 0220 	orr.w	r2, r2, #32
 800a568:	b2d2      	uxtb	r2, r2
 800a56a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	6818      	ldr	r0, [r3, #0]
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	689b      	ldr	r3, [r3, #8]
 800a574:	461a      	mov	r2, r3
 800a576:	68f9      	ldr	r1, [r7, #12]
 800a578:	f7fe fb21 	bl	8008bbe <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	f103 021c 	add.w	r2, r3, #28
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	68db      	ldr	r3, [r3, #12]
 800a586:	4619      	mov	r1, r3
 800a588:	4610      	mov	r0, r2
 800a58a:	f7fd fb19 	bl	8007bc0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	3316      	adds	r3, #22
 800a592:	6939      	ldr	r1, [r7, #16]
 800a594:	4618      	mov	r0, r3
 800a596:	f7fd fb13 	bl	8007bc0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	3312      	adds	r3, #18
 800a59e:	2100      	movs	r1, #0
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	f7fd faf2 	bl	8007b8a <st_word>
					fs->wflag = 1;
 800a5a6:	68bb      	ldr	r3, [r7, #8]
 800a5a8:	2201      	movs	r2, #1
 800a5aa:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a5ac:	68bb      	ldr	r3, [r7, #8]
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	f7fd fd8e 	bl	80080d0 <sync_fs>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	7d1b      	ldrb	r3, [r3, #20]
 800a5bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a5c0:	b2da      	uxtb	r2, r3
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a5c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	3718      	adds	r7, #24
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	bd80      	pop	{r7, pc}

0800a5d0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b084      	sub	sp, #16
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a5d8:	6878      	ldr	r0, [r7, #4]
 800a5da:	f7ff ff7b 	bl	800a4d4 <f_sync>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a5e2:	7bfb      	ldrb	r3, [r7, #15]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d118      	bne.n	800a61a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f107 0208 	add.w	r2, r7, #8
 800a5ee:	4611      	mov	r1, r2
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	f7ff fb93 	bl	8009d1c <validate>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a5fa:	7bfb      	ldrb	r3, [r7, #15]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d10c      	bne.n	800a61a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	691b      	ldr	r3, [r3, #16]
 800a604:	4618      	mov	r0, r3
 800a606:	f7fd fc91 	bl	8007f2c <dec_lock>
 800a60a:	4603      	mov	r3, r0
 800a60c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a60e:	7bfb      	ldrb	r3, [r7, #15]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d102      	bne.n	800a61a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2200      	movs	r2, #0
 800a618:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a61a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a61c:	4618      	mov	r0, r3
 800a61e:	3710      	adds	r7, #16
 800a620:	46bd      	mov	sp, r7
 800a622:	bd80      	pop	{r7, pc}

0800a624 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800a624:	b580      	push	{r7, lr}
 800a626:	b084      	sub	sp, #16
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
 800a62c:	460b      	mov	r3, r1
 800a62e:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800a630:	78fb      	ldrb	r3, [r7, #3]
 800a632:	2b0a      	cmp	r3, #10
 800a634:	d103      	bne.n	800a63e <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800a636:	210d      	movs	r1, #13
 800a638:	6878      	ldr	r0, [r7, #4]
 800a63a:	f7ff fff3 	bl	800a624 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	685b      	ldr	r3, [r3, #4]
 800a642:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	2b00      	cmp	r3, #0
 800a648:	db25      	blt.n	800a696 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	1c5a      	adds	r2, r3, #1
 800a64e:	60fa      	str	r2, [r7, #12]
 800a650:	687a      	ldr	r2, [r7, #4]
 800a652:	4413      	add	r3, r2
 800a654:	78fa      	ldrb	r2, [r7, #3]
 800a656:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	2b3c      	cmp	r3, #60	; 0x3c
 800a65c:	dd12      	ble.n	800a684 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	6818      	ldr	r0, [r3, #0]
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	f103 010c 	add.w	r1, r3, #12
 800a668:	68fa      	ldr	r2, [r7, #12]
 800a66a:	f107 0308 	add.w	r3, r7, #8
 800a66e:	f7ff fd9d 	bl	800a1ac <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800a672:	68ba      	ldr	r2, [r7, #8]
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	429a      	cmp	r2, r3
 800a678:	d101      	bne.n	800a67e <putc_bfd+0x5a>
 800a67a:	2300      	movs	r3, #0
 800a67c:	e001      	b.n	800a682 <putc_bfd+0x5e>
 800a67e:	f04f 33ff 	mov.w	r3, #4294967295
 800a682:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	68fa      	ldr	r2, [r7, #12]
 800a688:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	689b      	ldr	r3, [r3, #8]
 800a68e:	1c5a      	adds	r2, r3, #1
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	609a      	str	r2, [r3, #8]
 800a694:	e000      	b.n	800a698 <putc_bfd+0x74>
	if (i < 0) return;
 800a696:	bf00      	nop
}
 800a698:	3710      	adds	r7, #16
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}

0800a69e <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800a69e:	b580      	push	{r7, lr}
 800a6a0:	b084      	sub	sp, #16
 800a6a2:	af00      	add	r7, sp, #0
 800a6a4:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	685b      	ldr	r3, [r3, #4]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	db16      	blt.n	800a6dc <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6818      	ldr	r0, [r3, #0]
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	f103 010c 	add.w	r1, r3, #12
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	685b      	ldr	r3, [r3, #4]
 800a6bc:	461a      	mov	r2, r3
 800a6be:	f107 030c 	add.w	r3, r7, #12
 800a6c2:	f7ff fd73 	bl	800a1ac <f_write>
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d107      	bne.n	800a6dc <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	685b      	ldr	r3, [r3, #4]
 800a6d0:	68fa      	ldr	r2, [r7, #12]
 800a6d2:	4293      	cmp	r3, r2
 800a6d4:	d102      	bne.n	800a6dc <putc_flush+0x3e>
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	689b      	ldr	r3, [r3, #8]
 800a6da:	e001      	b.n	800a6e0 <putc_flush+0x42>
	return EOF;
 800a6dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	3710      	adds	r7, #16
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}

0800a6e8 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800a6e8:	b480      	push	{r7}
 800a6ea:	b083      	sub	sp, #12
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
 800a6f0:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	683a      	ldr	r2, [r7, #0]
 800a6f6:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	605a      	str	r2, [r3, #4]
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	685a      	ldr	r2, [r3, #4]
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	609a      	str	r2, [r3, #8]
}
 800a706:	bf00      	nop
 800a708:	370c      	adds	r7, #12
 800a70a:	46bd      	mov	sp, r7
 800a70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a710:	4770      	bx	lr

0800a712 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800a712:	b580      	push	{r7, lr}
 800a714:	b096      	sub	sp, #88	; 0x58
 800a716:	af00      	add	r7, sp, #0
 800a718:	6078      	str	r0, [r7, #4]
 800a71a:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 800a71c:	f107 030c 	add.w	r3, r7, #12
 800a720:	6839      	ldr	r1, [r7, #0]
 800a722:	4618      	mov	r0, r3
 800a724:	f7ff ffe0 	bl	800a6e8 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 800a728:	e009      	b.n	800a73e <f_puts+0x2c>
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	1c5a      	adds	r2, r3, #1
 800a72e:	607a      	str	r2, [r7, #4]
 800a730:	781a      	ldrb	r2, [r3, #0]
 800a732:	f107 030c 	add.w	r3, r7, #12
 800a736:	4611      	mov	r1, r2
 800a738:	4618      	mov	r0, r3
 800a73a:	f7ff ff73 	bl	800a624 <putc_bfd>
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	781b      	ldrb	r3, [r3, #0]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d1f1      	bne.n	800a72a <f_puts+0x18>
	return putc_flush(&pb);
 800a746:	f107 030c 	add.w	r3, r7, #12
 800a74a:	4618      	mov	r0, r3
 800a74c:	f7ff ffa7 	bl	800a69e <putc_flush>
 800a750:	4603      	mov	r3, r0
}
 800a752:	4618      	mov	r0, r3
 800a754:	3758      	adds	r7, #88	; 0x58
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}
	...

0800a75c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a75c:	b480      	push	{r7}
 800a75e:	b087      	sub	sp, #28
 800a760:	af00      	add	r7, sp, #0
 800a762:	60f8      	str	r0, [r7, #12]
 800a764:	60b9      	str	r1, [r7, #8]
 800a766:	4613      	mov	r3, r2
 800a768:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a76a:	2301      	movs	r3, #1
 800a76c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a76e:	2300      	movs	r3, #0
 800a770:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a772:	4b1f      	ldr	r3, [pc, #124]	; (800a7f0 <FATFS_LinkDriverEx+0x94>)
 800a774:	7a5b      	ldrb	r3, [r3, #9]
 800a776:	b2db      	uxtb	r3, r3
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d131      	bne.n	800a7e0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a77c:	4b1c      	ldr	r3, [pc, #112]	; (800a7f0 <FATFS_LinkDriverEx+0x94>)
 800a77e:	7a5b      	ldrb	r3, [r3, #9]
 800a780:	b2db      	uxtb	r3, r3
 800a782:	461a      	mov	r2, r3
 800a784:	4b1a      	ldr	r3, [pc, #104]	; (800a7f0 <FATFS_LinkDriverEx+0x94>)
 800a786:	2100      	movs	r1, #0
 800a788:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a78a:	4b19      	ldr	r3, [pc, #100]	; (800a7f0 <FATFS_LinkDriverEx+0x94>)
 800a78c:	7a5b      	ldrb	r3, [r3, #9]
 800a78e:	b2db      	uxtb	r3, r3
 800a790:	4a17      	ldr	r2, [pc, #92]	; (800a7f0 <FATFS_LinkDriverEx+0x94>)
 800a792:	009b      	lsls	r3, r3, #2
 800a794:	4413      	add	r3, r2
 800a796:	68fa      	ldr	r2, [r7, #12]
 800a798:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a79a:	4b15      	ldr	r3, [pc, #84]	; (800a7f0 <FATFS_LinkDriverEx+0x94>)
 800a79c:	7a5b      	ldrb	r3, [r3, #9]
 800a79e:	b2db      	uxtb	r3, r3
 800a7a0:	461a      	mov	r2, r3
 800a7a2:	4b13      	ldr	r3, [pc, #76]	; (800a7f0 <FATFS_LinkDriverEx+0x94>)
 800a7a4:	4413      	add	r3, r2
 800a7a6:	79fa      	ldrb	r2, [r7, #7]
 800a7a8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a7aa:	4b11      	ldr	r3, [pc, #68]	; (800a7f0 <FATFS_LinkDriverEx+0x94>)
 800a7ac:	7a5b      	ldrb	r3, [r3, #9]
 800a7ae:	b2db      	uxtb	r3, r3
 800a7b0:	1c5a      	adds	r2, r3, #1
 800a7b2:	b2d1      	uxtb	r1, r2
 800a7b4:	4a0e      	ldr	r2, [pc, #56]	; (800a7f0 <FATFS_LinkDriverEx+0x94>)
 800a7b6:	7251      	strb	r1, [r2, #9]
 800a7b8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a7ba:	7dbb      	ldrb	r3, [r7, #22]
 800a7bc:	3330      	adds	r3, #48	; 0x30
 800a7be:	b2da      	uxtb	r2, r3
 800a7c0:	68bb      	ldr	r3, [r7, #8]
 800a7c2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a7c4:	68bb      	ldr	r3, [r7, #8]
 800a7c6:	3301      	adds	r3, #1
 800a7c8:	223a      	movs	r2, #58	; 0x3a
 800a7ca:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	3302      	adds	r3, #2
 800a7d0:	222f      	movs	r2, #47	; 0x2f
 800a7d2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a7d4:	68bb      	ldr	r3, [r7, #8]
 800a7d6:	3303      	adds	r3, #3
 800a7d8:	2200      	movs	r2, #0
 800a7da:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a7e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	371c      	adds	r7, #28
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ec:	4770      	bx	lr
 800a7ee:	bf00      	nop
 800a7f0:	20003704 	.word	0x20003704

0800a7f4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b082      	sub	sp, #8
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
 800a7fc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a7fe:	2200      	movs	r2, #0
 800a800:	6839      	ldr	r1, [r7, #0]
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	f7ff ffaa 	bl	800a75c <FATFS_LinkDriverEx>
 800a808:	4603      	mov	r3, r0
}
 800a80a:	4618      	mov	r0, r3
 800a80c:	3708      	adds	r7, #8
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd80      	pop	{r7, pc}
	...

0800a814 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800a814:	b480      	push	{r7}
 800a816:	b085      	sub	sp, #20
 800a818:	af00      	add	r7, sp, #0
 800a81a:	4603      	mov	r3, r0
 800a81c:	6039      	str	r1, [r7, #0]
 800a81e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800a820:	88fb      	ldrh	r3, [r7, #6]
 800a822:	2b7f      	cmp	r3, #127	; 0x7f
 800a824:	d802      	bhi.n	800a82c <ff_convert+0x18>
		c = chr;
 800a826:	88fb      	ldrh	r3, [r7, #6]
 800a828:	81fb      	strh	r3, [r7, #14]
 800a82a:	e025      	b.n	800a878 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d00b      	beq.n	800a84a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800a832:	88fb      	ldrh	r3, [r7, #6]
 800a834:	2bff      	cmp	r3, #255	; 0xff
 800a836:	d805      	bhi.n	800a844 <ff_convert+0x30>
 800a838:	88fb      	ldrh	r3, [r7, #6]
 800a83a:	3b80      	subs	r3, #128	; 0x80
 800a83c:	4a12      	ldr	r2, [pc, #72]	; (800a888 <ff_convert+0x74>)
 800a83e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a842:	e000      	b.n	800a846 <ff_convert+0x32>
 800a844:	2300      	movs	r3, #0
 800a846:	81fb      	strh	r3, [r7, #14]
 800a848:	e016      	b.n	800a878 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800a84a:	2300      	movs	r3, #0
 800a84c:	81fb      	strh	r3, [r7, #14]
 800a84e:	e009      	b.n	800a864 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800a850:	89fb      	ldrh	r3, [r7, #14]
 800a852:	4a0d      	ldr	r2, [pc, #52]	; (800a888 <ff_convert+0x74>)
 800a854:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a858:	88fa      	ldrh	r2, [r7, #6]
 800a85a:	429a      	cmp	r2, r3
 800a85c:	d006      	beq.n	800a86c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800a85e:	89fb      	ldrh	r3, [r7, #14]
 800a860:	3301      	adds	r3, #1
 800a862:	81fb      	strh	r3, [r7, #14]
 800a864:	89fb      	ldrh	r3, [r7, #14]
 800a866:	2b7f      	cmp	r3, #127	; 0x7f
 800a868:	d9f2      	bls.n	800a850 <ff_convert+0x3c>
 800a86a:	e000      	b.n	800a86e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800a86c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800a86e:	89fb      	ldrh	r3, [r7, #14]
 800a870:	3380      	adds	r3, #128	; 0x80
 800a872:	b29b      	uxth	r3, r3
 800a874:	b2db      	uxtb	r3, r3
 800a876:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800a878:	89fb      	ldrh	r3, [r7, #14]
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	3714      	adds	r7, #20
 800a87e:	46bd      	mov	sp, r7
 800a880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a884:	4770      	bx	lr
 800a886:	bf00      	nop
 800a888:	0800e020 	.word	0x0800e020

0800a88c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b087      	sub	sp, #28
 800a890:	af00      	add	r7, sp, #0
 800a892:	4603      	mov	r3, r0
 800a894:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800a896:	88fb      	ldrh	r3, [r7, #6]
 800a898:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a89c:	d201      	bcs.n	800a8a2 <ff_wtoupper+0x16>
 800a89e:	4b3e      	ldr	r3, [pc, #248]	; (800a998 <ff_wtoupper+0x10c>)
 800a8a0:	e000      	b.n	800a8a4 <ff_wtoupper+0x18>
 800a8a2:	4b3e      	ldr	r3, [pc, #248]	; (800a99c <ff_wtoupper+0x110>)
 800a8a4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	1c9a      	adds	r2, r3, #2
 800a8aa:	617a      	str	r2, [r7, #20]
 800a8ac:	881b      	ldrh	r3, [r3, #0]
 800a8ae:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800a8b0:	8a7b      	ldrh	r3, [r7, #18]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d068      	beq.n	800a988 <ff_wtoupper+0xfc>
 800a8b6:	88fa      	ldrh	r2, [r7, #6]
 800a8b8:	8a7b      	ldrh	r3, [r7, #18]
 800a8ba:	429a      	cmp	r2, r3
 800a8bc:	d364      	bcc.n	800a988 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800a8be:	697b      	ldr	r3, [r7, #20]
 800a8c0:	1c9a      	adds	r2, r3, #2
 800a8c2:	617a      	str	r2, [r7, #20]
 800a8c4:	881b      	ldrh	r3, [r3, #0]
 800a8c6:	823b      	strh	r3, [r7, #16]
 800a8c8:	8a3b      	ldrh	r3, [r7, #16]
 800a8ca:	0a1b      	lsrs	r3, r3, #8
 800a8cc:	81fb      	strh	r3, [r7, #14]
 800a8ce:	8a3b      	ldrh	r3, [r7, #16]
 800a8d0:	b2db      	uxtb	r3, r3
 800a8d2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800a8d4:	88fa      	ldrh	r2, [r7, #6]
 800a8d6:	8a79      	ldrh	r1, [r7, #18]
 800a8d8:	8a3b      	ldrh	r3, [r7, #16]
 800a8da:	440b      	add	r3, r1
 800a8dc:	429a      	cmp	r2, r3
 800a8de:	da49      	bge.n	800a974 <ff_wtoupper+0xe8>
			switch (cmd) {
 800a8e0:	89fb      	ldrh	r3, [r7, #14]
 800a8e2:	2b08      	cmp	r3, #8
 800a8e4:	d84f      	bhi.n	800a986 <ff_wtoupper+0xfa>
 800a8e6:	a201      	add	r2, pc, #4	; (adr r2, 800a8ec <ff_wtoupper+0x60>)
 800a8e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8ec:	0800a911 	.word	0x0800a911
 800a8f0:	0800a923 	.word	0x0800a923
 800a8f4:	0800a939 	.word	0x0800a939
 800a8f8:	0800a941 	.word	0x0800a941
 800a8fc:	0800a949 	.word	0x0800a949
 800a900:	0800a951 	.word	0x0800a951
 800a904:	0800a959 	.word	0x0800a959
 800a908:	0800a961 	.word	0x0800a961
 800a90c:	0800a969 	.word	0x0800a969
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800a910:	88fa      	ldrh	r2, [r7, #6]
 800a912:	8a7b      	ldrh	r3, [r7, #18]
 800a914:	1ad3      	subs	r3, r2, r3
 800a916:	005b      	lsls	r3, r3, #1
 800a918:	697a      	ldr	r2, [r7, #20]
 800a91a:	4413      	add	r3, r2
 800a91c:	881b      	ldrh	r3, [r3, #0]
 800a91e:	80fb      	strh	r3, [r7, #6]
 800a920:	e027      	b.n	800a972 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800a922:	88fa      	ldrh	r2, [r7, #6]
 800a924:	8a7b      	ldrh	r3, [r7, #18]
 800a926:	1ad3      	subs	r3, r2, r3
 800a928:	b29b      	uxth	r3, r3
 800a92a:	f003 0301 	and.w	r3, r3, #1
 800a92e:	b29b      	uxth	r3, r3
 800a930:	88fa      	ldrh	r2, [r7, #6]
 800a932:	1ad3      	subs	r3, r2, r3
 800a934:	80fb      	strh	r3, [r7, #6]
 800a936:	e01c      	b.n	800a972 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800a938:	88fb      	ldrh	r3, [r7, #6]
 800a93a:	3b10      	subs	r3, #16
 800a93c:	80fb      	strh	r3, [r7, #6]
 800a93e:	e018      	b.n	800a972 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800a940:	88fb      	ldrh	r3, [r7, #6]
 800a942:	3b20      	subs	r3, #32
 800a944:	80fb      	strh	r3, [r7, #6]
 800a946:	e014      	b.n	800a972 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800a948:	88fb      	ldrh	r3, [r7, #6]
 800a94a:	3b30      	subs	r3, #48	; 0x30
 800a94c:	80fb      	strh	r3, [r7, #6]
 800a94e:	e010      	b.n	800a972 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800a950:	88fb      	ldrh	r3, [r7, #6]
 800a952:	3b1a      	subs	r3, #26
 800a954:	80fb      	strh	r3, [r7, #6]
 800a956:	e00c      	b.n	800a972 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800a958:	88fb      	ldrh	r3, [r7, #6]
 800a95a:	3308      	adds	r3, #8
 800a95c:	80fb      	strh	r3, [r7, #6]
 800a95e:	e008      	b.n	800a972 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800a960:	88fb      	ldrh	r3, [r7, #6]
 800a962:	3b50      	subs	r3, #80	; 0x50
 800a964:	80fb      	strh	r3, [r7, #6]
 800a966:	e004      	b.n	800a972 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800a968:	88fb      	ldrh	r3, [r7, #6]
 800a96a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800a96e:	80fb      	strh	r3, [r7, #6]
 800a970:	bf00      	nop
			}
			break;
 800a972:	e008      	b.n	800a986 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800a974:	89fb      	ldrh	r3, [r7, #14]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d195      	bne.n	800a8a6 <ff_wtoupper+0x1a>
 800a97a:	8a3b      	ldrh	r3, [r7, #16]
 800a97c:	005b      	lsls	r3, r3, #1
 800a97e:	697a      	ldr	r2, [r7, #20]
 800a980:	4413      	add	r3, r2
 800a982:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800a984:	e78f      	b.n	800a8a6 <ff_wtoupper+0x1a>
			break;
 800a986:	bf00      	nop
	}

	return chr;
 800a988:	88fb      	ldrh	r3, [r7, #6]
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	371c      	adds	r7, #28
 800a98e:	46bd      	mov	sp, r7
 800a990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a994:	4770      	bx	lr
 800a996:	bf00      	nop
 800a998:	0800e120 	.word	0x0800e120
 800a99c:	0800e314 	.word	0x0800e314

0800a9a0 <__itoa>:
 800a9a0:	1e93      	subs	r3, r2, #2
 800a9a2:	2b22      	cmp	r3, #34	; 0x22
 800a9a4:	b510      	push	{r4, lr}
 800a9a6:	460c      	mov	r4, r1
 800a9a8:	d904      	bls.n	800a9b4 <__itoa+0x14>
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	700b      	strb	r3, [r1, #0]
 800a9ae:	461c      	mov	r4, r3
 800a9b0:	4620      	mov	r0, r4
 800a9b2:	bd10      	pop	{r4, pc}
 800a9b4:	2a0a      	cmp	r2, #10
 800a9b6:	d109      	bne.n	800a9cc <__itoa+0x2c>
 800a9b8:	2800      	cmp	r0, #0
 800a9ba:	da07      	bge.n	800a9cc <__itoa+0x2c>
 800a9bc:	232d      	movs	r3, #45	; 0x2d
 800a9be:	700b      	strb	r3, [r1, #0]
 800a9c0:	4240      	negs	r0, r0
 800a9c2:	2101      	movs	r1, #1
 800a9c4:	4421      	add	r1, r4
 800a9c6:	f000 f805 	bl	800a9d4 <__utoa>
 800a9ca:	e7f1      	b.n	800a9b0 <__itoa+0x10>
 800a9cc:	2100      	movs	r1, #0
 800a9ce:	e7f9      	b.n	800a9c4 <__itoa+0x24>

0800a9d0 <itoa>:
 800a9d0:	f7ff bfe6 	b.w	800a9a0 <__itoa>

0800a9d4 <__utoa>:
 800a9d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9d6:	4c1f      	ldr	r4, [pc, #124]	; (800aa54 <__utoa+0x80>)
 800a9d8:	b08b      	sub	sp, #44	; 0x2c
 800a9da:	4605      	mov	r5, r0
 800a9dc:	460b      	mov	r3, r1
 800a9de:	466e      	mov	r6, sp
 800a9e0:	f104 0c20 	add.w	ip, r4, #32
 800a9e4:	6820      	ldr	r0, [r4, #0]
 800a9e6:	6861      	ldr	r1, [r4, #4]
 800a9e8:	4637      	mov	r7, r6
 800a9ea:	c703      	stmia	r7!, {r0, r1}
 800a9ec:	3408      	adds	r4, #8
 800a9ee:	4564      	cmp	r4, ip
 800a9f0:	463e      	mov	r6, r7
 800a9f2:	d1f7      	bne.n	800a9e4 <__utoa+0x10>
 800a9f4:	7921      	ldrb	r1, [r4, #4]
 800a9f6:	7139      	strb	r1, [r7, #4]
 800a9f8:	1e91      	subs	r1, r2, #2
 800a9fa:	6820      	ldr	r0, [r4, #0]
 800a9fc:	6038      	str	r0, [r7, #0]
 800a9fe:	2922      	cmp	r1, #34	; 0x22
 800aa00:	f04f 0100 	mov.w	r1, #0
 800aa04:	d904      	bls.n	800aa10 <__utoa+0x3c>
 800aa06:	7019      	strb	r1, [r3, #0]
 800aa08:	460b      	mov	r3, r1
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	b00b      	add	sp, #44	; 0x2c
 800aa0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa10:	1e58      	subs	r0, r3, #1
 800aa12:	4684      	mov	ip, r0
 800aa14:	fbb5 f7f2 	udiv	r7, r5, r2
 800aa18:	fb02 5617 	mls	r6, r2, r7, r5
 800aa1c:	3628      	adds	r6, #40	; 0x28
 800aa1e:	446e      	add	r6, sp
 800aa20:	460c      	mov	r4, r1
 800aa22:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800aa26:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800aa2a:	462e      	mov	r6, r5
 800aa2c:	42b2      	cmp	r2, r6
 800aa2e:	f101 0101 	add.w	r1, r1, #1
 800aa32:	463d      	mov	r5, r7
 800aa34:	d9ee      	bls.n	800aa14 <__utoa+0x40>
 800aa36:	2200      	movs	r2, #0
 800aa38:	545a      	strb	r2, [r3, r1]
 800aa3a:	1919      	adds	r1, r3, r4
 800aa3c:	1aa5      	subs	r5, r4, r2
 800aa3e:	42aa      	cmp	r2, r5
 800aa40:	dae3      	bge.n	800aa0a <__utoa+0x36>
 800aa42:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800aa46:	780e      	ldrb	r6, [r1, #0]
 800aa48:	7006      	strb	r6, [r0, #0]
 800aa4a:	3201      	adds	r2, #1
 800aa4c:	f801 5901 	strb.w	r5, [r1], #-1
 800aa50:	e7f4      	b.n	800aa3c <__utoa+0x68>
 800aa52:	bf00      	nop
 800aa54:	0800e3d0 	.word	0x0800e3d0

0800aa58 <__cvt>:
 800aa58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa5c:	ec55 4b10 	vmov	r4, r5, d0
 800aa60:	2d00      	cmp	r5, #0
 800aa62:	460e      	mov	r6, r1
 800aa64:	4619      	mov	r1, r3
 800aa66:	462b      	mov	r3, r5
 800aa68:	bfbb      	ittet	lt
 800aa6a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800aa6e:	461d      	movlt	r5, r3
 800aa70:	2300      	movge	r3, #0
 800aa72:	232d      	movlt	r3, #45	; 0x2d
 800aa74:	700b      	strb	r3, [r1, #0]
 800aa76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa78:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800aa7c:	4691      	mov	r9, r2
 800aa7e:	f023 0820 	bic.w	r8, r3, #32
 800aa82:	bfbc      	itt	lt
 800aa84:	4622      	movlt	r2, r4
 800aa86:	4614      	movlt	r4, r2
 800aa88:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aa8c:	d005      	beq.n	800aa9a <__cvt+0x42>
 800aa8e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800aa92:	d100      	bne.n	800aa96 <__cvt+0x3e>
 800aa94:	3601      	adds	r6, #1
 800aa96:	2102      	movs	r1, #2
 800aa98:	e000      	b.n	800aa9c <__cvt+0x44>
 800aa9a:	2103      	movs	r1, #3
 800aa9c:	ab03      	add	r3, sp, #12
 800aa9e:	9301      	str	r3, [sp, #4]
 800aaa0:	ab02      	add	r3, sp, #8
 800aaa2:	9300      	str	r3, [sp, #0]
 800aaa4:	ec45 4b10 	vmov	d0, r4, r5
 800aaa8:	4653      	mov	r3, sl
 800aaaa:	4632      	mov	r2, r6
 800aaac:	f000 ff58 	bl	800b960 <_dtoa_r>
 800aab0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800aab4:	4607      	mov	r7, r0
 800aab6:	d102      	bne.n	800aabe <__cvt+0x66>
 800aab8:	f019 0f01 	tst.w	r9, #1
 800aabc:	d022      	beq.n	800ab04 <__cvt+0xac>
 800aabe:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aac2:	eb07 0906 	add.w	r9, r7, r6
 800aac6:	d110      	bne.n	800aaea <__cvt+0x92>
 800aac8:	783b      	ldrb	r3, [r7, #0]
 800aaca:	2b30      	cmp	r3, #48	; 0x30
 800aacc:	d10a      	bne.n	800aae4 <__cvt+0x8c>
 800aace:	2200      	movs	r2, #0
 800aad0:	2300      	movs	r3, #0
 800aad2:	4620      	mov	r0, r4
 800aad4:	4629      	mov	r1, r5
 800aad6:	f7f5 fff7 	bl	8000ac8 <__aeabi_dcmpeq>
 800aada:	b918      	cbnz	r0, 800aae4 <__cvt+0x8c>
 800aadc:	f1c6 0601 	rsb	r6, r6, #1
 800aae0:	f8ca 6000 	str.w	r6, [sl]
 800aae4:	f8da 3000 	ldr.w	r3, [sl]
 800aae8:	4499      	add	r9, r3
 800aaea:	2200      	movs	r2, #0
 800aaec:	2300      	movs	r3, #0
 800aaee:	4620      	mov	r0, r4
 800aaf0:	4629      	mov	r1, r5
 800aaf2:	f7f5 ffe9 	bl	8000ac8 <__aeabi_dcmpeq>
 800aaf6:	b108      	cbz	r0, 800aafc <__cvt+0xa4>
 800aaf8:	f8cd 900c 	str.w	r9, [sp, #12]
 800aafc:	2230      	movs	r2, #48	; 0x30
 800aafe:	9b03      	ldr	r3, [sp, #12]
 800ab00:	454b      	cmp	r3, r9
 800ab02:	d307      	bcc.n	800ab14 <__cvt+0xbc>
 800ab04:	9b03      	ldr	r3, [sp, #12]
 800ab06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab08:	1bdb      	subs	r3, r3, r7
 800ab0a:	4638      	mov	r0, r7
 800ab0c:	6013      	str	r3, [r2, #0]
 800ab0e:	b004      	add	sp, #16
 800ab10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab14:	1c59      	adds	r1, r3, #1
 800ab16:	9103      	str	r1, [sp, #12]
 800ab18:	701a      	strb	r2, [r3, #0]
 800ab1a:	e7f0      	b.n	800aafe <__cvt+0xa6>

0800ab1c <__exponent>:
 800ab1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab1e:	4603      	mov	r3, r0
 800ab20:	2900      	cmp	r1, #0
 800ab22:	bfb8      	it	lt
 800ab24:	4249      	neglt	r1, r1
 800ab26:	f803 2b02 	strb.w	r2, [r3], #2
 800ab2a:	bfb4      	ite	lt
 800ab2c:	222d      	movlt	r2, #45	; 0x2d
 800ab2e:	222b      	movge	r2, #43	; 0x2b
 800ab30:	2909      	cmp	r1, #9
 800ab32:	7042      	strb	r2, [r0, #1]
 800ab34:	dd2a      	ble.n	800ab8c <__exponent+0x70>
 800ab36:	f10d 0207 	add.w	r2, sp, #7
 800ab3a:	4617      	mov	r7, r2
 800ab3c:	260a      	movs	r6, #10
 800ab3e:	4694      	mov	ip, r2
 800ab40:	fb91 f5f6 	sdiv	r5, r1, r6
 800ab44:	fb06 1415 	mls	r4, r6, r5, r1
 800ab48:	3430      	adds	r4, #48	; 0x30
 800ab4a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800ab4e:	460c      	mov	r4, r1
 800ab50:	2c63      	cmp	r4, #99	; 0x63
 800ab52:	f102 32ff 	add.w	r2, r2, #4294967295
 800ab56:	4629      	mov	r1, r5
 800ab58:	dcf1      	bgt.n	800ab3e <__exponent+0x22>
 800ab5a:	3130      	adds	r1, #48	; 0x30
 800ab5c:	f1ac 0402 	sub.w	r4, ip, #2
 800ab60:	f802 1c01 	strb.w	r1, [r2, #-1]
 800ab64:	1c41      	adds	r1, r0, #1
 800ab66:	4622      	mov	r2, r4
 800ab68:	42ba      	cmp	r2, r7
 800ab6a:	d30a      	bcc.n	800ab82 <__exponent+0x66>
 800ab6c:	f10d 0209 	add.w	r2, sp, #9
 800ab70:	eba2 020c 	sub.w	r2, r2, ip
 800ab74:	42bc      	cmp	r4, r7
 800ab76:	bf88      	it	hi
 800ab78:	2200      	movhi	r2, #0
 800ab7a:	4413      	add	r3, r2
 800ab7c:	1a18      	subs	r0, r3, r0
 800ab7e:	b003      	add	sp, #12
 800ab80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab82:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ab86:	f801 5f01 	strb.w	r5, [r1, #1]!
 800ab8a:	e7ed      	b.n	800ab68 <__exponent+0x4c>
 800ab8c:	2330      	movs	r3, #48	; 0x30
 800ab8e:	3130      	adds	r1, #48	; 0x30
 800ab90:	7083      	strb	r3, [r0, #2]
 800ab92:	70c1      	strb	r1, [r0, #3]
 800ab94:	1d03      	adds	r3, r0, #4
 800ab96:	e7f1      	b.n	800ab7c <__exponent+0x60>

0800ab98 <_printf_float>:
 800ab98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab9c:	ed2d 8b02 	vpush	{d8}
 800aba0:	b08d      	sub	sp, #52	; 0x34
 800aba2:	460c      	mov	r4, r1
 800aba4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800aba8:	4616      	mov	r6, r2
 800abaa:	461f      	mov	r7, r3
 800abac:	4605      	mov	r5, r0
 800abae:	f000 fdd7 	bl	800b760 <_localeconv_r>
 800abb2:	f8d0 a000 	ldr.w	sl, [r0]
 800abb6:	4650      	mov	r0, sl
 800abb8:	f7f5 fb5a 	bl	8000270 <strlen>
 800abbc:	2300      	movs	r3, #0
 800abbe:	930a      	str	r3, [sp, #40]	; 0x28
 800abc0:	6823      	ldr	r3, [r4, #0]
 800abc2:	9305      	str	r3, [sp, #20]
 800abc4:	f8d8 3000 	ldr.w	r3, [r8]
 800abc8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800abcc:	3307      	adds	r3, #7
 800abce:	f023 0307 	bic.w	r3, r3, #7
 800abd2:	f103 0208 	add.w	r2, r3, #8
 800abd6:	f8c8 2000 	str.w	r2, [r8]
 800abda:	e9d3 8900 	ldrd	r8, r9, [r3]
 800abde:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800abe2:	9307      	str	r3, [sp, #28]
 800abe4:	f8cd 8018 	str.w	r8, [sp, #24]
 800abe8:	ee08 0a10 	vmov	s16, r0
 800abec:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800abf0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800abf4:	4b9e      	ldr	r3, [pc, #632]	; (800ae70 <_printf_float+0x2d8>)
 800abf6:	f04f 32ff 	mov.w	r2, #4294967295
 800abfa:	f7f5 ff97 	bl	8000b2c <__aeabi_dcmpun>
 800abfe:	bb88      	cbnz	r0, 800ac64 <_printf_float+0xcc>
 800ac00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac04:	4b9a      	ldr	r3, [pc, #616]	; (800ae70 <_printf_float+0x2d8>)
 800ac06:	f04f 32ff 	mov.w	r2, #4294967295
 800ac0a:	f7f5 ff71 	bl	8000af0 <__aeabi_dcmple>
 800ac0e:	bb48      	cbnz	r0, 800ac64 <_printf_float+0xcc>
 800ac10:	2200      	movs	r2, #0
 800ac12:	2300      	movs	r3, #0
 800ac14:	4640      	mov	r0, r8
 800ac16:	4649      	mov	r1, r9
 800ac18:	f7f5 ff60 	bl	8000adc <__aeabi_dcmplt>
 800ac1c:	b110      	cbz	r0, 800ac24 <_printf_float+0x8c>
 800ac1e:	232d      	movs	r3, #45	; 0x2d
 800ac20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac24:	4a93      	ldr	r2, [pc, #588]	; (800ae74 <_printf_float+0x2dc>)
 800ac26:	4b94      	ldr	r3, [pc, #592]	; (800ae78 <_printf_float+0x2e0>)
 800ac28:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ac2c:	bf94      	ite	ls
 800ac2e:	4690      	movls	r8, r2
 800ac30:	4698      	movhi	r8, r3
 800ac32:	2303      	movs	r3, #3
 800ac34:	6123      	str	r3, [r4, #16]
 800ac36:	9b05      	ldr	r3, [sp, #20]
 800ac38:	f023 0304 	bic.w	r3, r3, #4
 800ac3c:	6023      	str	r3, [r4, #0]
 800ac3e:	f04f 0900 	mov.w	r9, #0
 800ac42:	9700      	str	r7, [sp, #0]
 800ac44:	4633      	mov	r3, r6
 800ac46:	aa0b      	add	r2, sp, #44	; 0x2c
 800ac48:	4621      	mov	r1, r4
 800ac4a:	4628      	mov	r0, r5
 800ac4c:	f000 f9da 	bl	800b004 <_printf_common>
 800ac50:	3001      	adds	r0, #1
 800ac52:	f040 8090 	bne.w	800ad76 <_printf_float+0x1de>
 800ac56:	f04f 30ff 	mov.w	r0, #4294967295
 800ac5a:	b00d      	add	sp, #52	; 0x34
 800ac5c:	ecbd 8b02 	vpop	{d8}
 800ac60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac64:	4642      	mov	r2, r8
 800ac66:	464b      	mov	r3, r9
 800ac68:	4640      	mov	r0, r8
 800ac6a:	4649      	mov	r1, r9
 800ac6c:	f7f5 ff5e 	bl	8000b2c <__aeabi_dcmpun>
 800ac70:	b140      	cbz	r0, 800ac84 <_printf_float+0xec>
 800ac72:	464b      	mov	r3, r9
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	bfbc      	itt	lt
 800ac78:	232d      	movlt	r3, #45	; 0x2d
 800ac7a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ac7e:	4a7f      	ldr	r2, [pc, #508]	; (800ae7c <_printf_float+0x2e4>)
 800ac80:	4b7f      	ldr	r3, [pc, #508]	; (800ae80 <_printf_float+0x2e8>)
 800ac82:	e7d1      	b.n	800ac28 <_printf_float+0x90>
 800ac84:	6863      	ldr	r3, [r4, #4]
 800ac86:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ac8a:	9206      	str	r2, [sp, #24]
 800ac8c:	1c5a      	adds	r2, r3, #1
 800ac8e:	d13f      	bne.n	800ad10 <_printf_float+0x178>
 800ac90:	2306      	movs	r3, #6
 800ac92:	6063      	str	r3, [r4, #4]
 800ac94:	9b05      	ldr	r3, [sp, #20]
 800ac96:	6861      	ldr	r1, [r4, #4]
 800ac98:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	9303      	str	r3, [sp, #12]
 800aca0:	ab0a      	add	r3, sp, #40	; 0x28
 800aca2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800aca6:	ab09      	add	r3, sp, #36	; 0x24
 800aca8:	ec49 8b10 	vmov	d0, r8, r9
 800acac:	9300      	str	r3, [sp, #0]
 800acae:	6022      	str	r2, [r4, #0]
 800acb0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800acb4:	4628      	mov	r0, r5
 800acb6:	f7ff fecf 	bl	800aa58 <__cvt>
 800acba:	9b06      	ldr	r3, [sp, #24]
 800acbc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800acbe:	2b47      	cmp	r3, #71	; 0x47
 800acc0:	4680      	mov	r8, r0
 800acc2:	d108      	bne.n	800acd6 <_printf_float+0x13e>
 800acc4:	1cc8      	adds	r0, r1, #3
 800acc6:	db02      	blt.n	800acce <_printf_float+0x136>
 800acc8:	6863      	ldr	r3, [r4, #4]
 800acca:	4299      	cmp	r1, r3
 800accc:	dd41      	ble.n	800ad52 <_printf_float+0x1ba>
 800acce:	f1ab 0302 	sub.w	r3, fp, #2
 800acd2:	fa5f fb83 	uxtb.w	fp, r3
 800acd6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800acda:	d820      	bhi.n	800ad1e <_printf_float+0x186>
 800acdc:	3901      	subs	r1, #1
 800acde:	465a      	mov	r2, fp
 800ace0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ace4:	9109      	str	r1, [sp, #36]	; 0x24
 800ace6:	f7ff ff19 	bl	800ab1c <__exponent>
 800acea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800acec:	1813      	adds	r3, r2, r0
 800acee:	2a01      	cmp	r2, #1
 800acf0:	4681      	mov	r9, r0
 800acf2:	6123      	str	r3, [r4, #16]
 800acf4:	dc02      	bgt.n	800acfc <_printf_float+0x164>
 800acf6:	6822      	ldr	r2, [r4, #0]
 800acf8:	07d2      	lsls	r2, r2, #31
 800acfa:	d501      	bpl.n	800ad00 <_printf_float+0x168>
 800acfc:	3301      	adds	r3, #1
 800acfe:	6123      	str	r3, [r4, #16]
 800ad00:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d09c      	beq.n	800ac42 <_printf_float+0xaa>
 800ad08:	232d      	movs	r3, #45	; 0x2d
 800ad0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad0e:	e798      	b.n	800ac42 <_printf_float+0xaa>
 800ad10:	9a06      	ldr	r2, [sp, #24]
 800ad12:	2a47      	cmp	r2, #71	; 0x47
 800ad14:	d1be      	bne.n	800ac94 <_printf_float+0xfc>
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d1bc      	bne.n	800ac94 <_printf_float+0xfc>
 800ad1a:	2301      	movs	r3, #1
 800ad1c:	e7b9      	b.n	800ac92 <_printf_float+0xfa>
 800ad1e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ad22:	d118      	bne.n	800ad56 <_printf_float+0x1be>
 800ad24:	2900      	cmp	r1, #0
 800ad26:	6863      	ldr	r3, [r4, #4]
 800ad28:	dd0b      	ble.n	800ad42 <_printf_float+0x1aa>
 800ad2a:	6121      	str	r1, [r4, #16]
 800ad2c:	b913      	cbnz	r3, 800ad34 <_printf_float+0x19c>
 800ad2e:	6822      	ldr	r2, [r4, #0]
 800ad30:	07d0      	lsls	r0, r2, #31
 800ad32:	d502      	bpl.n	800ad3a <_printf_float+0x1a2>
 800ad34:	3301      	adds	r3, #1
 800ad36:	440b      	add	r3, r1
 800ad38:	6123      	str	r3, [r4, #16]
 800ad3a:	65a1      	str	r1, [r4, #88]	; 0x58
 800ad3c:	f04f 0900 	mov.w	r9, #0
 800ad40:	e7de      	b.n	800ad00 <_printf_float+0x168>
 800ad42:	b913      	cbnz	r3, 800ad4a <_printf_float+0x1b2>
 800ad44:	6822      	ldr	r2, [r4, #0]
 800ad46:	07d2      	lsls	r2, r2, #31
 800ad48:	d501      	bpl.n	800ad4e <_printf_float+0x1b6>
 800ad4a:	3302      	adds	r3, #2
 800ad4c:	e7f4      	b.n	800ad38 <_printf_float+0x1a0>
 800ad4e:	2301      	movs	r3, #1
 800ad50:	e7f2      	b.n	800ad38 <_printf_float+0x1a0>
 800ad52:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ad56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad58:	4299      	cmp	r1, r3
 800ad5a:	db05      	blt.n	800ad68 <_printf_float+0x1d0>
 800ad5c:	6823      	ldr	r3, [r4, #0]
 800ad5e:	6121      	str	r1, [r4, #16]
 800ad60:	07d8      	lsls	r0, r3, #31
 800ad62:	d5ea      	bpl.n	800ad3a <_printf_float+0x1a2>
 800ad64:	1c4b      	adds	r3, r1, #1
 800ad66:	e7e7      	b.n	800ad38 <_printf_float+0x1a0>
 800ad68:	2900      	cmp	r1, #0
 800ad6a:	bfd4      	ite	le
 800ad6c:	f1c1 0202 	rsble	r2, r1, #2
 800ad70:	2201      	movgt	r2, #1
 800ad72:	4413      	add	r3, r2
 800ad74:	e7e0      	b.n	800ad38 <_printf_float+0x1a0>
 800ad76:	6823      	ldr	r3, [r4, #0]
 800ad78:	055a      	lsls	r2, r3, #21
 800ad7a:	d407      	bmi.n	800ad8c <_printf_float+0x1f4>
 800ad7c:	6923      	ldr	r3, [r4, #16]
 800ad7e:	4642      	mov	r2, r8
 800ad80:	4631      	mov	r1, r6
 800ad82:	4628      	mov	r0, r5
 800ad84:	47b8      	blx	r7
 800ad86:	3001      	adds	r0, #1
 800ad88:	d12c      	bne.n	800ade4 <_printf_float+0x24c>
 800ad8a:	e764      	b.n	800ac56 <_printf_float+0xbe>
 800ad8c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ad90:	f240 80e0 	bls.w	800af54 <_printf_float+0x3bc>
 800ad94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ad98:	2200      	movs	r2, #0
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	f7f5 fe94 	bl	8000ac8 <__aeabi_dcmpeq>
 800ada0:	2800      	cmp	r0, #0
 800ada2:	d034      	beq.n	800ae0e <_printf_float+0x276>
 800ada4:	4a37      	ldr	r2, [pc, #220]	; (800ae84 <_printf_float+0x2ec>)
 800ada6:	2301      	movs	r3, #1
 800ada8:	4631      	mov	r1, r6
 800adaa:	4628      	mov	r0, r5
 800adac:	47b8      	blx	r7
 800adae:	3001      	adds	r0, #1
 800adb0:	f43f af51 	beq.w	800ac56 <_printf_float+0xbe>
 800adb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800adb8:	429a      	cmp	r2, r3
 800adba:	db02      	blt.n	800adc2 <_printf_float+0x22a>
 800adbc:	6823      	ldr	r3, [r4, #0]
 800adbe:	07d8      	lsls	r0, r3, #31
 800adc0:	d510      	bpl.n	800ade4 <_printf_float+0x24c>
 800adc2:	ee18 3a10 	vmov	r3, s16
 800adc6:	4652      	mov	r2, sl
 800adc8:	4631      	mov	r1, r6
 800adca:	4628      	mov	r0, r5
 800adcc:	47b8      	blx	r7
 800adce:	3001      	adds	r0, #1
 800add0:	f43f af41 	beq.w	800ac56 <_printf_float+0xbe>
 800add4:	f04f 0800 	mov.w	r8, #0
 800add8:	f104 091a 	add.w	r9, r4, #26
 800addc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adde:	3b01      	subs	r3, #1
 800ade0:	4543      	cmp	r3, r8
 800ade2:	dc09      	bgt.n	800adf8 <_printf_float+0x260>
 800ade4:	6823      	ldr	r3, [r4, #0]
 800ade6:	079b      	lsls	r3, r3, #30
 800ade8:	f100 8107 	bmi.w	800affa <_printf_float+0x462>
 800adec:	68e0      	ldr	r0, [r4, #12]
 800adee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800adf0:	4298      	cmp	r0, r3
 800adf2:	bfb8      	it	lt
 800adf4:	4618      	movlt	r0, r3
 800adf6:	e730      	b.n	800ac5a <_printf_float+0xc2>
 800adf8:	2301      	movs	r3, #1
 800adfa:	464a      	mov	r2, r9
 800adfc:	4631      	mov	r1, r6
 800adfe:	4628      	mov	r0, r5
 800ae00:	47b8      	blx	r7
 800ae02:	3001      	adds	r0, #1
 800ae04:	f43f af27 	beq.w	800ac56 <_printf_float+0xbe>
 800ae08:	f108 0801 	add.w	r8, r8, #1
 800ae0c:	e7e6      	b.n	800addc <_printf_float+0x244>
 800ae0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	dc39      	bgt.n	800ae88 <_printf_float+0x2f0>
 800ae14:	4a1b      	ldr	r2, [pc, #108]	; (800ae84 <_printf_float+0x2ec>)
 800ae16:	2301      	movs	r3, #1
 800ae18:	4631      	mov	r1, r6
 800ae1a:	4628      	mov	r0, r5
 800ae1c:	47b8      	blx	r7
 800ae1e:	3001      	adds	r0, #1
 800ae20:	f43f af19 	beq.w	800ac56 <_printf_float+0xbe>
 800ae24:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	d102      	bne.n	800ae32 <_printf_float+0x29a>
 800ae2c:	6823      	ldr	r3, [r4, #0]
 800ae2e:	07d9      	lsls	r1, r3, #31
 800ae30:	d5d8      	bpl.n	800ade4 <_printf_float+0x24c>
 800ae32:	ee18 3a10 	vmov	r3, s16
 800ae36:	4652      	mov	r2, sl
 800ae38:	4631      	mov	r1, r6
 800ae3a:	4628      	mov	r0, r5
 800ae3c:	47b8      	blx	r7
 800ae3e:	3001      	adds	r0, #1
 800ae40:	f43f af09 	beq.w	800ac56 <_printf_float+0xbe>
 800ae44:	f04f 0900 	mov.w	r9, #0
 800ae48:	f104 0a1a 	add.w	sl, r4, #26
 800ae4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae4e:	425b      	negs	r3, r3
 800ae50:	454b      	cmp	r3, r9
 800ae52:	dc01      	bgt.n	800ae58 <_printf_float+0x2c0>
 800ae54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae56:	e792      	b.n	800ad7e <_printf_float+0x1e6>
 800ae58:	2301      	movs	r3, #1
 800ae5a:	4652      	mov	r2, sl
 800ae5c:	4631      	mov	r1, r6
 800ae5e:	4628      	mov	r0, r5
 800ae60:	47b8      	blx	r7
 800ae62:	3001      	adds	r0, #1
 800ae64:	f43f aef7 	beq.w	800ac56 <_printf_float+0xbe>
 800ae68:	f109 0901 	add.w	r9, r9, #1
 800ae6c:	e7ee      	b.n	800ae4c <_printf_float+0x2b4>
 800ae6e:	bf00      	nop
 800ae70:	7fefffff 	.word	0x7fefffff
 800ae74:	0800e3f5 	.word	0x0800e3f5
 800ae78:	0800e3f9 	.word	0x0800e3f9
 800ae7c:	0800e3fd 	.word	0x0800e3fd
 800ae80:	0800e401 	.word	0x0800e401
 800ae84:	0800e405 	.word	0x0800e405
 800ae88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ae8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ae8c:	429a      	cmp	r2, r3
 800ae8e:	bfa8      	it	ge
 800ae90:	461a      	movge	r2, r3
 800ae92:	2a00      	cmp	r2, #0
 800ae94:	4691      	mov	r9, r2
 800ae96:	dc37      	bgt.n	800af08 <_printf_float+0x370>
 800ae98:	f04f 0b00 	mov.w	fp, #0
 800ae9c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aea0:	f104 021a 	add.w	r2, r4, #26
 800aea4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aea6:	9305      	str	r3, [sp, #20]
 800aea8:	eba3 0309 	sub.w	r3, r3, r9
 800aeac:	455b      	cmp	r3, fp
 800aeae:	dc33      	bgt.n	800af18 <_printf_float+0x380>
 800aeb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aeb4:	429a      	cmp	r2, r3
 800aeb6:	db3b      	blt.n	800af30 <_printf_float+0x398>
 800aeb8:	6823      	ldr	r3, [r4, #0]
 800aeba:	07da      	lsls	r2, r3, #31
 800aebc:	d438      	bmi.n	800af30 <_printf_float+0x398>
 800aebe:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800aec2:	eba2 0903 	sub.w	r9, r2, r3
 800aec6:	9b05      	ldr	r3, [sp, #20]
 800aec8:	1ad2      	subs	r2, r2, r3
 800aeca:	4591      	cmp	r9, r2
 800aecc:	bfa8      	it	ge
 800aece:	4691      	movge	r9, r2
 800aed0:	f1b9 0f00 	cmp.w	r9, #0
 800aed4:	dc35      	bgt.n	800af42 <_printf_float+0x3aa>
 800aed6:	f04f 0800 	mov.w	r8, #0
 800aeda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aede:	f104 0a1a 	add.w	sl, r4, #26
 800aee2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aee6:	1a9b      	subs	r3, r3, r2
 800aee8:	eba3 0309 	sub.w	r3, r3, r9
 800aeec:	4543      	cmp	r3, r8
 800aeee:	f77f af79 	ble.w	800ade4 <_printf_float+0x24c>
 800aef2:	2301      	movs	r3, #1
 800aef4:	4652      	mov	r2, sl
 800aef6:	4631      	mov	r1, r6
 800aef8:	4628      	mov	r0, r5
 800aefa:	47b8      	blx	r7
 800aefc:	3001      	adds	r0, #1
 800aefe:	f43f aeaa 	beq.w	800ac56 <_printf_float+0xbe>
 800af02:	f108 0801 	add.w	r8, r8, #1
 800af06:	e7ec      	b.n	800aee2 <_printf_float+0x34a>
 800af08:	4613      	mov	r3, r2
 800af0a:	4631      	mov	r1, r6
 800af0c:	4642      	mov	r2, r8
 800af0e:	4628      	mov	r0, r5
 800af10:	47b8      	blx	r7
 800af12:	3001      	adds	r0, #1
 800af14:	d1c0      	bne.n	800ae98 <_printf_float+0x300>
 800af16:	e69e      	b.n	800ac56 <_printf_float+0xbe>
 800af18:	2301      	movs	r3, #1
 800af1a:	4631      	mov	r1, r6
 800af1c:	4628      	mov	r0, r5
 800af1e:	9205      	str	r2, [sp, #20]
 800af20:	47b8      	blx	r7
 800af22:	3001      	adds	r0, #1
 800af24:	f43f ae97 	beq.w	800ac56 <_printf_float+0xbe>
 800af28:	9a05      	ldr	r2, [sp, #20]
 800af2a:	f10b 0b01 	add.w	fp, fp, #1
 800af2e:	e7b9      	b.n	800aea4 <_printf_float+0x30c>
 800af30:	ee18 3a10 	vmov	r3, s16
 800af34:	4652      	mov	r2, sl
 800af36:	4631      	mov	r1, r6
 800af38:	4628      	mov	r0, r5
 800af3a:	47b8      	blx	r7
 800af3c:	3001      	adds	r0, #1
 800af3e:	d1be      	bne.n	800aebe <_printf_float+0x326>
 800af40:	e689      	b.n	800ac56 <_printf_float+0xbe>
 800af42:	9a05      	ldr	r2, [sp, #20]
 800af44:	464b      	mov	r3, r9
 800af46:	4442      	add	r2, r8
 800af48:	4631      	mov	r1, r6
 800af4a:	4628      	mov	r0, r5
 800af4c:	47b8      	blx	r7
 800af4e:	3001      	adds	r0, #1
 800af50:	d1c1      	bne.n	800aed6 <_printf_float+0x33e>
 800af52:	e680      	b.n	800ac56 <_printf_float+0xbe>
 800af54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af56:	2a01      	cmp	r2, #1
 800af58:	dc01      	bgt.n	800af5e <_printf_float+0x3c6>
 800af5a:	07db      	lsls	r3, r3, #31
 800af5c:	d53a      	bpl.n	800afd4 <_printf_float+0x43c>
 800af5e:	2301      	movs	r3, #1
 800af60:	4642      	mov	r2, r8
 800af62:	4631      	mov	r1, r6
 800af64:	4628      	mov	r0, r5
 800af66:	47b8      	blx	r7
 800af68:	3001      	adds	r0, #1
 800af6a:	f43f ae74 	beq.w	800ac56 <_printf_float+0xbe>
 800af6e:	ee18 3a10 	vmov	r3, s16
 800af72:	4652      	mov	r2, sl
 800af74:	4631      	mov	r1, r6
 800af76:	4628      	mov	r0, r5
 800af78:	47b8      	blx	r7
 800af7a:	3001      	adds	r0, #1
 800af7c:	f43f ae6b 	beq.w	800ac56 <_printf_float+0xbe>
 800af80:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800af84:	2200      	movs	r2, #0
 800af86:	2300      	movs	r3, #0
 800af88:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800af8c:	f7f5 fd9c 	bl	8000ac8 <__aeabi_dcmpeq>
 800af90:	b9d8      	cbnz	r0, 800afca <_printf_float+0x432>
 800af92:	f10a 33ff 	add.w	r3, sl, #4294967295
 800af96:	f108 0201 	add.w	r2, r8, #1
 800af9a:	4631      	mov	r1, r6
 800af9c:	4628      	mov	r0, r5
 800af9e:	47b8      	blx	r7
 800afa0:	3001      	adds	r0, #1
 800afa2:	d10e      	bne.n	800afc2 <_printf_float+0x42a>
 800afa4:	e657      	b.n	800ac56 <_printf_float+0xbe>
 800afa6:	2301      	movs	r3, #1
 800afa8:	4652      	mov	r2, sl
 800afaa:	4631      	mov	r1, r6
 800afac:	4628      	mov	r0, r5
 800afae:	47b8      	blx	r7
 800afb0:	3001      	adds	r0, #1
 800afb2:	f43f ae50 	beq.w	800ac56 <_printf_float+0xbe>
 800afb6:	f108 0801 	add.w	r8, r8, #1
 800afba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afbc:	3b01      	subs	r3, #1
 800afbe:	4543      	cmp	r3, r8
 800afc0:	dcf1      	bgt.n	800afa6 <_printf_float+0x40e>
 800afc2:	464b      	mov	r3, r9
 800afc4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800afc8:	e6da      	b.n	800ad80 <_printf_float+0x1e8>
 800afca:	f04f 0800 	mov.w	r8, #0
 800afce:	f104 0a1a 	add.w	sl, r4, #26
 800afd2:	e7f2      	b.n	800afba <_printf_float+0x422>
 800afd4:	2301      	movs	r3, #1
 800afd6:	4642      	mov	r2, r8
 800afd8:	e7df      	b.n	800af9a <_printf_float+0x402>
 800afda:	2301      	movs	r3, #1
 800afdc:	464a      	mov	r2, r9
 800afde:	4631      	mov	r1, r6
 800afe0:	4628      	mov	r0, r5
 800afe2:	47b8      	blx	r7
 800afe4:	3001      	adds	r0, #1
 800afe6:	f43f ae36 	beq.w	800ac56 <_printf_float+0xbe>
 800afea:	f108 0801 	add.w	r8, r8, #1
 800afee:	68e3      	ldr	r3, [r4, #12]
 800aff0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aff2:	1a5b      	subs	r3, r3, r1
 800aff4:	4543      	cmp	r3, r8
 800aff6:	dcf0      	bgt.n	800afda <_printf_float+0x442>
 800aff8:	e6f8      	b.n	800adec <_printf_float+0x254>
 800affa:	f04f 0800 	mov.w	r8, #0
 800affe:	f104 0919 	add.w	r9, r4, #25
 800b002:	e7f4      	b.n	800afee <_printf_float+0x456>

0800b004 <_printf_common>:
 800b004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b008:	4616      	mov	r6, r2
 800b00a:	4699      	mov	r9, r3
 800b00c:	688a      	ldr	r2, [r1, #8]
 800b00e:	690b      	ldr	r3, [r1, #16]
 800b010:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b014:	4293      	cmp	r3, r2
 800b016:	bfb8      	it	lt
 800b018:	4613      	movlt	r3, r2
 800b01a:	6033      	str	r3, [r6, #0]
 800b01c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b020:	4607      	mov	r7, r0
 800b022:	460c      	mov	r4, r1
 800b024:	b10a      	cbz	r2, 800b02a <_printf_common+0x26>
 800b026:	3301      	adds	r3, #1
 800b028:	6033      	str	r3, [r6, #0]
 800b02a:	6823      	ldr	r3, [r4, #0]
 800b02c:	0699      	lsls	r1, r3, #26
 800b02e:	bf42      	ittt	mi
 800b030:	6833      	ldrmi	r3, [r6, #0]
 800b032:	3302      	addmi	r3, #2
 800b034:	6033      	strmi	r3, [r6, #0]
 800b036:	6825      	ldr	r5, [r4, #0]
 800b038:	f015 0506 	ands.w	r5, r5, #6
 800b03c:	d106      	bne.n	800b04c <_printf_common+0x48>
 800b03e:	f104 0a19 	add.w	sl, r4, #25
 800b042:	68e3      	ldr	r3, [r4, #12]
 800b044:	6832      	ldr	r2, [r6, #0]
 800b046:	1a9b      	subs	r3, r3, r2
 800b048:	42ab      	cmp	r3, r5
 800b04a:	dc26      	bgt.n	800b09a <_printf_common+0x96>
 800b04c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b050:	1e13      	subs	r3, r2, #0
 800b052:	6822      	ldr	r2, [r4, #0]
 800b054:	bf18      	it	ne
 800b056:	2301      	movne	r3, #1
 800b058:	0692      	lsls	r2, r2, #26
 800b05a:	d42b      	bmi.n	800b0b4 <_printf_common+0xb0>
 800b05c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b060:	4649      	mov	r1, r9
 800b062:	4638      	mov	r0, r7
 800b064:	47c0      	blx	r8
 800b066:	3001      	adds	r0, #1
 800b068:	d01e      	beq.n	800b0a8 <_printf_common+0xa4>
 800b06a:	6823      	ldr	r3, [r4, #0]
 800b06c:	6922      	ldr	r2, [r4, #16]
 800b06e:	f003 0306 	and.w	r3, r3, #6
 800b072:	2b04      	cmp	r3, #4
 800b074:	bf02      	ittt	eq
 800b076:	68e5      	ldreq	r5, [r4, #12]
 800b078:	6833      	ldreq	r3, [r6, #0]
 800b07a:	1aed      	subeq	r5, r5, r3
 800b07c:	68a3      	ldr	r3, [r4, #8]
 800b07e:	bf0c      	ite	eq
 800b080:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b084:	2500      	movne	r5, #0
 800b086:	4293      	cmp	r3, r2
 800b088:	bfc4      	itt	gt
 800b08a:	1a9b      	subgt	r3, r3, r2
 800b08c:	18ed      	addgt	r5, r5, r3
 800b08e:	2600      	movs	r6, #0
 800b090:	341a      	adds	r4, #26
 800b092:	42b5      	cmp	r5, r6
 800b094:	d11a      	bne.n	800b0cc <_printf_common+0xc8>
 800b096:	2000      	movs	r0, #0
 800b098:	e008      	b.n	800b0ac <_printf_common+0xa8>
 800b09a:	2301      	movs	r3, #1
 800b09c:	4652      	mov	r2, sl
 800b09e:	4649      	mov	r1, r9
 800b0a0:	4638      	mov	r0, r7
 800b0a2:	47c0      	blx	r8
 800b0a4:	3001      	adds	r0, #1
 800b0a6:	d103      	bne.n	800b0b0 <_printf_common+0xac>
 800b0a8:	f04f 30ff 	mov.w	r0, #4294967295
 800b0ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0b0:	3501      	adds	r5, #1
 800b0b2:	e7c6      	b.n	800b042 <_printf_common+0x3e>
 800b0b4:	18e1      	adds	r1, r4, r3
 800b0b6:	1c5a      	adds	r2, r3, #1
 800b0b8:	2030      	movs	r0, #48	; 0x30
 800b0ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b0be:	4422      	add	r2, r4
 800b0c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b0c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b0c8:	3302      	adds	r3, #2
 800b0ca:	e7c7      	b.n	800b05c <_printf_common+0x58>
 800b0cc:	2301      	movs	r3, #1
 800b0ce:	4622      	mov	r2, r4
 800b0d0:	4649      	mov	r1, r9
 800b0d2:	4638      	mov	r0, r7
 800b0d4:	47c0      	blx	r8
 800b0d6:	3001      	adds	r0, #1
 800b0d8:	d0e6      	beq.n	800b0a8 <_printf_common+0xa4>
 800b0da:	3601      	adds	r6, #1
 800b0dc:	e7d9      	b.n	800b092 <_printf_common+0x8e>
	...

0800b0e0 <_printf_i>:
 800b0e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b0e4:	7e0f      	ldrb	r7, [r1, #24]
 800b0e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b0e8:	2f78      	cmp	r7, #120	; 0x78
 800b0ea:	4691      	mov	r9, r2
 800b0ec:	4680      	mov	r8, r0
 800b0ee:	460c      	mov	r4, r1
 800b0f0:	469a      	mov	sl, r3
 800b0f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b0f6:	d807      	bhi.n	800b108 <_printf_i+0x28>
 800b0f8:	2f62      	cmp	r7, #98	; 0x62
 800b0fa:	d80a      	bhi.n	800b112 <_printf_i+0x32>
 800b0fc:	2f00      	cmp	r7, #0
 800b0fe:	f000 80d4 	beq.w	800b2aa <_printf_i+0x1ca>
 800b102:	2f58      	cmp	r7, #88	; 0x58
 800b104:	f000 80c0 	beq.w	800b288 <_printf_i+0x1a8>
 800b108:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b10c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b110:	e03a      	b.n	800b188 <_printf_i+0xa8>
 800b112:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b116:	2b15      	cmp	r3, #21
 800b118:	d8f6      	bhi.n	800b108 <_printf_i+0x28>
 800b11a:	a101      	add	r1, pc, #4	; (adr r1, 800b120 <_printf_i+0x40>)
 800b11c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b120:	0800b179 	.word	0x0800b179
 800b124:	0800b18d 	.word	0x0800b18d
 800b128:	0800b109 	.word	0x0800b109
 800b12c:	0800b109 	.word	0x0800b109
 800b130:	0800b109 	.word	0x0800b109
 800b134:	0800b109 	.word	0x0800b109
 800b138:	0800b18d 	.word	0x0800b18d
 800b13c:	0800b109 	.word	0x0800b109
 800b140:	0800b109 	.word	0x0800b109
 800b144:	0800b109 	.word	0x0800b109
 800b148:	0800b109 	.word	0x0800b109
 800b14c:	0800b291 	.word	0x0800b291
 800b150:	0800b1b9 	.word	0x0800b1b9
 800b154:	0800b24b 	.word	0x0800b24b
 800b158:	0800b109 	.word	0x0800b109
 800b15c:	0800b109 	.word	0x0800b109
 800b160:	0800b2b3 	.word	0x0800b2b3
 800b164:	0800b109 	.word	0x0800b109
 800b168:	0800b1b9 	.word	0x0800b1b9
 800b16c:	0800b109 	.word	0x0800b109
 800b170:	0800b109 	.word	0x0800b109
 800b174:	0800b253 	.word	0x0800b253
 800b178:	682b      	ldr	r3, [r5, #0]
 800b17a:	1d1a      	adds	r2, r3, #4
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	602a      	str	r2, [r5, #0]
 800b180:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b184:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b188:	2301      	movs	r3, #1
 800b18a:	e09f      	b.n	800b2cc <_printf_i+0x1ec>
 800b18c:	6820      	ldr	r0, [r4, #0]
 800b18e:	682b      	ldr	r3, [r5, #0]
 800b190:	0607      	lsls	r7, r0, #24
 800b192:	f103 0104 	add.w	r1, r3, #4
 800b196:	6029      	str	r1, [r5, #0]
 800b198:	d501      	bpl.n	800b19e <_printf_i+0xbe>
 800b19a:	681e      	ldr	r6, [r3, #0]
 800b19c:	e003      	b.n	800b1a6 <_printf_i+0xc6>
 800b19e:	0646      	lsls	r6, r0, #25
 800b1a0:	d5fb      	bpl.n	800b19a <_printf_i+0xba>
 800b1a2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b1a6:	2e00      	cmp	r6, #0
 800b1a8:	da03      	bge.n	800b1b2 <_printf_i+0xd2>
 800b1aa:	232d      	movs	r3, #45	; 0x2d
 800b1ac:	4276      	negs	r6, r6
 800b1ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1b2:	485a      	ldr	r0, [pc, #360]	; (800b31c <_printf_i+0x23c>)
 800b1b4:	230a      	movs	r3, #10
 800b1b6:	e012      	b.n	800b1de <_printf_i+0xfe>
 800b1b8:	682b      	ldr	r3, [r5, #0]
 800b1ba:	6820      	ldr	r0, [r4, #0]
 800b1bc:	1d19      	adds	r1, r3, #4
 800b1be:	6029      	str	r1, [r5, #0]
 800b1c0:	0605      	lsls	r5, r0, #24
 800b1c2:	d501      	bpl.n	800b1c8 <_printf_i+0xe8>
 800b1c4:	681e      	ldr	r6, [r3, #0]
 800b1c6:	e002      	b.n	800b1ce <_printf_i+0xee>
 800b1c8:	0641      	lsls	r1, r0, #25
 800b1ca:	d5fb      	bpl.n	800b1c4 <_printf_i+0xe4>
 800b1cc:	881e      	ldrh	r6, [r3, #0]
 800b1ce:	4853      	ldr	r0, [pc, #332]	; (800b31c <_printf_i+0x23c>)
 800b1d0:	2f6f      	cmp	r7, #111	; 0x6f
 800b1d2:	bf0c      	ite	eq
 800b1d4:	2308      	moveq	r3, #8
 800b1d6:	230a      	movne	r3, #10
 800b1d8:	2100      	movs	r1, #0
 800b1da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b1de:	6865      	ldr	r5, [r4, #4]
 800b1e0:	60a5      	str	r5, [r4, #8]
 800b1e2:	2d00      	cmp	r5, #0
 800b1e4:	bfa2      	ittt	ge
 800b1e6:	6821      	ldrge	r1, [r4, #0]
 800b1e8:	f021 0104 	bicge.w	r1, r1, #4
 800b1ec:	6021      	strge	r1, [r4, #0]
 800b1ee:	b90e      	cbnz	r6, 800b1f4 <_printf_i+0x114>
 800b1f0:	2d00      	cmp	r5, #0
 800b1f2:	d04b      	beq.n	800b28c <_printf_i+0x1ac>
 800b1f4:	4615      	mov	r5, r2
 800b1f6:	fbb6 f1f3 	udiv	r1, r6, r3
 800b1fa:	fb03 6711 	mls	r7, r3, r1, r6
 800b1fe:	5dc7      	ldrb	r7, [r0, r7]
 800b200:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b204:	4637      	mov	r7, r6
 800b206:	42bb      	cmp	r3, r7
 800b208:	460e      	mov	r6, r1
 800b20a:	d9f4      	bls.n	800b1f6 <_printf_i+0x116>
 800b20c:	2b08      	cmp	r3, #8
 800b20e:	d10b      	bne.n	800b228 <_printf_i+0x148>
 800b210:	6823      	ldr	r3, [r4, #0]
 800b212:	07de      	lsls	r6, r3, #31
 800b214:	d508      	bpl.n	800b228 <_printf_i+0x148>
 800b216:	6923      	ldr	r3, [r4, #16]
 800b218:	6861      	ldr	r1, [r4, #4]
 800b21a:	4299      	cmp	r1, r3
 800b21c:	bfde      	ittt	le
 800b21e:	2330      	movle	r3, #48	; 0x30
 800b220:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b224:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b228:	1b52      	subs	r2, r2, r5
 800b22a:	6122      	str	r2, [r4, #16]
 800b22c:	f8cd a000 	str.w	sl, [sp]
 800b230:	464b      	mov	r3, r9
 800b232:	aa03      	add	r2, sp, #12
 800b234:	4621      	mov	r1, r4
 800b236:	4640      	mov	r0, r8
 800b238:	f7ff fee4 	bl	800b004 <_printf_common>
 800b23c:	3001      	adds	r0, #1
 800b23e:	d14a      	bne.n	800b2d6 <_printf_i+0x1f6>
 800b240:	f04f 30ff 	mov.w	r0, #4294967295
 800b244:	b004      	add	sp, #16
 800b246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b24a:	6823      	ldr	r3, [r4, #0]
 800b24c:	f043 0320 	orr.w	r3, r3, #32
 800b250:	6023      	str	r3, [r4, #0]
 800b252:	4833      	ldr	r0, [pc, #204]	; (800b320 <_printf_i+0x240>)
 800b254:	2778      	movs	r7, #120	; 0x78
 800b256:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b25a:	6823      	ldr	r3, [r4, #0]
 800b25c:	6829      	ldr	r1, [r5, #0]
 800b25e:	061f      	lsls	r7, r3, #24
 800b260:	f851 6b04 	ldr.w	r6, [r1], #4
 800b264:	d402      	bmi.n	800b26c <_printf_i+0x18c>
 800b266:	065f      	lsls	r7, r3, #25
 800b268:	bf48      	it	mi
 800b26a:	b2b6      	uxthmi	r6, r6
 800b26c:	07df      	lsls	r7, r3, #31
 800b26e:	bf48      	it	mi
 800b270:	f043 0320 	orrmi.w	r3, r3, #32
 800b274:	6029      	str	r1, [r5, #0]
 800b276:	bf48      	it	mi
 800b278:	6023      	strmi	r3, [r4, #0]
 800b27a:	b91e      	cbnz	r6, 800b284 <_printf_i+0x1a4>
 800b27c:	6823      	ldr	r3, [r4, #0]
 800b27e:	f023 0320 	bic.w	r3, r3, #32
 800b282:	6023      	str	r3, [r4, #0]
 800b284:	2310      	movs	r3, #16
 800b286:	e7a7      	b.n	800b1d8 <_printf_i+0xf8>
 800b288:	4824      	ldr	r0, [pc, #144]	; (800b31c <_printf_i+0x23c>)
 800b28a:	e7e4      	b.n	800b256 <_printf_i+0x176>
 800b28c:	4615      	mov	r5, r2
 800b28e:	e7bd      	b.n	800b20c <_printf_i+0x12c>
 800b290:	682b      	ldr	r3, [r5, #0]
 800b292:	6826      	ldr	r6, [r4, #0]
 800b294:	6961      	ldr	r1, [r4, #20]
 800b296:	1d18      	adds	r0, r3, #4
 800b298:	6028      	str	r0, [r5, #0]
 800b29a:	0635      	lsls	r5, r6, #24
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	d501      	bpl.n	800b2a4 <_printf_i+0x1c4>
 800b2a0:	6019      	str	r1, [r3, #0]
 800b2a2:	e002      	b.n	800b2aa <_printf_i+0x1ca>
 800b2a4:	0670      	lsls	r0, r6, #25
 800b2a6:	d5fb      	bpl.n	800b2a0 <_printf_i+0x1c0>
 800b2a8:	8019      	strh	r1, [r3, #0]
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	6123      	str	r3, [r4, #16]
 800b2ae:	4615      	mov	r5, r2
 800b2b0:	e7bc      	b.n	800b22c <_printf_i+0x14c>
 800b2b2:	682b      	ldr	r3, [r5, #0]
 800b2b4:	1d1a      	adds	r2, r3, #4
 800b2b6:	602a      	str	r2, [r5, #0]
 800b2b8:	681d      	ldr	r5, [r3, #0]
 800b2ba:	6862      	ldr	r2, [r4, #4]
 800b2bc:	2100      	movs	r1, #0
 800b2be:	4628      	mov	r0, r5
 800b2c0:	f7f4 ff86 	bl	80001d0 <memchr>
 800b2c4:	b108      	cbz	r0, 800b2ca <_printf_i+0x1ea>
 800b2c6:	1b40      	subs	r0, r0, r5
 800b2c8:	6060      	str	r0, [r4, #4]
 800b2ca:	6863      	ldr	r3, [r4, #4]
 800b2cc:	6123      	str	r3, [r4, #16]
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b2d4:	e7aa      	b.n	800b22c <_printf_i+0x14c>
 800b2d6:	6923      	ldr	r3, [r4, #16]
 800b2d8:	462a      	mov	r2, r5
 800b2da:	4649      	mov	r1, r9
 800b2dc:	4640      	mov	r0, r8
 800b2de:	47d0      	blx	sl
 800b2e0:	3001      	adds	r0, #1
 800b2e2:	d0ad      	beq.n	800b240 <_printf_i+0x160>
 800b2e4:	6823      	ldr	r3, [r4, #0]
 800b2e6:	079b      	lsls	r3, r3, #30
 800b2e8:	d413      	bmi.n	800b312 <_printf_i+0x232>
 800b2ea:	68e0      	ldr	r0, [r4, #12]
 800b2ec:	9b03      	ldr	r3, [sp, #12]
 800b2ee:	4298      	cmp	r0, r3
 800b2f0:	bfb8      	it	lt
 800b2f2:	4618      	movlt	r0, r3
 800b2f4:	e7a6      	b.n	800b244 <_printf_i+0x164>
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	4632      	mov	r2, r6
 800b2fa:	4649      	mov	r1, r9
 800b2fc:	4640      	mov	r0, r8
 800b2fe:	47d0      	blx	sl
 800b300:	3001      	adds	r0, #1
 800b302:	d09d      	beq.n	800b240 <_printf_i+0x160>
 800b304:	3501      	adds	r5, #1
 800b306:	68e3      	ldr	r3, [r4, #12]
 800b308:	9903      	ldr	r1, [sp, #12]
 800b30a:	1a5b      	subs	r3, r3, r1
 800b30c:	42ab      	cmp	r3, r5
 800b30e:	dcf2      	bgt.n	800b2f6 <_printf_i+0x216>
 800b310:	e7eb      	b.n	800b2ea <_printf_i+0x20a>
 800b312:	2500      	movs	r5, #0
 800b314:	f104 0619 	add.w	r6, r4, #25
 800b318:	e7f5      	b.n	800b306 <_printf_i+0x226>
 800b31a:	bf00      	nop
 800b31c:	0800e407 	.word	0x0800e407
 800b320:	0800e418 	.word	0x0800e418

0800b324 <std>:
 800b324:	2300      	movs	r3, #0
 800b326:	b510      	push	{r4, lr}
 800b328:	4604      	mov	r4, r0
 800b32a:	e9c0 3300 	strd	r3, r3, [r0]
 800b32e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b332:	6083      	str	r3, [r0, #8]
 800b334:	8181      	strh	r1, [r0, #12]
 800b336:	6643      	str	r3, [r0, #100]	; 0x64
 800b338:	81c2      	strh	r2, [r0, #14]
 800b33a:	6183      	str	r3, [r0, #24]
 800b33c:	4619      	mov	r1, r3
 800b33e:	2208      	movs	r2, #8
 800b340:	305c      	adds	r0, #92	; 0x5c
 800b342:	f000 fa05 	bl	800b750 <memset>
 800b346:	4b0d      	ldr	r3, [pc, #52]	; (800b37c <std+0x58>)
 800b348:	6263      	str	r3, [r4, #36]	; 0x24
 800b34a:	4b0d      	ldr	r3, [pc, #52]	; (800b380 <std+0x5c>)
 800b34c:	62a3      	str	r3, [r4, #40]	; 0x28
 800b34e:	4b0d      	ldr	r3, [pc, #52]	; (800b384 <std+0x60>)
 800b350:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b352:	4b0d      	ldr	r3, [pc, #52]	; (800b388 <std+0x64>)
 800b354:	6323      	str	r3, [r4, #48]	; 0x30
 800b356:	4b0d      	ldr	r3, [pc, #52]	; (800b38c <std+0x68>)
 800b358:	6224      	str	r4, [r4, #32]
 800b35a:	429c      	cmp	r4, r3
 800b35c:	d006      	beq.n	800b36c <std+0x48>
 800b35e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b362:	4294      	cmp	r4, r2
 800b364:	d002      	beq.n	800b36c <std+0x48>
 800b366:	33d0      	adds	r3, #208	; 0xd0
 800b368:	429c      	cmp	r4, r3
 800b36a:	d105      	bne.n	800b378 <std+0x54>
 800b36c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b374:	f000 ba68 	b.w	800b848 <__retarget_lock_init_recursive>
 800b378:	bd10      	pop	{r4, pc}
 800b37a:	bf00      	nop
 800b37c:	0800b5a1 	.word	0x0800b5a1
 800b380:	0800b5c3 	.word	0x0800b5c3
 800b384:	0800b5fb 	.word	0x0800b5fb
 800b388:	0800b61f 	.word	0x0800b61f
 800b38c:	20003710 	.word	0x20003710

0800b390 <stdio_exit_handler>:
 800b390:	4a02      	ldr	r2, [pc, #8]	; (800b39c <stdio_exit_handler+0xc>)
 800b392:	4903      	ldr	r1, [pc, #12]	; (800b3a0 <stdio_exit_handler+0x10>)
 800b394:	4803      	ldr	r0, [pc, #12]	; (800b3a4 <stdio_exit_handler+0x14>)
 800b396:	f000 b869 	b.w	800b46c <_fwalk_sglue>
 800b39a:	bf00      	nop
 800b39c:	20000098 	.word	0x20000098
 800b3a0:	0800d1f9 	.word	0x0800d1f9
 800b3a4:	200000a4 	.word	0x200000a4

0800b3a8 <cleanup_stdio>:
 800b3a8:	6841      	ldr	r1, [r0, #4]
 800b3aa:	4b0c      	ldr	r3, [pc, #48]	; (800b3dc <cleanup_stdio+0x34>)
 800b3ac:	4299      	cmp	r1, r3
 800b3ae:	b510      	push	{r4, lr}
 800b3b0:	4604      	mov	r4, r0
 800b3b2:	d001      	beq.n	800b3b8 <cleanup_stdio+0x10>
 800b3b4:	f001 ff20 	bl	800d1f8 <_fflush_r>
 800b3b8:	68a1      	ldr	r1, [r4, #8]
 800b3ba:	4b09      	ldr	r3, [pc, #36]	; (800b3e0 <cleanup_stdio+0x38>)
 800b3bc:	4299      	cmp	r1, r3
 800b3be:	d002      	beq.n	800b3c6 <cleanup_stdio+0x1e>
 800b3c0:	4620      	mov	r0, r4
 800b3c2:	f001 ff19 	bl	800d1f8 <_fflush_r>
 800b3c6:	68e1      	ldr	r1, [r4, #12]
 800b3c8:	4b06      	ldr	r3, [pc, #24]	; (800b3e4 <cleanup_stdio+0x3c>)
 800b3ca:	4299      	cmp	r1, r3
 800b3cc:	d004      	beq.n	800b3d8 <cleanup_stdio+0x30>
 800b3ce:	4620      	mov	r0, r4
 800b3d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3d4:	f001 bf10 	b.w	800d1f8 <_fflush_r>
 800b3d8:	bd10      	pop	{r4, pc}
 800b3da:	bf00      	nop
 800b3dc:	20003710 	.word	0x20003710
 800b3e0:	20003778 	.word	0x20003778
 800b3e4:	200037e0 	.word	0x200037e0

0800b3e8 <global_stdio_init.part.0>:
 800b3e8:	b510      	push	{r4, lr}
 800b3ea:	4b0b      	ldr	r3, [pc, #44]	; (800b418 <global_stdio_init.part.0+0x30>)
 800b3ec:	4c0b      	ldr	r4, [pc, #44]	; (800b41c <global_stdio_init.part.0+0x34>)
 800b3ee:	4a0c      	ldr	r2, [pc, #48]	; (800b420 <global_stdio_init.part.0+0x38>)
 800b3f0:	601a      	str	r2, [r3, #0]
 800b3f2:	4620      	mov	r0, r4
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	2104      	movs	r1, #4
 800b3f8:	f7ff ff94 	bl	800b324 <std>
 800b3fc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b400:	2201      	movs	r2, #1
 800b402:	2109      	movs	r1, #9
 800b404:	f7ff ff8e 	bl	800b324 <std>
 800b408:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b40c:	2202      	movs	r2, #2
 800b40e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b412:	2112      	movs	r1, #18
 800b414:	f7ff bf86 	b.w	800b324 <std>
 800b418:	20003848 	.word	0x20003848
 800b41c:	20003710 	.word	0x20003710
 800b420:	0800b391 	.word	0x0800b391

0800b424 <__sfp_lock_acquire>:
 800b424:	4801      	ldr	r0, [pc, #4]	; (800b42c <__sfp_lock_acquire+0x8>)
 800b426:	f000 ba10 	b.w	800b84a <__retarget_lock_acquire_recursive>
 800b42a:	bf00      	nop
 800b42c:	20003851 	.word	0x20003851

0800b430 <__sfp_lock_release>:
 800b430:	4801      	ldr	r0, [pc, #4]	; (800b438 <__sfp_lock_release+0x8>)
 800b432:	f000 ba0b 	b.w	800b84c <__retarget_lock_release_recursive>
 800b436:	bf00      	nop
 800b438:	20003851 	.word	0x20003851

0800b43c <__sinit>:
 800b43c:	b510      	push	{r4, lr}
 800b43e:	4604      	mov	r4, r0
 800b440:	f7ff fff0 	bl	800b424 <__sfp_lock_acquire>
 800b444:	6a23      	ldr	r3, [r4, #32]
 800b446:	b11b      	cbz	r3, 800b450 <__sinit+0x14>
 800b448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b44c:	f7ff bff0 	b.w	800b430 <__sfp_lock_release>
 800b450:	4b04      	ldr	r3, [pc, #16]	; (800b464 <__sinit+0x28>)
 800b452:	6223      	str	r3, [r4, #32]
 800b454:	4b04      	ldr	r3, [pc, #16]	; (800b468 <__sinit+0x2c>)
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d1f5      	bne.n	800b448 <__sinit+0xc>
 800b45c:	f7ff ffc4 	bl	800b3e8 <global_stdio_init.part.0>
 800b460:	e7f2      	b.n	800b448 <__sinit+0xc>
 800b462:	bf00      	nop
 800b464:	0800b3a9 	.word	0x0800b3a9
 800b468:	20003848 	.word	0x20003848

0800b46c <_fwalk_sglue>:
 800b46c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b470:	4607      	mov	r7, r0
 800b472:	4688      	mov	r8, r1
 800b474:	4614      	mov	r4, r2
 800b476:	2600      	movs	r6, #0
 800b478:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b47c:	f1b9 0901 	subs.w	r9, r9, #1
 800b480:	d505      	bpl.n	800b48e <_fwalk_sglue+0x22>
 800b482:	6824      	ldr	r4, [r4, #0]
 800b484:	2c00      	cmp	r4, #0
 800b486:	d1f7      	bne.n	800b478 <_fwalk_sglue+0xc>
 800b488:	4630      	mov	r0, r6
 800b48a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b48e:	89ab      	ldrh	r3, [r5, #12]
 800b490:	2b01      	cmp	r3, #1
 800b492:	d907      	bls.n	800b4a4 <_fwalk_sglue+0x38>
 800b494:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b498:	3301      	adds	r3, #1
 800b49a:	d003      	beq.n	800b4a4 <_fwalk_sglue+0x38>
 800b49c:	4629      	mov	r1, r5
 800b49e:	4638      	mov	r0, r7
 800b4a0:	47c0      	blx	r8
 800b4a2:	4306      	orrs	r6, r0
 800b4a4:	3568      	adds	r5, #104	; 0x68
 800b4a6:	e7e9      	b.n	800b47c <_fwalk_sglue+0x10>

0800b4a8 <_puts_r>:
 800b4a8:	6a03      	ldr	r3, [r0, #32]
 800b4aa:	b570      	push	{r4, r5, r6, lr}
 800b4ac:	6884      	ldr	r4, [r0, #8]
 800b4ae:	4605      	mov	r5, r0
 800b4b0:	460e      	mov	r6, r1
 800b4b2:	b90b      	cbnz	r3, 800b4b8 <_puts_r+0x10>
 800b4b4:	f7ff ffc2 	bl	800b43c <__sinit>
 800b4b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b4ba:	07db      	lsls	r3, r3, #31
 800b4bc:	d405      	bmi.n	800b4ca <_puts_r+0x22>
 800b4be:	89a3      	ldrh	r3, [r4, #12]
 800b4c0:	0598      	lsls	r0, r3, #22
 800b4c2:	d402      	bmi.n	800b4ca <_puts_r+0x22>
 800b4c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b4c6:	f000 f9c0 	bl	800b84a <__retarget_lock_acquire_recursive>
 800b4ca:	89a3      	ldrh	r3, [r4, #12]
 800b4cc:	0719      	lsls	r1, r3, #28
 800b4ce:	d513      	bpl.n	800b4f8 <_puts_r+0x50>
 800b4d0:	6923      	ldr	r3, [r4, #16]
 800b4d2:	b18b      	cbz	r3, 800b4f8 <_puts_r+0x50>
 800b4d4:	3e01      	subs	r6, #1
 800b4d6:	68a3      	ldr	r3, [r4, #8]
 800b4d8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b4dc:	3b01      	subs	r3, #1
 800b4de:	60a3      	str	r3, [r4, #8]
 800b4e0:	b9e9      	cbnz	r1, 800b51e <_puts_r+0x76>
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	da2e      	bge.n	800b544 <_puts_r+0x9c>
 800b4e6:	4622      	mov	r2, r4
 800b4e8:	210a      	movs	r1, #10
 800b4ea:	4628      	mov	r0, r5
 800b4ec:	f000 f89b 	bl	800b626 <__swbuf_r>
 800b4f0:	3001      	adds	r0, #1
 800b4f2:	d007      	beq.n	800b504 <_puts_r+0x5c>
 800b4f4:	250a      	movs	r5, #10
 800b4f6:	e007      	b.n	800b508 <_puts_r+0x60>
 800b4f8:	4621      	mov	r1, r4
 800b4fa:	4628      	mov	r0, r5
 800b4fc:	f000 f8d0 	bl	800b6a0 <__swsetup_r>
 800b500:	2800      	cmp	r0, #0
 800b502:	d0e7      	beq.n	800b4d4 <_puts_r+0x2c>
 800b504:	f04f 35ff 	mov.w	r5, #4294967295
 800b508:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b50a:	07da      	lsls	r2, r3, #31
 800b50c:	d405      	bmi.n	800b51a <_puts_r+0x72>
 800b50e:	89a3      	ldrh	r3, [r4, #12]
 800b510:	059b      	lsls	r3, r3, #22
 800b512:	d402      	bmi.n	800b51a <_puts_r+0x72>
 800b514:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b516:	f000 f999 	bl	800b84c <__retarget_lock_release_recursive>
 800b51a:	4628      	mov	r0, r5
 800b51c:	bd70      	pop	{r4, r5, r6, pc}
 800b51e:	2b00      	cmp	r3, #0
 800b520:	da04      	bge.n	800b52c <_puts_r+0x84>
 800b522:	69a2      	ldr	r2, [r4, #24]
 800b524:	429a      	cmp	r2, r3
 800b526:	dc06      	bgt.n	800b536 <_puts_r+0x8e>
 800b528:	290a      	cmp	r1, #10
 800b52a:	d004      	beq.n	800b536 <_puts_r+0x8e>
 800b52c:	6823      	ldr	r3, [r4, #0]
 800b52e:	1c5a      	adds	r2, r3, #1
 800b530:	6022      	str	r2, [r4, #0]
 800b532:	7019      	strb	r1, [r3, #0]
 800b534:	e7cf      	b.n	800b4d6 <_puts_r+0x2e>
 800b536:	4622      	mov	r2, r4
 800b538:	4628      	mov	r0, r5
 800b53a:	f000 f874 	bl	800b626 <__swbuf_r>
 800b53e:	3001      	adds	r0, #1
 800b540:	d1c9      	bne.n	800b4d6 <_puts_r+0x2e>
 800b542:	e7df      	b.n	800b504 <_puts_r+0x5c>
 800b544:	6823      	ldr	r3, [r4, #0]
 800b546:	250a      	movs	r5, #10
 800b548:	1c5a      	adds	r2, r3, #1
 800b54a:	6022      	str	r2, [r4, #0]
 800b54c:	701d      	strb	r5, [r3, #0]
 800b54e:	e7db      	b.n	800b508 <_puts_r+0x60>

0800b550 <puts>:
 800b550:	4b02      	ldr	r3, [pc, #8]	; (800b55c <puts+0xc>)
 800b552:	4601      	mov	r1, r0
 800b554:	6818      	ldr	r0, [r3, #0]
 800b556:	f7ff bfa7 	b.w	800b4a8 <_puts_r>
 800b55a:	bf00      	nop
 800b55c:	200000f0 	.word	0x200000f0

0800b560 <siprintf>:
 800b560:	b40e      	push	{r1, r2, r3}
 800b562:	b500      	push	{lr}
 800b564:	b09c      	sub	sp, #112	; 0x70
 800b566:	ab1d      	add	r3, sp, #116	; 0x74
 800b568:	9002      	str	r0, [sp, #8]
 800b56a:	9006      	str	r0, [sp, #24]
 800b56c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b570:	4809      	ldr	r0, [pc, #36]	; (800b598 <siprintf+0x38>)
 800b572:	9107      	str	r1, [sp, #28]
 800b574:	9104      	str	r1, [sp, #16]
 800b576:	4909      	ldr	r1, [pc, #36]	; (800b59c <siprintf+0x3c>)
 800b578:	f853 2b04 	ldr.w	r2, [r3], #4
 800b57c:	9105      	str	r1, [sp, #20]
 800b57e:	6800      	ldr	r0, [r0, #0]
 800b580:	9301      	str	r3, [sp, #4]
 800b582:	a902      	add	r1, sp, #8
 800b584:	f001 fcb4 	bl	800cef0 <_svfiprintf_r>
 800b588:	9b02      	ldr	r3, [sp, #8]
 800b58a:	2200      	movs	r2, #0
 800b58c:	701a      	strb	r2, [r3, #0]
 800b58e:	b01c      	add	sp, #112	; 0x70
 800b590:	f85d eb04 	ldr.w	lr, [sp], #4
 800b594:	b003      	add	sp, #12
 800b596:	4770      	bx	lr
 800b598:	200000f0 	.word	0x200000f0
 800b59c:	ffff0208 	.word	0xffff0208

0800b5a0 <__sread>:
 800b5a0:	b510      	push	{r4, lr}
 800b5a2:	460c      	mov	r4, r1
 800b5a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5a8:	f000 f900 	bl	800b7ac <_read_r>
 800b5ac:	2800      	cmp	r0, #0
 800b5ae:	bfab      	itete	ge
 800b5b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b5b2:	89a3      	ldrhlt	r3, [r4, #12]
 800b5b4:	181b      	addge	r3, r3, r0
 800b5b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b5ba:	bfac      	ite	ge
 800b5bc:	6563      	strge	r3, [r4, #84]	; 0x54
 800b5be:	81a3      	strhlt	r3, [r4, #12]
 800b5c0:	bd10      	pop	{r4, pc}

0800b5c2 <__swrite>:
 800b5c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5c6:	461f      	mov	r7, r3
 800b5c8:	898b      	ldrh	r3, [r1, #12]
 800b5ca:	05db      	lsls	r3, r3, #23
 800b5cc:	4605      	mov	r5, r0
 800b5ce:	460c      	mov	r4, r1
 800b5d0:	4616      	mov	r6, r2
 800b5d2:	d505      	bpl.n	800b5e0 <__swrite+0x1e>
 800b5d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5d8:	2302      	movs	r3, #2
 800b5da:	2200      	movs	r2, #0
 800b5dc:	f000 f8d4 	bl	800b788 <_lseek_r>
 800b5e0:	89a3      	ldrh	r3, [r4, #12]
 800b5e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b5e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b5ea:	81a3      	strh	r3, [r4, #12]
 800b5ec:	4632      	mov	r2, r6
 800b5ee:	463b      	mov	r3, r7
 800b5f0:	4628      	mov	r0, r5
 800b5f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5f6:	f000 b8eb 	b.w	800b7d0 <_write_r>

0800b5fa <__sseek>:
 800b5fa:	b510      	push	{r4, lr}
 800b5fc:	460c      	mov	r4, r1
 800b5fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b602:	f000 f8c1 	bl	800b788 <_lseek_r>
 800b606:	1c43      	adds	r3, r0, #1
 800b608:	89a3      	ldrh	r3, [r4, #12]
 800b60a:	bf15      	itete	ne
 800b60c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b60e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b612:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b616:	81a3      	strheq	r3, [r4, #12]
 800b618:	bf18      	it	ne
 800b61a:	81a3      	strhne	r3, [r4, #12]
 800b61c:	bd10      	pop	{r4, pc}

0800b61e <__sclose>:
 800b61e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b622:	f000 b8a1 	b.w	800b768 <_close_r>

0800b626 <__swbuf_r>:
 800b626:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b628:	460e      	mov	r6, r1
 800b62a:	4614      	mov	r4, r2
 800b62c:	4605      	mov	r5, r0
 800b62e:	b118      	cbz	r0, 800b638 <__swbuf_r+0x12>
 800b630:	6a03      	ldr	r3, [r0, #32]
 800b632:	b90b      	cbnz	r3, 800b638 <__swbuf_r+0x12>
 800b634:	f7ff ff02 	bl	800b43c <__sinit>
 800b638:	69a3      	ldr	r3, [r4, #24]
 800b63a:	60a3      	str	r3, [r4, #8]
 800b63c:	89a3      	ldrh	r3, [r4, #12]
 800b63e:	071a      	lsls	r2, r3, #28
 800b640:	d525      	bpl.n	800b68e <__swbuf_r+0x68>
 800b642:	6923      	ldr	r3, [r4, #16]
 800b644:	b31b      	cbz	r3, 800b68e <__swbuf_r+0x68>
 800b646:	6823      	ldr	r3, [r4, #0]
 800b648:	6922      	ldr	r2, [r4, #16]
 800b64a:	1a98      	subs	r0, r3, r2
 800b64c:	6963      	ldr	r3, [r4, #20]
 800b64e:	b2f6      	uxtb	r6, r6
 800b650:	4283      	cmp	r3, r0
 800b652:	4637      	mov	r7, r6
 800b654:	dc04      	bgt.n	800b660 <__swbuf_r+0x3a>
 800b656:	4621      	mov	r1, r4
 800b658:	4628      	mov	r0, r5
 800b65a:	f001 fdcd 	bl	800d1f8 <_fflush_r>
 800b65e:	b9e0      	cbnz	r0, 800b69a <__swbuf_r+0x74>
 800b660:	68a3      	ldr	r3, [r4, #8]
 800b662:	3b01      	subs	r3, #1
 800b664:	60a3      	str	r3, [r4, #8]
 800b666:	6823      	ldr	r3, [r4, #0]
 800b668:	1c5a      	adds	r2, r3, #1
 800b66a:	6022      	str	r2, [r4, #0]
 800b66c:	701e      	strb	r6, [r3, #0]
 800b66e:	6962      	ldr	r2, [r4, #20]
 800b670:	1c43      	adds	r3, r0, #1
 800b672:	429a      	cmp	r2, r3
 800b674:	d004      	beq.n	800b680 <__swbuf_r+0x5a>
 800b676:	89a3      	ldrh	r3, [r4, #12]
 800b678:	07db      	lsls	r3, r3, #31
 800b67a:	d506      	bpl.n	800b68a <__swbuf_r+0x64>
 800b67c:	2e0a      	cmp	r6, #10
 800b67e:	d104      	bne.n	800b68a <__swbuf_r+0x64>
 800b680:	4621      	mov	r1, r4
 800b682:	4628      	mov	r0, r5
 800b684:	f001 fdb8 	bl	800d1f8 <_fflush_r>
 800b688:	b938      	cbnz	r0, 800b69a <__swbuf_r+0x74>
 800b68a:	4638      	mov	r0, r7
 800b68c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b68e:	4621      	mov	r1, r4
 800b690:	4628      	mov	r0, r5
 800b692:	f000 f805 	bl	800b6a0 <__swsetup_r>
 800b696:	2800      	cmp	r0, #0
 800b698:	d0d5      	beq.n	800b646 <__swbuf_r+0x20>
 800b69a:	f04f 37ff 	mov.w	r7, #4294967295
 800b69e:	e7f4      	b.n	800b68a <__swbuf_r+0x64>

0800b6a0 <__swsetup_r>:
 800b6a0:	b538      	push	{r3, r4, r5, lr}
 800b6a2:	4b2a      	ldr	r3, [pc, #168]	; (800b74c <__swsetup_r+0xac>)
 800b6a4:	4605      	mov	r5, r0
 800b6a6:	6818      	ldr	r0, [r3, #0]
 800b6a8:	460c      	mov	r4, r1
 800b6aa:	b118      	cbz	r0, 800b6b4 <__swsetup_r+0x14>
 800b6ac:	6a03      	ldr	r3, [r0, #32]
 800b6ae:	b90b      	cbnz	r3, 800b6b4 <__swsetup_r+0x14>
 800b6b0:	f7ff fec4 	bl	800b43c <__sinit>
 800b6b4:	89a3      	ldrh	r3, [r4, #12]
 800b6b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b6ba:	0718      	lsls	r0, r3, #28
 800b6bc:	d422      	bmi.n	800b704 <__swsetup_r+0x64>
 800b6be:	06d9      	lsls	r1, r3, #27
 800b6c0:	d407      	bmi.n	800b6d2 <__swsetup_r+0x32>
 800b6c2:	2309      	movs	r3, #9
 800b6c4:	602b      	str	r3, [r5, #0]
 800b6c6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b6ca:	81a3      	strh	r3, [r4, #12]
 800b6cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b6d0:	e034      	b.n	800b73c <__swsetup_r+0x9c>
 800b6d2:	0758      	lsls	r0, r3, #29
 800b6d4:	d512      	bpl.n	800b6fc <__swsetup_r+0x5c>
 800b6d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b6d8:	b141      	cbz	r1, 800b6ec <__swsetup_r+0x4c>
 800b6da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b6de:	4299      	cmp	r1, r3
 800b6e0:	d002      	beq.n	800b6e8 <__swsetup_r+0x48>
 800b6e2:	4628      	mov	r0, r5
 800b6e4:	f000 ff2e 	bl	800c544 <_free_r>
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	6363      	str	r3, [r4, #52]	; 0x34
 800b6ec:	89a3      	ldrh	r3, [r4, #12]
 800b6ee:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b6f2:	81a3      	strh	r3, [r4, #12]
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	6063      	str	r3, [r4, #4]
 800b6f8:	6923      	ldr	r3, [r4, #16]
 800b6fa:	6023      	str	r3, [r4, #0]
 800b6fc:	89a3      	ldrh	r3, [r4, #12]
 800b6fe:	f043 0308 	orr.w	r3, r3, #8
 800b702:	81a3      	strh	r3, [r4, #12]
 800b704:	6923      	ldr	r3, [r4, #16]
 800b706:	b94b      	cbnz	r3, 800b71c <__swsetup_r+0x7c>
 800b708:	89a3      	ldrh	r3, [r4, #12]
 800b70a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b70e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b712:	d003      	beq.n	800b71c <__swsetup_r+0x7c>
 800b714:	4621      	mov	r1, r4
 800b716:	4628      	mov	r0, r5
 800b718:	f001 fdbc 	bl	800d294 <__smakebuf_r>
 800b71c:	89a0      	ldrh	r0, [r4, #12]
 800b71e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b722:	f010 0301 	ands.w	r3, r0, #1
 800b726:	d00a      	beq.n	800b73e <__swsetup_r+0x9e>
 800b728:	2300      	movs	r3, #0
 800b72a:	60a3      	str	r3, [r4, #8]
 800b72c:	6963      	ldr	r3, [r4, #20]
 800b72e:	425b      	negs	r3, r3
 800b730:	61a3      	str	r3, [r4, #24]
 800b732:	6923      	ldr	r3, [r4, #16]
 800b734:	b943      	cbnz	r3, 800b748 <__swsetup_r+0xa8>
 800b736:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b73a:	d1c4      	bne.n	800b6c6 <__swsetup_r+0x26>
 800b73c:	bd38      	pop	{r3, r4, r5, pc}
 800b73e:	0781      	lsls	r1, r0, #30
 800b740:	bf58      	it	pl
 800b742:	6963      	ldrpl	r3, [r4, #20]
 800b744:	60a3      	str	r3, [r4, #8]
 800b746:	e7f4      	b.n	800b732 <__swsetup_r+0x92>
 800b748:	2000      	movs	r0, #0
 800b74a:	e7f7      	b.n	800b73c <__swsetup_r+0x9c>
 800b74c:	200000f0 	.word	0x200000f0

0800b750 <memset>:
 800b750:	4402      	add	r2, r0
 800b752:	4603      	mov	r3, r0
 800b754:	4293      	cmp	r3, r2
 800b756:	d100      	bne.n	800b75a <memset+0xa>
 800b758:	4770      	bx	lr
 800b75a:	f803 1b01 	strb.w	r1, [r3], #1
 800b75e:	e7f9      	b.n	800b754 <memset+0x4>

0800b760 <_localeconv_r>:
 800b760:	4800      	ldr	r0, [pc, #0]	; (800b764 <_localeconv_r+0x4>)
 800b762:	4770      	bx	lr
 800b764:	200001e4 	.word	0x200001e4

0800b768 <_close_r>:
 800b768:	b538      	push	{r3, r4, r5, lr}
 800b76a:	4d06      	ldr	r5, [pc, #24]	; (800b784 <_close_r+0x1c>)
 800b76c:	2300      	movs	r3, #0
 800b76e:	4604      	mov	r4, r0
 800b770:	4608      	mov	r0, r1
 800b772:	602b      	str	r3, [r5, #0]
 800b774:	f7f7 ff27 	bl	80035c6 <_close>
 800b778:	1c43      	adds	r3, r0, #1
 800b77a:	d102      	bne.n	800b782 <_close_r+0x1a>
 800b77c:	682b      	ldr	r3, [r5, #0]
 800b77e:	b103      	cbz	r3, 800b782 <_close_r+0x1a>
 800b780:	6023      	str	r3, [r4, #0]
 800b782:	bd38      	pop	{r3, r4, r5, pc}
 800b784:	2000384c 	.word	0x2000384c

0800b788 <_lseek_r>:
 800b788:	b538      	push	{r3, r4, r5, lr}
 800b78a:	4d07      	ldr	r5, [pc, #28]	; (800b7a8 <_lseek_r+0x20>)
 800b78c:	4604      	mov	r4, r0
 800b78e:	4608      	mov	r0, r1
 800b790:	4611      	mov	r1, r2
 800b792:	2200      	movs	r2, #0
 800b794:	602a      	str	r2, [r5, #0]
 800b796:	461a      	mov	r2, r3
 800b798:	f7f7 ff3c 	bl	8003614 <_lseek>
 800b79c:	1c43      	adds	r3, r0, #1
 800b79e:	d102      	bne.n	800b7a6 <_lseek_r+0x1e>
 800b7a0:	682b      	ldr	r3, [r5, #0]
 800b7a2:	b103      	cbz	r3, 800b7a6 <_lseek_r+0x1e>
 800b7a4:	6023      	str	r3, [r4, #0]
 800b7a6:	bd38      	pop	{r3, r4, r5, pc}
 800b7a8:	2000384c 	.word	0x2000384c

0800b7ac <_read_r>:
 800b7ac:	b538      	push	{r3, r4, r5, lr}
 800b7ae:	4d07      	ldr	r5, [pc, #28]	; (800b7cc <_read_r+0x20>)
 800b7b0:	4604      	mov	r4, r0
 800b7b2:	4608      	mov	r0, r1
 800b7b4:	4611      	mov	r1, r2
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	602a      	str	r2, [r5, #0]
 800b7ba:	461a      	mov	r2, r3
 800b7bc:	f7f7 feca 	bl	8003554 <_read>
 800b7c0:	1c43      	adds	r3, r0, #1
 800b7c2:	d102      	bne.n	800b7ca <_read_r+0x1e>
 800b7c4:	682b      	ldr	r3, [r5, #0]
 800b7c6:	b103      	cbz	r3, 800b7ca <_read_r+0x1e>
 800b7c8:	6023      	str	r3, [r4, #0]
 800b7ca:	bd38      	pop	{r3, r4, r5, pc}
 800b7cc:	2000384c 	.word	0x2000384c

0800b7d0 <_write_r>:
 800b7d0:	b538      	push	{r3, r4, r5, lr}
 800b7d2:	4d07      	ldr	r5, [pc, #28]	; (800b7f0 <_write_r+0x20>)
 800b7d4:	4604      	mov	r4, r0
 800b7d6:	4608      	mov	r0, r1
 800b7d8:	4611      	mov	r1, r2
 800b7da:	2200      	movs	r2, #0
 800b7dc:	602a      	str	r2, [r5, #0]
 800b7de:	461a      	mov	r2, r3
 800b7e0:	f7f7 fed5 	bl	800358e <_write>
 800b7e4:	1c43      	adds	r3, r0, #1
 800b7e6:	d102      	bne.n	800b7ee <_write_r+0x1e>
 800b7e8:	682b      	ldr	r3, [r5, #0]
 800b7ea:	b103      	cbz	r3, 800b7ee <_write_r+0x1e>
 800b7ec:	6023      	str	r3, [r4, #0]
 800b7ee:	bd38      	pop	{r3, r4, r5, pc}
 800b7f0:	2000384c 	.word	0x2000384c

0800b7f4 <__errno>:
 800b7f4:	4b01      	ldr	r3, [pc, #4]	; (800b7fc <__errno+0x8>)
 800b7f6:	6818      	ldr	r0, [r3, #0]
 800b7f8:	4770      	bx	lr
 800b7fa:	bf00      	nop
 800b7fc:	200000f0 	.word	0x200000f0

0800b800 <__libc_init_array>:
 800b800:	b570      	push	{r4, r5, r6, lr}
 800b802:	4d0d      	ldr	r5, [pc, #52]	; (800b838 <__libc_init_array+0x38>)
 800b804:	4c0d      	ldr	r4, [pc, #52]	; (800b83c <__libc_init_array+0x3c>)
 800b806:	1b64      	subs	r4, r4, r5
 800b808:	10a4      	asrs	r4, r4, #2
 800b80a:	2600      	movs	r6, #0
 800b80c:	42a6      	cmp	r6, r4
 800b80e:	d109      	bne.n	800b824 <__libc_init_array+0x24>
 800b810:	4d0b      	ldr	r5, [pc, #44]	; (800b840 <__libc_init_array+0x40>)
 800b812:	4c0c      	ldr	r4, [pc, #48]	; (800b844 <__libc_init_array+0x44>)
 800b814:	f001 fffe 	bl	800d814 <_init>
 800b818:	1b64      	subs	r4, r4, r5
 800b81a:	10a4      	asrs	r4, r4, #2
 800b81c:	2600      	movs	r6, #0
 800b81e:	42a6      	cmp	r6, r4
 800b820:	d105      	bne.n	800b82e <__libc_init_array+0x2e>
 800b822:	bd70      	pop	{r4, r5, r6, pc}
 800b824:	f855 3b04 	ldr.w	r3, [r5], #4
 800b828:	4798      	blx	r3
 800b82a:	3601      	adds	r6, #1
 800b82c:	e7ee      	b.n	800b80c <__libc_init_array+0xc>
 800b82e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b832:	4798      	blx	r3
 800b834:	3601      	adds	r6, #1
 800b836:	e7f2      	b.n	800b81e <__libc_init_array+0x1e>
 800b838:	0800e76c 	.word	0x0800e76c
 800b83c:	0800e76c 	.word	0x0800e76c
 800b840:	0800e76c 	.word	0x0800e76c
 800b844:	0800e770 	.word	0x0800e770

0800b848 <__retarget_lock_init_recursive>:
 800b848:	4770      	bx	lr

0800b84a <__retarget_lock_acquire_recursive>:
 800b84a:	4770      	bx	lr

0800b84c <__retarget_lock_release_recursive>:
 800b84c:	4770      	bx	lr

0800b84e <quorem>:
 800b84e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b852:	6903      	ldr	r3, [r0, #16]
 800b854:	690c      	ldr	r4, [r1, #16]
 800b856:	42a3      	cmp	r3, r4
 800b858:	4607      	mov	r7, r0
 800b85a:	db7e      	blt.n	800b95a <quorem+0x10c>
 800b85c:	3c01      	subs	r4, #1
 800b85e:	f101 0814 	add.w	r8, r1, #20
 800b862:	f100 0514 	add.w	r5, r0, #20
 800b866:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b86a:	9301      	str	r3, [sp, #4]
 800b86c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b870:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b874:	3301      	adds	r3, #1
 800b876:	429a      	cmp	r2, r3
 800b878:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b87c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b880:	fbb2 f6f3 	udiv	r6, r2, r3
 800b884:	d331      	bcc.n	800b8ea <quorem+0x9c>
 800b886:	f04f 0e00 	mov.w	lr, #0
 800b88a:	4640      	mov	r0, r8
 800b88c:	46ac      	mov	ip, r5
 800b88e:	46f2      	mov	sl, lr
 800b890:	f850 2b04 	ldr.w	r2, [r0], #4
 800b894:	b293      	uxth	r3, r2
 800b896:	fb06 e303 	mla	r3, r6, r3, lr
 800b89a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b89e:	0c1a      	lsrs	r2, r3, #16
 800b8a0:	b29b      	uxth	r3, r3
 800b8a2:	ebaa 0303 	sub.w	r3, sl, r3
 800b8a6:	f8dc a000 	ldr.w	sl, [ip]
 800b8aa:	fa13 f38a 	uxtah	r3, r3, sl
 800b8ae:	fb06 220e 	mla	r2, r6, lr, r2
 800b8b2:	9300      	str	r3, [sp, #0]
 800b8b4:	9b00      	ldr	r3, [sp, #0]
 800b8b6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b8ba:	b292      	uxth	r2, r2
 800b8bc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b8c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b8c4:	f8bd 3000 	ldrh.w	r3, [sp]
 800b8c8:	4581      	cmp	r9, r0
 800b8ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8ce:	f84c 3b04 	str.w	r3, [ip], #4
 800b8d2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b8d6:	d2db      	bcs.n	800b890 <quorem+0x42>
 800b8d8:	f855 300b 	ldr.w	r3, [r5, fp]
 800b8dc:	b92b      	cbnz	r3, 800b8ea <quorem+0x9c>
 800b8de:	9b01      	ldr	r3, [sp, #4]
 800b8e0:	3b04      	subs	r3, #4
 800b8e2:	429d      	cmp	r5, r3
 800b8e4:	461a      	mov	r2, r3
 800b8e6:	d32c      	bcc.n	800b942 <quorem+0xf4>
 800b8e8:	613c      	str	r4, [r7, #16]
 800b8ea:	4638      	mov	r0, r7
 800b8ec:	f001 f9a6 	bl	800cc3c <__mcmp>
 800b8f0:	2800      	cmp	r0, #0
 800b8f2:	db22      	blt.n	800b93a <quorem+0xec>
 800b8f4:	3601      	adds	r6, #1
 800b8f6:	4629      	mov	r1, r5
 800b8f8:	2000      	movs	r0, #0
 800b8fa:	f858 2b04 	ldr.w	r2, [r8], #4
 800b8fe:	f8d1 c000 	ldr.w	ip, [r1]
 800b902:	b293      	uxth	r3, r2
 800b904:	1ac3      	subs	r3, r0, r3
 800b906:	0c12      	lsrs	r2, r2, #16
 800b908:	fa13 f38c 	uxtah	r3, r3, ip
 800b90c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b910:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b914:	b29b      	uxth	r3, r3
 800b916:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b91a:	45c1      	cmp	r9, r8
 800b91c:	f841 3b04 	str.w	r3, [r1], #4
 800b920:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b924:	d2e9      	bcs.n	800b8fa <quorem+0xac>
 800b926:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b92a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b92e:	b922      	cbnz	r2, 800b93a <quorem+0xec>
 800b930:	3b04      	subs	r3, #4
 800b932:	429d      	cmp	r5, r3
 800b934:	461a      	mov	r2, r3
 800b936:	d30a      	bcc.n	800b94e <quorem+0x100>
 800b938:	613c      	str	r4, [r7, #16]
 800b93a:	4630      	mov	r0, r6
 800b93c:	b003      	add	sp, #12
 800b93e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b942:	6812      	ldr	r2, [r2, #0]
 800b944:	3b04      	subs	r3, #4
 800b946:	2a00      	cmp	r2, #0
 800b948:	d1ce      	bne.n	800b8e8 <quorem+0x9a>
 800b94a:	3c01      	subs	r4, #1
 800b94c:	e7c9      	b.n	800b8e2 <quorem+0x94>
 800b94e:	6812      	ldr	r2, [r2, #0]
 800b950:	3b04      	subs	r3, #4
 800b952:	2a00      	cmp	r2, #0
 800b954:	d1f0      	bne.n	800b938 <quorem+0xea>
 800b956:	3c01      	subs	r4, #1
 800b958:	e7eb      	b.n	800b932 <quorem+0xe4>
 800b95a:	2000      	movs	r0, #0
 800b95c:	e7ee      	b.n	800b93c <quorem+0xee>
	...

0800b960 <_dtoa_r>:
 800b960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b964:	ed2d 8b04 	vpush	{d8-d9}
 800b968:	69c5      	ldr	r5, [r0, #28]
 800b96a:	b093      	sub	sp, #76	; 0x4c
 800b96c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b970:	ec57 6b10 	vmov	r6, r7, d0
 800b974:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b978:	9107      	str	r1, [sp, #28]
 800b97a:	4604      	mov	r4, r0
 800b97c:	920a      	str	r2, [sp, #40]	; 0x28
 800b97e:	930d      	str	r3, [sp, #52]	; 0x34
 800b980:	b975      	cbnz	r5, 800b9a0 <_dtoa_r+0x40>
 800b982:	2010      	movs	r0, #16
 800b984:	f000 fe2a 	bl	800c5dc <malloc>
 800b988:	4602      	mov	r2, r0
 800b98a:	61e0      	str	r0, [r4, #28]
 800b98c:	b920      	cbnz	r0, 800b998 <_dtoa_r+0x38>
 800b98e:	4bae      	ldr	r3, [pc, #696]	; (800bc48 <_dtoa_r+0x2e8>)
 800b990:	21ef      	movs	r1, #239	; 0xef
 800b992:	48ae      	ldr	r0, [pc, #696]	; (800bc4c <_dtoa_r+0x2ec>)
 800b994:	f001 fd14 	bl	800d3c0 <__assert_func>
 800b998:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b99c:	6005      	str	r5, [r0, #0]
 800b99e:	60c5      	str	r5, [r0, #12]
 800b9a0:	69e3      	ldr	r3, [r4, #28]
 800b9a2:	6819      	ldr	r1, [r3, #0]
 800b9a4:	b151      	cbz	r1, 800b9bc <_dtoa_r+0x5c>
 800b9a6:	685a      	ldr	r2, [r3, #4]
 800b9a8:	604a      	str	r2, [r1, #4]
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	4093      	lsls	r3, r2
 800b9ae:	608b      	str	r3, [r1, #8]
 800b9b0:	4620      	mov	r0, r4
 800b9b2:	f000 ff07 	bl	800c7c4 <_Bfree>
 800b9b6:	69e3      	ldr	r3, [r4, #28]
 800b9b8:	2200      	movs	r2, #0
 800b9ba:	601a      	str	r2, [r3, #0]
 800b9bc:	1e3b      	subs	r3, r7, #0
 800b9be:	bfbb      	ittet	lt
 800b9c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b9c4:	9303      	strlt	r3, [sp, #12]
 800b9c6:	2300      	movge	r3, #0
 800b9c8:	2201      	movlt	r2, #1
 800b9ca:	bfac      	ite	ge
 800b9cc:	f8c8 3000 	strge.w	r3, [r8]
 800b9d0:	f8c8 2000 	strlt.w	r2, [r8]
 800b9d4:	4b9e      	ldr	r3, [pc, #632]	; (800bc50 <_dtoa_r+0x2f0>)
 800b9d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b9da:	ea33 0308 	bics.w	r3, r3, r8
 800b9de:	d11b      	bne.n	800ba18 <_dtoa_r+0xb8>
 800b9e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b9e2:	f242 730f 	movw	r3, #9999	; 0x270f
 800b9e6:	6013      	str	r3, [r2, #0]
 800b9e8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b9ec:	4333      	orrs	r3, r6
 800b9ee:	f000 8593 	beq.w	800c518 <_dtoa_r+0xbb8>
 800b9f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b9f4:	b963      	cbnz	r3, 800ba10 <_dtoa_r+0xb0>
 800b9f6:	4b97      	ldr	r3, [pc, #604]	; (800bc54 <_dtoa_r+0x2f4>)
 800b9f8:	e027      	b.n	800ba4a <_dtoa_r+0xea>
 800b9fa:	4b97      	ldr	r3, [pc, #604]	; (800bc58 <_dtoa_r+0x2f8>)
 800b9fc:	9300      	str	r3, [sp, #0]
 800b9fe:	3308      	adds	r3, #8
 800ba00:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ba02:	6013      	str	r3, [r2, #0]
 800ba04:	9800      	ldr	r0, [sp, #0]
 800ba06:	b013      	add	sp, #76	; 0x4c
 800ba08:	ecbd 8b04 	vpop	{d8-d9}
 800ba0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba10:	4b90      	ldr	r3, [pc, #576]	; (800bc54 <_dtoa_r+0x2f4>)
 800ba12:	9300      	str	r3, [sp, #0]
 800ba14:	3303      	adds	r3, #3
 800ba16:	e7f3      	b.n	800ba00 <_dtoa_r+0xa0>
 800ba18:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	ec51 0b17 	vmov	r0, r1, d7
 800ba22:	eeb0 8a47 	vmov.f32	s16, s14
 800ba26:	eef0 8a67 	vmov.f32	s17, s15
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	f7f5 f84c 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba30:	4681      	mov	r9, r0
 800ba32:	b160      	cbz	r0, 800ba4e <_dtoa_r+0xee>
 800ba34:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ba36:	2301      	movs	r3, #1
 800ba38:	6013      	str	r3, [r2, #0]
 800ba3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	f000 8568 	beq.w	800c512 <_dtoa_r+0xbb2>
 800ba42:	4b86      	ldr	r3, [pc, #536]	; (800bc5c <_dtoa_r+0x2fc>)
 800ba44:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ba46:	6013      	str	r3, [r2, #0]
 800ba48:	3b01      	subs	r3, #1
 800ba4a:	9300      	str	r3, [sp, #0]
 800ba4c:	e7da      	b.n	800ba04 <_dtoa_r+0xa4>
 800ba4e:	aa10      	add	r2, sp, #64	; 0x40
 800ba50:	a911      	add	r1, sp, #68	; 0x44
 800ba52:	4620      	mov	r0, r4
 800ba54:	eeb0 0a48 	vmov.f32	s0, s16
 800ba58:	eef0 0a68 	vmov.f32	s1, s17
 800ba5c:	f001 f994 	bl	800cd88 <__d2b>
 800ba60:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ba64:	4682      	mov	sl, r0
 800ba66:	2d00      	cmp	r5, #0
 800ba68:	d07f      	beq.n	800bb6a <_dtoa_r+0x20a>
 800ba6a:	ee18 3a90 	vmov	r3, s17
 800ba6e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba72:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ba76:	ec51 0b18 	vmov	r0, r1, d8
 800ba7a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ba7e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ba82:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800ba86:	4619      	mov	r1, r3
 800ba88:	2200      	movs	r2, #0
 800ba8a:	4b75      	ldr	r3, [pc, #468]	; (800bc60 <_dtoa_r+0x300>)
 800ba8c:	f7f4 fbfc 	bl	8000288 <__aeabi_dsub>
 800ba90:	a367      	add	r3, pc, #412	; (adr r3, 800bc30 <_dtoa_r+0x2d0>)
 800ba92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba96:	f7f4 fdaf 	bl	80005f8 <__aeabi_dmul>
 800ba9a:	a367      	add	r3, pc, #412	; (adr r3, 800bc38 <_dtoa_r+0x2d8>)
 800ba9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baa0:	f7f4 fbf4 	bl	800028c <__adddf3>
 800baa4:	4606      	mov	r6, r0
 800baa6:	4628      	mov	r0, r5
 800baa8:	460f      	mov	r7, r1
 800baaa:	f7f4 fd3b 	bl	8000524 <__aeabi_i2d>
 800baae:	a364      	add	r3, pc, #400	; (adr r3, 800bc40 <_dtoa_r+0x2e0>)
 800bab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab4:	f7f4 fda0 	bl	80005f8 <__aeabi_dmul>
 800bab8:	4602      	mov	r2, r0
 800baba:	460b      	mov	r3, r1
 800babc:	4630      	mov	r0, r6
 800babe:	4639      	mov	r1, r7
 800bac0:	f7f4 fbe4 	bl	800028c <__adddf3>
 800bac4:	4606      	mov	r6, r0
 800bac6:	460f      	mov	r7, r1
 800bac8:	f7f5 f846 	bl	8000b58 <__aeabi_d2iz>
 800bacc:	2200      	movs	r2, #0
 800bace:	4683      	mov	fp, r0
 800bad0:	2300      	movs	r3, #0
 800bad2:	4630      	mov	r0, r6
 800bad4:	4639      	mov	r1, r7
 800bad6:	f7f5 f801 	bl	8000adc <__aeabi_dcmplt>
 800bada:	b148      	cbz	r0, 800baf0 <_dtoa_r+0x190>
 800badc:	4658      	mov	r0, fp
 800bade:	f7f4 fd21 	bl	8000524 <__aeabi_i2d>
 800bae2:	4632      	mov	r2, r6
 800bae4:	463b      	mov	r3, r7
 800bae6:	f7f4 ffef 	bl	8000ac8 <__aeabi_dcmpeq>
 800baea:	b908      	cbnz	r0, 800baf0 <_dtoa_r+0x190>
 800baec:	f10b 3bff 	add.w	fp, fp, #4294967295
 800baf0:	f1bb 0f16 	cmp.w	fp, #22
 800baf4:	d857      	bhi.n	800bba6 <_dtoa_r+0x246>
 800baf6:	4b5b      	ldr	r3, [pc, #364]	; (800bc64 <_dtoa_r+0x304>)
 800baf8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb00:	ec51 0b18 	vmov	r0, r1, d8
 800bb04:	f7f4 ffea 	bl	8000adc <__aeabi_dcmplt>
 800bb08:	2800      	cmp	r0, #0
 800bb0a:	d04e      	beq.n	800bbaa <_dtoa_r+0x24a>
 800bb0c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bb10:	2300      	movs	r3, #0
 800bb12:	930c      	str	r3, [sp, #48]	; 0x30
 800bb14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bb16:	1b5b      	subs	r3, r3, r5
 800bb18:	1e5a      	subs	r2, r3, #1
 800bb1a:	bf45      	ittet	mi
 800bb1c:	f1c3 0301 	rsbmi	r3, r3, #1
 800bb20:	9305      	strmi	r3, [sp, #20]
 800bb22:	2300      	movpl	r3, #0
 800bb24:	2300      	movmi	r3, #0
 800bb26:	9206      	str	r2, [sp, #24]
 800bb28:	bf54      	ite	pl
 800bb2a:	9305      	strpl	r3, [sp, #20]
 800bb2c:	9306      	strmi	r3, [sp, #24]
 800bb2e:	f1bb 0f00 	cmp.w	fp, #0
 800bb32:	db3c      	blt.n	800bbae <_dtoa_r+0x24e>
 800bb34:	9b06      	ldr	r3, [sp, #24]
 800bb36:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800bb3a:	445b      	add	r3, fp
 800bb3c:	9306      	str	r3, [sp, #24]
 800bb3e:	2300      	movs	r3, #0
 800bb40:	9308      	str	r3, [sp, #32]
 800bb42:	9b07      	ldr	r3, [sp, #28]
 800bb44:	2b09      	cmp	r3, #9
 800bb46:	d868      	bhi.n	800bc1a <_dtoa_r+0x2ba>
 800bb48:	2b05      	cmp	r3, #5
 800bb4a:	bfc4      	itt	gt
 800bb4c:	3b04      	subgt	r3, #4
 800bb4e:	9307      	strgt	r3, [sp, #28]
 800bb50:	9b07      	ldr	r3, [sp, #28]
 800bb52:	f1a3 0302 	sub.w	r3, r3, #2
 800bb56:	bfcc      	ite	gt
 800bb58:	2500      	movgt	r5, #0
 800bb5a:	2501      	movle	r5, #1
 800bb5c:	2b03      	cmp	r3, #3
 800bb5e:	f200 8085 	bhi.w	800bc6c <_dtoa_r+0x30c>
 800bb62:	e8df f003 	tbb	[pc, r3]
 800bb66:	3b2e      	.short	0x3b2e
 800bb68:	5839      	.short	0x5839
 800bb6a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bb6e:	441d      	add	r5, r3
 800bb70:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bb74:	2b20      	cmp	r3, #32
 800bb76:	bfc1      	itttt	gt
 800bb78:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bb7c:	fa08 f803 	lslgt.w	r8, r8, r3
 800bb80:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800bb84:	fa26 f303 	lsrgt.w	r3, r6, r3
 800bb88:	bfd6      	itet	le
 800bb8a:	f1c3 0320 	rsble	r3, r3, #32
 800bb8e:	ea48 0003 	orrgt.w	r0, r8, r3
 800bb92:	fa06 f003 	lslle.w	r0, r6, r3
 800bb96:	f7f4 fcb5 	bl	8000504 <__aeabi_ui2d>
 800bb9a:	2201      	movs	r2, #1
 800bb9c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800bba0:	3d01      	subs	r5, #1
 800bba2:	920e      	str	r2, [sp, #56]	; 0x38
 800bba4:	e76f      	b.n	800ba86 <_dtoa_r+0x126>
 800bba6:	2301      	movs	r3, #1
 800bba8:	e7b3      	b.n	800bb12 <_dtoa_r+0x1b2>
 800bbaa:	900c      	str	r0, [sp, #48]	; 0x30
 800bbac:	e7b2      	b.n	800bb14 <_dtoa_r+0x1b4>
 800bbae:	9b05      	ldr	r3, [sp, #20]
 800bbb0:	eba3 030b 	sub.w	r3, r3, fp
 800bbb4:	9305      	str	r3, [sp, #20]
 800bbb6:	f1cb 0300 	rsb	r3, fp, #0
 800bbba:	9308      	str	r3, [sp, #32]
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	930b      	str	r3, [sp, #44]	; 0x2c
 800bbc0:	e7bf      	b.n	800bb42 <_dtoa_r+0x1e2>
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	9309      	str	r3, [sp, #36]	; 0x24
 800bbc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	dc52      	bgt.n	800bc72 <_dtoa_r+0x312>
 800bbcc:	2301      	movs	r3, #1
 800bbce:	9301      	str	r3, [sp, #4]
 800bbd0:	9304      	str	r3, [sp, #16]
 800bbd2:	461a      	mov	r2, r3
 800bbd4:	920a      	str	r2, [sp, #40]	; 0x28
 800bbd6:	e00b      	b.n	800bbf0 <_dtoa_r+0x290>
 800bbd8:	2301      	movs	r3, #1
 800bbda:	e7f3      	b.n	800bbc4 <_dtoa_r+0x264>
 800bbdc:	2300      	movs	r3, #0
 800bbde:	9309      	str	r3, [sp, #36]	; 0x24
 800bbe0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbe2:	445b      	add	r3, fp
 800bbe4:	9301      	str	r3, [sp, #4]
 800bbe6:	3301      	adds	r3, #1
 800bbe8:	2b01      	cmp	r3, #1
 800bbea:	9304      	str	r3, [sp, #16]
 800bbec:	bfb8      	it	lt
 800bbee:	2301      	movlt	r3, #1
 800bbf0:	69e0      	ldr	r0, [r4, #28]
 800bbf2:	2100      	movs	r1, #0
 800bbf4:	2204      	movs	r2, #4
 800bbf6:	f102 0614 	add.w	r6, r2, #20
 800bbfa:	429e      	cmp	r6, r3
 800bbfc:	d93d      	bls.n	800bc7a <_dtoa_r+0x31a>
 800bbfe:	6041      	str	r1, [r0, #4]
 800bc00:	4620      	mov	r0, r4
 800bc02:	f000 fd9f 	bl	800c744 <_Balloc>
 800bc06:	9000      	str	r0, [sp, #0]
 800bc08:	2800      	cmp	r0, #0
 800bc0a:	d139      	bne.n	800bc80 <_dtoa_r+0x320>
 800bc0c:	4b16      	ldr	r3, [pc, #88]	; (800bc68 <_dtoa_r+0x308>)
 800bc0e:	4602      	mov	r2, r0
 800bc10:	f240 11af 	movw	r1, #431	; 0x1af
 800bc14:	e6bd      	b.n	800b992 <_dtoa_r+0x32>
 800bc16:	2301      	movs	r3, #1
 800bc18:	e7e1      	b.n	800bbde <_dtoa_r+0x27e>
 800bc1a:	2501      	movs	r5, #1
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	9307      	str	r3, [sp, #28]
 800bc20:	9509      	str	r5, [sp, #36]	; 0x24
 800bc22:	f04f 33ff 	mov.w	r3, #4294967295
 800bc26:	9301      	str	r3, [sp, #4]
 800bc28:	9304      	str	r3, [sp, #16]
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	2312      	movs	r3, #18
 800bc2e:	e7d1      	b.n	800bbd4 <_dtoa_r+0x274>
 800bc30:	636f4361 	.word	0x636f4361
 800bc34:	3fd287a7 	.word	0x3fd287a7
 800bc38:	8b60c8b3 	.word	0x8b60c8b3
 800bc3c:	3fc68a28 	.word	0x3fc68a28
 800bc40:	509f79fb 	.word	0x509f79fb
 800bc44:	3fd34413 	.word	0x3fd34413
 800bc48:	0800e436 	.word	0x0800e436
 800bc4c:	0800e44d 	.word	0x0800e44d
 800bc50:	7ff00000 	.word	0x7ff00000
 800bc54:	0800e432 	.word	0x0800e432
 800bc58:	0800e429 	.word	0x0800e429
 800bc5c:	0800e406 	.word	0x0800e406
 800bc60:	3ff80000 	.word	0x3ff80000
 800bc64:	0800e538 	.word	0x0800e538
 800bc68:	0800e4a5 	.word	0x0800e4a5
 800bc6c:	2301      	movs	r3, #1
 800bc6e:	9309      	str	r3, [sp, #36]	; 0x24
 800bc70:	e7d7      	b.n	800bc22 <_dtoa_r+0x2c2>
 800bc72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc74:	9301      	str	r3, [sp, #4]
 800bc76:	9304      	str	r3, [sp, #16]
 800bc78:	e7ba      	b.n	800bbf0 <_dtoa_r+0x290>
 800bc7a:	3101      	adds	r1, #1
 800bc7c:	0052      	lsls	r2, r2, #1
 800bc7e:	e7ba      	b.n	800bbf6 <_dtoa_r+0x296>
 800bc80:	69e3      	ldr	r3, [r4, #28]
 800bc82:	9a00      	ldr	r2, [sp, #0]
 800bc84:	601a      	str	r2, [r3, #0]
 800bc86:	9b04      	ldr	r3, [sp, #16]
 800bc88:	2b0e      	cmp	r3, #14
 800bc8a:	f200 80a8 	bhi.w	800bdde <_dtoa_r+0x47e>
 800bc8e:	2d00      	cmp	r5, #0
 800bc90:	f000 80a5 	beq.w	800bdde <_dtoa_r+0x47e>
 800bc94:	f1bb 0f00 	cmp.w	fp, #0
 800bc98:	dd38      	ble.n	800bd0c <_dtoa_r+0x3ac>
 800bc9a:	4bc0      	ldr	r3, [pc, #768]	; (800bf9c <_dtoa_r+0x63c>)
 800bc9c:	f00b 020f 	and.w	r2, fp, #15
 800bca0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bca4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800bca8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800bcac:	ea4f 182b 	mov.w	r8, fp, asr #4
 800bcb0:	d019      	beq.n	800bce6 <_dtoa_r+0x386>
 800bcb2:	4bbb      	ldr	r3, [pc, #748]	; (800bfa0 <_dtoa_r+0x640>)
 800bcb4:	ec51 0b18 	vmov	r0, r1, d8
 800bcb8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bcbc:	f7f4 fdc6 	bl	800084c <__aeabi_ddiv>
 800bcc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bcc4:	f008 080f 	and.w	r8, r8, #15
 800bcc8:	2503      	movs	r5, #3
 800bcca:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800bfa0 <_dtoa_r+0x640>
 800bcce:	f1b8 0f00 	cmp.w	r8, #0
 800bcd2:	d10a      	bne.n	800bcea <_dtoa_r+0x38a>
 800bcd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bcd8:	4632      	mov	r2, r6
 800bcda:	463b      	mov	r3, r7
 800bcdc:	f7f4 fdb6 	bl	800084c <__aeabi_ddiv>
 800bce0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bce4:	e02b      	b.n	800bd3e <_dtoa_r+0x3de>
 800bce6:	2502      	movs	r5, #2
 800bce8:	e7ef      	b.n	800bcca <_dtoa_r+0x36a>
 800bcea:	f018 0f01 	tst.w	r8, #1
 800bcee:	d008      	beq.n	800bd02 <_dtoa_r+0x3a2>
 800bcf0:	4630      	mov	r0, r6
 800bcf2:	4639      	mov	r1, r7
 800bcf4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800bcf8:	f7f4 fc7e 	bl	80005f8 <__aeabi_dmul>
 800bcfc:	3501      	adds	r5, #1
 800bcfe:	4606      	mov	r6, r0
 800bd00:	460f      	mov	r7, r1
 800bd02:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bd06:	f109 0908 	add.w	r9, r9, #8
 800bd0a:	e7e0      	b.n	800bcce <_dtoa_r+0x36e>
 800bd0c:	f000 809f 	beq.w	800be4e <_dtoa_r+0x4ee>
 800bd10:	f1cb 0600 	rsb	r6, fp, #0
 800bd14:	4ba1      	ldr	r3, [pc, #644]	; (800bf9c <_dtoa_r+0x63c>)
 800bd16:	4fa2      	ldr	r7, [pc, #648]	; (800bfa0 <_dtoa_r+0x640>)
 800bd18:	f006 020f 	and.w	r2, r6, #15
 800bd1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd24:	ec51 0b18 	vmov	r0, r1, d8
 800bd28:	f7f4 fc66 	bl	80005f8 <__aeabi_dmul>
 800bd2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd30:	1136      	asrs	r6, r6, #4
 800bd32:	2300      	movs	r3, #0
 800bd34:	2502      	movs	r5, #2
 800bd36:	2e00      	cmp	r6, #0
 800bd38:	d17e      	bne.n	800be38 <_dtoa_r+0x4d8>
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d1d0      	bne.n	800bce0 <_dtoa_r+0x380>
 800bd3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bd40:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	f000 8084 	beq.w	800be52 <_dtoa_r+0x4f2>
 800bd4a:	4b96      	ldr	r3, [pc, #600]	; (800bfa4 <_dtoa_r+0x644>)
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	4640      	mov	r0, r8
 800bd50:	4649      	mov	r1, r9
 800bd52:	f7f4 fec3 	bl	8000adc <__aeabi_dcmplt>
 800bd56:	2800      	cmp	r0, #0
 800bd58:	d07b      	beq.n	800be52 <_dtoa_r+0x4f2>
 800bd5a:	9b04      	ldr	r3, [sp, #16]
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d078      	beq.n	800be52 <_dtoa_r+0x4f2>
 800bd60:	9b01      	ldr	r3, [sp, #4]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	dd39      	ble.n	800bdda <_dtoa_r+0x47a>
 800bd66:	4b90      	ldr	r3, [pc, #576]	; (800bfa8 <_dtoa_r+0x648>)
 800bd68:	2200      	movs	r2, #0
 800bd6a:	4640      	mov	r0, r8
 800bd6c:	4649      	mov	r1, r9
 800bd6e:	f7f4 fc43 	bl	80005f8 <__aeabi_dmul>
 800bd72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd76:	9e01      	ldr	r6, [sp, #4]
 800bd78:	f10b 37ff 	add.w	r7, fp, #4294967295
 800bd7c:	3501      	adds	r5, #1
 800bd7e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bd82:	4628      	mov	r0, r5
 800bd84:	f7f4 fbce 	bl	8000524 <__aeabi_i2d>
 800bd88:	4642      	mov	r2, r8
 800bd8a:	464b      	mov	r3, r9
 800bd8c:	f7f4 fc34 	bl	80005f8 <__aeabi_dmul>
 800bd90:	4b86      	ldr	r3, [pc, #536]	; (800bfac <_dtoa_r+0x64c>)
 800bd92:	2200      	movs	r2, #0
 800bd94:	f7f4 fa7a 	bl	800028c <__adddf3>
 800bd98:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800bd9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bda0:	9303      	str	r3, [sp, #12]
 800bda2:	2e00      	cmp	r6, #0
 800bda4:	d158      	bne.n	800be58 <_dtoa_r+0x4f8>
 800bda6:	4b82      	ldr	r3, [pc, #520]	; (800bfb0 <_dtoa_r+0x650>)
 800bda8:	2200      	movs	r2, #0
 800bdaa:	4640      	mov	r0, r8
 800bdac:	4649      	mov	r1, r9
 800bdae:	f7f4 fa6b 	bl	8000288 <__aeabi_dsub>
 800bdb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bdb6:	4680      	mov	r8, r0
 800bdb8:	4689      	mov	r9, r1
 800bdba:	f7f4 fead 	bl	8000b18 <__aeabi_dcmpgt>
 800bdbe:	2800      	cmp	r0, #0
 800bdc0:	f040 8296 	bne.w	800c2f0 <_dtoa_r+0x990>
 800bdc4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800bdc8:	4640      	mov	r0, r8
 800bdca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bdce:	4649      	mov	r1, r9
 800bdd0:	f7f4 fe84 	bl	8000adc <__aeabi_dcmplt>
 800bdd4:	2800      	cmp	r0, #0
 800bdd6:	f040 8289 	bne.w	800c2ec <_dtoa_r+0x98c>
 800bdda:	ed8d 8b02 	vstr	d8, [sp, #8]
 800bdde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	f2c0 814e 	blt.w	800c082 <_dtoa_r+0x722>
 800bde6:	f1bb 0f0e 	cmp.w	fp, #14
 800bdea:	f300 814a 	bgt.w	800c082 <_dtoa_r+0x722>
 800bdee:	4b6b      	ldr	r3, [pc, #428]	; (800bf9c <_dtoa_r+0x63c>)
 800bdf0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bdf4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bdf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	f280 80dc 	bge.w	800bfb8 <_dtoa_r+0x658>
 800be00:	9b04      	ldr	r3, [sp, #16]
 800be02:	2b00      	cmp	r3, #0
 800be04:	f300 80d8 	bgt.w	800bfb8 <_dtoa_r+0x658>
 800be08:	f040 826f 	bne.w	800c2ea <_dtoa_r+0x98a>
 800be0c:	4b68      	ldr	r3, [pc, #416]	; (800bfb0 <_dtoa_r+0x650>)
 800be0e:	2200      	movs	r2, #0
 800be10:	4640      	mov	r0, r8
 800be12:	4649      	mov	r1, r9
 800be14:	f7f4 fbf0 	bl	80005f8 <__aeabi_dmul>
 800be18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800be1c:	f7f4 fe72 	bl	8000b04 <__aeabi_dcmpge>
 800be20:	9e04      	ldr	r6, [sp, #16]
 800be22:	4637      	mov	r7, r6
 800be24:	2800      	cmp	r0, #0
 800be26:	f040 8245 	bne.w	800c2b4 <_dtoa_r+0x954>
 800be2a:	9d00      	ldr	r5, [sp, #0]
 800be2c:	2331      	movs	r3, #49	; 0x31
 800be2e:	f805 3b01 	strb.w	r3, [r5], #1
 800be32:	f10b 0b01 	add.w	fp, fp, #1
 800be36:	e241      	b.n	800c2bc <_dtoa_r+0x95c>
 800be38:	07f2      	lsls	r2, r6, #31
 800be3a:	d505      	bpl.n	800be48 <_dtoa_r+0x4e8>
 800be3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be40:	f7f4 fbda 	bl	80005f8 <__aeabi_dmul>
 800be44:	3501      	adds	r5, #1
 800be46:	2301      	movs	r3, #1
 800be48:	1076      	asrs	r6, r6, #1
 800be4a:	3708      	adds	r7, #8
 800be4c:	e773      	b.n	800bd36 <_dtoa_r+0x3d6>
 800be4e:	2502      	movs	r5, #2
 800be50:	e775      	b.n	800bd3e <_dtoa_r+0x3de>
 800be52:	9e04      	ldr	r6, [sp, #16]
 800be54:	465f      	mov	r7, fp
 800be56:	e792      	b.n	800bd7e <_dtoa_r+0x41e>
 800be58:	9900      	ldr	r1, [sp, #0]
 800be5a:	4b50      	ldr	r3, [pc, #320]	; (800bf9c <_dtoa_r+0x63c>)
 800be5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800be60:	4431      	add	r1, r6
 800be62:	9102      	str	r1, [sp, #8]
 800be64:	9909      	ldr	r1, [sp, #36]	; 0x24
 800be66:	eeb0 9a47 	vmov.f32	s18, s14
 800be6a:	eef0 9a67 	vmov.f32	s19, s15
 800be6e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800be72:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800be76:	2900      	cmp	r1, #0
 800be78:	d044      	beq.n	800bf04 <_dtoa_r+0x5a4>
 800be7a:	494e      	ldr	r1, [pc, #312]	; (800bfb4 <_dtoa_r+0x654>)
 800be7c:	2000      	movs	r0, #0
 800be7e:	f7f4 fce5 	bl	800084c <__aeabi_ddiv>
 800be82:	ec53 2b19 	vmov	r2, r3, d9
 800be86:	f7f4 f9ff 	bl	8000288 <__aeabi_dsub>
 800be8a:	9d00      	ldr	r5, [sp, #0]
 800be8c:	ec41 0b19 	vmov	d9, r0, r1
 800be90:	4649      	mov	r1, r9
 800be92:	4640      	mov	r0, r8
 800be94:	f7f4 fe60 	bl	8000b58 <__aeabi_d2iz>
 800be98:	4606      	mov	r6, r0
 800be9a:	f7f4 fb43 	bl	8000524 <__aeabi_i2d>
 800be9e:	4602      	mov	r2, r0
 800bea0:	460b      	mov	r3, r1
 800bea2:	4640      	mov	r0, r8
 800bea4:	4649      	mov	r1, r9
 800bea6:	f7f4 f9ef 	bl	8000288 <__aeabi_dsub>
 800beaa:	3630      	adds	r6, #48	; 0x30
 800beac:	f805 6b01 	strb.w	r6, [r5], #1
 800beb0:	ec53 2b19 	vmov	r2, r3, d9
 800beb4:	4680      	mov	r8, r0
 800beb6:	4689      	mov	r9, r1
 800beb8:	f7f4 fe10 	bl	8000adc <__aeabi_dcmplt>
 800bebc:	2800      	cmp	r0, #0
 800bebe:	d164      	bne.n	800bf8a <_dtoa_r+0x62a>
 800bec0:	4642      	mov	r2, r8
 800bec2:	464b      	mov	r3, r9
 800bec4:	4937      	ldr	r1, [pc, #220]	; (800bfa4 <_dtoa_r+0x644>)
 800bec6:	2000      	movs	r0, #0
 800bec8:	f7f4 f9de 	bl	8000288 <__aeabi_dsub>
 800becc:	ec53 2b19 	vmov	r2, r3, d9
 800bed0:	f7f4 fe04 	bl	8000adc <__aeabi_dcmplt>
 800bed4:	2800      	cmp	r0, #0
 800bed6:	f040 80b6 	bne.w	800c046 <_dtoa_r+0x6e6>
 800beda:	9b02      	ldr	r3, [sp, #8]
 800bedc:	429d      	cmp	r5, r3
 800bede:	f43f af7c 	beq.w	800bdda <_dtoa_r+0x47a>
 800bee2:	4b31      	ldr	r3, [pc, #196]	; (800bfa8 <_dtoa_r+0x648>)
 800bee4:	ec51 0b19 	vmov	r0, r1, d9
 800bee8:	2200      	movs	r2, #0
 800beea:	f7f4 fb85 	bl	80005f8 <__aeabi_dmul>
 800beee:	4b2e      	ldr	r3, [pc, #184]	; (800bfa8 <_dtoa_r+0x648>)
 800bef0:	ec41 0b19 	vmov	d9, r0, r1
 800bef4:	2200      	movs	r2, #0
 800bef6:	4640      	mov	r0, r8
 800bef8:	4649      	mov	r1, r9
 800befa:	f7f4 fb7d 	bl	80005f8 <__aeabi_dmul>
 800befe:	4680      	mov	r8, r0
 800bf00:	4689      	mov	r9, r1
 800bf02:	e7c5      	b.n	800be90 <_dtoa_r+0x530>
 800bf04:	ec51 0b17 	vmov	r0, r1, d7
 800bf08:	f7f4 fb76 	bl	80005f8 <__aeabi_dmul>
 800bf0c:	9b02      	ldr	r3, [sp, #8]
 800bf0e:	9d00      	ldr	r5, [sp, #0]
 800bf10:	930f      	str	r3, [sp, #60]	; 0x3c
 800bf12:	ec41 0b19 	vmov	d9, r0, r1
 800bf16:	4649      	mov	r1, r9
 800bf18:	4640      	mov	r0, r8
 800bf1a:	f7f4 fe1d 	bl	8000b58 <__aeabi_d2iz>
 800bf1e:	4606      	mov	r6, r0
 800bf20:	f7f4 fb00 	bl	8000524 <__aeabi_i2d>
 800bf24:	3630      	adds	r6, #48	; 0x30
 800bf26:	4602      	mov	r2, r0
 800bf28:	460b      	mov	r3, r1
 800bf2a:	4640      	mov	r0, r8
 800bf2c:	4649      	mov	r1, r9
 800bf2e:	f7f4 f9ab 	bl	8000288 <__aeabi_dsub>
 800bf32:	f805 6b01 	strb.w	r6, [r5], #1
 800bf36:	9b02      	ldr	r3, [sp, #8]
 800bf38:	429d      	cmp	r5, r3
 800bf3a:	4680      	mov	r8, r0
 800bf3c:	4689      	mov	r9, r1
 800bf3e:	f04f 0200 	mov.w	r2, #0
 800bf42:	d124      	bne.n	800bf8e <_dtoa_r+0x62e>
 800bf44:	4b1b      	ldr	r3, [pc, #108]	; (800bfb4 <_dtoa_r+0x654>)
 800bf46:	ec51 0b19 	vmov	r0, r1, d9
 800bf4a:	f7f4 f99f 	bl	800028c <__adddf3>
 800bf4e:	4602      	mov	r2, r0
 800bf50:	460b      	mov	r3, r1
 800bf52:	4640      	mov	r0, r8
 800bf54:	4649      	mov	r1, r9
 800bf56:	f7f4 fddf 	bl	8000b18 <__aeabi_dcmpgt>
 800bf5a:	2800      	cmp	r0, #0
 800bf5c:	d173      	bne.n	800c046 <_dtoa_r+0x6e6>
 800bf5e:	ec53 2b19 	vmov	r2, r3, d9
 800bf62:	4914      	ldr	r1, [pc, #80]	; (800bfb4 <_dtoa_r+0x654>)
 800bf64:	2000      	movs	r0, #0
 800bf66:	f7f4 f98f 	bl	8000288 <__aeabi_dsub>
 800bf6a:	4602      	mov	r2, r0
 800bf6c:	460b      	mov	r3, r1
 800bf6e:	4640      	mov	r0, r8
 800bf70:	4649      	mov	r1, r9
 800bf72:	f7f4 fdb3 	bl	8000adc <__aeabi_dcmplt>
 800bf76:	2800      	cmp	r0, #0
 800bf78:	f43f af2f 	beq.w	800bdda <_dtoa_r+0x47a>
 800bf7c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bf7e:	1e6b      	subs	r3, r5, #1
 800bf80:	930f      	str	r3, [sp, #60]	; 0x3c
 800bf82:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bf86:	2b30      	cmp	r3, #48	; 0x30
 800bf88:	d0f8      	beq.n	800bf7c <_dtoa_r+0x61c>
 800bf8a:	46bb      	mov	fp, r7
 800bf8c:	e04a      	b.n	800c024 <_dtoa_r+0x6c4>
 800bf8e:	4b06      	ldr	r3, [pc, #24]	; (800bfa8 <_dtoa_r+0x648>)
 800bf90:	f7f4 fb32 	bl	80005f8 <__aeabi_dmul>
 800bf94:	4680      	mov	r8, r0
 800bf96:	4689      	mov	r9, r1
 800bf98:	e7bd      	b.n	800bf16 <_dtoa_r+0x5b6>
 800bf9a:	bf00      	nop
 800bf9c:	0800e538 	.word	0x0800e538
 800bfa0:	0800e510 	.word	0x0800e510
 800bfa4:	3ff00000 	.word	0x3ff00000
 800bfa8:	40240000 	.word	0x40240000
 800bfac:	401c0000 	.word	0x401c0000
 800bfb0:	40140000 	.word	0x40140000
 800bfb4:	3fe00000 	.word	0x3fe00000
 800bfb8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800bfbc:	9d00      	ldr	r5, [sp, #0]
 800bfbe:	4642      	mov	r2, r8
 800bfc0:	464b      	mov	r3, r9
 800bfc2:	4630      	mov	r0, r6
 800bfc4:	4639      	mov	r1, r7
 800bfc6:	f7f4 fc41 	bl	800084c <__aeabi_ddiv>
 800bfca:	f7f4 fdc5 	bl	8000b58 <__aeabi_d2iz>
 800bfce:	9001      	str	r0, [sp, #4]
 800bfd0:	f7f4 faa8 	bl	8000524 <__aeabi_i2d>
 800bfd4:	4642      	mov	r2, r8
 800bfd6:	464b      	mov	r3, r9
 800bfd8:	f7f4 fb0e 	bl	80005f8 <__aeabi_dmul>
 800bfdc:	4602      	mov	r2, r0
 800bfde:	460b      	mov	r3, r1
 800bfe0:	4630      	mov	r0, r6
 800bfe2:	4639      	mov	r1, r7
 800bfe4:	f7f4 f950 	bl	8000288 <__aeabi_dsub>
 800bfe8:	9e01      	ldr	r6, [sp, #4]
 800bfea:	9f04      	ldr	r7, [sp, #16]
 800bfec:	3630      	adds	r6, #48	; 0x30
 800bfee:	f805 6b01 	strb.w	r6, [r5], #1
 800bff2:	9e00      	ldr	r6, [sp, #0]
 800bff4:	1bae      	subs	r6, r5, r6
 800bff6:	42b7      	cmp	r7, r6
 800bff8:	4602      	mov	r2, r0
 800bffa:	460b      	mov	r3, r1
 800bffc:	d134      	bne.n	800c068 <_dtoa_r+0x708>
 800bffe:	f7f4 f945 	bl	800028c <__adddf3>
 800c002:	4642      	mov	r2, r8
 800c004:	464b      	mov	r3, r9
 800c006:	4606      	mov	r6, r0
 800c008:	460f      	mov	r7, r1
 800c00a:	f7f4 fd85 	bl	8000b18 <__aeabi_dcmpgt>
 800c00e:	b9c8      	cbnz	r0, 800c044 <_dtoa_r+0x6e4>
 800c010:	4642      	mov	r2, r8
 800c012:	464b      	mov	r3, r9
 800c014:	4630      	mov	r0, r6
 800c016:	4639      	mov	r1, r7
 800c018:	f7f4 fd56 	bl	8000ac8 <__aeabi_dcmpeq>
 800c01c:	b110      	cbz	r0, 800c024 <_dtoa_r+0x6c4>
 800c01e:	9b01      	ldr	r3, [sp, #4]
 800c020:	07db      	lsls	r3, r3, #31
 800c022:	d40f      	bmi.n	800c044 <_dtoa_r+0x6e4>
 800c024:	4651      	mov	r1, sl
 800c026:	4620      	mov	r0, r4
 800c028:	f000 fbcc 	bl	800c7c4 <_Bfree>
 800c02c:	2300      	movs	r3, #0
 800c02e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c030:	702b      	strb	r3, [r5, #0]
 800c032:	f10b 0301 	add.w	r3, fp, #1
 800c036:	6013      	str	r3, [r2, #0]
 800c038:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	f43f ace2 	beq.w	800ba04 <_dtoa_r+0xa4>
 800c040:	601d      	str	r5, [r3, #0]
 800c042:	e4df      	b.n	800ba04 <_dtoa_r+0xa4>
 800c044:	465f      	mov	r7, fp
 800c046:	462b      	mov	r3, r5
 800c048:	461d      	mov	r5, r3
 800c04a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c04e:	2a39      	cmp	r2, #57	; 0x39
 800c050:	d106      	bne.n	800c060 <_dtoa_r+0x700>
 800c052:	9a00      	ldr	r2, [sp, #0]
 800c054:	429a      	cmp	r2, r3
 800c056:	d1f7      	bne.n	800c048 <_dtoa_r+0x6e8>
 800c058:	9900      	ldr	r1, [sp, #0]
 800c05a:	2230      	movs	r2, #48	; 0x30
 800c05c:	3701      	adds	r7, #1
 800c05e:	700a      	strb	r2, [r1, #0]
 800c060:	781a      	ldrb	r2, [r3, #0]
 800c062:	3201      	adds	r2, #1
 800c064:	701a      	strb	r2, [r3, #0]
 800c066:	e790      	b.n	800bf8a <_dtoa_r+0x62a>
 800c068:	4ba3      	ldr	r3, [pc, #652]	; (800c2f8 <_dtoa_r+0x998>)
 800c06a:	2200      	movs	r2, #0
 800c06c:	f7f4 fac4 	bl	80005f8 <__aeabi_dmul>
 800c070:	2200      	movs	r2, #0
 800c072:	2300      	movs	r3, #0
 800c074:	4606      	mov	r6, r0
 800c076:	460f      	mov	r7, r1
 800c078:	f7f4 fd26 	bl	8000ac8 <__aeabi_dcmpeq>
 800c07c:	2800      	cmp	r0, #0
 800c07e:	d09e      	beq.n	800bfbe <_dtoa_r+0x65e>
 800c080:	e7d0      	b.n	800c024 <_dtoa_r+0x6c4>
 800c082:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c084:	2a00      	cmp	r2, #0
 800c086:	f000 80ca 	beq.w	800c21e <_dtoa_r+0x8be>
 800c08a:	9a07      	ldr	r2, [sp, #28]
 800c08c:	2a01      	cmp	r2, #1
 800c08e:	f300 80ad 	bgt.w	800c1ec <_dtoa_r+0x88c>
 800c092:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c094:	2a00      	cmp	r2, #0
 800c096:	f000 80a5 	beq.w	800c1e4 <_dtoa_r+0x884>
 800c09a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c09e:	9e08      	ldr	r6, [sp, #32]
 800c0a0:	9d05      	ldr	r5, [sp, #20]
 800c0a2:	9a05      	ldr	r2, [sp, #20]
 800c0a4:	441a      	add	r2, r3
 800c0a6:	9205      	str	r2, [sp, #20]
 800c0a8:	9a06      	ldr	r2, [sp, #24]
 800c0aa:	2101      	movs	r1, #1
 800c0ac:	441a      	add	r2, r3
 800c0ae:	4620      	mov	r0, r4
 800c0b0:	9206      	str	r2, [sp, #24]
 800c0b2:	f000 fc3d 	bl	800c930 <__i2b>
 800c0b6:	4607      	mov	r7, r0
 800c0b8:	b165      	cbz	r5, 800c0d4 <_dtoa_r+0x774>
 800c0ba:	9b06      	ldr	r3, [sp, #24]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	dd09      	ble.n	800c0d4 <_dtoa_r+0x774>
 800c0c0:	42ab      	cmp	r3, r5
 800c0c2:	9a05      	ldr	r2, [sp, #20]
 800c0c4:	bfa8      	it	ge
 800c0c6:	462b      	movge	r3, r5
 800c0c8:	1ad2      	subs	r2, r2, r3
 800c0ca:	9205      	str	r2, [sp, #20]
 800c0cc:	9a06      	ldr	r2, [sp, #24]
 800c0ce:	1aed      	subs	r5, r5, r3
 800c0d0:	1ad3      	subs	r3, r2, r3
 800c0d2:	9306      	str	r3, [sp, #24]
 800c0d4:	9b08      	ldr	r3, [sp, #32]
 800c0d6:	b1f3      	cbz	r3, 800c116 <_dtoa_r+0x7b6>
 800c0d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	f000 80a3 	beq.w	800c226 <_dtoa_r+0x8c6>
 800c0e0:	2e00      	cmp	r6, #0
 800c0e2:	dd10      	ble.n	800c106 <_dtoa_r+0x7a6>
 800c0e4:	4639      	mov	r1, r7
 800c0e6:	4632      	mov	r2, r6
 800c0e8:	4620      	mov	r0, r4
 800c0ea:	f000 fce1 	bl	800cab0 <__pow5mult>
 800c0ee:	4652      	mov	r2, sl
 800c0f0:	4601      	mov	r1, r0
 800c0f2:	4607      	mov	r7, r0
 800c0f4:	4620      	mov	r0, r4
 800c0f6:	f000 fc31 	bl	800c95c <__multiply>
 800c0fa:	4651      	mov	r1, sl
 800c0fc:	4680      	mov	r8, r0
 800c0fe:	4620      	mov	r0, r4
 800c100:	f000 fb60 	bl	800c7c4 <_Bfree>
 800c104:	46c2      	mov	sl, r8
 800c106:	9b08      	ldr	r3, [sp, #32]
 800c108:	1b9a      	subs	r2, r3, r6
 800c10a:	d004      	beq.n	800c116 <_dtoa_r+0x7b6>
 800c10c:	4651      	mov	r1, sl
 800c10e:	4620      	mov	r0, r4
 800c110:	f000 fcce 	bl	800cab0 <__pow5mult>
 800c114:	4682      	mov	sl, r0
 800c116:	2101      	movs	r1, #1
 800c118:	4620      	mov	r0, r4
 800c11a:	f000 fc09 	bl	800c930 <__i2b>
 800c11e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c120:	2b00      	cmp	r3, #0
 800c122:	4606      	mov	r6, r0
 800c124:	f340 8081 	ble.w	800c22a <_dtoa_r+0x8ca>
 800c128:	461a      	mov	r2, r3
 800c12a:	4601      	mov	r1, r0
 800c12c:	4620      	mov	r0, r4
 800c12e:	f000 fcbf 	bl	800cab0 <__pow5mult>
 800c132:	9b07      	ldr	r3, [sp, #28]
 800c134:	2b01      	cmp	r3, #1
 800c136:	4606      	mov	r6, r0
 800c138:	dd7a      	ble.n	800c230 <_dtoa_r+0x8d0>
 800c13a:	f04f 0800 	mov.w	r8, #0
 800c13e:	6933      	ldr	r3, [r6, #16]
 800c140:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c144:	6918      	ldr	r0, [r3, #16]
 800c146:	f000 fba5 	bl	800c894 <__hi0bits>
 800c14a:	f1c0 0020 	rsb	r0, r0, #32
 800c14e:	9b06      	ldr	r3, [sp, #24]
 800c150:	4418      	add	r0, r3
 800c152:	f010 001f 	ands.w	r0, r0, #31
 800c156:	f000 8094 	beq.w	800c282 <_dtoa_r+0x922>
 800c15a:	f1c0 0320 	rsb	r3, r0, #32
 800c15e:	2b04      	cmp	r3, #4
 800c160:	f340 8085 	ble.w	800c26e <_dtoa_r+0x90e>
 800c164:	9b05      	ldr	r3, [sp, #20]
 800c166:	f1c0 001c 	rsb	r0, r0, #28
 800c16a:	4403      	add	r3, r0
 800c16c:	9305      	str	r3, [sp, #20]
 800c16e:	9b06      	ldr	r3, [sp, #24]
 800c170:	4403      	add	r3, r0
 800c172:	4405      	add	r5, r0
 800c174:	9306      	str	r3, [sp, #24]
 800c176:	9b05      	ldr	r3, [sp, #20]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	dd05      	ble.n	800c188 <_dtoa_r+0x828>
 800c17c:	4651      	mov	r1, sl
 800c17e:	461a      	mov	r2, r3
 800c180:	4620      	mov	r0, r4
 800c182:	f000 fcef 	bl	800cb64 <__lshift>
 800c186:	4682      	mov	sl, r0
 800c188:	9b06      	ldr	r3, [sp, #24]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	dd05      	ble.n	800c19a <_dtoa_r+0x83a>
 800c18e:	4631      	mov	r1, r6
 800c190:	461a      	mov	r2, r3
 800c192:	4620      	mov	r0, r4
 800c194:	f000 fce6 	bl	800cb64 <__lshift>
 800c198:	4606      	mov	r6, r0
 800c19a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d072      	beq.n	800c286 <_dtoa_r+0x926>
 800c1a0:	4631      	mov	r1, r6
 800c1a2:	4650      	mov	r0, sl
 800c1a4:	f000 fd4a 	bl	800cc3c <__mcmp>
 800c1a8:	2800      	cmp	r0, #0
 800c1aa:	da6c      	bge.n	800c286 <_dtoa_r+0x926>
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	4651      	mov	r1, sl
 800c1b0:	220a      	movs	r2, #10
 800c1b2:	4620      	mov	r0, r4
 800c1b4:	f000 fb28 	bl	800c808 <__multadd>
 800c1b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c1be:	4682      	mov	sl, r0
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	f000 81b0 	beq.w	800c526 <_dtoa_r+0xbc6>
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	4639      	mov	r1, r7
 800c1ca:	220a      	movs	r2, #10
 800c1cc:	4620      	mov	r0, r4
 800c1ce:	f000 fb1b 	bl	800c808 <__multadd>
 800c1d2:	9b01      	ldr	r3, [sp, #4]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	4607      	mov	r7, r0
 800c1d8:	f300 8096 	bgt.w	800c308 <_dtoa_r+0x9a8>
 800c1dc:	9b07      	ldr	r3, [sp, #28]
 800c1de:	2b02      	cmp	r3, #2
 800c1e0:	dc59      	bgt.n	800c296 <_dtoa_r+0x936>
 800c1e2:	e091      	b.n	800c308 <_dtoa_r+0x9a8>
 800c1e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c1e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c1ea:	e758      	b.n	800c09e <_dtoa_r+0x73e>
 800c1ec:	9b04      	ldr	r3, [sp, #16]
 800c1ee:	1e5e      	subs	r6, r3, #1
 800c1f0:	9b08      	ldr	r3, [sp, #32]
 800c1f2:	42b3      	cmp	r3, r6
 800c1f4:	bfbf      	itttt	lt
 800c1f6:	9b08      	ldrlt	r3, [sp, #32]
 800c1f8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c1fa:	9608      	strlt	r6, [sp, #32]
 800c1fc:	1af3      	sublt	r3, r6, r3
 800c1fe:	bfb4      	ite	lt
 800c200:	18d2      	addlt	r2, r2, r3
 800c202:	1b9e      	subge	r6, r3, r6
 800c204:	9b04      	ldr	r3, [sp, #16]
 800c206:	bfbc      	itt	lt
 800c208:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c20a:	2600      	movlt	r6, #0
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	bfb7      	itett	lt
 800c210:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c214:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c218:	1a9d      	sublt	r5, r3, r2
 800c21a:	2300      	movlt	r3, #0
 800c21c:	e741      	b.n	800c0a2 <_dtoa_r+0x742>
 800c21e:	9e08      	ldr	r6, [sp, #32]
 800c220:	9d05      	ldr	r5, [sp, #20]
 800c222:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c224:	e748      	b.n	800c0b8 <_dtoa_r+0x758>
 800c226:	9a08      	ldr	r2, [sp, #32]
 800c228:	e770      	b.n	800c10c <_dtoa_r+0x7ac>
 800c22a:	9b07      	ldr	r3, [sp, #28]
 800c22c:	2b01      	cmp	r3, #1
 800c22e:	dc19      	bgt.n	800c264 <_dtoa_r+0x904>
 800c230:	9b02      	ldr	r3, [sp, #8]
 800c232:	b9bb      	cbnz	r3, 800c264 <_dtoa_r+0x904>
 800c234:	9b03      	ldr	r3, [sp, #12]
 800c236:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c23a:	b99b      	cbnz	r3, 800c264 <_dtoa_r+0x904>
 800c23c:	9b03      	ldr	r3, [sp, #12]
 800c23e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c242:	0d1b      	lsrs	r3, r3, #20
 800c244:	051b      	lsls	r3, r3, #20
 800c246:	b183      	cbz	r3, 800c26a <_dtoa_r+0x90a>
 800c248:	9b05      	ldr	r3, [sp, #20]
 800c24a:	3301      	adds	r3, #1
 800c24c:	9305      	str	r3, [sp, #20]
 800c24e:	9b06      	ldr	r3, [sp, #24]
 800c250:	3301      	adds	r3, #1
 800c252:	9306      	str	r3, [sp, #24]
 800c254:	f04f 0801 	mov.w	r8, #1
 800c258:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	f47f af6f 	bne.w	800c13e <_dtoa_r+0x7de>
 800c260:	2001      	movs	r0, #1
 800c262:	e774      	b.n	800c14e <_dtoa_r+0x7ee>
 800c264:	f04f 0800 	mov.w	r8, #0
 800c268:	e7f6      	b.n	800c258 <_dtoa_r+0x8f8>
 800c26a:	4698      	mov	r8, r3
 800c26c:	e7f4      	b.n	800c258 <_dtoa_r+0x8f8>
 800c26e:	d082      	beq.n	800c176 <_dtoa_r+0x816>
 800c270:	9a05      	ldr	r2, [sp, #20]
 800c272:	331c      	adds	r3, #28
 800c274:	441a      	add	r2, r3
 800c276:	9205      	str	r2, [sp, #20]
 800c278:	9a06      	ldr	r2, [sp, #24]
 800c27a:	441a      	add	r2, r3
 800c27c:	441d      	add	r5, r3
 800c27e:	9206      	str	r2, [sp, #24]
 800c280:	e779      	b.n	800c176 <_dtoa_r+0x816>
 800c282:	4603      	mov	r3, r0
 800c284:	e7f4      	b.n	800c270 <_dtoa_r+0x910>
 800c286:	9b04      	ldr	r3, [sp, #16]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	dc37      	bgt.n	800c2fc <_dtoa_r+0x99c>
 800c28c:	9b07      	ldr	r3, [sp, #28]
 800c28e:	2b02      	cmp	r3, #2
 800c290:	dd34      	ble.n	800c2fc <_dtoa_r+0x99c>
 800c292:	9b04      	ldr	r3, [sp, #16]
 800c294:	9301      	str	r3, [sp, #4]
 800c296:	9b01      	ldr	r3, [sp, #4]
 800c298:	b963      	cbnz	r3, 800c2b4 <_dtoa_r+0x954>
 800c29a:	4631      	mov	r1, r6
 800c29c:	2205      	movs	r2, #5
 800c29e:	4620      	mov	r0, r4
 800c2a0:	f000 fab2 	bl	800c808 <__multadd>
 800c2a4:	4601      	mov	r1, r0
 800c2a6:	4606      	mov	r6, r0
 800c2a8:	4650      	mov	r0, sl
 800c2aa:	f000 fcc7 	bl	800cc3c <__mcmp>
 800c2ae:	2800      	cmp	r0, #0
 800c2b0:	f73f adbb 	bgt.w	800be2a <_dtoa_r+0x4ca>
 800c2b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2b6:	9d00      	ldr	r5, [sp, #0]
 800c2b8:	ea6f 0b03 	mvn.w	fp, r3
 800c2bc:	f04f 0800 	mov.w	r8, #0
 800c2c0:	4631      	mov	r1, r6
 800c2c2:	4620      	mov	r0, r4
 800c2c4:	f000 fa7e 	bl	800c7c4 <_Bfree>
 800c2c8:	2f00      	cmp	r7, #0
 800c2ca:	f43f aeab 	beq.w	800c024 <_dtoa_r+0x6c4>
 800c2ce:	f1b8 0f00 	cmp.w	r8, #0
 800c2d2:	d005      	beq.n	800c2e0 <_dtoa_r+0x980>
 800c2d4:	45b8      	cmp	r8, r7
 800c2d6:	d003      	beq.n	800c2e0 <_dtoa_r+0x980>
 800c2d8:	4641      	mov	r1, r8
 800c2da:	4620      	mov	r0, r4
 800c2dc:	f000 fa72 	bl	800c7c4 <_Bfree>
 800c2e0:	4639      	mov	r1, r7
 800c2e2:	4620      	mov	r0, r4
 800c2e4:	f000 fa6e 	bl	800c7c4 <_Bfree>
 800c2e8:	e69c      	b.n	800c024 <_dtoa_r+0x6c4>
 800c2ea:	2600      	movs	r6, #0
 800c2ec:	4637      	mov	r7, r6
 800c2ee:	e7e1      	b.n	800c2b4 <_dtoa_r+0x954>
 800c2f0:	46bb      	mov	fp, r7
 800c2f2:	4637      	mov	r7, r6
 800c2f4:	e599      	b.n	800be2a <_dtoa_r+0x4ca>
 800c2f6:	bf00      	nop
 800c2f8:	40240000 	.word	0x40240000
 800c2fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	f000 80c8 	beq.w	800c494 <_dtoa_r+0xb34>
 800c304:	9b04      	ldr	r3, [sp, #16]
 800c306:	9301      	str	r3, [sp, #4]
 800c308:	2d00      	cmp	r5, #0
 800c30a:	dd05      	ble.n	800c318 <_dtoa_r+0x9b8>
 800c30c:	4639      	mov	r1, r7
 800c30e:	462a      	mov	r2, r5
 800c310:	4620      	mov	r0, r4
 800c312:	f000 fc27 	bl	800cb64 <__lshift>
 800c316:	4607      	mov	r7, r0
 800c318:	f1b8 0f00 	cmp.w	r8, #0
 800c31c:	d05b      	beq.n	800c3d6 <_dtoa_r+0xa76>
 800c31e:	6879      	ldr	r1, [r7, #4]
 800c320:	4620      	mov	r0, r4
 800c322:	f000 fa0f 	bl	800c744 <_Balloc>
 800c326:	4605      	mov	r5, r0
 800c328:	b928      	cbnz	r0, 800c336 <_dtoa_r+0x9d6>
 800c32a:	4b83      	ldr	r3, [pc, #524]	; (800c538 <_dtoa_r+0xbd8>)
 800c32c:	4602      	mov	r2, r0
 800c32e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c332:	f7ff bb2e 	b.w	800b992 <_dtoa_r+0x32>
 800c336:	693a      	ldr	r2, [r7, #16]
 800c338:	3202      	adds	r2, #2
 800c33a:	0092      	lsls	r2, r2, #2
 800c33c:	f107 010c 	add.w	r1, r7, #12
 800c340:	300c      	adds	r0, #12
 800c342:	f001 f82f 	bl	800d3a4 <memcpy>
 800c346:	2201      	movs	r2, #1
 800c348:	4629      	mov	r1, r5
 800c34a:	4620      	mov	r0, r4
 800c34c:	f000 fc0a 	bl	800cb64 <__lshift>
 800c350:	9b00      	ldr	r3, [sp, #0]
 800c352:	3301      	adds	r3, #1
 800c354:	9304      	str	r3, [sp, #16]
 800c356:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c35a:	4413      	add	r3, r2
 800c35c:	9308      	str	r3, [sp, #32]
 800c35e:	9b02      	ldr	r3, [sp, #8]
 800c360:	f003 0301 	and.w	r3, r3, #1
 800c364:	46b8      	mov	r8, r7
 800c366:	9306      	str	r3, [sp, #24]
 800c368:	4607      	mov	r7, r0
 800c36a:	9b04      	ldr	r3, [sp, #16]
 800c36c:	4631      	mov	r1, r6
 800c36e:	3b01      	subs	r3, #1
 800c370:	4650      	mov	r0, sl
 800c372:	9301      	str	r3, [sp, #4]
 800c374:	f7ff fa6b 	bl	800b84e <quorem>
 800c378:	4641      	mov	r1, r8
 800c37a:	9002      	str	r0, [sp, #8]
 800c37c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c380:	4650      	mov	r0, sl
 800c382:	f000 fc5b 	bl	800cc3c <__mcmp>
 800c386:	463a      	mov	r2, r7
 800c388:	9005      	str	r0, [sp, #20]
 800c38a:	4631      	mov	r1, r6
 800c38c:	4620      	mov	r0, r4
 800c38e:	f000 fc71 	bl	800cc74 <__mdiff>
 800c392:	68c2      	ldr	r2, [r0, #12]
 800c394:	4605      	mov	r5, r0
 800c396:	bb02      	cbnz	r2, 800c3da <_dtoa_r+0xa7a>
 800c398:	4601      	mov	r1, r0
 800c39a:	4650      	mov	r0, sl
 800c39c:	f000 fc4e 	bl	800cc3c <__mcmp>
 800c3a0:	4602      	mov	r2, r0
 800c3a2:	4629      	mov	r1, r5
 800c3a4:	4620      	mov	r0, r4
 800c3a6:	9209      	str	r2, [sp, #36]	; 0x24
 800c3a8:	f000 fa0c 	bl	800c7c4 <_Bfree>
 800c3ac:	9b07      	ldr	r3, [sp, #28]
 800c3ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c3b0:	9d04      	ldr	r5, [sp, #16]
 800c3b2:	ea43 0102 	orr.w	r1, r3, r2
 800c3b6:	9b06      	ldr	r3, [sp, #24]
 800c3b8:	4319      	orrs	r1, r3
 800c3ba:	d110      	bne.n	800c3de <_dtoa_r+0xa7e>
 800c3bc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c3c0:	d029      	beq.n	800c416 <_dtoa_r+0xab6>
 800c3c2:	9b05      	ldr	r3, [sp, #20]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	dd02      	ble.n	800c3ce <_dtoa_r+0xa6e>
 800c3c8:	9b02      	ldr	r3, [sp, #8]
 800c3ca:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c3ce:	9b01      	ldr	r3, [sp, #4]
 800c3d0:	f883 9000 	strb.w	r9, [r3]
 800c3d4:	e774      	b.n	800c2c0 <_dtoa_r+0x960>
 800c3d6:	4638      	mov	r0, r7
 800c3d8:	e7ba      	b.n	800c350 <_dtoa_r+0x9f0>
 800c3da:	2201      	movs	r2, #1
 800c3dc:	e7e1      	b.n	800c3a2 <_dtoa_r+0xa42>
 800c3de:	9b05      	ldr	r3, [sp, #20]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	db04      	blt.n	800c3ee <_dtoa_r+0xa8e>
 800c3e4:	9907      	ldr	r1, [sp, #28]
 800c3e6:	430b      	orrs	r3, r1
 800c3e8:	9906      	ldr	r1, [sp, #24]
 800c3ea:	430b      	orrs	r3, r1
 800c3ec:	d120      	bne.n	800c430 <_dtoa_r+0xad0>
 800c3ee:	2a00      	cmp	r2, #0
 800c3f0:	dded      	ble.n	800c3ce <_dtoa_r+0xa6e>
 800c3f2:	4651      	mov	r1, sl
 800c3f4:	2201      	movs	r2, #1
 800c3f6:	4620      	mov	r0, r4
 800c3f8:	f000 fbb4 	bl	800cb64 <__lshift>
 800c3fc:	4631      	mov	r1, r6
 800c3fe:	4682      	mov	sl, r0
 800c400:	f000 fc1c 	bl	800cc3c <__mcmp>
 800c404:	2800      	cmp	r0, #0
 800c406:	dc03      	bgt.n	800c410 <_dtoa_r+0xab0>
 800c408:	d1e1      	bne.n	800c3ce <_dtoa_r+0xa6e>
 800c40a:	f019 0f01 	tst.w	r9, #1
 800c40e:	d0de      	beq.n	800c3ce <_dtoa_r+0xa6e>
 800c410:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c414:	d1d8      	bne.n	800c3c8 <_dtoa_r+0xa68>
 800c416:	9a01      	ldr	r2, [sp, #4]
 800c418:	2339      	movs	r3, #57	; 0x39
 800c41a:	7013      	strb	r3, [r2, #0]
 800c41c:	462b      	mov	r3, r5
 800c41e:	461d      	mov	r5, r3
 800c420:	3b01      	subs	r3, #1
 800c422:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c426:	2a39      	cmp	r2, #57	; 0x39
 800c428:	d06c      	beq.n	800c504 <_dtoa_r+0xba4>
 800c42a:	3201      	adds	r2, #1
 800c42c:	701a      	strb	r2, [r3, #0]
 800c42e:	e747      	b.n	800c2c0 <_dtoa_r+0x960>
 800c430:	2a00      	cmp	r2, #0
 800c432:	dd07      	ble.n	800c444 <_dtoa_r+0xae4>
 800c434:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c438:	d0ed      	beq.n	800c416 <_dtoa_r+0xab6>
 800c43a:	9a01      	ldr	r2, [sp, #4]
 800c43c:	f109 0301 	add.w	r3, r9, #1
 800c440:	7013      	strb	r3, [r2, #0]
 800c442:	e73d      	b.n	800c2c0 <_dtoa_r+0x960>
 800c444:	9b04      	ldr	r3, [sp, #16]
 800c446:	9a08      	ldr	r2, [sp, #32]
 800c448:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c44c:	4293      	cmp	r3, r2
 800c44e:	d043      	beq.n	800c4d8 <_dtoa_r+0xb78>
 800c450:	4651      	mov	r1, sl
 800c452:	2300      	movs	r3, #0
 800c454:	220a      	movs	r2, #10
 800c456:	4620      	mov	r0, r4
 800c458:	f000 f9d6 	bl	800c808 <__multadd>
 800c45c:	45b8      	cmp	r8, r7
 800c45e:	4682      	mov	sl, r0
 800c460:	f04f 0300 	mov.w	r3, #0
 800c464:	f04f 020a 	mov.w	r2, #10
 800c468:	4641      	mov	r1, r8
 800c46a:	4620      	mov	r0, r4
 800c46c:	d107      	bne.n	800c47e <_dtoa_r+0xb1e>
 800c46e:	f000 f9cb 	bl	800c808 <__multadd>
 800c472:	4680      	mov	r8, r0
 800c474:	4607      	mov	r7, r0
 800c476:	9b04      	ldr	r3, [sp, #16]
 800c478:	3301      	adds	r3, #1
 800c47a:	9304      	str	r3, [sp, #16]
 800c47c:	e775      	b.n	800c36a <_dtoa_r+0xa0a>
 800c47e:	f000 f9c3 	bl	800c808 <__multadd>
 800c482:	4639      	mov	r1, r7
 800c484:	4680      	mov	r8, r0
 800c486:	2300      	movs	r3, #0
 800c488:	220a      	movs	r2, #10
 800c48a:	4620      	mov	r0, r4
 800c48c:	f000 f9bc 	bl	800c808 <__multadd>
 800c490:	4607      	mov	r7, r0
 800c492:	e7f0      	b.n	800c476 <_dtoa_r+0xb16>
 800c494:	9b04      	ldr	r3, [sp, #16]
 800c496:	9301      	str	r3, [sp, #4]
 800c498:	9d00      	ldr	r5, [sp, #0]
 800c49a:	4631      	mov	r1, r6
 800c49c:	4650      	mov	r0, sl
 800c49e:	f7ff f9d6 	bl	800b84e <quorem>
 800c4a2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c4a6:	9b00      	ldr	r3, [sp, #0]
 800c4a8:	f805 9b01 	strb.w	r9, [r5], #1
 800c4ac:	1aea      	subs	r2, r5, r3
 800c4ae:	9b01      	ldr	r3, [sp, #4]
 800c4b0:	4293      	cmp	r3, r2
 800c4b2:	dd07      	ble.n	800c4c4 <_dtoa_r+0xb64>
 800c4b4:	4651      	mov	r1, sl
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	220a      	movs	r2, #10
 800c4ba:	4620      	mov	r0, r4
 800c4bc:	f000 f9a4 	bl	800c808 <__multadd>
 800c4c0:	4682      	mov	sl, r0
 800c4c2:	e7ea      	b.n	800c49a <_dtoa_r+0xb3a>
 800c4c4:	9b01      	ldr	r3, [sp, #4]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	bfc8      	it	gt
 800c4ca:	461d      	movgt	r5, r3
 800c4cc:	9b00      	ldr	r3, [sp, #0]
 800c4ce:	bfd8      	it	le
 800c4d0:	2501      	movle	r5, #1
 800c4d2:	441d      	add	r5, r3
 800c4d4:	f04f 0800 	mov.w	r8, #0
 800c4d8:	4651      	mov	r1, sl
 800c4da:	2201      	movs	r2, #1
 800c4dc:	4620      	mov	r0, r4
 800c4de:	f000 fb41 	bl	800cb64 <__lshift>
 800c4e2:	4631      	mov	r1, r6
 800c4e4:	4682      	mov	sl, r0
 800c4e6:	f000 fba9 	bl	800cc3c <__mcmp>
 800c4ea:	2800      	cmp	r0, #0
 800c4ec:	dc96      	bgt.n	800c41c <_dtoa_r+0xabc>
 800c4ee:	d102      	bne.n	800c4f6 <_dtoa_r+0xb96>
 800c4f0:	f019 0f01 	tst.w	r9, #1
 800c4f4:	d192      	bne.n	800c41c <_dtoa_r+0xabc>
 800c4f6:	462b      	mov	r3, r5
 800c4f8:	461d      	mov	r5, r3
 800c4fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c4fe:	2a30      	cmp	r2, #48	; 0x30
 800c500:	d0fa      	beq.n	800c4f8 <_dtoa_r+0xb98>
 800c502:	e6dd      	b.n	800c2c0 <_dtoa_r+0x960>
 800c504:	9a00      	ldr	r2, [sp, #0]
 800c506:	429a      	cmp	r2, r3
 800c508:	d189      	bne.n	800c41e <_dtoa_r+0xabe>
 800c50a:	f10b 0b01 	add.w	fp, fp, #1
 800c50e:	2331      	movs	r3, #49	; 0x31
 800c510:	e796      	b.n	800c440 <_dtoa_r+0xae0>
 800c512:	4b0a      	ldr	r3, [pc, #40]	; (800c53c <_dtoa_r+0xbdc>)
 800c514:	f7ff ba99 	b.w	800ba4a <_dtoa_r+0xea>
 800c518:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	f47f aa6d 	bne.w	800b9fa <_dtoa_r+0x9a>
 800c520:	4b07      	ldr	r3, [pc, #28]	; (800c540 <_dtoa_r+0xbe0>)
 800c522:	f7ff ba92 	b.w	800ba4a <_dtoa_r+0xea>
 800c526:	9b01      	ldr	r3, [sp, #4]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	dcb5      	bgt.n	800c498 <_dtoa_r+0xb38>
 800c52c:	9b07      	ldr	r3, [sp, #28]
 800c52e:	2b02      	cmp	r3, #2
 800c530:	f73f aeb1 	bgt.w	800c296 <_dtoa_r+0x936>
 800c534:	e7b0      	b.n	800c498 <_dtoa_r+0xb38>
 800c536:	bf00      	nop
 800c538:	0800e4a5 	.word	0x0800e4a5
 800c53c:	0800e405 	.word	0x0800e405
 800c540:	0800e429 	.word	0x0800e429

0800c544 <_free_r>:
 800c544:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c546:	2900      	cmp	r1, #0
 800c548:	d044      	beq.n	800c5d4 <_free_r+0x90>
 800c54a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c54e:	9001      	str	r0, [sp, #4]
 800c550:	2b00      	cmp	r3, #0
 800c552:	f1a1 0404 	sub.w	r4, r1, #4
 800c556:	bfb8      	it	lt
 800c558:	18e4      	addlt	r4, r4, r3
 800c55a:	f000 f8e7 	bl	800c72c <__malloc_lock>
 800c55e:	4a1e      	ldr	r2, [pc, #120]	; (800c5d8 <_free_r+0x94>)
 800c560:	9801      	ldr	r0, [sp, #4]
 800c562:	6813      	ldr	r3, [r2, #0]
 800c564:	b933      	cbnz	r3, 800c574 <_free_r+0x30>
 800c566:	6063      	str	r3, [r4, #4]
 800c568:	6014      	str	r4, [r2, #0]
 800c56a:	b003      	add	sp, #12
 800c56c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c570:	f000 b8e2 	b.w	800c738 <__malloc_unlock>
 800c574:	42a3      	cmp	r3, r4
 800c576:	d908      	bls.n	800c58a <_free_r+0x46>
 800c578:	6825      	ldr	r5, [r4, #0]
 800c57a:	1961      	adds	r1, r4, r5
 800c57c:	428b      	cmp	r3, r1
 800c57e:	bf01      	itttt	eq
 800c580:	6819      	ldreq	r1, [r3, #0]
 800c582:	685b      	ldreq	r3, [r3, #4]
 800c584:	1949      	addeq	r1, r1, r5
 800c586:	6021      	streq	r1, [r4, #0]
 800c588:	e7ed      	b.n	800c566 <_free_r+0x22>
 800c58a:	461a      	mov	r2, r3
 800c58c:	685b      	ldr	r3, [r3, #4]
 800c58e:	b10b      	cbz	r3, 800c594 <_free_r+0x50>
 800c590:	42a3      	cmp	r3, r4
 800c592:	d9fa      	bls.n	800c58a <_free_r+0x46>
 800c594:	6811      	ldr	r1, [r2, #0]
 800c596:	1855      	adds	r5, r2, r1
 800c598:	42a5      	cmp	r5, r4
 800c59a:	d10b      	bne.n	800c5b4 <_free_r+0x70>
 800c59c:	6824      	ldr	r4, [r4, #0]
 800c59e:	4421      	add	r1, r4
 800c5a0:	1854      	adds	r4, r2, r1
 800c5a2:	42a3      	cmp	r3, r4
 800c5a4:	6011      	str	r1, [r2, #0]
 800c5a6:	d1e0      	bne.n	800c56a <_free_r+0x26>
 800c5a8:	681c      	ldr	r4, [r3, #0]
 800c5aa:	685b      	ldr	r3, [r3, #4]
 800c5ac:	6053      	str	r3, [r2, #4]
 800c5ae:	440c      	add	r4, r1
 800c5b0:	6014      	str	r4, [r2, #0]
 800c5b2:	e7da      	b.n	800c56a <_free_r+0x26>
 800c5b4:	d902      	bls.n	800c5bc <_free_r+0x78>
 800c5b6:	230c      	movs	r3, #12
 800c5b8:	6003      	str	r3, [r0, #0]
 800c5ba:	e7d6      	b.n	800c56a <_free_r+0x26>
 800c5bc:	6825      	ldr	r5, [r4, #0]
 800c5be:	1961      	adds	r1, r4, r5
 800c5c0:	428b      	cmp	r3, r1
 800c5c2:	bf04      	itt	eq
 800c5c4:	6819      	ldreq	r1, [r3, #0]
 800c5c6:	685b      	ldreq	r3, [r3, #4]
 800c5c8:	6063      	str	r3, [r4, #4]
 800c5ca:	bf04      	itt	eq
 800c5cc:	1949      	addeq	r1, r1, r5
 800c5ce:	6021      	streq	r1, [r4, #0]
 800c5d0:	6054      	str	r4, [r2, #4]
 800c5d2:	e7ca      	b.n	800c56a <_free_r+0x26>
 800c5d4:	b003      	add	sp, #12
 800c5d6:	bd30      	pop	{r4, r5, pc}
 800c5d8:	20003854 	.word	0x20003854

0800c5dc <malloc>:
 800c5dc:	4b02      	ldr	r3, [pc, #8]	; (800c5e8 <malloc+0xc>)
 800c5de:	4601      	mov	r1, r0
 800c5e0:	6818      	ldr	r0, [r3, #0]
 800c5e2:	f000 b823 	b.w	800c62c <_malloc_r>
 800c5e6:	bf00      	nop
 800c5e8:	200000f0 	.word	0x200000f0

0800c5ec <sbrk_aligned>:
 800c5ec:	b570      	push	{r4, r5, r6, lr}
 800c5ee:	4e0e      	ldr	r6, [pc, #56]	; (800c628 <sbrk_aligned+0x3c>)
 800c5f0:	460c      	mov	r4, r1
 800c5f2:	6831      	ldr	r1, [r6, #0]
 800c5f4:	4605      	mov	r5, r0
 800c5f6:	b911      	cbnz	r1, 800c5fe <sbrk_aligned+0x12>
 800c5f8:	f000 fec4 	bl	800d384 <_sbrk_r>
 800c5fc:	6030      	str	r0, [r6, #0]
 800c5fe:	4621      	mov	r1, r4
 800c600:	4628      	mov	r0, r5
 800c602:	f000 febf 	bl	800d384 <_sbrk_r>
 800c606:	1c43      	adds	r3, r0, #1
 800c608:	d00a      	beq.n	800c620 <sbrk_aligned+0x34>
 800c60a:	1cc4      	adds	r4, r0, #3
 800c60c:	f024 0403 	bic.w	r4, r4, #3
 800c610:	42a0      	cmp	r0, r4
 800c612:	d007      	beq.n	800c624 <sbrk_aligned+0x38>
 800c614:	1a21      	subs	r1, r4, r0
 800c616:	4628      	mov	r0, r5
 800c618:	f000 feb4 	bl	800d384 <_sbrk_r>
 800c61c:	3001      	adds	r0, #1
 800c61e:	d101      	bne.n	800c624 <sbrk_aligned+0x38>
 800c620:	f04f 34ff 	mov.w	r4, #4294967295
 800c624:	4620      	mov	r0, r4
 800c626:	bd70      	pop	{r4, r5, r6, pc}
 800c628:	20003858 	.word	0x20003858

0800c62c <_malloc_r>:
 800c62c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c630:	1ccd      	adds	r5, r1, #3
 800c632:	f025 0503 	bic.w	r5, r5, #3
 800c636:	3508      	adds	r5, #8
 800c638:	2d0c      	cmp	r5, #12
 800c63a:	bf38      	it	cc
 800c63c:	250c      	movcc	r5, #12
 800c63e:	2d00      	cmp	r5, #0
 800c640:	4607      	mov	r7, r0
 800c642:	db01      	blt.n	800c648 <_malloc_r+0x1c>
 800c644:	42a9      	cmp	r1, r5
 800c646:	d905      	bls.n	800c654 <_malloc_r+0x28>
 800c648:	230c      	movs	r3, #12
 800c64a:	603b      	str	r3, [r7, #0]
 800c64c:	2600      	movs	r6, #0
 800c64e:	4630      	mov	r0, r6
 800c650:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c654:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c728 <_malloc_r+0xfc>
 800c658:	f000 f868 	bl	800c72c <__malloc_lock>
 800c65c:	f8d8 3000 	ldr.w	r3, [r8]
 800c660:	461c      	mov	r4, r3
 800c662:	bb5c      	cbnz	r4, 800c6bc <_malloc_r+0x90>
 800c664:	4629      	mov	r1, r5
 800c666:	4638      	mov	r0, r7
 800c668:	f7ff ffc0 	bl	800c5ec <sbrk_aligned>
 800c66c:	1c43      	adds	r3, r0, #1
 800c66e:	4604      	mov	r4, r0
 800c670:	d155      	bne.n	800c71e <_malloc_r+0xf2>
 800c672:	f8d8 4000 	ldr.w	r4, [r8]
 800c676:	4626      	mov	r6, r4
 800c678:	2e00      	cmp	r6, #0
 800c67a:	d145      	bne.n	800c708 <_malloc_r+0xdc>
 800c67c:	2c00      	cmp	r4, #0
 800c67e:	d048      	beq.n	800c712 <_malloc_r+0xe6>
 800c680:	6823      	ldr	r3, [r4, #0]
 800c682:	4631      	mov	r1, r6
 800c684:	4638      	mov	r0, r7
 800c686:	eb04 0903 	add.w	r9, r4, r3
 800c68a:	f000 fe7b 	bl	800d384 <_sbrk_r>
 800c68e:	4581      	cmp	r9, r0
 800c690:	d13f      	bne.n	800c712 <_malloc_r+0xe6>
 800c692:	6821      	ldr	r1, [r4, #0]
 800c694:	1a6d      	subs	r5, r5, r1
 800c696:	4629      	mov	r1, r5
 800c698:	4638      	mov	r0, r7
 800c69a:	f7ff ffa7 	bl	800c5ec <sbrk_aligned>
 800c69e:	3001      	adds	r0, #1
 800c6a0:	d037      	beq.n	800c712 <_malloc_r+0xe6>
 800c6a2:	6823      	ldr	r3, [r4, #0]
 800c6a4:	442b      	add	r3, r5
 800c6a6:	6023      	str	r3, [r4, #0]
 800c6a8:	f8d8 3000 	ldr.w	r3, [r8]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d038      	beq.n	800c722 <_malloc_r+0xf6>
 800c6b0:	685a      	ldr	r2, [r3, #4]
 800c6b2:	42a2      	cmp	r2, r4
 800c6b4:	d12b      	bne.n	800c70e <_malloc_r+0xe2>
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	605a      	str	r2, [r3, #4]
 800c6ba:	e00f      	b.n	800c6dc <_malloc_r+0xb0>
 800c6bc:	6822      	ldr	r2, [r4, #0]
 800c6be:	1b52      	subs	r2, r2, r5
 800c6c0:	d41f      	bmi.n	800c702 <_malloc_r+0xd6>
 800c6c2:	2a0b      	cmp	r2, #11
 800c6c4:	d917      	bls.n	800c6f6 <_malloc_r+0xca>
 800c6c6:	1961      	adds	r1, r4, r5
 800c6c8:	42a3      	cmp	r3, r4
 800c6ca:	6025      	str	r5, [r4, #0]
 800c6cc:	bf18      	it	ne
 800c6ce:	6059      	strne	r1, [r3, #4]
 800c6d0:	6863      	ldr	r3, [r4, #4]
 800c6d2:	bf08      	it	eq
 800c6d4:	f8c8 1000 	streq.w	r1, [r8]
 800c6d8:	5162      	str	r2, [r4, r5]
 800c6da:	604b      	str	r3, [r1, #4]
 800c6dc:	4638      	mov	r0, r7
 800c6de:	f104 060b 	add.w	r6, r4, #11
 800c6e2:	f000 f829 	bl	800c738 <__malloc_unlock>
 800c6e6:	f026 0607 	bic.w	r6, r6, #7
 800c6ea:	1d23      	adds	r3, r4, #4
 800c6ec:	1af2      	subs	r2, r6, r3
 800c6ee:	d0ae      	beq.n	800c64e <_malloc_r+0x22>
 800c6f0:	1b9b      	subs	r3, r3, r6
 800c6f2:	50a3      	str	r3, [r4, r2]
 800c6f4:	e7ab      	b.n	800c64e <_malloc_r+0x22>
 800c6f6:	42a3      	cmp	r3, r4
 800c6f8:	6862      	ldr	r2, [r4, #4]
 800c6fa:	d1dd      	bne.n	800c6b8 <_malloc_r+0x8c>
 800c6fc:	f8c8 2000 	str.w	r2, [r8]
 800c700:	e7ec      	b.n	800c6dc <_malloc_r+0xb0>
 800c702:	4623      	mov	r3, r4
 800c704:	6864      	ldr	r4, [r4, #4]
 800c706:	e7ac      	b.n	800c662 <_malloc_r+0x36>
 800c708:	4634      	mov	r4, r6
 800c70a:	6876      	ldr	r6, [r6, #4]
 800c70c:	e7b4      	b.n	800c678 <_malloc_r+0x4c>
 800c70e:	4613      	mov	r3, r2
 800c710:	e7cc      	b.n	800c6ac <_malloc_r+0x80>
 800c712:	230c      	movs	r3, #12
 800c714:	603b      	str	r3, [r7, #0]
 800c716:	4638      	mov	r0, r7
 800c718:	f000 f80e 	bl	800c738 <__malloc_unlock>
 800c71c:	e797      	b.n	800c64e <_malloc_r+0x22>
 800c71e:	6025      	str	r5, [r4, #0]
 800c720:	e7dc      	b.n	800c6dc <_malloc_r+0xb0>
 800c722:	605b      	str	r3, [r3, #4]
 800c724:	deff      	udf	#255	; 0xff
 800c726:	bf00      	nop
 800c728:	20003854 	.word	0x20003854

0800c72c <__malloc_lock>:
 800c72c:	4801      	ldr	r0, [pc, #4]	; (800c734 <__malloc_lock+0x8>)
 800c72e:	f7ff b88c 	b.w	800b84a <__retarget_lock_acquire_recursive>
 800c732:	bf00      	nop
 800c734:	20003850 	.word	0x20003850

0800c738 <__malloc_unlock>:
 800c738:	4801      	ldr	r0, [pc, #4]	; (800c740 <__malloc_unlock+0x8>)
 800c73a:	f7ff b887 	b.w	800b84c <__retarget_lock_release_recursive>
 800c73e:	bf00      	nop
 800c740:	20003850 	.word	0x20003850

0800c744 <_Balloc>:
 800c744:	b570      	push	{r4, r5, r6, lr}
 800c746:	69c6      	ldr	r6, [r0, #28]
 800c748:	4604      	mov	r4, r0
 800c74a:	460d      	mov	r5, r1
 800c74c:	b976      	cbnz	r6, 800c76c <_Balloc+0x28>
 800c74e:	2010      	movs	r0, #16
 800c750:	f7ff ff44 	bl	800c5dc <malloc>
 800c754:	4602      	mov	r2, r0
 800c756:	61e0      	str	r0, [r4, #28]
 800c758:	b920      	cbnz	r0, 800c764 <_Balloc+0x20>
 800c75a:	4b18      	ldr	r3, [pc, #96]	; (800c7bc <_Balloc+0x78>)
 800c75c:	4818      	ldr	r0, [pc, #96]	; (800c7c0 <_Balloc+0x7c>)
 800c75e:	216b      	movs	r1, #107	; 0x6b
 800c760:	f000 fe2e 	bl	800d3c0 <__assert_func>
 800c764:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c768:	6006      	str	r6, [r0, #0]
 800c76a:	60c6      	str	r6, [r0, #12]
 800c76c:	69e6      	ldr	r6, [r4, #28]
 800c76e:	68f3      	ldr	r3, [r6, #12]
 800c770:	b183      	cbz	r3, 800c794 <_Balloc+0x50>
 800c772:	69e3      	ldr	r3, [r4, #28]
 800c774:	68db      	ldr	r3, [r3, #12]
 800c776:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c77a:	b9b8      	cbnz	r0, 800c7ac <_Balloc+0x68>
 800c77c:	2101      	movs	r1, #1
 800c77e:	fa01 f605 	lsl.w	r6, r1, r5
 800c782:	1d72      	adds	r2, r6, #5
 800c784:	0092      	lsls	r2, r2, #2
 800c786:	4620      	mov	r0, r4
 800c788:	f000 fe38 	bl	800d3fc <_calloc_r>
 800c78c:	b160      	cbz	r0, 800c7a8 <_Balloc+0x64>
 800c78e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c792:	e00e      	b.n	800c7b2 <_Balloc+0x6e>
 800c794:	2221      	movs	r2, #33	; 0x21
 800c796:	2104      	movs	r1, #4
 800c798:	4620      	mov	r0, r4
 800c79a:	f000 fe2f 	bl	800d3fc <_calloc_r>
 800c79e:	69e3      	ldr	r3, [r4, #28]
 800c7a0:	60f0      	str	r0, [r6, #12]
 800c7a2:	68db      	ldr	r3, [r3, #12]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d1e4      	bne.n	800c772 <_Balloc+0x2e>
 800c7a8:	2000      	movs	r0, #0
 800c7aa:	bd70      	pop	{r4, r5, r6, pc}
 800c7ac:	6802      	ldr	r2, [r0, #0]
 800c7ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c7b8:	e7f7      	b.n	800c7aa <_Balloc+0x66>
 800c7ba:	bf00      	nop
 800c7bc:	0800e436 	.word	0x0800e436
 800c7c0:	0800e4b6 	.word	0x0800e4b6

0800c7c4 <_Bfree>:
 800c7c4:	b570      	push	{r4, r5, r6, lr}
 800c7c6:	69c6      	ldr	r6, [r0, #28]
 800c7c8:	4605      	mov	r5, r0
 800c7ca:	460c      	mov	r4, r1
 800c7cc:	b976      	cbnz	r6, 800c7ec <_Bfree+0x28>
 800c7ce:	2010      	movs	r0, #16
 800c7d0:	f7ff ff04 	bl	800c5dc <malloc>
 800c7d4:	4602      	mov	r2, r0
 800c7d6:	61e8      	str	r0, [r5, #28]
 800c7d8:	b920      	cbnz	r0, 800c7e4 <_Bfree+0x20>
 800c7da:	4b09      	ldr	r3, [pc, #36]	; (800c800 <_Bfree+0x3c>)
 800c7dc:	4809      	ldr	r0, [pc, #36]	; (800c804 <_Bfree+0x40>)
 800c7de:	218f      	movs	r1, #143	; 0x8f
 800c7e0:	f000 fdee 	bl	800d3c0 <__assert_func>
 800c7e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c7e8:	6006      	str	r6, [r0, #0]
 800c7ea:	60c6      	str	r6, [r0, #12]
 800c7ec:	b13c      	cbz	r4, 800c7fe <_Bfree+0x3a>
 800c7ee:	69eb      	ldr	r3, [r5, #28]
 800c7f0:	6862      	ldr	r2, [r4, #4]
 800c7f2:	68db      	ldr	r3, [r3, #12]
 800c7f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c7f8:	6021      	str	r1, [r4, #0]
 800c7fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c7fe:	bd70      	pop	{r4, r5, r6, pc}
 800c800:	0800e436 	.word	0x0800e436
 800c804:	0800e4b6 	.word	0x0800e4b6

0800c808 <__multadd>:
 800c808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c80c:	690d      	ldr	r5, [r1, #16]
 800c80e:	4607      	mov	r7, r0
 800c810:	460c      	mov	r4, r1
 800c812:	461e      	mov	r6, r3
 800c814:	f101 0c14 	add.w	ip, r1, #20
 800c818:	2000      	movs	r0, #0
 800c81a:	f8dc 3000 	ldr.w	r3, [ip]
 800c81e:	b299      	uxth	r1, r3
 800c820:	fb02 6101 	mla	r1, r2, r1, r6
 800c824:	0c1e      	lsrs	r6, r3, #16
 800c826:	0c0b      	lsrs	r3, r1, #16
 800c828:	fb02 3306 	mla	r3, r2, r6, r3
 800c82c:	b289      	uxth	r1, r1
 800c82e:	3001      	adds	r0, #1
 800c830:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c834:	4285      	cmp	r5, r0
 800c836:	f84c 1b04 	str.w	r1, [ip], #4
 800c83a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c83e:	dcec      	bgt.n	800c81a <__multadd+0x12>
 800c840:	b30e      	cbz	r6, 800c886 <__multadd+0x7e>
 800c842:	68a3      	ldr	r3, [r4, #8]
 800c844:	42ab      	cmp	r3, r5
 800c846:	dc19      	bgt.n	800c87c <__multadd+0x74>
 800c848:	6861      	ldr	r1, [r4, #4]
 800c84a:	4638      	mov	r0, r7
 800c84c:	3101      	adds	r1, #1
 800c84e:	f7ff ff79 	bl	800c744 <_Balloc>
 800c852:	4680      	mov	r8, r0
 800c854:	b928      	cbnz	r0, 800c862 <__multadd+0x5a>
 800c856:	4602      	mov	r2, r0
 800c858:	4b0c      	ldr	r3, [pc, #48]	; (800c88c <__multadd+0x84>)
 800c85a:	480d      	ldr	r0, [pc, #52]	; (800c890 <__multadd+0x88>)
 800c85c:	21ba      	movs	r1, #186	; 0xba
 800c85e:	f000 fdaf 	bl	800d3c0 <__assert_func>
 800c862:	6922      	ldr	r2, [r4, #16]
 800c864:	3202      	adds	r2, #2
 800c866:	f104 010c 	add.w	r1, r4, #12
 800c86a:	0092      	lsls	r2, r2, #2
 800c86c:	300c      	adds	r0, #12
 800c86e:	f000 fd99 	bl	800d3a4 <memcpy>
 800c872:	4621      	mov	r1, r4
 800c874:	4638      	mov	r0, r7
 800c876:	f7ff ffa5 	bl	800c7c4 <_Bfree>
 800c87a:	4644      	mov	r4, r8
 800c87c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c880:	3501      	adds	r5, #1
 800c882:	615e      	str	r6, [r3, #20]
 800c884:	6125      	str	r5, [r4, #16]
 800c886:	4620      	mov	r0, r4
 800c888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c88c:	0800e4a5 	.word	0x0800e4a5
 800c890:	0800e4b6 	.word	0x0800e4b6

0800c894 <__hi0bits>:
 800c894:	0c03      	lsrs	r3, r0, #16
 800c896:	041b      	lsls	r3, r3, #16
 800c898:	b9d3      	cbnz	r3, 800c8d0 <__hi0bits+0x3c>
 800c89a:	0400      	lsls	r0, r0, #16
 800c89c:	2310      	movs	r3, #16
 800c89e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c8a2:	bf04      	itt	eq
 800c8a4:	0200      	lsleq	r0, r0, #8
 800c8a6:	3308      	addeq	r3, #8
 800c8a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c8ac:	bf04      	itt	eq
 800c8ae:	0100      	lsleq	r0, r0, #4
 800c8b0:	3304      	addeq	r3, #4
 800c8b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c8b6:	bf04      	itt	eq
 800c8b8:	0080      	lsleq	r0, r0, #2
 800c8ba:	3302      	addeq	r3, #2
 800c8bc:	2800      	cmp	r0, #0
 800c8be:	db05      	blt.n	800c8cc <__hi0bits+0x38>
 800c8c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c8c4:	f103 0301 	add.w	r3, r3, #1
 800c8c8:	bf08      	it	eq
 800c8ca:	2320      	moveq	r3, #32
 800c8cc:	4618      	mov	r0, r3
 800c8ce:	4770      	bx	lr
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	e7e4      	b.n	800c89e <__hi0bits+0xa>

0800c8d4 <__lo0bits>:
 800c8d4:	6803      	ldr	r3, [r0, #0]
 800c8d6:	f013 0207 	ands.w	r2, r3, #7
 800c8da:	d00c      	beq.n	800c8f6 <__lo0bits+0x22>
 800c8dc:	07d9      	lsls	r1, r3, #31
 800c8de:	d422      	bmi.n	800c926 <__lo0bits+0x52>
 800c8e0:	079a      	lsls	r2, r3, #30
 800c8e2:	bf49      	itett	mi
 800c8e4:	085b      	lsrmi	r3, r3, #1
 800c8e6:	089b      	lsrpl	r3, r3, #2
 800c8e8:	6003      	strmi	r3, [r0, #0]
 800c8ea:	2201      	movmi	r2, #1
 800c8ec:	bf5c      	itt	pl
 800c8ee:	6003      	strpl	r3, [r0, #0]
 800c8f0:	2202      	movpl	r2, #2
 800c8f2:	4610      	mov	r0, r2
 800c8f4:	4770      	bx	lr
 800c8f6:	b299      	uxth	r1, r3
 800c8f8:	b909      	cbnz	r1, 800c8fe <__lo0bits+0x2a>
 800c8fa:	0c1b      	lsrs	r3, r3, #16
 800c8fc:	2210      	movs	r2, #16
 800c8fe:	b2d9      	uxtb	r1, r3
 800c900:	b909      	cbnz	r1, 800c906 <__lo0bits+0x32>
 800c902:	3208      	adds	r2, #8
 800c904:	0a1b      	lsrs	r3, r3, #8
 800c906:	0719      	lsls	r1, r3, #28
 800c908:	bf04      	itt	eq
 800c90a:	091b      	lsreq	r3, r3, #4
 800c90c:	3204      	addeq	r2, #4
 800c90e:	0799      	lsls	r1, r3, #30
 800c910:	bf04      	itt	eq
 800c912:	089b      	lsreq	r3, r3, #2
 800c914:	3202      	addeq	r2, #2
 800c916:	07d9      	lsls	r1, r3, #31
 800c918:	d403      	bmi.n	800c922 <__lo0bits+0x4e>
 800c91a:	085b      	lsrs	r3, r3, #1
 800c91c:	f102 0201 	add.w	r2, r2, #1
 800c920:	d003      	beq.n	800c92a <__lo0bits+0x56>
 800c922:	6003      	str	r3, [r0, #0]
 800c924:	e7e5      	b.n	800c8f2 <__lo0bits+0x1e>
 800c926:	2200      	movs	r2, #0
 800c928:	e7e3      	b.n	800c8f2 <__lo0bits+0x1e>
 800c92a:	2220      	movs	r2, #32
 800c92c:	e7e1      	b.n	800c8f2 <__lo0bits+0x1e>
	...

0800c930 <__i2b>:
 800c930:	b510      	push	{r4, lr}
 800c932:	460c      	mov	r4, r1
 800c934:	2101      	movs	r1, #1
 800c936:	f7ff ff05 	bl	800c744 <_Balloc>
 800c93a:	4602      	mov	r2, r0
 800c93c:	b928      	cbnz	r0, 800c94a <__i2b+0x1a>
 800c93e:	4b05      	ldr	r3, [pc, #20]	; (800c954 <__i2b+0x24>)
 800c940:	4805      	ldr	r0, [pc, #20]	; (800c958 <__i2b+0x28>)
 800c942:	f240 1145 	movw	r1, #325	; 0x145
 800c946:	f000 fd3b 	bl	800d3c0 <__assert_func>
 800c94a:	2301      	movs	r3, #1
 800c94c:	6144      	str	r4, [r0, #20]
 800c94e:	6103      	str	r3, [r0, #16]
 800c950:	bd10      	pop	{r4, pc}
 800c952:	bf00      	nop
 800c954:	0800e4a5 	.word	0x0800e4a5
 800c958:	0800e4b6 	.word	0x0800e4b6

0800c95c <__multiply>:
 800c95c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c960:	4691      	mov	r9, r2
 800c962:	690a      	ldr	r2, [r1, #16]
 800c964:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c968:	429a      	cmp	r2, r3
 800c96a:	bfb8      	it	lt
 800c96c:	460b      	movlt	r3, r1
 800c96e:	460c      	mov	r4, r1
 800c970:	bfbc      	itt	lt
 800c972:	464c      	movlt	r4, r9
 800c974:	4699      	movlt	r9, r3
 800c976:	6927      	ldr	r7, [r4, #16]
 800c978:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c97c:	68a3      	ldr	r3, [r4, #8]
 800c97e:	6861      	ldr	r1, [r4, #4]
 800c980:	eb07 060a 	add.w	r6, r7, sl
 800c984:	42b3      	cmp	r3, r6
 800c986:	b085      	sub	sp, #20
 800c988:	bfb8      	it	lt
 800c98a:	3101      	addlt	r1, #1
 800c98c:	f7ff feda 	bl	800c744 <_Balloc>
 800c990:	b930      	cbnz	r0, 800c9a0 <__multiply+0x44>
 800c992:	4602      	mov	r2, r0
 800c994:	4b44      	ldr	r3, [pc, #272]	; (800caa8 <__multiply+0x14c>)
 800c996:	4845      	ldr	r0, [pc, #276]	; (800caac <__multiply+0x150>)
 800c998:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c99c:	f000 fd10 	bl	800d3c0 <__assert_func>
 800c9a0:	f100 0514 	add.w	r5, r0, #20
 800c9a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c9a8:	462b      	mov	r3, r5
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	4543      	cmp	r3, r8
 800c9ae:	d321      	bcc.n	800c9f4 <__multiply+0x98>
 800c9b0:	f104 0314 	add.w	r3, r4, #20
 800c9b4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c9b8:	f109 0314 	add.w	r3, r9, #20
 800c9bc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c9c0:	9202      	str	r2, [sp, #8]
 800c9c2:	1b3a      	subs	r2, r7, r4
 800c9c4:	3a15      	subs	r2, #21
 800c9c6:	f022 0203 	bic.w	r2, r2, #3
 800c9ca:	3204      	adds	r2, #4
 800c9cc:	f104 0115 	add.w	r1, r4, #21
 800c9d0:	428f      	cmp	r7, r1
 800c9d2:	bf38      	it	cc
 800c9d4:	2204      	movcc	r2, #4
 800c9d6:	9201      	str	r2, [sp, #4]
 800c9d8:	9a02      	ldr	r2, [sp, #8]
 800c9da:	9303      	str	r3, [sp, #12]
 800c9dc:	429a      	cmp	r2, r3
 800c9de:	d80c      	bhi.n	800c9fa <__multiply+0x9e>
 800c9e0:	2e00      	cmp	r6, #0
 800c9e2:	dd03      	ble.n	800c9ec <__multiply+0x90>
 800c9e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d05b      	beq.n	800caa4 <__multiply+0x148>
 800c9ec:	6106      	str	r6, [r0, #16]
 800c9ee:	b005      	add	sp, #20
 800c9f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9f4:	f843 2b04 	str.w	r2, [r3], #4
 800c9f8:	e7d8      	b.n	800c9ac <__multiply+0x50>
 800c9fa:	f8b3 a000 	ldrh.w	sl, [r3]
 800c9fe:	f1ba 0f00 	cmp.w	sl, #0
 800ca02:	d024      	beq.n	800ca4e <__multiply+0xf2>
 800ca04:	f104 0e14 	add.w	lr, r4, #20
 800ca08:	46a9      	mov	r9, r5
 800ca0a:	f04f 0c00 	mov.w	ip, #0
 800ca0e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ca12:	f8d9 1000 	ldr.w	r1, [r9]
 800ca16:	fa1f fb82 	uxth.w	fp, r2
 800ca1a:	b289      	uxth	r1, r1
 800ca1c:	fb0a 110b 	mla	r1, sl, fp, r1
 800ca20:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ca24:	f8d9 2000 	ldr.w	r2, [r9]
 800ca28:	4461      	add	r1, ip
 800ca2a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ca2e:	fb0a c20b 	mla	r2, sl, fp, ip
 800ca32:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ca36:	b289      	uxth	r1, r1
 800ca38:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ca3c:	4577      	cmp	r7, lr
 800ca3e:	f849 1b04 	str.w	r1, [r9], #4
 800ca42:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ca46:	d8e2      	bhi.n	800ca0e <__multiply+0xb2>
 800ca48:	9a01      	ldr	r2, [sp, #4]
 800ca4a:	f845 c002 	str.w	ip, [r5, r2]
 800ca4e:	9a03      	ldr	r2, [sp, #12]
 800ca50:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ca54:	3304      	adds	r3, #4
 800ca56:	f1b9 0f00 	cmp.w	r9, #0
 800ca5a:	d021      	beq.n	800caa0 <__multiply+0x144>
 800ca5c:	6829      	ldr	r1, [r5, #0]
 800ca5e:	f104 0c14 	add.w	ip, r4, #20
 800ca62:	46ae      	mov	lr, r5
 800ca64:	f04f 0a00 	mov.w	sl, #0
 800ca68:	f8bc b000 	ldrh.w	fp, [ip]
 800ca6c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ca70:	fb09 220b 	mla	r2, r9, fp, r2
 800ca74:	4452      	add	r2, sl
 800ca76:	b289      	uxth	r1, r1
 800ca78:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ca7c:	f84e 1b04 	str.w	r1, [lr], #4
 800ca80:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ca84:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ca88:	f8be 1000 	ldrh.w	r1, [lr]
 800ca8c:	fb09 110a 	mla	r1, r9, sl, r1
 800ca90:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800ca94:	4567      	cmp	r7, ip
 800ca96:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ca9a:	d8e5      	bhi.n	800ca68 <__multiply+0x10c>
 800ca9c:	9a01      	ldr	r2, [sp, #4]
 800ca9e:	50a9      	str	r1, [r5, r2]
 800caa0:	3504      	adds	r5, #4
 800caa2:	e799      	b.n	800c9d8 <__multiply+0x7c>
 800caa4:	3e01      	subs	r6, #1
 800caa6:	e79b      	b.n	800c9e0 <__multiply+0x84>
 800caa8:	0800e4a5 	.word	0x0800e4a5
 800caac:	0800e4b6 	.word	0x0800e4b6

0800cab0 <__pow5mult>:
 800cab0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cab4:	4615      	mov	r5, r2
 800cab6:	f012 0203 	ands.w	r2, r2, #3
 800caba:	4606      	mov	r6, r0
 800cabc:	460f      	mov	r7, r1
 800cabe:	d007      	beq.n	800cad0 <__pow5mult+0x20>
 800cac0:	4c25      	ldr	r4, [pc, #148]	; (800cb58 <__pow5mult+0xa8>)
 800cac2:	3a01      	subs	r2, #1
 800cac4:	2300      	movs	r3, #0
 800cac6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800caca:	f7ff fe9d 	bl	800c808 <__multadd>
 800cace:	4607      	mov	r7, r0
 800cad0:	10ad      	asrs	r5, r5, #2
 800cad2:	d03d      	beq.n	800cb50 <__pow5mult+0xa0>
 800cad4:	69f4      	ldr	r4, [r6, #28]
 800cad6:	b97c      	cbnz	r4, 800caf8 <__pow5mult+0x48>
 800cad8:	2010      	movs	r0, #16
 800cada:	f7ff fd7f 	bl	800c5dc <malloc>
 800cade:	4602      	mov	r2, r0
 800cae0:	61f0      	str	r0, [r6, #28]
 800cae2:	b928      	cbnz	r0, 800caf0 <__pow5mult+0x40>
 800cae4:	4b1d      	ldr	r3, [pc, #116]	; (800cb5c <__pow5mult+0xac>)
 800cae6:	481e      	ldr	r0, [pc, #120]	; (800cb60 <__pow5mult+0xb0>)
 800cae8:	f240 11b3 	movw	r1, #435	; 0x1b3
 800caec:	f000 fc68 	bl	800d3c0 <__assert_func>
 800caf0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800caf4:	6004      	str	r4, [r0, #0]
 800caf6:	60c4      	str	r4, [r0, #12]
 800caf8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800cafc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cb00:	b94c      	cbnz	r4, 800cb16 <__pow5mult+0x66>
 800cb02:	f240 2171 	movw	r1, #625	; 0x271
 800cb06:	4630      	mov	r0, r6
 800cb08:	f7ff ff12 	bl	800c930 <__i2b>
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	f8c8 0008 	str.w	r0, [r8, #8]
 800cb12:	4604      	mov	r4, r0
 800cb14:	6003      	str	r3, [r0, #0]
 800cb16:	f04f 0900 	mov.w	r9, #0
 800cb1a:	07eb      	lsls	r3, r5, #31
 800cb1c:	d50a      	bpl.n	800cb34 <__pow5mult+0x84>
 800cb1e:	4639      	mov	r1, r7
 800cb20:	4622      	mov	r2, r4
 800cb22:	4630      	mov	r0, r6
 800cb24:	f7ff ff1a 	bl	800c95c <__multiply>
 800cb28:	4639      	mov	r1, r7
 800cb2a:	4680      	mov	r8, r0
 800cb2c:	4630      	mov	r0, r6
 800cb2e:	f7ff fe49 	bl	800c7c4 <_Bfree>
 800cb32:	4647      	mov	r7, r8
 800cb34:	106d      	asrs	r5, r5, #1
 800cb36:	d00b      	beq.n	800cb50 <__pow5mult+0xa0>
 800cb38:	6820      	ldr	r0, [r4, #0]
 800cb3a:	b938      	cbnz	r0, 800cb4c <__pow5mult+0x9c>
 800cb3c:	4622      	mov	r2, r4
 800cb3e:	4621      	mov	r1, r4
 800cb40:	4630      	mov	r0, r6
 800cb42:	f7ff ff0b 	bl	800c95c <__multiply>
 800cb46:	6020      	str	r0, [r4, #0]
 800cb48:	f8c0 9000 	str.w	r9, [r0]
 800cb4c:	4604      	mov	r4, r0
 800cb4e:	e7e4      	b.n	800cb1a <__pow5mult+0x6a>
 800cb50:	4638      	mov	r0, r7
 800cb52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb56:	bf00      	nop
 800cb58:	0800e600 	.word	0x0800e600
 800cb5c:	0800e436 	.word	0x0800e436
 800cb60:	0800e4b6 	.word	0x0800e4b6

0800cb64 <__lshift>:
 800cb64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb68:	460c      	mov	r4, r1
 800cb6a:	6849      	ldr	r1, [r1, #4]
 800cb6c:	6923      	ldr	r3, [r4, #16]
 800cb6e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cb72:	68a3      	ldr	r3, [r4, #8]
 800cb74:	4607      	mov	r7, r0
 800cb76:	4691      	mov	r9, r2
 800cb78:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cb7c:	f108 0601 	add.w	r6, r8, #1
 800cb80:	42b3      	cmp	r3, r6
 800cb82:	db0b      	blt.n	800cb9c <__lshift+0x38>
 800cb84:	4638      	mov	r0, r7
 800cb86:	f7ff fddd 	bl	800c744 <_Balloc>
 800cb8a:	4605      	mov	r5, r0
 800cb8c:	b948      	cbnz	r0, 800cba2 <__lshift+0x3e>
 800cb8e:	4602      	mov	r2, r0
 800cb90:	4b28      	ldr	r3, [pc, #160]	; (800cc34 <__lshift+0xd0>)
 800cb92:	4829      	ldr	r0, [pc, #164]	; (800cc38 <__lshift+0xd4>)
 800cb94:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800cb98:	f000 fc12 	bl	800d3c0 <__assert_func>
 800cb9c:	3101      	adds	r1, #1
 800cb9e:	005b      	lsls	r3, r3, #1
 800cba0:	e7ee      	b.n	800cb80 <__lshift+0x1c>
 800cba2:	2300      	movs	r3, #0
 800cba4:	f100 0114 	add.w	r1, r0, #20
 800cba8:	f100 0210 	add.w	r2, r0, #16
 800cbac:	4618      	mov	r0, r3
 800cbae:	4553      	cmp	r3, sl
 800cbb0:	db33      	blt.n	800cc1a <__lshift+0xb6>
 800cbb2:	6920      	ldr	r0, [r4, #16]
 800cbb4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cbb8:	f104 0314 	add.w	r3, r4, #20
 800cbbc:	f019 091f 	ands.w	r9, r9, #31
 800cbc0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cbc4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cbc8:	d02b      	beq.n	800cc22 <__lshift+0xbe>
 800cbca:	f1c9 0e20 	rsb	lr, r9, #32
 800cbce:	468a      	mov	sl, r1
 800cbd0:	2200      	movs	r2, #0
 800cbd2:	6818      	ldr	r0, [r3, #0]
 800cbd4:	fa00 f009 	lsl.w	r0, r0, r9
 800cbd8:	4310      	orrs	r0, r2
 800cbda:	f84a 0b04 	str.w	r0, [sl], #4
 800cbde:	f853 2b04 	ldr.w	r2, [r3], #4
 800cbe2:	459c      	cmp	ip, r3
 800cbe4:	fa22 f20e 	lsr.w	r2, r2, lr
 800cbe8:	d8f3      	bhi.n	800cbd2 <__lshift+0x6e>
 800cbea:	ebac 0304 	sub.w	r3, ip, r4
 800cbee:	3b15      	subs	r3, #21
 800cbf0:	f023 0303 	bic.w	r3, r3, #3
 800cbf4:	3304      	adds	r3, #4
 800cbf6:	f104 0015 	add.w	r0, r4, #21
 800cbfa:	4584      	cmp	ip, r0
 800cbfc:	bf38      	it	cc
 800cbfe:	2304      	movcc	r3, #4
 800cc00:	50ca      	str	r2, [r1, r3]
 800cc02:	b10a      	cbz	r2, 800cc08 <__lshift+0xa4>
 800cc04:	f108 0602 	add.w	r6, r8, #2
 800cc08:	3e01      	subs	r6, #1
 800cc0a:	4638      	mov	r0, r7
 800cc0c:	612e      	str	r6, [r5, #16]
 800cc0e:	4621      	mov	r1, r4
 800cc10:	f7ff fdd8 	bl	800c7c4 <_Bfree>
 800cc14:	4628      	mov	r0, r5
 800cc16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc1a:	f842 0f04 	str.w	r0, [r2, #4]!
 800cc1e:	3301      	adds	r3, #1
 800cc20:	e7c5      	b.n	800cbae <__lshift+0x4a>
 800cc22:	3904      	subs	r1, #4
 800cc24:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc28:	f841 2f04 	str.w	r2, [r1, #4]!
 800cc2c:	459c      	cmp	ip, r3
 800cc2e:	d8f9      	bhi.n	800cc24 <__lshift+0xc0>
 800cc30:	e7ea      	b.n	800cc08 <__lshift+0xa4>
 800cc32:	bf00      	nop
 800cc34:	0800e4a5 	.word	0x0800e4a5
 800cc38:	0800e4b6 	.word	0x0800e4b6

0800cc3c <__mcmp>:
 800cc3c:	b530      	push	{r4, r5, lr}
 800cc3e:	6902      	ldr	r2, [r0, #16]
 800cc40:	690c      	ldr	r4, [r1, #16]
 800cc42:	1b12      	subs	r2, r2, r4
 800cc44:	d10e      	bne.n	800cc64 <__mcmp+0x28>
 800cc46:	f100 0314 	add.w	r3, r0, #20
 800cc4a:	3114      	adds	r1, #20
 800cc4c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cc50:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cc54:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cc58:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cc5c:	42a5      	cmp	r5, r4
 800cc5e:	d003      	beq.n	800cc68 <__mcmp+0x2c>
 800cc60:	d305      	bcc.n	800cc6e <__mcmp+0x32>
 800cc62:	2201      	movs	r2, #1
 800cc64:	4610      	mov	r0, r2
 800cc66:	bd30      	pop	{r4, r5, pc}
 800cc68:	4283      	cmp	r3, r0
 800cc6a:	d3f3      	bcc.n	800cc54 <__mcmp+0x18>
 800cc6c:	e7fa      	b.n	800cc64 <__mcmp+0x28>
 800cc6e:	f04f 32ff 	mov.w	r2, #4294967295
 800cc72:	e7f7      	b.n	800cc64 <__mcmp+0x28>

0800cc74 <__mdiff>:
 800cc74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc78:	460c      	mov	r4, r1
 800cc7a:	4606      	mov	r6, r0
 800cc7c:	4611      	mov	r1, r2
 800cc7e:	4620      	mov	r0, r4
 800cc80:	4690      	mov	r8, r2
 800cc82:	f7ff ffdb 	bl	800cc3c <__mcmp>
 800cc86:	1e05      	subs	r5, r0, #0
 800cc88:	d110      	bne.n	800ccac <__mdiff+0x38>
 800cc8a:	4629      	mov	r1, r5
 800cc8c:	4630      	mov	r0, r6
 800cc8e:	f7ff fd59 	bl	800c744 <_Balloc>
 800cc92:	b930      	cbnz	r0, 800cca2 <__mdiff+0x2e>
 800cc94:	4b3a      	ldr	r3, [pc, #232]	; (800cd80 <__mdiff+0x10c>)
 800cc96:	4602      	mov	r2, r0
 800cc98:	f240 2137 	movw	r1, #567	; 0x237
 800cc9c:	4839      	ldr	r0, [pc, #228]	; (800cd84 <__mdiff+0x110>)
 800cc9e:	f000 fb8f 	bl	800d3c0 <__assert_func>
 800cca2:	2301      	movs	r3, #1
 800cca4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cca8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccac:	bfa4      	itt	ge
 800ccae:	4643      	movge	r3, r8
 800ccb0:	46a0      	movge	r8, r4
 800ccb2:	4630      	mov	r0, r6
 800ccb4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ccb8:	bfa6      	itte	ge
 800ccba:	461c      	movge	r4, r3
 800ccbc:	2500      	movge	r5, #0
 800ccbe:	2501      	movlt	r5, #1
 800ccc0:	f7ff fd40 	bl	800c744 <_Balloc>
 800ccc4:	b920      	cbnz	r0, 800ccd0 <__mdiff+0x5c>
 800ccc6:	4b2e      	ldr	r3, [pc, #184]	; (800cd80 <__mdiff+0x10c>)
 800ccc8:	4602      	mov	r2, r0
 800ccca:	f240 2145 	movw	r1, #581	; 0x245
 800ccce:	e7e5      	b.n	800cc9c <__mdiff+0x28>
 800ccd0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ccd4:	6926      	ldr	r6, [r4, #16]
 800ccd6:	60c5      	str	r5, [r0, #12]
 800ccd8:	f104 0914 	add.w	r9, r4, #20
 800ccdc:	f108 0514 	add.w	r5, r8, #20
 800cce0:	f100 0e14 	add.w	lr, r0, #20
 800cce4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cce8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ccec:	f108 0210 	add.w	r2, r8, #16
 800ccf0:	46f2      	mov	sl, lr
 800ccf2:	2100      	movs	r1, #0
 800ccf4:	f859 3b04 	ldr.w	r3, [r9], #4
 800ccf8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ccfc:	fa11 f88b 	uxtah	r8, r1, fp
 800cd00:	b299      	uxth	r1, r3
 800cd02:	0c1b      	lsrs	r3, r3, #16
 800cd04:	eba8 0801 	sub.w	r8, r8, r1
 800cd08:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cd0c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800cd10:	fa1f f888 	uxth.w	r8, r8
 800cd14:	1419      	asrs	r1, r3, #16
 800cd16:	454e      	cmp	r6, r9
 800cd18:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800cd1c:	f84a 3b04 	str.w	r3, [sl], #4
 800cd20:	d8e8      	bhi.n	800ccf4 <__mdiff+0x80>
 800cd22:	1b33      	subs	r3, r6, r4
 800cd24:	3b15      	subs	r3, #21
 800cd26:	f023 0303 	bic.w	r3, r3, #3
 800cd2a:	3304      	adds	r3, #4
 800cd2c:	3415      	adds	r4, #21
 800cd2e:	42a6      	cmp	r6, r4
 800cd30:	bf38      	it	cc
 800cd32:	2304      	movcc	r3, #4
 800cd34:	441d      	add	r5, r3
 800cd36:	4473      	add	r3, lr
 800cd38:	469e      	mov	lr, r3
 800cd3a:	462e      	mov	r6, r5
 800cd3c:	4566      	cmp	r6, ip
 800cd3e:	d30e      	bcc.n	800cd5e <__mdiff+0xea>
 800cd40:	f10c 0203 	add.w	r2, ip, #3
 800cd44:	1b52      	subs	r2, r2, r5
 800cd46:	f022 0203 	bic.w	r2, r2, #3
 800cd4a:	3d03      	subs	r5, #3
 800cd4c:	45ac      	cmp	ip, r5
 800cd4e:	bf38      	it	cc
 800cd50:	2200      	movcc	r2, #0
 800cd52:	4413      	add	r3, r2
 800cd54:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800cd58:	b17a      	cbz	r2, 800cd7a <__mdiff+0x106>
 800cd5a:	6107      	str	r7, [r0, #16]
 800cd5c:	e7a4      	b.n	800cca8 <__mdiff+0x34>
 800cd5e:	f856 8b04 	ldr.w	r8, [r6], #4
 800cd62:	fa11 f288 	uxtah	r2, r1, r8
 800cd66:	1414      	asrs	r4, r2, #16
 800cd68:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cd6c:	b292      	uxth	r2, r2
 800cd6e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cd72:	f84e 2b04 	str.w	r2, [lr], #4
 800cd76:	1421      	asrs	r1, r4, #16
 800cd78:	e7e0      	b.n	800cd3c <__mdiff+0xc8>
 800cd7a:	3f01      	subs	r7, #1
 800cd7c:	e7ea      	b.n	800cd54 <__mdiff+0xe0>
 800cd7e:	bf00      	nop
 800cd80:	0800e4a5 	.word	0x0800e4a5
 800cd84:	0800e4b6 	.word	0x0800e4b6

0800cd88 <__d2b>:
 800cd88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cd8c:	460f      	mov	r7, r1
 800cd8e:	2101      	movs	r1, #1
 800cd90:	ec59 8b10 	vmov	r8, r9, d0
 800cd94:	4616      	mov	r6, r2
 800cd96:	f7ff fcd5 	bl	800c744 <_Balloc>
 800cd9a:	4604      	mov	r4, r0
 800cd9c:	b930      	cbnz	r0, 800cdac <__d2b+0x24>
 800cd9e:	4602      	mov	r2, r0
 800cda0:	4b24      	ldr	r3, [pc, #144]	; (800ce34 <__d2b+0xac>)
 800cda2:	4825      	ldr	r0, [pc, #148]	; (800ce38 <__d2b+0xb0>)
 800cda4:	f240 310f 	movw	r1, #783	; 0x30f
 800cda8:	f000 fb0a 	bl	800d3c0 <__assert_func>
 800cdac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cdb0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cdb4:	bb2d      	cbnz	r5, 800ce02 <__d2b+0x7a>
 800cdb6:	9301      	str	r3, [sp, #4]
 800cdb8:	f1b8 0300 	subs.w	r3, r8, #0
 800cdbc:	d026      	beq.n	800ce0c <__d2b+0x84>
 800cdbe:	4668      	mov	r0, sp
 800cdc0:	9300      	str	r3, [sp, #0]
 800cdc2:	f7ff fd87 	bl	800c8d4 <__lo0bits>
 800cdc6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cdca:	b1e8      	cbz	r0, 800ce08 <__d2b+0x80>
 800cdcc:	f1c0 0320 	rsb	r3, r0, #32
 800cdd0:	fa02 f303 	lsl.w	r3, r2, r3
 800cdd4:	430b      	orrs	r3, r1
 800cdd6:	40c2      	lsrs	r2, r0
 800cdd8:	6163      	str	r3, [r4, #20]
 800cdda:	9201      	str	r2, [sp, #4]
 800cddc:	9b01      	ldr	r3, [sp, #4]
 800cdde:	61a3      	str	r3, [r4, #24]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	bf14      	ite	ne
 800cde4:	2202      	movne	r2, #2
 800cde6:	2201      	moveq	r2, #1
 800cde8:	6122      	str	r2, [r4, #16]
 800cdea:	b1bd      	cbz	r5, 800ce1c <__d2b+0x94>
 800cdec:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cdf0:	4405      	add	r5, r0
 800cdf2:	603d      	str	r5, [r7, #0]
 800cdf4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cdf8:	6030      	str	r0, [r6, #0]
 800cdfa:	4620      	mov	r0, r4
 800cdfc:	b003      	add	sp, #12
 800cdfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ce06:	e7d6      	b.n	800cdb6 <__d2b+0x2e>
 800ce08:	6161      	str	r1, [r4, #20]
 800ce0a:	e7e7      	b.n	800cddc <__d2b+0x54>
 800ce0c:	a801      	add	r0, sp, #4
 800ce0e:	f7ff fd61 	bl	800c8d4 <__lo0bits>
 800ce12:	9b01      	ldr	r3, [sp, #4]
 800ce14:	6163      	str	r3, [r4, #20]
 800ce16:	3020      	adds	r0, #32
 800ce18:	2201      	movs	r2, #1
 800ce1a:	e7e5      	b.n	800cde8 <__d2b+0x60>
 800ce1c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ce20:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ce24:	6038      	str	r0, [r7, #0]
 800ce26:	6918      	ldr	r0, [r3, #16]
 800ce28:	f7ff fd34 	bl	800c894 <__hi0bits>
 800ce2c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ce30:	e7e2      	b.n	800cdf8 <__d2b+0x70>
 800ce32:	bf00      	nop
 800ce34:	0800e4a5 	.word	0x0800e4a5
 800ce38:	0800e4b6 	.word	0x0800e4b6

0800ce3c <__ssputs_r>:
 800ce3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce40:	688e      	ldr	r6, [r1, #8]
 800ce42:	461f      	mov	r7, r3
 800ce44:	42be      	cmp	r6, r7
 800ce46:	680b      	ldr	r3, [r1, #0]
 800ce48:	4682      	mov	sl, r0
 800ce4a:	460c      	mov	r4, r1
 800ce4c:	4690      	mov	r8, r2
 800ce4e:	d82c      	bhi.n	800ceaa <__ssputs_r+0x6e>
 800ce50:	898a      	ldrh	r2, [r1, #12]
 800ce52:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ce56:	d026      	beq.n	800cea6 <__ssputs_r+0x6a>
 800ce58:	6965      	ldr	r5, [r4, #20]
 800ce5a:	6909      	ldr	r1, [r1, #16]
 800ce5c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ce60:	eba3 0901 	sub.w	r9, r3, r1
 800ce64:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ce68:	1c7b      	adds	r3, r7, #1
 800ce6a:	444b      	add	r3, r9
 800ce6c:	106d      	asrs	r5, r5, #1
 800ce6e:	429d      	cmp	r5, r3
 800ce70:	bf38      	it	cc
 800ce72:	461d      	movcc	r5, r3
 800ce74:	0553      	lsls	r3, r2, #21
 800ce76:	d527      	bpl.n	800cec8 <__ssputs_r+0x8c>
 800ce78:	4629      	mov	r1, r5
 800ce7a:	f7ff fbd7 	bl	800c62c <_malloc_r>
 800ce7e:	4606      	mov	r6, r0
 800ce80:	b360      	cbz	r0, 800cedc <__ssputs_r+0xa0>
 800ce82:	6921      	ldr	r1, [r4, #16]
 800ce84:	464a      	mov	r2, r9
 800ce86:	f000 fa8d 	bl	800d3a4 <memcpy>
 800ce8a:	89a3      	ldrh	r3, [r4, #12]
 800ce8c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ce90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce94:	81a3      	strh	r3, [r4, #12]
 800ce96:	6126      	str	r6, [r4, #16]
 800ce98:	6165      	str	r5, [r4, #20]
 800ce9a:	444e      	add	r6, r9
 800ce9c:	eba5 0509 	sub.w	r5, r5, r9
 800cea0:	6026      	str	r6, [r4, #0]
 800cea2:	60a5      	str	r5, [r4, #8]
 800cea4:	463e      	mov	r6, r7
 800cea6:	42be      	cmp	r6, r7
 800cea8:	d900      	bls.n	800ceac <__ssputs_r+0x70>
 800ceaa:	463e      	mov	r6, r7
 800ceac:	6820      	ldr	r0, [r4, #0]
 800ceae:	4632      	mov	r2, r6
 800ceb0:	4641      	mov	r1, r8
 800ceb2:	f000 fa2b 	bl	800d30c <memmove>
 800ceb6:	68a3      	ldr	r3, [r4, #8]
 800ceb8:	1b9b      	subs	r3, r3, r6
 800ceba:	60a3      	str	r3, [r4, #8]
 800cebc:	6823      	ldr	r3, [r4, #0]
 800cebe:	4433      	add	r3, r6
 800cec0:	6023      	str	r3, [r4, #0]
 800cec2:	2000      	movs	r0, #0
 800cec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cec8:	462a      	mov	r2, r5
 800ceca:	f000 fabf 	bl	800d44c <_realloc_r>
 800cece:	4606      	mov	r6, r0
 800ced0:	2800      	cmp	r0, #0
 800ced2:	d1e0      	bne.n	800ce96 <__ssputs_r+0x5a>
 800ced4:	6921      	ldr	r1, [r4, #16]
 800ced6:	4650      	mov	r0, sl
 800ced8:	f7ff fb34 	bl	800c544 <_free_r>
 800cedc:	230c      	movs	r3, #12
 800cede:	f8ca 3000 	str.w	r3, [sl]
 800cee2:	89a3      	ldrh	r3, [r4, #12]
 800cee4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cee8:	81a3      	strh	r3, [r4, #12]
 800ceea:	f04f 30ff 	mov.w	r0, #4294967295
 800ceee:	e7e9      	b.n	800cec4 <__ssputs_r+0x88>

0800cef0 <_svfiprintf_r>:
 800cef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cef4:	4698      	mov	r8, r3
 800cef6:	898b      	ldrh	r3, [r1, #12]
 800cef8:	061b      	lsls	r3, r3, #24
 800cefa:	b09d      	sub	sp, #116	; 0x74
 800cefc:	4607      	mov	r7, r0
 800cefe:	460d      	mov	r5, r1
 800cf00:	4614      	mov	r4, r2
 800cf02:	d50e      	bpl.n	800cf22 <_svfiprintf_r+0x32>
 800cf04:	690b      	ldr	r3, [r1, #16]
 800cf06:	b963      	cbnz	r3, 800cf22 <_svfiprintf_r+0x32>
 800cf08:	2140      	movs	r1, #64	; 0x40
 800cf0a:	f7ff fb8f 	bl	800c62c <_malloc_r>
 800cf0e:	6028      	str	r0, [r5, #0]
 800cf10:	6128      	str	r0, [r5, #16]
 800cf12:	b920      	cbnz	r0, 800cf1e <_svfiprintf_r+0x2e>
 800cf14:	230c      	movs	r3, #12
 800cf16:	603b      	str	r3, [r7, #0]
 800cf18:	f04f 30ff 	mov.w	r0, #4294967295
 800cf1c:	e0d0      	b.n	800d0c0 <_svfiprintf_r+0x1d0>
 800cf1e:	2340      	movs	r3, #64	; 0x40
 800cf20:	616b      	str	r3, [r5, #20]
 800cf22:	2300      	movs	r3, #0
 800cf24:	9309      	str	r3, [sp, #36]	; 0x24
 800cf26:	2320      	movs	r3, #32
 800cf28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cf2c:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf30:	2330      	movs	r3, #48	; 0x30
 800cf32:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d0d8 <_svfiprintf_r+0x1e8>
 800cf36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cf3a:	f04f 0901 	mov.w	r9, #1
 800cf3e:	4623      	mov	r3, r4
 800cf40:	469a      	mov	sl, r3
 800cf42:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf46:	b10a      	cbz	r2, 800cf4c <_svfiprintf_r+0x5c>
 800cf48:	2a25      	cmp	r2, #37	; 0x25
 800cf4a:	d1f9      	bne.n	800cf40 <_svfiprintf_r+0x50>
 800cf4c:	ebba 0b04 	subs.w	fp, sl, r4
 800cf50:	d00b      	beq.n	800cf6a <_svfiprintf_r+0x7a>
 800cf52:	465b      	mov	r3, fp
 800cf54:	4622      	mov	r2, r4
 800cf56:	4629      	mov	r1, r5
 800cf58:	4638      	mov	r0, r7
 800cf5a:	f7ff ff6f 	bl	800ce3c <__ssputs_r>
 800cf5e:	3001      	adds	r0, #1
 800cf60:	f000 80a9 	beq.w	800d0b6 <_svfiprintf_r+0x1c6>
 800cf64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf66:	445a      	add	r2, fp
 800cf68:	9209      	str	r2, [sp, #36]	; 0x24
 800cf6a:	f89a 3000 	ldrb.w	r3, [sl]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	f000 80a1 	beq.w	800d0b6 <_svfiprintf_r+0x1c6>
 800cf74:	2300      	movs	r3, #0
 800cf76:	f04f 32ff 	mov.w	r2, #4294967295
 800cf7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cf7e:	f10a 0a01 	add.w	sl, sl, #1
 800cf82:	9304      	str	r3, [sp, #16]
 800cf84:	9307      	str	r3, [sp, #28]
 800cf86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cf8a:	931a      	str	r3, [sp, #104]	; 0x68
 800cf8c:	4654      	mov	r4, sl
 800cf8e:	2205      	movs	r2, #5
 800cf90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf94:	4850      	ldr	r0, [pc, #320]	; (800d0d8 <_svfiprintf_r+0x1e8>)
 800cf96:	f7f3 f91b 	bl	80001d0 <memchr>
 800cf9a:	9a04      	ldr	r2, [sp, #16]
 800cf9c:	b9d8      	cbnz	r0, 800cfd6 <_svfiprintf_r+0xe6>
 800cf9e:	06d0      	lsls	r0, r2, #27
 800cfa0:	bf44      	itt	mi
 800cfa2:	2320      	movmi	r3, #32
 800cfa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cfa8:	0711      	lsls	r1, r2, #28
 800cfaa:	bf44      	itt	mi
 800cfac:	232b      	movmi	r3, #43	; 0x2b
 800cfae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cfb2:	f89a 3000 	ldrb.w	r3, [sl]
 800cfb6:	2b2a      	cmp	r3, #42	; 0x2a
 800cfb8:	d015      	beq.n	800cfe6 <_svfiprintf_r+0xf6>
 800cfba:	9a07      	ldr	r2, [sp, #28]
 800cfbc:	4654      	mov	r4, sl
 800cfbe:	2000      	movs	r0, #0
 800cfc0:	f04f 0c0a 	mov.w	ip, #10
 800cfc4:	4621      	mov	r1, r4
 800cfc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cfca:	3b30      	subs	r3, #48	; 0x30
 800cfcc:	2b09      	cmp	r3, #9
 800cfce:	d94d      	bls.n	800d06c <_svfiprintf_r+0x17c>
 800cfd0:	b1b0      	cbz	r0, 800d000 <_svfiprintf_r+0x110>
 800cfd2:	9207      	str	r2, [sp, #28]
 800cfd4:	e014      	b.n	800d000 <_svfiprintf_r+0x110>
 800cfd6:	eba0 0308 	sub.w	r3, r0, r8
 800cfda:	fa09 f303 	lsl.w	r3, r9, r3
 800cfde:	4313      	orrs	r3, r2
 800cfe0:	9304      	str	r3, [sp, #16]
 800cfe2:	46a2      	mov	sl, r4
 800cfe4:	e7d2      	b.n	800cf8c <_svfiprintf_r+0x9c>
 800cfe6:	9b03      	ldr	r3, [sp, #12]
 800cfe8:	1d19      	adds	r1, r3, #4
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	9103      	str	r1, [sp, #12]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	bfbb      	ittet	lt
 800cff2:	425b      	neglt	r3, r3
 800cff4:	f042 0202 	orrlt.w	r2, r2, #2
 800cff8:	9307      	strge	r3, [sp, #28]
 800cffa:	9307      	strlt	r3, [sp, #28]
 800cffc:	bfb8      	it	lt
 800cffe:	9204      	strlt	r2, [sp, #16]
 800d000:	7823      	ldrb	r3, [r4, #0]
 800d002:	2b2e      	cmp	r3, #46	; 0x2e
 800d004:	d10c      	bne.n	800d020 <_svfiprintf_r+0x130>
 800d006:	7863      	ldrb	r3, [r4, #1]
 800d008:	2b2a      	cmp	r3, #42	; 0x2a
 800d00a:	d134      	bne.n	800d076 <_svfiprintf_r+0x186>
 800d00c:	9b03      	ldr	r3, [sp, #12]
 800d00e:	1d1a      	adds	r2, r3, #4
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	9203      	str	r2, [sp, #12]
 800d014:	2b00      	cmp	r3, #0
 800d016:	bfb8      	it	lt
 800d018:	f04f 33ff 	movlt.w	r3, #4294967295
 800d01c:	3402      	adds	r4, #2
 800d01e:	9305      	str	r3, [sp, #20]
 800d020:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d0e8 <_svfiprintf_r+0x1f8>
 800d024:	7821      	ldrb	r1, [r4, #0]
 800d026:	2203      	movs	r2, #3
 800d028:	4650      	mov	r0, sl
 800d02a:	f7f3 f8d1 	bl	80001d0 <memchr>
 800d02e:	b138      	cbz	r0, 800d040 <_svfiprintf_r+0x150>
 800d030:	9b04      	ldr	r3, [sp, #16]
 800d032:	eba0 000a 	sub.w	r0, r0, sl
 800d036:	2240      	movs	r2, #64	; 0x40
 800d038:	4082      	lsls	r2, r0
 800d03a:	4313      	orrs	r3, r2
 800d03c:	3401      	adds	r4, #1
 800d03e:	9304      	str	r3, [sp, #16]
 800d040:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d044:	4825      	ldr	r0, [pc, #148]	; (800d0dc <_svfiprintf_r+0x1ec>)
 800d046:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d04a:	2206      	movs	r2, #6
 800d04c:	f7f3 f8c0 	bl	80001d0 <memchr>
 800d050:	2800      	cmp	r0, #0
 800d052:	d038      	beq.n	800d0c6 <_svfiprintf_r+0x1d6>
 800d054:	4b22      	ldr	r3, [pc, #136]	; (800d0e0 <_svfiprintf_r+0x1f0>)
 800d056:	bb1b      	cbnz	r3, 800d0a0 <_svfiprintf_r+0x1b0>
 800d058:	9b03      	ldr	r3, [sp, #12]
 800d05a:	3307      	adds	r3, #7
 800d05c:	f023 0307 	bic.w	r3, r3, #7
 800d060:	3308      	adds	r3, #8
 800d062:	9303      	str	r3, [sp, #12]
 800d064:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d066:	4433      	add	r3, r6
 800d068:	9309      	str	r3, [sp, #36]	; 0x24
 800d06a:	e768      	b.n	800cf3e <_svfiprintf_r+0x4e>
 800d06c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d070:	460c      	mov	r4, r1
 800d072:	2001      	movs	r0, #1
 800d074:	e7a6      	b.n	800cfc4 <_svfiprintf_r+0xd4>
 800d076:	2300      	movs	r3, #0
 800d078:	3401      	adds	r4, #1
 800d07a:	9305      	str	r3, [sp, #20]
 800d07c:	4619      	mov	r1, r3
 800d07e:	f04f 0c0a 	mov.w	ip, #10
 800d082:	4620      	mov	r0, r4
 800d084:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d088:	3a30      	subs	r2, #48	; 0x30
 800d08a:	2a09      	cmp	r2, #9
 800d08c:	d903      	bls.n	800d096 <_svfiprintf_r+0x1a6>
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d0c6      	beq.n	800d020 <_svfiprintf_r+0x130>
 800d092:	9105      	str	r1, [sp, #20]
 800d094:	e7c4      	b.n	800d020 <_svfiprintf_r+0x130>
 800d096:	fb0c 2101 	mla	r1, ip, r1, r2
 800d09a:	4604      	mov	r4, r0
 800d09c:	2301      	movs	r3, #1
 800d09e:	e7f0      	b.n	800d082 <_svfiprintf_r+0x192>
 800d0a0:	ab03      	add	r3, sp, #12
 800d0a2:	9300      	str	r3, [sp, #0]
 800d0a4:	462a      	mov	r2, r5
 800d0a6:	4b0f      	ldr	r3, [pc, #60]	; (800d0e4 <_svfiprintf_r+0x1f4>)
 800d0a8:	a904      	add	r1, sp, #16
 800d0aa:	4638      	mov	r0, r7
 800d0ac:	f7fd fd74 	bl	800ab98 <_printf_float>
 800d0b0:	1c42      	adds	r2, r0, #1
 800d0b2:	4606      	mov	r6, r0
 800d0b4:	d1d6      	bne.n	800d064 <_svfiprintf_r+0x174>
 800d0b6:	89ab      	ldrh	r3, [r5, #12]
 800d0b8:	065b      	lsls	r3, r3, #25
 800d0ba:	f53f af2d 	bmi.w	800cf18 <_svfiprintf_r+0x28>
 800d0be:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d0c0:	b01d      	add	sp, #116	; 0x74
 800d0c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0c6:	ab03      	add	r3, sp, #12
 800d0c8:	9300      	str	r3, [sp, #0]
 800d0ca:	462a      	mov	r2, r5
 800d0cc:	4b05      	ldr	r3, [pc, #20]	; (800d0e4 <_svfiprintf_r+0x1f4>)
 800d0ce:	a904      	add	r1, sp, #16
 800d0d0:	4638      	mov	r0, r7
 800d0d2:	f7fe f805 	bl	800b0e0 <_printf_i>
 800d0d6:	e7eb      	b.n	800d0b0 <_svfiprintf_r+0x1c0>
 800d0d8:	0800e60c 	.word	0x0800e60c
 800d0dc:	0800e616 	.word	0x0800e616
 800d0e0:	0800ab99 	.word	0x0800ab99
 800d0e4:	0800ce3d 	.word	0x0800ce3d
 800d0e8:	0800e612 	.word	0x0800e612

0800d0ec <__sflush_r>:
 800d0ec:	898a      	ldrh	r2, [r1, #12]
 800d0ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0f2:	4605      	mov	r5, r0
 800d0f4:	0710      	lsls	r0, r2, #28
 800d0f6:	460c      	mov	r4, r1
 800d0f8:	d458      	bmi.n	800d1ac <__sflush_r+0xc0>
 800d0fa:	684b      	ldr	r3, [r1, #4]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	dc05      	bgt.n	800d10c <__sflush_r+0x20>
 800d100:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d102:	2b00      	cmp	r3, #0
 800d104:	dc02      	bgt.n	800d10c <__sflush_r+0x20>
 800d106:	2000      	movs	r0, #0
 800d108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d10c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d10e:	2e00      	cmp	r6, #0
 800d110:	d0f9      	beq.n	800d106 <__sflush_r+0x1a>
 800d112:	2300      	movs	r3, #0
 800d114:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d118:	682f      	ldr	r7, [r5, #0]
 800d11a:	6a21      	ldr	r1, [r4, #32]
 800d11c:	602b      	str	r3, [r5, #0]
 800d11e:	d032      	beq.n	800d186 <__sflush_r+0x9a>
 800d120:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d122:	89a3      	ldrh	r3, [r4, #12]
 800d124:	075a      	lsls	r2, r3, #29
 800d126:	d505      	bpl.n	800d134 <__sflush_r+0x48>
 800d128:	6863      	ldr	r3, [r4, #4]
 800d12a:	1ac0      	subs	r0, r0, r3
 800d12c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d12e:	b10b      	cbz	r3, 800d134 <__sflush_r+0x48>
 800d130:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d132:	1ac0      	subs	r0, r0, r3
 800d134:	2300      	movs	r3, #0
 800d136:	4602      	mov	r2, r0
 800d138:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d13a:	6a21      	ldr	r1, [r4, #32]
 800d13c:	4628      	mov	r0, r5
 800d13e:	47b0      	blx	r6
 800d140:	1c43      	adds	r3, r0, #1
 800d142:	89a3      	ldrh	r3, [r4, #12]
 800d144:	d106      	bne.n	800d154 <__sflush_r+0x68>
 800d146:	6829      	ldr	r1, [r5, #0]
 800d148:	291d      	cmp	r1, #29
 800d14a:	d82b      	bhi.n	800d1a4 <__sflush_r+0xb8>
 800d14c:	4a29      	ldr	r2, [pc, #164]	; (800d1f4 <__sflush_r+0x108>)
 800d14e:	410a      	asrs	r2, r1
 800d150:	07d6      	lsls	r6, r2, #31
 800d152:	d427      	bmi.n	800d1a4 <__sflush_r+0xb8>
 800d154:	2200      	movs	r2, #0
 800d156:	6062      	str	r2, [r4, #4]
 800d158:	04d9      	lsls	r1, r3, #19
 800d15a:	6922      	ldr	r2, [r4, #16]
 800d15c:	6022      	str	r2, [r4, #0]
 800d15e:	d504      	bpl.n	800d16a <__sflush_r+0x7e>
 800d160:	1c42      	adds	r2, r0, #1
 800d162:	d101      	bne.n	800d168 <__sflush_r+0x7c>
 800d164:	682b      	ldr	r3, [r5, #0]
 800d166:	b903      	cbnz	r3, 800d16a <__sflush_r+0x7e>
 800d168:	6560      	str	r0, [r4, #84]	; 0x54
 800d16a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d16c:	602f      	str	r7, [r5, #0]
 800d16e:	2900      	cmp	r1, #0
 800d170:	d0c9      	beq.n	800d106 <__sflush_r+0x1a>
 800d172:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d176:	4299      	cmp	r1, r3
 800d178:	d002      	beq.n	800d180 <__sflush_r+0x94>
 800d17a:	4628      	mov	r0, r5
 800d17c:	f7ff f9e2 	bl	800c544 <_free_r>
 800d180:	2000      	movs	r0, #0
 800d182:	6360      	str	r0, [r4, #52]	; 0x34
 800d184:	e7c0      	b.n	800d108 <__sflush_r+0x1c>
 800d186:	2301      	movs	r3, #1
 800d188:	4628      	mov	r0, r5
 800d18a:	47b0      	blx	r6
 800d18c:	1c41      	adds	r1, r0, #1
 800d18e:	d1c8      	bne.n	800d122 <__sflush_r+0x36>
 800d190:	682b      	ldr	r3, [r5, #0]
 800d192:	2b00      	cmp	r3, #0
 800d194:	d0c5      	beq.n	800d122 <__sflush_r+0x36>
 800d196:	2b1d      	cmp	r3, #29
 800d198:	d001      	beq.n	800d19e <__sflush_r+0xb2>
 800d19a:	2b16      	cmp	r3, #22
 800d19c:	d101      	bne.n	800d1a2 <__sflush_r+0xb6>
 800d19e:	602f      	str	r7, [r5, #0]
 800d1a0:	e7b1      	b.n	800d106 <__sflush_r+0x1a>
 800d1a2:	89a3      	ldrh	r3, [r4, #12]
 800d1a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d1a8:	81a3      	strh	r3, [r4, #12]
 800d1aa:	e7ad      	b.n	800d108 <__sflush_r+0x1c>
 800d1ac:	690f      	ldr	r7, [r1, #16]
 800d1ae:	2f00      	cmp	r7, #0
 800d1b0:	d0a9      	beq.n	800d106 <__sflush_r+0x1a>
 800d1b2:	0793      	lsls	r3, r2, #30
 800d1b4:	680e      	ldr	r6, [r1, #0]
 800d1b6:	bf08      	it	eq
 800d1b8:	694b      	ldreq	r3, [r1, #20]
 800d1ba:	600f      	str	r7, [r1, #0]
 800d1bc:	bf18      	it	ne
 800d1be:	2300      	movne	r3, #0
 800d1c0:	eba6 0807 	sub.w	r8, r6, r7
 800d1c4:	608b      	str	r3, [r1, #8]
 800d1c6:	f1b8 0f00 	cmp.w	r8, #0
 800d1ca:	dd9c      	ble.n	800d106 <__sflush_r+0x1a>
 800d1cc:	6a21      	ldr	r1, [r4, #32]
 800d1ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d1d0:	4643      	mov	r3, r8
 800d1d2:	463a      	mov	r2, r7
 800d1d4:	4628      	mov	r0, r5
 800d1d6:	47b0      	blx	r6
 800d1d8:	2800      	cmp	r0, #0
 800d1da:	dc06      	bgt.n	800d1ea <__sflush_r+0xfe>
 800d1dc:	89a3      	ldrh	r3, [r4, #12]
 800d1de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d1e2:	81a3      	strh	r3, [r4, #12]
 800d1e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d1e8:	e78e      	b.n	800d108 <__sflush_r+0x1c>
 800d1ea:	4407      	add	r7, r0
 800d1ec:	eba8 0800 	sub.w	r8, r8, r0
 800d1f0:	e7e9      	b.n	800d1c6 <__sflush_r+0xda>
 800d1f2:	bf00      	nop
 800d1f4:	dfbffffe 	.word	0xdfbffffe

0800d1f8 <_fflush_r>:
 800d1f8:	b538      	push	{r3, r4, r5, lr}
 800d1fa:	690b      	ldr	r3, [r1, #16]
 800d1fc:	4605      	mov	r5, r0
 800d1fe:	460c      	mov	r4, r1
 800d200:	b913      	cbnz	r3, 800d208 <_fflush_r+0x10>
 800d202:	2500      	movs	r5, #0
 800d204:	4628      	mov	r0, r5
 800d206:	bd38      	pop	{r3, r4, r5, pc}
 800d208:	b118      	cbz	r0, 800d212 <_fflush_r+0x1a>
 800d20a:	6a03      	ldr	r3, [r0, #32]
 800d20c:	b90b      	cbnz	r3, 800d212 <_fflush_r+0x1a>
 800d20e:	f7fe f915 	bl	800b43c <__sinit>
 800d212:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d0f3      	beq.n	800d202 <_fflush_r+0xa>
 800d21a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d21c:	07d0      	lsls	r0, r2, #31
 800d21e:	d404      	bmi.n	800d22a <_fflush_r+0x32>
 800d220:	0599      	lsls	r1, r3, #22
 800d222:	d402      	bmi.n	800d22a <_fflush_r+0x32>
 800d224:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d226:	f7fe fb10 	bl	800b84a <__retarget_lock_acquire_recursive>
 800d22a:	4628      	mov	r0, r5
 800d22c:	4621      	mov	r1, r4
 800d22e:	f7ff ff5d 	bl	800d0ec <__sflush_r>
 800d232:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d234:	07da      	lsls	r2, r3, #31
 800d236:	4605      	mov	r5, r0
 800d238:	d4e4      	bmi.n	800d204 <_fflush_r+0xc>
 800d23a:	89a3      	ldrh	r3, [r4, #12]
 800d23c:	059b      	lsls	r3, r3, #22
 800d23e:	d4e1      	bmi.n	800d204 <_fflush_r+0xc>
 800d240:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d242:	f7fe fb03 	bl	800b84c <__retarget_lock_release_recursive>
 800d246:	e7dd      	b.n	800d204 <_fflush_r+0xc>

0800d248 <__swhatbuf_r>:
 800d248:	b570      	push	{r4, r5, r6, lr}
 800d24a:	460c      	mov	r4, r1
 800d24c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d250:	2900      	cmp	r1, #0
 800d252:	b096      	sub	sp, #88	; 0x58
 800d254:	4615      	mov	r5, r2
 800d256:	461e      	mov	r6, r3
 800d258:	da0d      	bge.n	800d276 <__swhatbuf_r+0x2e>
 800d25a:	89a3      	ldrh	r3, [r4, #12]
 800d25c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d260:	f04f 0100 	mov.w	r1, #0
 800d264:	bf0c      	ite	eq
 800d266:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d26a:	2340      	movne	r3, #64	; 0x40
 800d26c:	2000      	movs	r0, #0
 800d26e:	6031      	str	r1, [r6, #0]
 800d270:	602b      	str	r3, [r5, #0]
 800d272:	b016      	add	sp, #88	; 0x58
 800d274:	bd70      	pop	{r4, r5, r6, pc}
 800d276:	466a      	mov	r2, sp
 800d278:	f000 f862 	bl	800d340 <_fstat_r>
 800d27c:	2800      	cmp	r0, #0
 800d27e:	dbec      	blt.n	800d25a <__swhatbuf_r+0x12>
 800d280:	9901      	ldr	r1, [sp, #4]
 800d282:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d286:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d28a:	4259      	negs	r1, r3
 800d28c:	4159      	adcs	r1, r3
 800d28e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d292:	e7eb      	b.n	800d26c <__swhatbuf_r+0x24>

0800d294 <__smakebuf_r>:
 800d294:	898b      	ldrh	r3, [r1, #12]
 800d296:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d298:	079d      	lsls	r5, r3, #30
 800d29a:	4606      	mov	r6, r0
 800d29c:	460c      	mov	r4, r1
 800d29e:	d507      	bpl.n	800d2b0 <__smakebuf_r+0x1c>
 800d2a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d2a4:	6023      	str	r3, [r4, #0]
 800d2a6:	6123      	str	r3, [r4, #16]
 800d2a8:	2301      	movs	r3, #1
 800d2aa:	6163      	str	r3, [r4, #20]
 800d2ac:	b002      	add	sp, #8
 800d2ae:	bd70      	pop	{r4, r5, r6, pc}
 800d2b0:	ab01      	add	r3, sp, #4
 800d2b2:	466a      	mov	r2, sp
 800d2b4:	f7ff ffc8 	bl	800d248 <__swhatbuf_r>
 800d2b8:	9900      	ldr	r1, [sp, #0]
 800d2ba:	4605      	mov	r5, r0
 800d2bc:	4630      	mov	r0, r6
 800d2be:	f7ff f9b5 	bl	800c62c <_malloc_r>
 800d2c2:	b948      	cbnz	r0, 800d2d8 <__smakebuf_r+0x44>
 800d2c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2c8:	059a      	lsls	r2, r3, #22
 800d2ca:	d4ef      	bmi.n	800d2ac <__smakebuf_r+0x18>
 800d2cc:	f023 0303 	bic.w	r3, r3, #3
 800d2d0:	f043 0302 	orr.w	r3, r3, #2
 800d2d4:	81a3      	strh	r3, [r4, #12]
 800d2d6:	e7e3      	b.n	800d2a0 <__smakebuf_r+0xc>
 800d2d8:	89a3      	ldrh	r3, [r4, #12]
 800d2da:	6020      	str	r0, [r4, #0]
 800d2dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d2e0:	81a3      	strh	r3, [r4, #12]
 800d2e2:	9b00      	ldr	r3, [sp, #0]
 800d2e4:	6163      	str	r3, [r4, #20]
 800d2e6:	9b01      	ldr	r3, [sp, #4]
 800d2e8:	6120      	str	r0, [r4, #16]
 800d2ea:	b15b      	cbz	r3, 800d304 <__smakebuf_r+0x70>
 800d2ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d2f0:	4630      	mov	r0, r6
 800d2f2:	f000 f837 	bl	800d364 <_isatty_r>
 800d2f6:	b128      	cbz	r0, 800d304 <__smakebuf_r+0x70>
 800d2f8:	89a3      	ldrh	r3, [r4, #12]
 800d2fa:	f023 0303 	bic.w	r3, r3, #3
 800d2fe:	f043 0301 	orr.w	r3, r3, #1
 800d302:	81a3      	strh	r3, [r4, #12]
 800d304:	89a3      	ldrh	r3, [r4, #12]
 800d306:	431d      	orrs	r5, r3
 800d308:	81a5      	strh	r5, [r4, #12]
 800d30a:	e7cf      	b.n	800d2ac <__smakebuf_r+0x18>

0800d30c <memmove>:
 800d30c:	4288      	cmp	r0, r1
 800d30e:	b510      	push	{r4, lr}
 800d310:	eb01 0402 	add.w	r4, r1, r2
 800d314:	d902      	bls.n	800d31c <memmove+0x10>
 800d316:	4284      	cmp	r4, r0
 800d318:	4623      	mov	r3, r4
 800d31a:	d807      	bhi.n	800d32c <memmove+0x20>
 800d31c:	1e43      	subs	r3, r0, #1
 800d31e:	42a1      	cmp	r1, r4
 800d320:	d008      	beq.n	800d334 <memmove+0x28>
 800d322:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d326:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d32a:	e7f8      	b.n	800d31e <memmove+0x12>
 800d32c:	4402      	add	r2, r0
 800d32e:	4601      	mov	r1, r0
 800d330:	428a      	cmp	r2, r1
 800d332:	d100      	bne.n	800d336 <memmove+0x2a>
 800d334:	bd10      	pop	{r4, pc}
 800d336:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d33a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d33e:	e7f7      	b.n	800d330 <memmove+0x24>

0800d340 <_fstat_r>:
 800d340:	b538      	push	{r3, r4, r5, lr}
 800d342:	4d07      	ldr	r5, [pc, #28]	; (800d360 <_fstat_r+0x20>)
 800d344:	2300      	movs	r3, #0
 800d346:	4604      	mov	r4, r0
 800d348:	4608      	mov	r0, r1
 800d34a:	4611      	mov	r1, r2
 800d34c:	602b      	str	r3, [r5, #0]
 800d34e:	f7f6 f946 	bl	80035de <_fstat>
 800d352:	1c43      	adds	r3, r0, #1
 800d354:	d102      	bne.n	800d35c <_fstat_r+0x1c>
 800d356:	682b      	ldr	r3, [r5, #0]
 800d358:	b103      	cbz	r3, 800d35c <_fstat_r+0x1c>
 800d35a:	6023      	str	r3, [r4, #0]
 800d35c:	bd38      	pop	{r3, r4, r5, pc}
 800d35e:	bf00      	nop
 800d360:	2000384c 	.word	0x2000384c

0800d364 <_isatty_r>:
 800d364:	b538      	push	{r3, r4, r5, lr}
 800d366:	4d06      	ldr	r5, [pc, #24]	; (800d380 <_isatty_r+0x1c>)
 800d368:	2300      	movs	r3, #0
 800d36a:	4604      	mov	r4, r0
 800d36c:	4608      	mov	r0, r1
 800d36e:	602b      	str	r3, [r5, #0]
 800d370:	f7f6 f945 	bl	80035fe <_isatty>
 800d374:	1c43      	adds	r3, r0, #1
 800d376:	d102      	bne.n	800d37e <_isatty_r+0x1a>
 800d378:	682b      	ldr	r3, [r5, #0]
 800d37a:	b103      	cbz	r3, 800d37e <_isatty_r+0x1a>
 800d37c:	6023      	str	r3, [r4, #0]
 800d37e:	bd38      	pop	{r3, r4, r5, pc}
 800d380:	2000384c 	.word	0x2000384c

0800d384 <_sbrk_r>:
 800d384:	b538      	push	{r3, r4, r5, lr}
 800d386:	4d06      	ldr	r5, [pc, #24]	; (800d3a0 <_sbrk_r+0x1c>)
 800d388:	2300      	movs	r3, #0
 800d38a:	4604      	mov	r4, r0
 800d38c:	4608      	mov	r0, r1
 800d38e:	602b      	str	r3, [r5, #0]
 800d390:	f7f6 f94e 	bl	8003630 <_sbrk>
 800d394:	1c43      	adds	r3, r0, #1
 800d396:	d102      	bne.n	800d39e <_sbrk_r+0x1a>
 800d398:	682b      	ldr	r3, [r5, #0]
 800d39a:	b103      	cbz	r3, 800d39e <_sbrk_r+0x1a>
 800d39c:	6023      	str	r3, [r4, #0]
 800d39e:	bd38      	pop	{r3, r4, r5, pc}
 800d3a0:	2000384c 	.word	0x2000384c

0800d3a4 <memcpy>:
 800d3a4:	440a      	add	r2, r1
 800d3a6:	4291      	cmp	r1, r2
 800d3a8:	f100 33ff 	add.w	r3, r0, #4294967295
 800d3ac:	d100      	bne.n	800d3b0 <memcpy+0xc>
 800d3ae:	4770      	bx	lr
 800d3b0:	b510      	push	{r4, lr}
 800d3b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d3b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d3ba:	4291      	cmp	r1, r2
 800d3bc:	d1f9      	bne.n	800d3b2 <memcpy+0xe>
 800d3be:	bd10      	pop	{r4, pc}

0800d3c0 <__assert_func>:
 800d3c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d3c2:	4614      	mov	r4, r2
 800d3c4:	461a      	mov	r2, r3
 800d3c6:	4b09      	ldr	r3, [pc, #36]	; (800d3ec <__assert_func+0x2c>)
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	4605      	mov	r5, r0
 800d3cc:	68d8      	ldr	r0, [r3, #12]
 800d3ce:	b14c      	cbz	r4, 800d3e4 <__assert_func+0x24>
 800d3d0:	4b07      	ldr	r3, [pc, #28]	; (800d3f0 <__assert_func+0x30>)
 800d3d2:	9100      	str	r1, [sp, #0]
 800d3d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d3d8:	4906      	ldr	r1, [pc, #24]	; (800d3f4 <__assert_func+0x34>)
 800d3da:	462b      	mov	r3, r5
 800d3dc:	f000 f872 	bl	800d4c4 <fiprintf>
 800d3e0:	f000 f882 	bl	800d4e8 <abort>
 800d3e4:	4b04      	ldr	r3, [pc, #16]	; (800d3f8 <__assert_func+0x38>)
 800d3e6:	461c      	mov	r4, r3
 800d3e8:	e7f3      	b.n	800d3d2 <__assert_func+0x12>
 800d3ea:	bf00      	nop
 800d3ec:	200000f0 	.word	0x200000f0
 800d3f0:	0800e627 	.word	0x0800e627
 800d3f4:	0800e634 	.word	0x0800e634
 800d3f8:	0800e662 	.word	0x0800e662

0800d3fc <_calloc_r>:
 800d3fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d3fe:	fba1 2402 	umull	r2, r4, r1, r2
 800d402:	b94c      	cbnz	r4, 800d418 <_calloc_r+0x1c>
 800d404:	4611      	mov	r1, r2
 800d406:	9201      	str	r2, [sp, #4]
 800d408:	f7ff f910 	bl	800c62c <_malloc_r>
 800d40c:	9a01      	ldr	r2, [sp, #4]
 800d40e:	4605      	mov	r5, r0
 800d410:	b930      	cbnz	r0, 800d420 <_calloc_r+0x24>
 800d412:	4628      	mov	r0, r5
 800d414:	b003      	add	sp, #12
 800d416:	bd30      	pop	{r4, r5, pc}
 800d418:	220c      	movs	r2, #12
 800d41a:	6002      	str	r2, [r0, #0]
 800d41c:	2500      	movs	r5, #0
 800d41e:	e7f8      	b.n	800d412 <_calloc_r+0x16>
 800d420:	4621      	mov	r1, r4
 800d422:	f7fe f995 	bl	800b750 <memset>
 800d426:	e7f4      	b.n	800d412 <_calloc_r+0x16>

0800d428 <__ascii_mbtowc>:
 800d428:	b082      	sub	sp, #8
 800d42a:	b901      	cbnz	r1, 800d42e <__ascii_mbtowc+0x6>
 800d42c:	a901      	add	r1, sp, #4
 800d42e:	b142      	cbz	r2, 800d442 <__ascii_mbtowc+0x1a>
 800d430:	b14b      	cbz	r3, 800d446 <__ascii_mbtowc+0x1e>
 800d432:	7813      	ldrb	r3, [r2, #0]
 800d434:	600b      	str	r3, [r1, #0]
 800d436:	7812      	ldrb	r2, [r2, #0]
 800d438:	1e10      	subs	r0, r2, #0
 800d43a:	bf18      	it	ne
 800d43c:	2001      	movne	r0, #1
 800d43e:	b002      	add	sp, #8
 800d440:	4770      	bx	lr
 800d442:	4610      	mov	r0, r2
 800d444:	e7fb      	b.n	800d43e <__ascii_mbtowc+0x16>
 800d446:	f06f 0001 	mvn.w	r0, #1
 800d44a:	e7f8      	b.n	800d43e <__ascii_mbtowc+0x16>

0800d44c <_realloc_r>:
 800d44c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d450:	4680      	mov	r8, r0
 800d452:	4614      	mov	r4, r2
 800d454:	460e      	mov	r6, r1
 800d456:	b921      	cbnz	r1, 800d462 <_realloc_r+0x16>
 800d458:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d45c:	4611      	mov	r1, r2
 800d45e:	f7ff b8e5 	b.w	800c62c <_malloc_r>
 800d462:	b92a      	cbnz	r2, 800d470 <_realloc_r+0x24>
 800d464:	f7ff f86e 	bl	800c544 <_free_r>
 800d468:	4625      	mov	r5, r4
 800d46a:	4628      	mov	r0, r5
 800d46c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d470:	f000 f841 	bl	800d4f6 <_malloc_usable_size_r>
 800d474:	4284      	cmp	r4, r0
 800d476:	4607      	mov	r7, r0
 800d478:	d802      	bhi.n	800d480 <_realloc_r+0x34>
 800d47a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d47e:	d812      	bhi.n	800d4a6 <_realloc_r+0x5a>
 800d480:	4621      	mov	r1, r4
 800d482:	4640      	mov	r0, r8
 800d484:	f7ff f8d2 	bl	800c62c <_malloc_r>
 800d488:	4605      	mov	r5, r0
 800d48a:	2800      	cmp	r0, #0
 800d48c:	d0ed      	beq.n	800d46a <_realloc_r+0x1e>
 800d48e:	42bc      	cmp	r4, r7
 800d490:	4622      	mov	r2, r4
 800d492:	4631      	mov	r1, r6
 800d494:	bf28      	it	cs
 800d496:	463a      	movcs	r2, r7
 800d498:	f7ff ff84 	bl	800d3a4 <memcpy>
 800d49c:	4631      	mov	r1, r6
 800d49e:	4640      	mov	r0, r8
 800d4a0:	f7ff f850 	bl	800c544 <_free_r>
 800d4a4:	e7e1      	b.n	800d46a <_realloc_r+0x1e>
 800d4a6:	4635      	mov	r5, r6
 800d4a8:	e7df      	b.n	800d46a <_realloc_r+0x1e>

0800d4aa <__ascii_wctomb>:
 800d4aa:	b149      	cbz	r1, 800d4c0 <__ascii_wctomb+0x16>
 800d4ac:	2aff      	cmp	r2, #255	; 0xff
 800d4ae:	bf85      	ittet	hi
 800d4b0:	238a      	movhi	r3, #138	; 0x8a
 800d4b2:	6003      	strhi	r3, [r0, #0]
 800d4b4:	700a      	strbls	r2, [r1, #0]
 800d4b6:	f04f 30ff 	movhi.w	r0, #4294967295
 800d4ba:	bf98      	it	ls
 800d4bc:	2001      	movls	r0, #1
 800d4be:	4770      	bx	lr
 800d4c0:	4608      	mov	r0, r1
 800d4c2:	4770      	bx	lr

0800d4c4 <fiprintf>:
 800d4c4:	b40e      	push	{r1, r2, r3}
 800d4c6:	b503      	push	{r0, r1, lr}
 800d4c8:	4601      	mov	r1, r0
 800d4ca:	ab03      	add	r3, sp, #12
 800d4cc:	4805      	ldr	r0, [pc, #20]	; (800d4e4 <fiprintf+0x20>)
 800d4ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4d2:	6800      	ldr	r0, [r0, #0]
 800d4d4:	9301      	str	r3, [sp, #4]
 800d4d6:	f000 f83f 	bl	800d558 <_vfiprintf_r>
 800d4da:	b002      	add	sp, #8
 800d4dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800d4e0:	b003      	add	sp, #12
 800d4e2:	4770      	bx	lr
 800d4e4:	200000f0 	.word	0x200000f0

0800d4e8 <abort>:
 800d4e8:	b508      	push	{r3, lr}
 800d4ea:	2006      	movs	r0, #6
 800d4ec:	f000 f976 	bl	800d7dc <raise>
 800d4f0:	2001      	movs	r0, #1
 800d4f2:	f7f6 f825 	bl	8003540 <_exit>

0800d4f6 <_malloc_usable_size_r>:
 800d4f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d4fa:	1f18      	subs	r0, r3, #4
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	bfbc      	itt	lt
 800d500:	580b      	ldrlt	r3, [r1, r0]
 800d502:	18c0      	addlt	r0, r0, r3
 800d504:	4770      	bx	lr

0800d506 <__sfputc_r>:
 800d506:	6893      	ldr	r3, [r2, #8]
 800d508:	3b01      	subs	r3, #1
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	b410      	push	{r4}
 800d50e:	6093      	str	r3, [r2, #8]
 800d510:	da08      	bge.n	800d524 <__sfputc_r+0x1e>
 800d512:	6994      	ldr	r4, [r2, #24]
 800d514:	42a3      	cmp	r3, r4
 800d516:	db01      	blt.n	800d51c <__sfputc_r+0x16>
 800d518:	290a      	cmp	r1, #10
 800d51a:	d103      	bne.n	800d524 <__sfputc_r+0x1e>
 800d51c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d520:	f7fe b881 	b.w	800b626 <__swbuf_r>
 800d524:	6813      	ldr	r3, [r2, #0]
 800d526:	1c58      	adds	r0, r3, #1
 800d528:	6010      	str	r0, [r2, #0]
 800d52a:	7019      	strb	r1, [r3, #0]
 800d52c:	4608      	mov	r0, r1
 800d52e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d532:	4770      	bx	lr

0800d534 <__sfputs_r>:
 800d534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d536:	4606      	mov	r6, r0
 800d538:	460f      	mov	r7, r1
 800d53a:	4614      	mov	r4, r2
 800d53c:	18d5      	adds	r5, r2, r3
 800d53e:	42ac      	cmp	r4, r5
 800d540:	d101      	bne.n	800d546 <__sfputs_r+0x12>
 800d542:	2000      	movs	r0, #0
 800d544:	e007      	b.n	800d556 <__sfputs_r+0x22>
 800d546:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d54a:	463a      	mov	r2, r7
 800d54c:	4630      	mov	r0, r6
 800d54e:	f7ff ffda 	bl	800d506 <__sfputc_r>
 800d552:	1c43      	adds	r3, r0, #1
 800d554:	d1f3      	bne.n	800d53e <__sfputs_r+0xa>
 800d556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d558 <_vfiprintf_r>:
 800d558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d55c:	460d      	mov	r5, r1
 800d55e:	b09d      	sub	sp, #116	; 0x74
 800d560:	4614      	mov	r4, r2
 800d562:	4698      	mov	r8, r3
 800d564:	4606      	mov	r6, r0
 800d566:	b118      	cbz	r0, 800d570 <_vfiprintf_r+0x18>
 800d568:	6a03      	ldr	r3, [r0, #32]
 800d56a:	b90b      	cbnz	r3, 800d570 <_vfiprintf_r+0x18>
 800d56c:	f7fd ff66 	bl	800b43c <__sinit>
 800d570:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d572:	07d9      	lsls	r1, r3, #31
 800d574:	d405      	bmi.n	800d582 <_vfiprintf_r+0x2a>
 800d576:	89ab      	ldrh	r3, [r5, #12]
 800d578:	059a      	lsls	r2, r3, #22
 800d57a:	d402      	bmi.n	800d582 <_vfiprintf_r+0x2a>
 800d57c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d57e:	f7fe f964 	bl	800b84a <__retarget_lock_acquire_recursive>
 800d582:	89ab      	ldrh	r3, [r5, #12]
 800d584:	071b      	lsls	r3, r3, #28
 800d586:	d501      	bpl.n	800d58c <_vfiprintf_r+0x34>
 800d588:	692b      	ldr	r3, [r5, #16]
 800d58a:	b99b      	cbnz	r3, 800d5b4 <_vfiprintf_r+0x5c>
 800d58c:	4629      	mov	r1, r5
 800d58e:	4630      	mov	r0, r6
 800d590:	f7fe f886 	bl	800b6a0 <__swsetup_r>
 800d594:	b170      	cbz	r0, 800d5b4 <_vfiprintf_r+0x5c>
 800d596:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d598:	07dc      	lsls	r4, r3, #31
 800d59a:	d504      	bpl.n	800d5a6 <_vfiprintf_r+0x4e>
 800d59c:	f04f 30ff 	mov.w	r0, #4294967295
 800d5a0:	b01d      	add	sp, #116	; 0x74
 800d5a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5a6:	89ab      	ldrh	r3, [r5, #12]
 800d5a8:	0598      	lsls	r0, r3, #22
 800d5aa:	d4f7      	bmi.n	800d59c <_vfiprintf_r+0x44>
 800d5ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d5ae:	f7fe f94d 	bl	800b84c <__retarget_lock_release_recursive>
 800d5b2:	e7f3      	b.n	800d59c <_vfiprintf_r+0x44>
 800d5b4:	2300      	movs	r3, #0
 800d5b6:	9309      	str	r3, [sp, #36]	; 0x24
 800d5b8:	2320      	movs	r3, #32
 800d5ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d5be:	f8cd 800c 	str.w	r8, [sp, #12]
 800d5c2:	2330      	movs	r3, #48	; 0x30
 800d5c4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d778 <_vfiprintf_r+0x220>
 800d5c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d5cc:	f04f 0901 	mov.w	r9, #1
 800d5d0:	4623      	mov	r3, r4
 800d5d2:	469a      	mov	sl, r3
 800d5d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d5d8:	b10a      	cbz	r2, 800d5de <_vfiprintf_r+0x86>
 800d5da:	2a25      	cmp	r2, #37	; 0x25
 800d5dc:	d1f9      	bne.n	800d5d2 <_vfiprintf_r+0x7a>
 800d5de:	ebba 0b04 	subs.w	fp, sl, r4
 800d5e2:	d00b      	beq.n	800d5fc <_vfiprintf_r+0xa4>
 800d5e4:	465b      	mov	r3, fp
 800d5e6:	4622      	mov	r2, r4
 800d5e8:	4629      	mov	r1, r5
 800d5ea:	4630      	mov	r0, r6
 800d5ec:	f7ff ffa2 	bl	800d534 <__sfputs_r>
 800d5f0:	3001      	adds	r0, #1
 800d5f2:	f000 80a9 	beq.w	800d748 <_vfiprintf_r+0x1f0>
 800d5f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d5f8:	445a      	add	r2, fp
 800d5fa:	9209      	str	r2, [sp, #36]	; 0x24
 800d5fc:	f89a 3000 	ldrb.w	r3, [sl]
 800d600:	2b00      	cmp	r3, #0
 800d602:	f000 80a1 	beq.w	800d748 <_vfiprintf_r+0x1f0>
 800d606:	2300      	movs	r3, #0
 800d608:	f04f 32ff 	mov.w	r2, #4294967295
 800d60c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d610:	f10a 0a01 	add.w	sl, sl, #1
 800d614:	9304      	str	r3, [sp, #16]
 800d616:	9307      	str	r3, [sp, #28]
 800d618:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d61c:	931a      	str	r3, [sp, #104]	; 0x68
 800d61e:	4654      	mov	r4, sl
 800d620:	2205      	movs	r2, #5
 800d622:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d626:	4854      	ldr	r0, [pc, #336]	; (800d778 <_vfiprintf_r+0x220>)
 800d628:	f7f2 fdd2 	bl	80001d0 <memchr>
 800d62c:	9a04      	ldr	r2, [sp, #16]
 800d62e:	b9d8      	cbnz	r0, 800d668 <_vfiprintf_r+0x110>
 800d630:	06d1      	lsls	r1, r2, #27
 800d632:	bf44      	itt	mi
 800d634:	2320      	movmi	r3, #32
 800d636:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d63a:	0713      	lsls	r3, r2, #28
 800d63c:	bf44      	itt	mi
 800d63e:	232b      	movmi	r3, #43	; 0x2b
 800d640:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d644:	f89a 3000 	ldrb.w	r3, [sl]
 800d648:	2b2a      	cmp	r3, #42	; 0x2a
 800d64a:	d015      	beq.n	800d678 <_vfiprintf_r+0x120>
 800d64c:	9a07      	ldr	r2, [sp, #28]
 800d64e:	4654      	mov	r4, sl
 800d650:	2000      	movs	r0, #0
 800d652:	f04f 0c0a 	mov.w	ip, #10
 800d656:	4621      	mov	r1, r4
 800d658:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d65c:	3b30      	subs	r3, #48	; 0x30
 800d65e:	2b09      	cmp	r3, #9
 800d660:	d94d      	bls.n	800d6fe <_vfiprintf_r+0x1a6>
 800d662:	b1b0      	cbz	r0, 800d692 <_vfiprintf_r+0x13a>
 800d664:	9207      	str	r2, [sp, #28]
 800d666:	e014      	b.n	800d692 <_vfiprintf_r+0x13a>
 800d668:	eba0 0308 	sub.w	r3, r0, r8
 800d66c:	fa09 f303 	lsl.w	r3, r9, r3
 800d670:	4313      	orrs	r3, r2
 800d672:	9304      	str	r3, [sp, #16]
 800d674:	46a2      	mov	sl, r4
 800d676:	e7d2      	b.n	800d61e <_vfiprintf_r+0xc6>
 800d678:	9b03      	ldr	r3, [sp, #12]
 800d67a:	1d19      	adds	r1, r3, #4
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	9103      	str	r1, [sp, #12]
 800d680:	2b00      	cmp	r3, #0
 800d682:	bfbb      	ittet	lt
 800d684:	425b      	neglt	r3, r3
 800d686:	f042 0202 	orrlt.w	r2, r2, #2
 800d68a:	9307      	strge	r3, [sp, #28]
 800d68c:	9307      	strlt	r3, [sp, #28]
 800d68e:	bfb8      	it	lt
 800d690:	9204      	strlt	r2, [sp, #16]
 800d692:	7823      	ldrb	r3, [r4, #0]
 800d694:	2b2e      	cmp	r3, #46	; 0x2e
 800d696:	d10c      	bne.n	800d6b2 <_vfiprintf_r+0x15a>
 800d698:	7863      	ldrb	r3, [r4, #1]
 800d69a:	2b2a      	cmp	r3, #42	; 0x2a
 800d69c:	d134      	bne.n	800d708 <_vfiprintf_r+0x1b0>
 800d69e:	9b03      	ldr	r3, [sp, #12]
 800d6a0:	1d1a      	adds	r2, r3, #4
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	9203      	str	r2, [sp, #12]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	bfb8      	it	lt
 800d6aa:	f04f 33ff 	movlt.w	r3, #4294967295
 800d6ae:	3402      	adds	r4, #2
 800d6b0:	9305      	str	r3, [sp, #20]
 800d6b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d788 <_vfiprintf_r+0x230>
 800d6b6:	7821      	ldrb	r1, [r4, #0]
 800d6b8:	2203      	movs	r2, #3
 800d6ba:	4650      	mov	r0, sl
 800d6bc:	f7f2 fd88 	bl	80001d0 <memchr>
 800d6c0:	b138      	cbz	r0, 800d6d2 <_vfiprintf_r+0x17a>
 800d6c2:	9b04      	ldr	r3, [sp, #16]
 800d6c4:	eba0 000a 	sub.w	r0, r0, sl
 800d6c8:	2240      	movs	r2, #64	; 0x40
 800d6ca:	4082      	lsls	r2, r0
 800d6cc:	4313      	orrs	r3, r2
 800d6ce:	3401      	adds	r4, #1
 800d6d0:	9304      	str	r3, [sp, #16]
 800d6d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6d6:	4829      	ldr	r0, [pc, #164]	; (800d77c <_vfiprintf_r+0x224>)
 800d6d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d6dc:	2206      	movs	r2, #6
 800d6de:	f7f2 fd77 	bl	80001d0 <memchr>
 800d6e2:	2800      	cmp	r0, #0
 800d6e4:	d03f      	beq.n	800d766 <_vfiprintf_r+0x20e>
 800d6e6:	4b26      	ldr	r3, [pc, #152]	; (800d780 <_vfiprintf_r+0x228>)
 800d6e8:	bb1b      	cbnz	r3, 800d732 <_vfiprintf_r+0x1da>
 800d6ea:	9b03      	ldr	r3, [sp, #12]
 800d6ec:	3307      	adds	r3, #7
 800d6ee:	f023 0307 	bic.w	r3, r3, #7
 800d6f2:	3308      	adds	r3, #8
 800d6f4:	9303      	str	r3, [sp, #12]
 800d6f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d6f8:	443b      	add	r3, r7
 800d6fa:	9309      	str	r3, [sp, #36]	; 0x24
 800d6fc:	e768      	b.n	800d5d0 <_vfiprintf_r+0x78>
 800d6fe:	fb0c 3202 	mla	r2, ip, r2, r3
 800d702:	460c      	mov	r4, r1
 800d704:	2001      	movs	r0, #1
 800d706:	e7a6      	b.n	800d656 <_vfiprintf_r+0xfe>
 800d708:	2300      	movs	r3, #0
 800d70a:	3401      	adds	r4, #1
 800d70c:	9305      	str	r3, [sp, #20]
 800d70e:	4619      	mov	r1, r3
 800d710:	f04f 0c0a 	mov.w	ip, #10
 800d714:	4620      	mov	r0, r4
 800d716:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d71a:	3a30      	subs	r2, #48	; 0x30
 800d71c:	2a09      	cmp	r2, #9
 800d71e:	d903      	bls.n	800d728 <_vfiprintf_r+0x1d0>
 800d720:	2b00      	cmp	r3, #0
 800d722:	d0c6      	beq.n	800d6b2 <_vfiprintf_r+0x15a>
 800d724:	9105      	str	r1, [sp, #20]
 800d726:	e7c4      	b.n	800d6b2 <_vfiprintf_r+0x15a>
 800d728:	fb0c 2101 	mla	r1, ip, r1, r2
 800d72c:	4604      	mov	r4, r0
 800d72e:	2301      	movs	r3, #1
 800d730:	e7f0      	b.n	800d714 <_vfiprintf_r+0x1bc>
 800d732:	ab03      	add	r3, sp, #12
 800d734:	9300      	str	r3, [sp, #0]
 800d736:	462a      	mov	r2, r5
 800d738:	4b12      	ldr	r3, [pc, #72]	; (800d784 <_vfiprintf_r+0x22c>)
 800d73a:	a904      	add	r1, sp, #16
 800d73c:	4630      	mov	r0, r6
 800d73e:	f7fd fa2b 	bl	800ab98 <_printf_float>
 800d742:	4607      	mov	r7, r0
 800d744:	1c78      	adds	r0, r7, #1
 800d746:	d1d6      	bne.n	800d6f6 <_vfiprintf_r+0x19e>
 800d748:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d74a:	07d9      	lsls	r1, r3, #31
 800d74c:	d405      	bmi.n	800d75a <_vfiprintf_r+0x202>
 800d74e:	89ab      	ldrh	r3, [r5, #12]
 800d750:	059a      	lsls	r2, r3, #22
 800d752:	d402      	bmi.n	800d75a <_vfiprintf_r+0x202>
 800d754:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d756:	f7fe f879 	bl	800b84c <__retarget_lock_release_recursive>
 800d75a:	89ab      	ldrh	r3, [r5, #12]
 800d75c:	065b      	lsls	r3, r3, #25
 800d75e:	f53f af1d 	bmi.w	800d59c <_vfiprintf_r+0x44>
 800d762:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d764:	e71c      	b.n	800d5a0 <_vfiprintf_r+0x48>
 800d766:	ab03      	add	r3, sp, #12
 800d768:	9300      	str	r3, [sp, #0]
 800d76a:	462a      	mov	r2, r5
 800d76c:	4b05      	ldr	r3, [pc, #20]	; (800d784 <_vfiprintf_r+0x22c>)
 800d76e:	a904      	add	r1, sp, #16
 800d770:	4630      	mov	r0, r6
 800d772:	f7fd fcb5 	bl	800b0e0 <_printf_i>
 800d776:	e7e4      	b.n	800d742 <_vfiprintf_r+0x1ea>
 800d778:	0800e60c 	.word	0x0800e60c
 800d77c:	0800e616 	.word	0x0800e616
 800d780:	0800ab99 	.word	0x0800ab99
 800d784:	0800d535 	.word	0x0800d535
 800d788:	0800e612 	.word	0x0800e612

0800d78c <_raise_r>:
 800d78c:	291f      	cmp	r1, #31
 800d78e:	b538      	push	{r3, r4, r5, lr}
 800d790:	4604      	mov	r4, r0
 800d792:	460d      	mov	r5, r1
 800d794:	d904      	bls.n	800d7a0 <_raise_r+0x14>
 800d796:	2316      	movs	r3, #22
 800d798:	6003      	str	r3, [r0, #0]
 800d79a:	f04f 30ff 	mov.w	r0, #4294967295
 800d79e:	bd38      	pop	{r3, r4, r5, pc}
 800d7a0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d7a2:	b112      	cbz	r2, 800d7aa <_raise_r+0x1e>
 800d7a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d7a8:	b94b      	cbnz	r3, 800d7be <_raise_r+0x32>
 800d7aa:	4620      	mov	r0, r4
 800d7ac:	f000 f830 	bl	800d810 <_getpid_r>
 800d7b0:	462a      	mov	r2, r5
 800d7b2:	4601      	mov	r1, r0
 800d7b4:	4620      	mov	r0, r4
 800d7b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d7ba:	f000 b817 	b.w	800d7ec <_kill_r>
 800d7be:	2b01      	cmp	r3, #1
 800d7c0:	d00a      	beq.n	800d7d8 <_raise_r+0x4c>
 800d7c2:	1c59      	adds	r1, r3, #1
 800d7c4:	d103      	bne.n	800d7ce <_raise_r+0x42>
 800d7c6:	2316      	movs	r3, #22
 800d7c8:	6003      	str	r3, [r0, #0]
 800d7ca:	2001      	movs	r0, #1
 800d7cc:	e7e7      	b.n	800d79e <_raise_r+0x12>
 800d7ce:	2400      	movs	r4, #0
 800d7d0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d7d4:	4628      	mov	r0, r5
 800d7d6:	4798      	blx	r3
 800d7d8:	2000      	movs	r0, #0
 800d7da:	e7e0      	b.n	800d79e <_raise_r+0x12>

0800d7dc <raise>:
 800d7dc:	4b02      	ldr	r3, [pc, #8]	; (800d7e8 <raise+0xc>)
 800d7de:	4601      	mov	r1, r0
 800d7e0:	6818      	ldr	r0, [r3, #0]
 800d7e2:	f7ff bfd3 	b.w	800d78c <_raise_r>
 800d7e6:	bf00      	nop
 800d7e8:	200000f0 	.word	0x200000f0

0800d7ec <_kill_r>:
 800d7ec:	b538      	push	{r3, r4, r5, lr}
 800d7ee:	4d07      	ldr	r5, [pc, #28]	; (800d80c <_kill_r+0x20>)
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	4604      	mov	r4, r0
 800d7f4:	4608      	mov	r0, r1
 800d7f6:	4611      	mov	r1, r2
 800d7f8:	602b      	str	r3, [r5, #0]
 800d7fa:	f7f5 fe91 	bl	8003520 <_kill>
 800d7fe:	1c43      	adds	r3, r0, #1
 800d800:	d102      	bne.n	800d808 <_kill_r+0x1c>
 800d802:	682b      	ldr	r3, [r5, #0]
 800d804:	b103      	cbz	r3, 800d808 <_kill_r+0x1c>
 800d806:	6023      	str	r3, [r4, #0]
 800d808:	bd38      	pop	{r3, r4, r5, pc}
 800d80a:	bf00      	nop
 800d80c:	2000384c 	.word	0x2000384c

0800d810 <_getpid_r>:
 800d810:	f7f5 be7e 	b.w	8003510 <_getpid>

0800d814 <_init>:
 800d814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d816:	bf00      	nop
 800d818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d81a:	bc08      	pop	{r3}
 800d81c:	469e      	mov	lr, r3
 800d81e:	4770      	bx	lr

0800d820 <_fini>:
 800d820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d822:	bf00      	nop
 800d824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d826:	bc08      	pop	{r3}
 800d828:	469e      	mov	lr, r3
 800d82a:	4770      	bx	lr
