module top_module(
	output reg out);
	
	always @(in)
    		out <= 0;
	
endmodule
