// Seed: 3613199646
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  tri1 id_4, id_5;
  wor id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3
  );
  assign id_4 = id_6;
  wire id_7;
  assign id_6 = -1;
  always_comb id_1 = #1 -1'b0;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
