

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365.0:1365.0:1365.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size23cb92d1ce22c93737ba5de6ecd09f2  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
e 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x55a2969efba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50e0c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2db50e00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2db50df8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2db50df0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50e08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50dec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50ea0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50ea8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a2969efba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 19935
gpu_sim_insn = 12710760
gpu_ipc =     637.6102
gpu_tot_sim_cycle = 19935
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     637.6102
gpu_tot_issued_cta = 47
gpu_occupancy = 39.2316% 
gpu_tot_occupancy = 39.2316% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5619
partiton_level_parallism_total  =       1.5619
partiton_level_parallism_util =       3.1003
partiton_level_parallism_util_total  =       3.1003
L2_BW  =      68.2227 GB/Sec
L2_BW_total  =      68.2227 GB/Sec
gpu_total_sim_rate=270441

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1604, Miss = 1604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1076, Miss = 1076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 37940
	L1D_total_cache_misses = 37940
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16890
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574

Total_core_cache_fail_stats:
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 29778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 29562
gpgpu_n_mem_write_global = 1574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29778
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13822	W0_Idle:42079	W0_Scoreboard:1226070	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:109053	WS1:109053	WS2:109053	WS3:108502	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 236496 {8:29562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62960 {40:1574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1182480 {40:29562,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12592 {8:1574,}
maxmflatency = 384 
max_icnt2mem_latency = 82 
maxmrqlatency = 84 
max_icnt2sh_latency = 38 
averagemflatency = 296 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:18235 	1710 	1692 	2009 	1695 	877 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3288 	27848 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	29399 	1642 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25785 	4471 	795 	80 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11115     11103     11887     11892     12541     12538     13216     13201     14464     14447     15154     15151     15814     15819     16467     16478 
dram[1]:     11099     11094     11907     11945     12567     12563     13200     13212     14421     14419     15120     15105     15824     15802     16483     16464 
dram[2]:     11125     10703     11957     11954     12644     12645     13322     13318     14418     14430     15101     15106     15801     15807     16459     16472 
dram[3]:     10698     10696     11954     11957     12645     12636     13323     13296     14426     14429     15126     15117     15897     15885     16481     16538 
dram[4]:     11163     11176     11951     11948     12635     12633     13288     13286     13936     13932     14582     14574     15881     15855     16536     16541 
dram[5]:     11173     11169     11950     11948     12649     12649     13337     13331     13937     14468     14572     15215     15853     15856     16489     16485 
dram[6]:     11168     11179     11957     11955     12641     12622     13328     13294     14478     14489     15268     15271     15943     15940     16491     16626 
dram[7]:     11210     11205     11948     11946     12629     12628     13304     13315     14476     14473     15276     15269     15951     15946     16631     16622 
dram[8]:     11170     11166     11955     11948     12636     12627     13302     13300     14483     14599     15281     15286     15945     15961     16615     16660 
dram[9]:     11185     11171     11943     11883     12628     12551     13309     13319     14475     14473     15291     15280     15960     15958     16658     16634 
dram[10]:     11157     11142     11882     11897     12546     12543     13323     13313     14478     14476     15299     15300     15953     15952     16642     16637 
dram[11]:     11107     11104     11902     11888     12560     12555     13311     13316     14483     14465     15169     15164     15835     15815     16642     16470 
average row accesses per activate:
dram[0]: 91.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[1]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[2]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[3]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[4]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[5]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[6]: 90.000000 90.000000 74.000000 74.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[7]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[8]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[9]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[10]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
dram[11]: 90.000000 90.000000 72.000000 72.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 128.000000 
average row locality = 26250/240 = 109.375000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       182       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[6]:       180       180       148       148       128       128       128       128       128       128       128       128       128       128       128       128 
dram[7]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[8]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[9]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[10]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
dram[11]:       180       180       144       144       128       128       128       128       128       128       128       128       128       128       128       128 
total dram reads = 26250
bank skew: 182/128 = 1.42
chip skew: 2192/2184 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        347       354       403       400       361       362       341       350       332       339       320       335       330       330       324       321
dram[1]:        357       367       391       391       350       346       333       349       333       332       333       325       324       335       332       335
dram[2]:        352       363       394       404       344       354       352       345       323       333       330       334       328       327       328       327
dram[3]:        363       363       395       394       360       382       349       364       330       341       321       332       330       332       324       324
dram[4]:        348       377       391       402       356       357       339       342       340       338       330       335       334       334       324       336
dram[5]:        352       359       396       403       359       362       353       363       315       334       327       329       328       330       334       328
dram[6]:        357       375       397       396       350       361       336       348       337       331       329       333       328       340       321       328
dram[7]:        353       373       391       397       351       352       344       339       335       332       328       333       338       343       327       328
dram[8]:        362       362       397       403       353       362       342       361       321       331       323       328       321       328       332       333
dram[9]:        349       367       400       401       349       359       348       346       330       337       337       338       327       335       318       332
dram[10]:        357       366       395       394       356       359       348       347       332       337       326       328       334       337       331       325
dram[11]:        362       368       395       398       347       352       331       345       333       330       329       327       324       329       328       332
maximum mf latency per bank:
dram[0]:        324       363       332       346       344       365       323       369       321       365       321       330       322       331       336       330
dram[1]:        322       361       334       341       330       337       325       341       322       332       318       324       317       338       342       332
dram[2]:        326       355       346       374       348       364       347       384       314       343       318       333       318       340       318       321
dram[3]:        330       362       320       345       359       375       375       374       322       343       316       344       325       336       324       324
dram[4]:        322       367       349       366       358       380       325       354       325       361       325       342       319       343       319       346
dram[5]:        327       363       351       353       346       369       327       344       316       329       331       328       316       344       317       323
dram[6]:        323       373       352       360       346       373       332       345       320       329       318       333       341       368       329       344
dram[7]:        322       370       332       347       331       349       354       361       321       349       330       348       331       382       336       331
dram[8]:        323       375       335       346       330       366       352       359       330       336       325       345       318       354       324       369
dram[9]:        325       367       352       360       361       371       343       351       326       349       334       348       324       346       324       335
dram[10]:        332       354       353       356       347       371       347       361       326       340       319       337       325       331       318       327
dram[11]:        326       359       351       351       351       358       326       353       323       346       316       331       324       325       321       323
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=51113 n_nop=48871 n_act=36 n_pre=20 n_ref_event=94156827171488 n_req=2186 n_rd=2186 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1711
n_activity=13139 dram_eff=0.6655
bk0: 182a 50525i bk1: 180a 50115i bk2: 144a 50596i bk3: 144a 50505i bk4: 128a 50640i bk5: 128a 50383i bk6: 128a 50672i bk7: 128a 50362i bk8: 128a 50695i bk9: 128a 50394i bk10: 128a 50688i bk11: 128a 50574i bk12: 128a 50743i bk13: 128a 50581i bk14: 128a 50702i bk15: 128a 50561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990851
Row_Buffer_Locality_read = 0.990851
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.498329
Bank_Level_Parallism_Col = 0.672615
Bank_Level_Parallism_Ready = 1.412168
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.171072 
total_CMD = 51113 
util_bw = 8744 
Wasted_Col = 244 
Wasted_Row = 151 
Idle = 41974 

BW Util Bottlenecks: 
RCDc_limit = 278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51113 
n_nop = 48871 
Read = 2186 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 94156827171488 
n_req = 2186 
total_req = 2186 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2186 
Row_Bus_Util =  0.001096 
CoL_Bus_Util = 0.042768 
Either_Row_CoL_Bus_Util = 0.043864 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.372880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.37288
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=51113 n_nop=48873 n_act=36 n_pre=20 n_ref_event=177536 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1709
n_activity=13329 dram_eff=0.6554
bk0: 180a 50533i bk1: 180a 50170i bk2: 144a 50604i bk3: 144a 50440i bk4: 128a 50575i bk5: 128a 50293i bk6: 128a 50634i bk7: 128a 50475i bk8: 128a 50674i bk9: 128a 50563i bk10: 128a 50727i bk11: 128a 50565i bk12: 128a 50703i bk13: 128a 50563i bk14: 128a 50654i bk15: 128a 50588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.468135
Bank_Level_Parallism_Col = 1.447305
Bank_Level_Parallism_Ready = 1.404207
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.444474 

BW Util details:
bwutil = 0.170915 
total_CMD = 51113 
util_bw = 8736 
Wasted_Col = 361 
Wasted_Row = 155 
Idle = 41861 

BW Util Bottlenecks: 
RCDc_limit = 440 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51113 
n_nop = 48873 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 177536 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001096 
CoL_Bus_Util = 0.042729 
Either_Row_CoL_Bus_Util = 0.043824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.330073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.330073
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=51113 n_nop=48865 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1715
n_activity=13138 dram_eff=0.6674
bk0: 180a 50494i bk1: 180a 50166i bk2: 148a 50525i bk3: 148a 50366i bk4: 128a 50550i bk5: 128a 50161i bk6: 128a 50499i bk7: 128a 50154i bk8: 128a 50738i bk9: 128a 50586i bk10: 128a 50719i bk11: 128a 50558i bk12: 128a 50699i bk13: 128a 50569i bk14: 128a 50773i bk15: 128a 50671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.513088
Bank_Level_Parallism_Col = 1.495819
Bank_Level_Parallism_Ready = 1.446876
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490113 

BW Util details:
bwutil = 0.171541 
total_CMD = 51113 
util_bw = 8768 
Wasted_Col = 327 
Wasted_Row = 154 
Idle = 41864 

BW Util Bottlenecks: 
RCDc_limit = 377 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51113 
n_nop = 48865 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001096 
CoL_Bus_Util = 0.042885 
Either_Row_CoL_Bus_Util = 0.043981 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.535343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.535343
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=51113 n_nop=48865 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1715
n_activity=13059 dram_eff=0.6714
bk0: 180a 50579i bk1: 180a 50184i bk2: 148a 50611i bk3: 148a 50362i bk4: 128a 50453i bk5: 128a 50143i bk6: 128a 50403i bk7: 128a 50142i bk8: 128a 50659i bk9: 128a 50412i bk10: 128a 50718i bk11: 128a 50556i bk12: 128a 50676i bk13: 128a 50564i bk14: 128a 50702i bk15: 128a 50616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555541
Bank_Level_Parallism_Col = 0.984772
Bank_Level_Parallism_Ready = 1.484268
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.171541 
total_CMD = 51113 
util_bw = 8768 
Wasted_Col = 324 
Wasted_Row = 198 
Idle = 41823 

BW Util Bottlenecks: 
RCDc_limit = 381 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51113 
n_nop = 48865 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001096 
CoL_Bus_Util = 0.042885 
Either_Row_CoL_Bus_Util = 0.043981 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.605912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.605912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=51113 n_nop=48865 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1715
n_activity=12811 dram_eff=0.6844
bk0: 180a 50512i bk1: 180a 50208i bk2: 148a 50640i bk3: 148a 50333i bk4: 128a 50537i bk5: 128a 50196i bk6: 128a 50662i bk7: 128a 50361i bk8: 128a 50669i bk9: 128a 50337i bk10: 128a 50716i bk11: 128a 50501i bk12: 128a 50668i bk13: 128a 50415i bk14: 128a 50677i bk15: 128a 50421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533426
Bank_Level_Parallism_Col = 1.517183
Bank_Level_Parallism_Ready = 1.475387
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.514970 

BW Util details:
bwutil = 0.171541 
total_CMD = 51113 
util_bw = 8768 
Wasted_Col = 303 
Wasted_Row = 181 
Idle = 41861 

BW Util Bottlenecks: 
RCDc_limit = 371 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51113 
n_nop = 48865 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001096 
CoL_Bus_Util = 0.042885 
Either_Row_CoL_Bus_Util = 0.043981 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.596091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.596091
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=51113 n_nop=48865 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1715
n_activity=12795 dram_eff=0.6853
bk0: 180a 50514i bk1: 180a 50073i bk2: 148a 50627i bk3: 148a 50514i bk4: 128a 50590i bk5: 128a 50280i bk6: 128a 50666i bk7: 128a 50297i bk8: 128a 50706i bk9: 128a 50498i bk10: 128a 50625i bk11: 128a 50471i bk12: 128a 50678i bk13: 128a 50312i bk14: 128a 50724i bk15: 128a 50480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.505688
Bank_Level_Parallism_Col = 1.493529
Bank_Level_Parallism_Ready = 1.454421
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488430 

BW Util details:
bwutil = 0.171541 
total_CMD = 51113 
util_bw = 8768 
Wasted_Col = 322 
Wasted_Row = 210 
Idle = 41813 

BW Util Bottlenecks: 
RCDc_limit = 392 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51113 
n_nop = 48865 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001096 
CoL_Bus_Util = 0.042885 
Either_Row_CoL_Bus_Util = 0.043981 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.449103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.449103
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=51113 n_nop=48866 n_act=36 n_pre=20 n_ref_event=0 n_req=2192 n_rd=2192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1715
n_activity=12941 dram_eff=0.6775
bk0: 180a 50575i bk1: 180a 50230i bk2: 148a 50642i bk3: 148a 50345i bk4: 128a 50600i bk5: 128a 50312i bk6: 128a 50717i bk7: 128a 50445i bk8: 128a 50725i bk9: 128a 50457i bk10: 128a 50680i bk11: 128a 50414i bk12: 128a 50538i bk13: 128a 50322i bk14: 128a 50609i bk15: 128a 50523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990876
Row_Buffer_Locality_read = 0.990876
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509506
Bank_Level_Parallism_Col = 1.496182
Bank_Level_Parallism_Ready = 1.464872
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.487888 

BW Util details:
bwutil = 0.171541 
total_CMD = 51113 
util_bw = 8768 
Wasted_Col = 359 
Wasted_Row = 192 
Idle = 41794 

BW Util Bottlenecks: 
RCDc_limit = 423 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51113 
n_nop = 48866 
Read = 2192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2192 
total_req = 2192 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2192 
Row_Bus_Util =  0.001096 
CoL_Bus_Util = 0.042885 
Either_Row_CoL_Bus_Util = 0.043961 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000445 
queue_avg = 0.462172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.462172
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=51113 n_nop=48874 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1709
n_activity=13112 dram_eff=0.6663
bk0: 180a 50571i bk1: 180a 50324i bk2: 144a 50665i bk3: 144a 50539i bk4: 128a 50625i bk5: 128a 50393i bk6: 128a 50620i bk7: 128a 50414i bk8: 128a 50720i bk9: 128a 50502i bk10: 128a 50636i bk11: 128a 50407i bk12: 128a 50653i bk13: 128a 50202i bk14: 128a 50654i bk15: 128a 50574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497842
Bank_Level_Parallism_Col = 1.476031
Bank_Level_Parallism_Ready = 1.424256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470122 

BW Util details:
bwutil = 0.170915 
total_CMD = 51113 
util_bw = 8736 
Wasted_Col = 337 
Wasted_Row = 170 
Idle = 41870 

BW Util Bottlenecks: 
RCDc_limit = 411 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51113 
n_nop = 48874 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001096 
CoL_Bus_Util = 0.042729 
Either_Row_CoL_Bus_Util = 0.043805 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.000447 
queue_avg = 0.519613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.519613
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=51113 n_nop=48873 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1709
n_activity=13113 dram_eff=0.6662
bk0: 180a 50540i bk1: 180a 50231i bk2: 144a 50641i bk3: 144a 50509i bk4: 128a 50657i bk5: 128a 50349i bk6: 128a 50606i bk7: 128a 50335i bk8: 128a 50588i bk9: 128a 50406i bk10: 128a 50707i bk11: 128a 50537i bk12: 128a 50713i bk13: 128a 50423i bk14: 128a 50678i bk15: 128a 50355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.497819
Bank_Level_Parallism_Col = 1.478295
Bank_Level_Parallism_Ready = 1.436813
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.473281 

BW Util details:
bwutil = 0.170915 
total_CMD = 51113 
util_bw = 8736 
Wasted_Col = 352 
Wasted_Row = 157 
Idle = 41868 

BW Util Bottlenecks: 
RCDc_limit = 405 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51113 
n_nop = 48873 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001096 
CoL_Bus_Util = 0.042729 
Either_Row_CoL_Bus_Util = 0.043824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.528144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.528144
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=51113 n_nop=48873 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1709
n_activity=13266 dram_eff=0.6585
bk0: 180a 50547i bk1: 180a 50162i bk2: 144a 50519i bk3: 144a 50402i bk4: 128a 50575i bk5: 128a 50256i bk6: 128a 50595i bk7: 128a 50360i bk8: 128a 50703i bk9: 128a 50421i bk10: 128a 50713i bk11: 128a 50527i bk12: 128a 50709i bk13: 128a 50530i bk14: 128a 50724i bk15: 128a 50458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509638
Bank_Level_Parallism_Col = 1.498739
Bank_Level_Parallism_Ready = 1.454212
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.496614 

BW Util details:
bwutil = 0.170915 
total_CMD = 51113 
util_bw = 8736 
Wasted_Col = 348 
Wasted_Row = 207 
Idle = 41822 

BW Util Bottlenecks: 
RCDc_limit = 408 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51113 
n_nop = 48873 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001096 
CoL_Bus_Util = 0.042729 
Either_Row_CoL_Bus_Util = 0.043824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.530667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.530667
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=51113 n_nop=48873 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1709
n_activity=12938 dram_eff=0.6752
bk0: 180a 50485i bk1: 180a 50063i bk2: 144a 50538i bk3: 144a 50444i bk4: 128a 50500i bk5: 128a 50332i bk6: 128a 50522i bk7: 128a 50190i bk8: 128a 50748i bk9: 128a 50506i bk10: 128a 50716i bk11: 128a 50599i bk12: 128a 50744i bk13: 128a 50565i bk14: 128a 50760i bk15: 128a 50561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.514837
Bank_Level_Parallism_Col = 1.490591
Bank_Level_Parallism_Ready = 1.445309
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484319 

BW Util details:
bwutil = 0.170915 
total_CMD = 51113 
util_bw = 8736 
Wasted_Col = 333 
Wasted_Row = 179 
Idle = 41865 

BW Util Bottlenecks: 
RCDc_limit = 418 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51113 
n_nop = 48873 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001096 
CoL_Bus_Util = 0.042729 
Either_Row_CoL_Bus_Util = 0.043824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.344276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.344276
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=51113 n_nop=48873 n_act=36 n_pre=20 n_ref_event=0 n_req=2184 n_rd=2184 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1709
n_activity=13261 dram_eff=0.6588
bk0: 180a 50493i bk1: 180a 50113i bk2: 144a 50632i bk3: 144a 50567i bk4: 128a 50650i bk5: 128a 50353i bk6: 128a 50616i bk7: 128a 50369i bk8: 128a 50759i bk9: 128a 50500i bk10: 128a 50712i bk11: 128a 50548i bk12: 128a 50642i bk13: 128a 50567i bk14: 128a 50701i bk15: 128a 50579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990842
Row_Buffer_Locality_read = 0.990842
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.440702
Bank_Level_Parallism_Col = 1.424977
Bank_Level_Parallism_Ready = 1.396062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.423113 

BW Util details:
bwutil = 0.170915 
total_CMD = 51113 
util_bw = 8736 
Wasted_Col = 427 
Wasted_Row = 177 
Idle = 41773 

BW Util Bottlenecks: 
RCDc_limit = 525 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 51113 
n_nop = 48873 
Read = 2184 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 2184 
total_req = 2184 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 2184 
Row_Bus_Util =  0.001096 
CoL_Bus_Util = 0.042729 
Either_Row_CoL_Bus_Util = 0.043824 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.369436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.369436

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1299, Miss = 1161, Miss_rate = 0.894, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[1]: Access = 1296, Miss = 1157, Miss_rate = 0.893, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[2]: Access = 1299, Miss = 1159, Miss_rate = 0.892, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[3]: Access = 1300, Miss = 1158, Miss_rate = 0.891, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[4]: Access = 1300, Miss = 1161, Miss_rate = 0.893, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[5]: Access = 1291, Miss = 1161, Miss_rate = 0.899, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[6]: Access = 1302, Miss = 1162, Miss_rate = 0.892, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[7]: Access = 1303, Miss = 1161, Miss_rate = 0.891, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[8]: Access = 1295, Miss = 1161, Miss_rate = 0.897, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[9]: Access = 1294, Miss = 1162, Miss_rate = 0.898, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[10]: Access = 1300, Miss = 1161, Miss_rate = 0.893, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[11]: Access = 1299, Miss = 1161, Miss_rate = 0.894, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[12]: Access = 1294, Miss = 1162, Miss_rate = 0.898, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[13]: Access = 1304, Miss = 1161, Miss_rate = 0.890, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[14]: Access = 1299, Miss = 1157, Miss_rate = 0.891, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[15]: Access = 1294, Miss = 1159, Miss_rate = 0.896, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[16]: Access = 1293, Miss = 1157, Miss_rate = 0.895, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[17]: Access = 1297, Miss = 1157, Miss_rate = 0.892, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[18]: Access = 1294, Miss = 1159, Miss_rate = 0.896, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[19]: Access = 1298, Miss = 1157, Miss_rate = 0.891, Pending_hits = 102, Reservation_fails = 0
L2_cache_bank[20]: Access = 1301, Miss = 1157, Miss_rate = 0.889, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[21]: Access = 1297, Miss = 1159, Miss_rate = 0.894, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[22]: Access = 1295, Miss = 1157, Miss_rate = 0.893, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[23]: Access = 1292, Miss = 1157, Miss_rate = 0.896, Pending_hits = 87, Reservation_fails = 0
L2_total_cache_accesses = 31136
L2_total_cache_misses = 27824
L2_total_cache_miss_rate = 0.8936
L2_total_cache_pending_hits = 2346
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19687
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.055

icnt_total_pkts_mem_to_simt=31136
icnt_total_pkts_simt_to_mem=31136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31136
Req_Network_cycles = 19935
Req_Network_injected_packets_per_cycle =       1.5619 
Req_Network_conflicts_per_cycle =       0.2929
Req_Network_conflicts_per_cycle_util =       0.5813
Req_Bank_Level_Parallism =       3.1003
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0987
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0651

Reply_Network_injected_packets_num = 31136
Reply_Network_cycles = 19935
Reply_Network_injected_packets_per_cycle =        1.5619
Reply_Network_conflicts_per_cycle =        0.6164
Reply_Network_conflicts_per_cycle_util =       1.2001
Reply_Bank_Level_Parallism =       3.0412
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0552
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0521
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 270441 (inst/sec)
gpgpu_simulation_rate = 424 (cycle/sec)
gpgpu_silicon_slowdown = 3219339x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50e0c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2db50e00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2db50df8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2db50df0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50e08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50dec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50ea0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50ea8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a2969efba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 19887
gpu_sim_insn = 12710760
gpu_ipc =     639.1492
gpu_tot_sim_cycle = 39822
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     638.3788
gpu_tot_issued_cta = 94
gpu_occupancy = 39.1848% 
gpu_tot_occupancy = 39.2082% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5656
partiton_level_parallism_total  =       1.5638
partiton_level_parallism_util =       3.0564
partiton_level_parallism_util_total  =       3.0782
L2_BW  =      68.3874 GB/Sec
L2_BW_total  =      68.3050 GB/Sec
gpu_total_sim_rate=264807

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3244, Miss = 3244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2716, Miss = 2716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1896, Miss = 1896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2424, Miss = 2424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 75880
	L1D_total_cache_misses = 75880
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39034
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33698
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148

Total_core_cache_fail_stats:
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 59556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 59124
gpgpu_n_mem_write_global = 3148
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 59556
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27331	W0_Idle:82918	W0_Scoreboard:2446109	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:218106	WS1:218106	WS2:218106	WS3:217004	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 472992 {8:59124,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125920 {40:3148,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2364960 {40:59124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25184 {8:3148,}
maxmflatency = 384 
max_icnt2mem_latency = 82 
maxmrqlatency = 84 
max_icnt2sh_latency = 38 
averagemflatency = 293 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:36529 	3132 	3091 	3840 	3412 	1510 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7519 	54753 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	59005 	3172 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	51490 	8994 	1532 	240 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11115     11103     11887     11892     12541     12538     13216     13201     14464     14447     15154     15151     15814     15819     16467     16478 
dram[1]:     11099     11094     11907     11945     12567     12563     13200     13212     14421     14419     15120     15105     15824     15802     16483     16464 
dram[2]:     11125     10703     11957     11954     12644     12645     13322     13318     14418     14430     15101     15106     15801     15807     16459     16472 
dram[3]:     10698     10696     11954     11957     12645     12636     13323     13296     14426     14429     15126     15117     15897     15885     16481     16538 
dram[4]:     11163     11176     11951     11948     12635     12633     13288     13286     13936     13932     14582     14574     15881     15855     16536     16541 
dram[5]:     11173     11169     11950     11948     12649     12649     13337     13331     13937     14468     14572     15215     15853     15856     16489     16485 
dram[6]:     11168     11179     11957     11955     12641     12622     13328     13294     14478     14489     15268     15271     15943     15940     16491     16626 
dram[7]:     11210     11205     11948     11946     12629     12628     13304     13315     14476     14473     15276     15269     15951     15946     16631     16622 
dram[8]:     11170     11166     11955     11948     12636     12627     13302     13300     14483     14599     15281     15286     15945     15961     16615     16660 
dram[9]:     11185     11171     11943     11883     12628     12551     13309     13319     14475     14473     15291     15280     15960     15958     16658     16634 
dram[10]:     11157     11142     11882     11897     12546     12543     13323     13313     14478     14476     15299     15300     15953     15952     16642     16637 
dram[11]:     11107     11104     11902     11888     12560     12555     13311     13316     14483     14465     15169     15164     15835     15815     16642     16470 
average row accesses per activate:
dram[0]: 62.400002 62.000000 48.166668 47.833332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[1]: 62.200001 62.200001 47.666668 47.833332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[2]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[3]: 62.200001 62.200001 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[4]: 62.200001 62.200001 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[5]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[6]: 62.200001 62.200001 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[7]: 62.200001 62.400002 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[8]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[9]: 62.400002 62.200001 48.500000 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[10]: 62.200001 62.400002 48.333332 48.500000 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
dram[11]: 62.200001 62.200001 48.333332 48.333332 67.000000 67.000000 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 85.333336 
average row locality = 51574/720 = 71.630554
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       312       310       289       287       268       268       256       256       256       256       256       256       256       256       256       256 
dram[1]:       311       311       286       287       268       268       256       256       256       256       256       256       256       256       256       256 
dram[2]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[3]:       311       311       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[4]:       311       311       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[5]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[6]:       311       311       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[7]:       311       312       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[8]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[9]:       312       311       291       290       268       268       256       256       256       256       256       256       256       256       256       256 
dram[10]:       311       312       290       291       268       268       256       256       256       256       256       256       256       256       256       256 
dram[11]:       311       311       290       290       268       268       256       256       256       256       256       256       256       256       256       256 
total dram reads = 51574
bank skew: 312/256 = 1.22
chip skew: 4300/4291 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        388       393       397       394       351       352       340       348       335       337       330       335       326       329       329       330
dram[1]:        391       399       387       394       350       357       340       351       329       339       327       327       327       330       331       332
dram[2]:        392       395       388       388       344       360       348       345       337       338       329       334       326       330       325       327
dram[3]:        392       397       384       388       358       367       346       352       332       341       325       335       330       330       327       328
dram[4]:        388       402       382       391       348       354       341       344       334       335       331       332       330       333       330       333
dram[5]:        388       397       391       389       357       361       346       359       324       343       328       334       326       329       329       326
dram[6]:        390       402       384       388       350       362       340       346       338       335       330       332       333       341       325       332
dram[7]:        396       405       388       389       348       357       342       347       336       334       332       332       330       335       330       333
dram[8]:        396       398       389       395       353       363       347       358       328       338       322       331       326       328       328       330
dram[9]:        388       399       385       387       343       354       345       343       340       334       332       332       326       340       325       330
dram[10]:        392       399       390       390       356       356       342       354       328       338       325       329       330       326       331       329
dram[11]:        394       398       381       387       347       356       340       350       333       330       329       331       326       330       326       331
maximum mf latency per bank:
dram[0]:        342       363       336       347       344       365       323       369       331       365       356       357       323       331       336       347
dram[1]:        325       361       365       366       331       372       325       341       322       349       336       345       322       341       342       338
dram[2]:        335       355       346       374       348       375       347       384       326       343       349       341       326       340       322       337
dram[3]:        330       362       321       345       359       375       375       374       322       351       323       344       325       336       325       336
dram[4]:        322       367       349       366       358       380       334       354       335       361       326       349       334       343       319       346
dram[5]:        328       363       351       353       346       374       327       349       333       346       344       367       321       344       319       334
dram[6]:        333       373       352       360       346       373       366       367       334       353       335       335       341       368       329       344
dram[7]:        347       370       366       361       353       377       354       374       345       364       330       348       331       382       351       358
dram[8]:        337       375       335       354       335       366       358       370       365       358       327       345       318       354       324       369
dram[9]:        330       367       352       360       361       371       343       351       342       349       334       348       324       346       324       336
dram[10]:        332       354       353       356       347       371       347       361       333       361       331       366       325       331       320       331
dram[11]:        326       359       351       351       351       361       330       358       323       346       348       353       324       325       321       327
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=102103 n_nop=97673 n_act=76 n_pre=60 n_ref_event=94156827171488 n_req=4294 n_rd=4294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1682
n_activity=26188 dram_eff=0.6559
bk0: 312a 100988i bk1: 310a 100346i bk2: 289a 101023i bk3: 287a 100714i bk4: 268a 101177i bk5: 268a 100699i bk6: 256a 101240i bk7: 256a 100714i bk8: 256a 101274i bk9: 256a 100763i bk10: 256a 101168i bk11: 256a 100913i bk12: 256a 101355i bk13: 256a 101058i bk14: 256a 101271i bk15: 256a 101003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986027
Row_Buffer_Locality_read = 0.986027
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.476833
Bank_Level_Parallism_Col = 0.672615
Bank_Level_Parallism_Ready = 1.385189
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.168222 
total_CMD = 102103 
util_bw = 17176 
Wasted_Col = 579 
Wasted_Row = 460 
Idle = 83888 

BW Util Bottlenecks: 
RCDc_limit = 678 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102103 
n_nop = 97673 
Read = 4294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 94156827171488 
n_req = 4294 
total_req = 4294 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4294 
Row_Bus_Util =  0.001332 
CoL_Bus_Util = 0.042056 
Either_Row_CoL_Bus_Util = 0.043388 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.402241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.402241
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=102103 n_nop=97677 n_act=76 n_pre=60 n_ref_event=177536 n_req=4291 n_rd=4291 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1681
n_activity=26590 dram_eff=0.6455
bk0: 311a 101004i bk1: 311a 100478i bk2: 286a 100943i bk3: 287a 100595i bk4: 268a 101019i bk5: 268a 100552i bk6: 256a 101186i bk7: 256a 100882i bk8: 256a 101192i bk9: 256a 100842i bk10: 256a 101251i bk11: 256a 100826i bk12: 256a 101277i bk13: 256a 100953i bk14: 256a 101273i bk15: 256a 101096i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986017
Row_Buffer_Locality_read = 0.986017
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491242
Bank_Level_Parallism_Col = 1.457362
Bank_Level_Parallism_Ready = 1.396600
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.455913 

BW Util details:
bwutil = 0.168105 
total_CMD = 102103 
util_bw = 17164 
Wasted_Col = 648 
Wasted_Row = 457 
Idle = 83834 

BW Util Bottlenecks: 
RCDc_limit = 807 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102103 
n_nop = 97677 
Read = 4291 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 177536 
n_req = 4291 
total_req = 4291 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4291 
Row_Bus_Util =  0.001332 
CoL_Bus_Util = 0.042026 
Either_Row_CoL_Bus_Util = 0.043348 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000226 
queue_avg = 0.409675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.409675
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=102103 n_nop=97670 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1684
n_activity=26570 dram_eff=0.647
bk0: 311a 101022i bk1: 311a 100494i bk2: 290a 100929i bk3: 290a 100620i bk4: 268a 101015i bk5: 268a 100415i bk6: 256a 101069i bk7: 256a 100571i bk8: 256a 101240i bk9: 256a 100867i bk10: 256a 101225i bk11: 256a 100938i bk12: 256a 101294i bk13: 256a 101110i bk14: 256a 101418i bk15: 256a 101130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.484233
Bank_Level_Parallism_Col = 1.456547
Bank_Level_Parallism_Ready = 1.401721
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.453107 

BW Util details:
bwutil = 0.168379 
total_CMD = 102103 
util_bw = 17192 
Wasted_Col = 674 
Wasted_Row = 505 
Idle = 83732 

BW Util Bottlenecks: 
RCDc_limit = 795 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102103 
n_nop = 97670 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.001332 
CoL_Bus_Util = 0.042095 
Either_Row_CoL_Bus_Util = 0.043417 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000226 
queue_avg = 0.444483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.444483
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=102103 n_nop=97668 n_act=76 n_pre=60 n_ref_event=0 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1684
n_activity=26810 dram_eff=0.6414
bk0: 311a 101195i bk1: 311a 100683i bk2: 291a 101129i bk3: 290a 100833i bk4: 268a 100943i bk5: 268a 100333i bk6: 256a 100967i bk7: 256a 100503i bk8: 256a 101218i bk9: 256a 100733i bk10: 256a 101255i bk11: 256a 100867i bk12: 256a 101311i bk13: 256a 101076i bk14: 256a 101340i bk15: 256a 101179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986043
Row_Buffer_Locality_read = 0.986043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461781
Bank_Level_Parallism_Col = 0.984772
Bank_Level_Parallism_Ready = 1.387907
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.168418 
total_CMD = 102103 
util_bw = 17196 
Wasted_Col = 755 
Wasted_Row = 572 
Idle = 83580 

BW Util Bottlenecks: 
RCDc_limit = 889 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102103 
n_nop = 97668 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4299 
Row_Bus_Util =  0.001332 
CoL_Bus_Util = 0.042105 
Either_Row_CoL_Bus_Util = 0.043437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.463395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.463395
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=102103 n_nop=97668 n_act=76 n_pre=60 n_ref_event=0 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1684
n_activity=26183 dram_eff=0.6568
bk0: 311a 101136i bk1: 311a 100705i bk2: 290a 101142i bk3: 291a 100641i bk4: 268a 101030i bk5: 268a 100389i bk6: 256a 101195i bk7: 256a 100798i bk8: 256a 101190i bk9: 256a 100684i bk10: 256a 101271i bk11: 256a 100802i bk12: 256a 101196i bk13: 256a 100872i bk14: 256a 101315i bk15: 256a 100904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986043
Row_Buffer_Locality_read = 0.986043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.470872
Bank_Level_Parallism_Col = 1.441493
Bank_Level_Parallism_Ready = 1.397815
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.440341 

BW Util details:
bwutil = 0.168418 
total_CMD = 102103 
util_bw = 17196 
Wasted_Col = 704 
Wasted_Row = 483 
Idle = 83720 

BW Util Bottlenecks: 
RCDc_limit = 852 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102103 
n_nop = 97668 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4299 
Row_Bus_Util =  0.001332 
CoL_Bus_Util = 0.042105 
Either_Row_CoL_Bus_Util = 0.043437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.474100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.4741
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=102103 n_nop=97669 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1684
n_activity=25779 dram_eff=0.6669
bk0: 311a 101046i bk1: 311a 100472i bk2: 290a 101093i bk3: 290a 100852i bk4: 268a 101085i bk5: 268a 100437i bk6: 256a 101168i bk7: 256a 100572i bk8: 256a 101242i bk9: 256a 100712i bk10: 256a 101158i bk11: 256a 100760i bk12: 256a 101287i bk13: 256a 100674i bk14: 256a 101288i bk15: 256a 100916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.491834
Bank_Level_Parallism_Col = 1.468919
Bank_Level_Parallism_Ready = 1.421530
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.466284 

BW Util details:
bwutil = 0.168379 
total_CMD = 102103 
util_bw = 17192 
Wasted_Col = 668 
Wasted_Row = 565 
Idle = 83678 

BW Util Bottlenecks: 
RCDc_limit = 817 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102103 
n_nop = 97669 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.001332 
CoL_Bus_Util = 0.042095 
Either_Row_CoL_Bus_Util = 0.043427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.438469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.438469
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=102103 n_nop=97669 n_act=76 n_pre=60 n_ref_event=0 n_req=4299 n_rd=4299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1684
n_activity=25640 dram_eff=0.6707
bk0: 311a 101034i bk1: 311a 100493i bk2: 291a 101030i bk3: 290a 100527i bk4: 268a 101037i bk5: 268a 100413i bk6: 256a 101173i bk7: 256a 100669i bk8: 256a 101235i bk9: 256a 100725i bk10: 256a 101228i bk11: 256a 100822i bk12: 256a 101104i bk13: 256a 100712i bk14: 256a 101203i bk15: 256a 100844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986043
Row_Buffer_Locality_read = 0.986043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.517428
Bank_Level_Parallism_Col = 1.495201
Bank_Level_Parallism_Ready = 1.458246
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490973 

BW Util details:
bwutil = 0.168418 
total_CMD = 102103 
util_bw = 17196 
Wasted_Col = 707 
Wasted_Row = 533 
Idle = 83667 

BW Util Bottlenecks: 
RCDc_limit = 824 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102103 
n_nop = 97669 
Read = 4299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4299 
total_req = 4299 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4299 
Row_Bus_Util =  0.001332 
CoL_Bus_Util = 0.042105 
Either_Row_CoL_Bus_Util = 0.043427 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000226 
queue_avg = 0.443914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.443914
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=102103 n_nop=97668 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1685
n_activity=25740 dram_eff=0.6682
bk0: 311a 100954i bk1: 312a 100541i bk2: 290a 100916i bk3: 291a 100584i bk4: 268a 100962i bk5: 268a 100340i bk6: 256a 101078i bk7: 256a 100704i bk8: 256a 101205i bk9: 256a 100746i bk10: 256a 101205i bk11: 256a 100707i bk12: 256a 101242i bk13: 256a 100666i bk14: 256a 101183i bk15: 256a 100948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.571617
Bank_Level_Parallism_Col = 1.538525
Bank_Level_Parallism_Ready = 1.470479
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531899 

BW Util details:
bwutil = 0.168457 
total_CMD = 102103 
util_bw = 17200 
Wasted_Col = 619 
Wasted_Row = 471 
Idle = 83813 

BW Util Bottlenecks: 
RCDc_limit = 764 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102103 
n_nop = 97668 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.001332 
CoL_Bus_Util = 0.042114 
Either_Row_CoL_Bus_Util = 0.043437 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000225 
queue_avg = 0.566134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.566134
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=102103 n_nop=97669 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1684
n_activity=26365 dram_eff=0.6521
bk0: 311a 101015i bk1: 311a 100462i bk2: 290a 101040i bk3: 290a 100652i bk4: 268a 101035i bk5: 268a 100426i bk6: 256a 100933i bk7: 256a 100423i bk8: 256a 101041i bk9: 256a 100576i bk10: 256a 101299i bk11: 256a 100905i bk12: 256a 101305i bk13: 256a 100981i bk14: 256a 101239i bk15: 256a 100856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.547840
Bank_Level_Parallism_Col = 1.517026
Bank_Level_Parallism_Ready = 1.454313
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.512608 

BW Util details:
bwutil = 0.168379 
total_CMD = 102103 
util_bw = 17192 
Wasted_Col = 635 
Wasted_Row = 473 
Idle = 83803 

BW Util Bottlenecks: 
RCDc_limit = 747 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102103 
n_nop = 97669 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.001332 
CoL_Bus_Util = 0.042095 
Either_Row_CoL_Bus_Util = 0.043427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.519926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.519926
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=102103 n_nop=97667 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1685
n_activity=26899 dram_eff=0.6394
bk0: 312a 101097i bk1: 311a 100520i bk2: 291a 100900i bk3: 290a 100681i bk4: 268a 101023i bk5: 268a 100416i bk6: 256a 101124i bk7: 256a 100615i bk8: 256a 101242i bk9: 256a 100833i bk10: 256a 101349i bk11: 256a 100974i bk12: 256a 101300i bk13: 256a 100989i bk14: 256a 101305i bk15: 256a 100862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.482924
Bank_Level_Parallism_Col = 1.461581
Bank_Level_Parallism_Ready = 1.409344
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.456293 

BW Util details:
bwutil = 0.168457 
total_CMD = 102103 
util_bw = 17200 
Wasted_Col = 726 
Wasted_Row = 579 
Idle = 83598 

BW Util Bottlenecks: 
RCDc_limit = 852 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102103 
n_nop = 97667 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.001332 
CoL_Bus_Util = 0.042114 
Either_Row_CoL_Bus_Util = 0.043446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.444434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.444434
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=102103 n_nop=97667 n_act=76 n_pre=60 n_ref_event=0 n_req=4300 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1685
n_activity=26863 dram_eff=0.6403
bk0: 311a 101088i bk1: 312a 100539i bk2: 290a 101033i bk3: 291a 100800i bk4: 268a 101010i bk5: 268a 100494i bk6: 256a 101083i bk7: 256a 100436i bk8: 256a 101211i bk9: 256a 100805i bk10: 256a 101323i bk11: 256a 101019i bk12: 256a 101390i bk13: 256a 101052i bk14: 256a 101408i bk15: 256a 101114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986046
Row_Buffer_Locality_read = 0.986046
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451025
Bank_Level_Parallism_Col = 1.420662
Bank_Level_Parallism_Ready = 1.373402
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.417434 

BW Util details:
bwutil = 0.168457 
total_CMD = 102103 
util_bw = 17200 
Wasted_Col = 747 
Wasted_Row = 570 
Idle = 83586 

BW Util Bottlenecks: 
RCDc_limit = 918 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102103 
n_nop = 97667 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4300 
total_req = 4300 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4300 
Row_Bus_Util =  0.001332 
CoL_Bus_Util = 0.042114 
Either_Row_CoL_Bus_Util = 0.043446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.331841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.331841
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=102103 n_nop=97669 n_act=76 n_pre=60 n_ref_event=0 n_req=4298 n_rd=4298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1684
n_activity=26861 dram_eff=0.64
bk0: 311a 101034i bk1: 311a 100498i bk2: 290a 101151i bk3: 290a 100945i bk4: 268a 101104i bk5: 268a 100626i bk6: 256a 101132i bk7: 256a 100696i bk8: 256a 101345i bk9: 256a 100918i bk10: 256a 101245i bk11: 256a 100981i bk12: 256a 101279i bk13: 256a 101023i bk14: 256a 101296i bk15: 256a 100966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986040
Row_Buffer_Locality_read = 0.986040
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419967
Bank_Level_Parallism_Col = 1.395842
Bank_Level_Parallism_Ready = 1.352489
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.394878 

BW Util details:
bwutil = 0.168379 
total_CMD = 102103 
util_bw = 17192 
Wasted_Col = 798 
Wasted_Row = 564 
Idle = 83549 

BW Util Bottlenecks: 
RCDc_limit = 990 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102103 
n_nop = 97669 
Read = 4298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 76 
n_pre = 60 
n_ref = 0 
n_req = 4298 
total_req = 4298 

Dual Bus Interface Util: 
issued_total_row = 136 
issued_total_col = 4298 
Row_Bus_Util =  0.001332 
CoL_Bus_Util = 0.042095 
Either_Row_CoL_Bus_Util = 0.043427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.356777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.356777

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2605, Miss = 2216, Miss_rate = 0.851, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[1]: Access = 2589, Miss = 2210, Miss_rate = 0.854, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[2]: Access = 2588, Miss = 2212, Miss_rate = 0.855, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[3]: Access = 2598, Miss = 2212, Miss_rate = 0.851, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[4]: Access = 2599, Miss = 2214, Miss_rate = 0.852, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[5]: Access = 2586, Miss = 2214, Miss_rate = 0.856, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[6]: Access = 2598, Miss = 2216, Miss_rate = 0.853, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[7]: Access = 2601, Miss = 2214, Miss_rate = 0.851, Pending_hits = 202, Reservation_fails = 0
L2_cache_bank[8]: Access = 2591, Miss = 2214, Miss_rate = 0.854, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[9]: Access = 2583, Miss = 2216, Miss_rate = 0.858, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[10]: Access = 2599, Miss = 2214, Miss_rate = 0.852, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[11]: Access = 2600, Miss = 2214, Miss_rate = 0.852, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[12]: Access = 2586, Miss = 2216, Miss_rate = 0.857, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[13]: Access = 2602, Miss = 2214, Miss_rate = 0.851, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[14]: Access = 2604, Miss = 2214, Miss_rate = 0.850, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[15]: Access = 2588, Miss = 2218, Miss_rate = 0.857, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[16]: Access = 2590, Miss = 2214, Miss_rate = 0.855, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[17]: Access = 2603, Miss = 2214, Miss_rate = 0.851, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[18]: Access = 2592, Miss = 2218, Miss_rate = 0.856, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[19]: Access = 2587, Miss = 2214, Miss_rate = 0.856, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[20]: Access = 2600, Miss = 2214, Miss_rate = 0.852, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[21]: Access = 2602, Miss = 2218, Miss_rate = 0.852, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[22]: Access = 2590, Miss = 2214, Miss_rate = 0.855, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[23]: Access = 2591, Miss = 2214, Miss_rate = 0.854, Pending_hits = 183, Reservation_fails = 0
L2_total_cache_accesses = 62272
L2_total_cache_misses = 53148
L2_total_cache_miss_rate = 0.8535
L2_total_cache_pending_hits = 4518
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4518
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38761
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 59124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=62272
icnt_total_pkts_simt_to_mem=62272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62272
Req_Network_cycles = 39822
Req_Network_injected_packets_per_cycle =       1.5638 
Req_Network_conflicts_per_cycle =       0.2851
Req_Network_conflicts_per_cycle_util =       0.5613
Req_Bank_Level_Parallism =       3.0782
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0932
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0652

Reply_Network_injected_packets_num = 62272
Reply_Network_cycles = 39822
Reply_Network_injected_packets_per_cycle =        1.5638
Reply_Network_conflicts_per_cycle =        0.6371
Reply_Network_conflicts_per_cycle_util =       1.2280
Reply_Bank_Level_Parallism =       3.0138
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0567
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0521
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 36 sec (96 sec)
gpgpu_simulation_rate = 264807 (inst/sec)
gpgpu_simulation_rate = 414 (cycle/sec)
gpgpu_silicon_slowdown = 3297101x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50e0c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2db50e00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2db50df8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2db50df0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50e08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50dec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50ea0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50ea8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a2969efba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 19825
gpu_sim_insn = 12710760
gpu_ipc =     641.1481
gpu_tot_sim_cycle = 59647
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     639.2992
gpu_tot_issued_cta = 141
gpu_occupancy = 39.1978% 
gpu_tot_occupancy = 39.2048% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5705
partiton_level_parallism_total  =       1.5660
partiton_level_parallism_util =       3.3541
partiton_level_parallism_util_total  =       3.1650
L2_BW  =      68.6013 GB/Sec
L2_BW_total  =      68.4035 GB/Sec
gpu_total_sim_rate=254215

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 113820
	L1D_total_cache_misses = 113820
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 50596
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722

Total_core_cache_fail_stats:
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 89334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 88686
gpgpu_n_mem_write_global = 4722
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 89334
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40969	W0_Idle:125676	W0_Scoreboard:3659944	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:327159	WS1:327159	WS2:327159	WS3:325506	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 709488 {8:88686,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 188880 {40:4722,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3547440 {40:88686,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37776 {8:4722,}
maxmflatency = 384 
max_icnt2mem_latency = 82 
maxmrqlatency = 84 
max_icnt2sh_latency = 44 
averagemflatency = 292 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:54097 	4698 	4605 	5720 	5139 	2223 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12173 	81235 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	88048 	5265 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	76989 	13711 	2297 	379 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11115     11103     11887     11892     12541     12538     13216     13201     14464     14447     15154     15151     15814     15819     16467     16478 
dram[1]:     11099     11094     11907     11945     12567     12563     13200     13212     14421     14419     15120     15105     15824     15802     16483     16464 
dram[2]:     11125     10703     11957     11954     12644     12645     13322     13318     14418     14430     15101     15106     15801     15807     16459     16472 
dram[3]:     10698     10696     11954     11957     12645     12636     13323     13296     14426     14429     15126     15117     15897     15885     16481     16538 
dram[4]:     11163     11176     11951     11948     12635     12633     13288     13286     13936     13932     14582     14574     15881     15855     16536     16541 
dram[5]:     11173     11169     11950     11948     12649     12649     13337     13331     13937     14468     14572     15215     15853     15856     16489     16485 
dram[6]:     11168     11179     11957     11955     12641     12622     13328     13294     14478     14489     15268     15271     15943     15940     16491     16626 
dram[7]:     11210     11205     11948     11946     12629     12628     13304     13315     14476     14473     15276     15269     15951     15946     16631     16622 
dram[8]:     11170     11166     11955     11948     12636     12627     13302     13300     14483     14599     15281     15286     15945     15961     16615     16660 
dram[9]:     11185     11171     11943     11883     12628     12551     13309     13319     14475     14473     15291     15280     15960     15958     16658     16634 
dram[10]:     11157     11142     11882     11897     12546     12543     13323     13313     14478     14476     15299     15300     15953     15952     16642     16637 
dram[11]:     11107     11104     11902     11888     12560     12555     13311     13316     14483     14465     15169     15164     15835     15815     16642     16470 
average row accesses per activate:
dram[0]: 62.857143 62.571430 52.125000 51.875000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[1]: 62.714287 62.714287 51.750000 51.875000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[2]: 62.714287 62.714287 52.250000 52.250000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[3]: 62.714287 62.714287 52.375000 52.250000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[4]: 62.714287 62.714287 52.250000 52.375000 69.333336 69.333336 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[5]: 62.714287 62.714287 52.250000 52.250000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[6]: 62.714287 62.714287 52.375000 52.250000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[7]: 62.714287 62.857143 52.250000 52.375000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[8]: 62.714287 62.714287 52.250000 52.250000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[9]: 62.857143 62.714287 52.375000 52.250000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[10]: 62.714287 62.857143 52.250000 52.375000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
dram[11]: 62.714287 62.714287 52.250000 52.250000 68.666664 68.666664 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 76.800003 
average row locality = 76574/1104 = 69.360504
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       440       438       417       415       416       416       384       384       384       384       384       384       384       384       384       384 
dram[1]:       439       439       414       415       416       416       384       384       384       384       384       384       384       384       384       384 
dram[2]:       439       439       418       418       416       416       384       384       384       384       384       384       384       384       384       384 
dram[3]:       439       439       419       418       416       416       384       384       384       384       384       384       384       384       384       384 
dram[4]:       439       439       418       419       416       416       384       384       384       384       384       384       384       384       384       384 
dram[5]:       439       439       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[6]:       439       439       419       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[7]:       439       440       418       419       412       412       384       384       384       384       384       384       384       384       384       384 
dram[8]:       439       439       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[9]:       440       439       419       418       412       412       384       384       384       384       384       384       384       384       384       384 
dram[10]:       439       440       418       419       412       412       384       384       384       384       384       384       384       384       384       384 
dram[11]:       439       439       418       418       412       412       384       384       384       384       384       384       384       384       384       384 
total dram reads = 76574
bank skew: 440/384 = 1.15
chip skew: 6387/6378 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        403       406       403       398       346       352       343       346       335       338       329       337       329       333       328       330
dram[1]:        411       414       394       397       349       356       340       355       335       342       327       330       327       330       329       329
dram[2]:        405       410       391       395       341       354       348       341       338       338       331       337       327       333       326       328
dram[3]:        411       411       389       393       357       364       347       359       333       342       327       334       328       330       329       327
dram[4]:        404       419       388       395       348       355       340       347       339       344       332       335       333       334       326       333
dram[5]:        405       409       393       396       353       356       346       356       331       343       330       338       328       332       332       329
dram[6]:        408       417       390       392       348       362       340       351       336       337       332       335       332       339       325       333
dram[7]:        407       421       391       393       345       356       345       346       337       337       330       333       330       335       327       330
dram[8]:        413       411       391       398       350       358       345       356       333       341       324       331       325       328       329       331
dram[9]:        404       414       392       392       342       352       341       342       337       333       332       334       326       334       325       330
dram[10]:        406       413       394       393       353       355       347       353       330       340       325       331       328       333       329       327
dram[11]:        411       413       386       392       346       354       337       349       334       335       331       332       331       330       327       333
maximum mf latency per bank:
dram[0]:        342       363       336       347       350       371       349       369       331       365       356       357       346       367       339       347
dram[1]:        325       361       365       366       340       372       325       341       337       349       336       364       330       356       342       338
dram[2]:        335       355       346       374       348       375       347       384       326       343       349       354       328       341       322       337
dram[3]:        330       362       322       348       359       375       375       374       325       351       340       352       338       336       353       352
dram[4]:        335       367       349       366       364       380       346       373       363       383       341       364       355       362       319       346
dram[5]:        328       363       351       353       346       374       352       365       358       367       344       371       382       384       320       342
dram[6]:        334       373       352       360       346       376       366       367       355       364       348       366       346       368       343       356
dram[7]:        347       370       366       363       353       377       354       374       345       364       333       348       331       382       351       358
dram[8]:        337       375       335       354       335       366       358       370       365       361       327       345       326       354       324       369
dram[9]:        330       367       352       360       361       371       343       351       342       349       334       348       359       346       336       355
dram[10]:        332       354       353       356       347       371       347       361       333       361       331       366       332       363       325       335
dram[11]:        331       359       351       351       351       361       330       358       323       346       348       353       345       351       329       333
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152934 n_nop=146352 n_act=108 n_pre=92 n_ref_event=94156827171488 n_req=6382 n_rd=6382 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1669
n_activity=39087 dram_eff=0.6531
bk0: 440a 151412i bk1: 438a 150602i bk2: 417a 151390i bk3: 415a 151004i bk4: 416a 151557i bk5: 416a 150833i bk6: 384a 151657i bk7: 384a 150929i bk8: 384a 151734i bk9: 384a 151067i bk10: 384a 151587i bk11: 384a 151036i bk12: 384a 151657i bk13: 384a 151152i bk14: 384a 151620i bk15: 384a 151188i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985584
Row_Buffer_Locality_read = 0.985584
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.468538
Bank_Level_Parallism_Col = 0.672615
Bank_Level_Parallism_Ready = 1.378878
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.166922 
total_CMD = 152934 
util_bw = 25528 
Wasted_Col = 871 
Wasted_Row = 740 
Idle = 125795 

BW Util Bottlenecks: 
RCDc_limit = 1037 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152934 
n_nop = 146352 
Read = 6382 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 94156827171488 
n_req = 6382 
total_req = 6382 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6382 
Row_Bus_Util =  0.001308 
CoL_Bus_Util = 0.041730 
Either_Row_CoL_Bus_Util = 0.043038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.406149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.406149
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152934 n_nop=146356 n_act=108 n_pre=92 n_ref_event=177536 n_req=6379 n_rd=6379 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1668
n_activity=39407 dram_eff=0.6475
bk0: 439a 151426i bk1: 439a 150695i bk2: 414a 151378i bk3: 415a 150873i bk4: 416a 151368i bk5: 416a 150635i bk6: 384a 151616i bk7: 384a 151083i bk8: 384a 151556i bk9: 384a 151002i bk10: 384a 151625i bk11: 384a 150943i bk12: 384a 151643i bk13: 384a 151142i bk14: 384a 151684i bk15: 384a 151430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985578
Row_Buffer_Locality_read = 0.985578
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.468333
Bank_Level_Parallism_Col = 1.438952
Bank_Level_Parallism_Ready = 1.382579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437468 

BW Util details:
bwutil = 0.166843 
total_CMD = 152934 
util_bw = 25516 
Wasted_Col = 926 
Wasted_Row = 790 
Idle = 125702 

BW Util Bottlenecks: 
RCDc_limit = 1118 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152934 
n_nop = 146356 
Read = 6379 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 177536 
n_req = 6379 
total_req = 6379 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6379 
Row_Bus_Util =  0.001308 
CoL_Bus_Util = 0.041711 
Either_Row_CoL_Bus_Util = 0.043012 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000152 
queue_avg = 0.413420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.41342
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152934 n_nop=146350 n_act=108 n_pre=92 n_ref_event=0 n_req=6386 n_rd=6386 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.167
n_activity=39058 dram_eff=0.654
bk0: 439a 151407i bk1: 439a 150682i bk2: 418a 151358i bk3: 418a 150707i bk4: 416a 151349i bk5: 416a 150456i bk6: 384a 151513i bk7: 384a 150733i bk8: 384a 151659i bk9: 384a 151054i bk10: 384a 151536i bk11: 384a 151014i bk12: 384a 151695i bk13: 384a 151276i bk14: 384a 151911i bk15: 384a 151427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985593
Row_Buffer_Locality_read = 0.985593
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.486207
Bank_Level_Parallism_Col = 1.452916
Bank_Level_Parallism_Ready = 1.396743
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.449673 

BW Util details:
bwutil = 0.167026 
total_CMD = 152934 
util_bw = 25544 
Wasted_Col = 904 
Wasted_Row = 727 
Idle = 125759 

BW Util Bottlenecks: 
RCDc_limit = 1073 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152934 
n_nop = 146350 
Read = 6386 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6386 
total_req = 6386 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6386 
Row_Bus_Util =  0.001308 
CoL_Bus_Util = 0.041757 
Either_Row_CoL_Bus_Util = 0.043051 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.000304 
queue_avg = 0.421142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.421142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152934 n_nop=146347 n_act=108 n_pre=92 n_ref_event=0 n_req=6387 n_rd=6387 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1671
n_activity=39216 dram_eff=0.6515
bk0: 439a 151642i bk1: 439a 150976i bk2: 419a 151516i bk3: 418a 150920i bk4: 416a 151138i bk5: 416a 150183i bk6: 384a 151375i bk7: 384a 150605i bk8: 384a 151556i bk9: 384a 150776i bk10: 384a 151480i bk11: 384a 150970i bk12: 384a 151619i bk13: 384a 151265i bk14: 384a 151708i bk15: 384a 151442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985596
Row_Buffer_Locality_read = 0.985596
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.503978
Bank_Level_Parallism_Col = 0.984772
Bank_Level_Parallism_Ready = 1.422222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.167052 
total_CMD = 152934 
util_bw = 25548 
Wasted_Col = 1030 
Wasted_Row = 810 
Idle = 125546 

BW Util Bottlenecks: 
RCDc_limit = 1212 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152934 
n_nop = 146347 
Read = 6387 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6387 
total_req = 6387 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6387 
Row_Bus_Util =  0.001308 
CoL_Bus_Util = 0.041763 
Either_Row_CoL_Bus_Util = 0.043071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.453189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.453189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152934 n_nop=146347 n_act=108 n_pre=92 n_ref_event=0 n_req=6387 n_rd=6387 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1671
n_activity=38660 dram_eff=0.6608
bk0: 439a 151458i bk1: 439a 151077i bk2: 418a 151483i bk3: 419a 150793i bk4: 416a 151206i bk5: 416a 150270i bk6: 384a 151509i bk7: 384a 150832i bk8: 384a 151378i bk9: 384a 150623i bk10: 384a 151562i bk11: 384a 150785i bk12: 384a 151546i bk13: 384a 150949i bk14: 384a 151716i bk15: 384a 151144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985596
Row_Buffer_Locality_read = 0.985596
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520937
Bank_Level_Parallism_Col = 1.495767
Bank_Level_Parallism_Ready = 1.446705
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.489348 

BW Util details:
bwutil = 0.167052 
total_CMD = 152934 
util_bw = 25548 
Wasted_Col = 1003 
Wasted_Row = 782 
Idle = 125601 

BW Util Bottlenecks: 
RCDc_limit = 1202 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152934 
n_nop = 146347 
Read = 6387 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6387 
total_req = 6387 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6387 
Row_Bus_Util =  0.001308 
CoL_Bus_Util = 0.041763 
Either_Row_CoL_Bus_Util = 0.043071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.524932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.524932
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152934 n_nop=146357 n_act=108 n_pre=92 n_ref_event=0 n_req=6378 n_rd=6378 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1668
n_activity=38206 dram_eff=0.6677
bk0: 439a 151445i bk1: 439a 150715i bk2: 418a 151437i bk3: 418a 151034i bk4: 412a 151237i bk5: 412a 150251i bk6: 384a 151479i bk7: 384a 150650i bk8: 384a 151529i bk9: 384a 150759i bk10: 384a 151444i bk11: 384a 150637i bk12: 384a 151519i bk13: 384a 150589i bk14: 384a 151736i bk15: 384a 151106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985575
Row_Buffer_Locality_read = 0.985575
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.543769
Bank_Level_Parallism_Col = 1.521639
Bank_Level_Parallism_Ready = 1.472266
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.515974 

BW Util details:
bwutil = 0.166817 
total_CMD = 152934 
util_bw = 25512 
Wasted_Col = 1001 
Wasted_Row = 838 
Idle = 125583 

BW Util Bottlenecks: 
RCDc_limit = 1187 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152934 
n_nop = 146357 
Read = 6378 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6378 
total_req = 6378 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6378 
Row_Bus_Util =  0.001308 
CoL_Bus_Util = 0.041704 
Either_Row_CoL_Bus_Util = 0.043005 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000152 
queue_avg = 0.493213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.493213
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152934 n_nop=146356 n_act=108 n_pre=92 n_ref_event=0 n_req=6379 n_rd=6379 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1668
n_activity=37848 dram_eff=0.6742
bk0: 439a 151452i bk1: 439a 150700i bk2: 419a 151407i bk3: 418a 150736i bk4: 412a 151298i bk5: 412a 150456i bk6: 384a 151518i bk7: 384a 150788i bk8: 384a 151489i bk9: 384a 150774i bk10: 384a 151441i bk11: 384a 150653i bk12: 384a 151289i bk13: 384a 150592i bk14: 384a 151532i bk15: 384a 150855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985578
Row_Buffer_Locality_read = 0.985578
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.567387
Bank_Level_Parallism_Col = 1.546701
Bank_Level_Parallism_Ready = 1.501254
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.541090 

BW Util details:
bwutil = 0.166843 
total_CMD = 152934 
util_bw = 25516 
Wasted_Col = 921 
Wasted_Row = 816 
Idle = 125681 

BW Util Bottlenecks: 
RCDc_limit = 1072 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152934 
n_nop = 146356 
Read = 6379 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6379 
total_req = 6379 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6379 
Row_Bus_Util =  0.001308 
CoL_Bus_Util = 0.041711 
Either_Row_CoL_Bus_Util = 0.043012 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000152 
queue_avg = 0.503747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.503747
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152934 n_nop=146355 n_act=108 n_pre=92 n_ref_event=0 n_req=6380 n_rd=6380 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1669
n_activity=38297 dram_eff=0.6664
bk0: 439a 151306i bk1: 440a 150629i bk2: 418a 151297i bk3: 419a 150652i bk4: 412a 151266i bk5: 412a 150379i bk6: 384a 151457i bk7: 384a 150803i bk8: 384a 151541i bk9: 384a 150977i bk10: 384a 151522i bk11: 384a 150904i bk12: 384a 151594i bk13: 384a 150735i bk14: 384a 151515i bk15: 384a 151033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985580
Row_Buffer_Locality_read = 0.985580
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564080
Bank_Level_Parallism_Col = 1.534750
Bank_Level_Parallism_Ready = 1.479630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.528660 

BW Util details:
bwutil = 0.166869 
total_CMD = 152934 
util_bw = 25520 
Wasted_Col = 964 
Wasted_Row = 793 
Idle = 125657 

BW Util Bottlenecks: 
RCDc_limit = 1207 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152934 
n_nop = 146355 
Read = 6380 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6380 
total_req = 6380 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6380 
Row_Bus_Util =  0.001308 
CoL_Bus_Util = 0.041717 
Either_Row_CoL_Bus_Util = 0.043019 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000152 
queue_avg = 0.500026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.500026
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152934 n_nop=146356 n_act=108 n_pre=92 n_ref_event=0 n_req=6378 n_rd=6378 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1668
n_activity=39231 dram_eff=0.6503
bk0: 439a 151428i bk1: 439a 150720i bk2: 418a 151495i bk3: 418a 150982i bk4: 412a 151390i bk5: 412a 150517i bk6: 384a 151301i bk7: 384a 150547i bk8: 384a 151377i bk9: 384a 150624i bk10: 384a 151638i bk11: 384a 151039i bk12: 384a 151734i bk13: 384a 151177i bk14: 384a 151722i bk15: 384a 151150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985575
Row_Buffer_Locality_read = 0.985575
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.515134
Bank_Level_Parallism_Col = 1.485574
Bank_Level_Parallism_Ready = 1.430116
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.481432 

BW Util details:
bwutil = 0.166817 
total_CMD = 152934 
util_bw = 25512 
Wasted_Col = 932 
Wasted_Row = 789 
Idle = 125701 

BW Util Bottlenecks: 
RCDc_limit = 1098 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152934 
n_nop = 146356 
Read = 6378 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6378 
total_req = 6378 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6378 
Row_Bus_Util =  0.001308 
CoL_Bus_Util = 0.041704 
Either_Row_CoL_Bus_Util = 0.043012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.465704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.465704
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152934 n_nop=146354 n_act=108 n_pre=92 n_ref_event=0 n_req=6380 n_rd=6380 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1669
n_activity=39684 dram_eff=0.6431
bk0: 440a 151547i bk1: 439a 150946i bk2: 419a 151311i bk3: 418a 150899i bk4: 412a 151378i bk5: 412a 150502i bk6: 384a 151529i bk7: 384a 150842i bk8: 384a 151614i bk9: 384a 151013i bk10: 384a 151702i bk11: 384a 151133i bk12: 384a 151645i bk13: 384a 151095i bk14: 384a 151705i bk15: 384a 151139i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985580
Row_Buffer_Locality_read = 0.985580
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.475540
Bank_Level_Parallism_Col = 1.447549
Bank_Level_Parallism_Ready = 1.396898
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443411 

BW Util details:
bwutil = 0.166869 
total_CMD = 152934 
util_bw = 25520 
Wasted_Col = 994 
Wasted_Row = 821 
Idle = 125599 

BW Util Bottlenecks: 
RCDc_limit = 1224 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152934 
n_nop = 146354 
Read = 6380 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6380 
total_req = 6380 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6380 
Row_Bus_Util =  0.001308 
CoL_Bus_Util = 0.041717 
Either_Row_CoL_Bus_Util = 0.043025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.379955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.379955
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152934 n_nop=146355 n_act=108 n_pre=92 n_ref_event=0 n_req=6380 n_rd=6380 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1669
n_activity=39436 dram_eff=0.6471
bk0: 439a 151548i bk1: 440a 150834i bk2: 418a 151463i bk3: 419a 151033i bk4: 412a 151418i bk5: 412a 150546i bk6: 384a 151529i bk7: 384a 150601i bk8: 384a 151612i bk9: 384a 150998i bk10: 384a 151749i bk11: 384a 151247i bk12: 384a 151765i bk13: 384a 151111i bk14: 384a 151846i bk15: 384a 151444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985580
Row_Buffer_Locality_read = 0.985580
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.442474
Bank_Level_Parallism_Col = 1.410243
Bank_Level_Parallism_Ready = 1.362796
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.406621 

BW Util details:
bwutil = 0.166869 
total_CMD = 152934 
util_bw = 25520 
Wasted_Col = 995 
Wasted_Row = 822 
Idle = 125597 

BW Util Bottlenecks: 
RCDc_limit = 1205 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152934 
n_nop = 146355 
Read = 6380 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6380 
total_req = 6380 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6380 
Row_Bus_Util =  0.001308 
CoL_Bus_Util = 0.041717 
Either_Row_CoL_Bus_Util = 0.043019 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000152 
queue_avg = 0.343070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.34307
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=152934 n_nop=146356 n_act=108 n_pre=92 n_ref_event=0 n_req=6378 n_rd=6378 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1668
n_activity=39348 dram_eff=0.6484
bk0: 439a 151437i bk1: 439a 150762i bk2: 418a 151597i bk3: 418a 151161i bk4: 412a 151472i bk5: 412a 150704i bk6: 384a 151568i bk7: 384a 150781i bk8: 384a 151779i bk9: 384a 151123i bk10: 384a 151594i bk11: 384a 151054i bk12: 384a 151616i bk13: 384a 151156i bk14: 384a 151736i bk15: 384a 151224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985575
Row_Buffer_Locality_read = 0.985575
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.435121
Bank_Level_Parallism_Col = 1.410285
Bank_Level_Parallism_Ready = 1.366829
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.409217 

BW Util details:
bwutil = 0.166817 
total_CMD = 152934 
util_bw = 25512 
Wasted_Col = 1051 
Wasted_Row = 860 
Idle = 125511 

BW Util Bottlenecks: 
RCDc_limit = 1289 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152934 
n_nop = 146356 
Read = 6378 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 108 
n_pre = 92 
n_ref = 0 
n_req = 6378 
total_req = 6378 

Dual Bus Interface Util: 
issued_total_row = 200 
issued_total_col = 6378 
Row_Bus_Util =  0.001308 
CoL_Bus_Util = 0.041704 
Either_Row_CoL_Bus_Util = 0.043012 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.362895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.362895

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3909, Miss = 3260, Miss_rate = 0.834, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[1]: Access = 3879, Miss = 3254, Miss_rate = 0.839, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[2]: Access = 3891, Miss = 3256, Miss_rate = 0.837, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 3903, Miss = 3256, Miss_rate = 0.834, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[4]: Access = 3891, Miss = 3258, Miss_rate = 0.837, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[5]: Access = 3875, Miss = 3258, Miss_rate = 0.841, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[6]: Access = 3904, Miss = 3260, Miss_rate = 0.835, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[7]: Access = 3902, Miss = 3258, Miss_rate = 0.835, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[8]: Access = 3882, Miss = 3258, Miss_rate = 0.839, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[9]: Access = 3889, Miss = 3260, Miss_rate = 0.838, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[10]: Access = 3899, Miss = 3254, Miss_rate = 0.835, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[11]: Access = 3887, Miss = 3254, Miss_rate = 0.837, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[12]: Access = 3879, Miss = 3256, Miss_rate = 0.839, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[13]: Access = 3904, Miss = 3254, Miss_rate = 0.834, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[14]: Access = 3896, Miss = 3254, Miss_rate = 0.835, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[15]: Access = 3887, Miss = 3258, Miss_rate = 0.838, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[16]: Access = 3892, Miss = 3254, Miss_rate = 0.836, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[17]: Access = 3898, Miss = 3254, Miss_rate = 0.835, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[18]: Access = 3884, Miss = 3258, Miss_rate = 0.839, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[19]: Access = 3880, Miss = 3254, Miss_rate = 0.839, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[20]: Access = 3900, Miss = 3254, Miss_rate = 0.834, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[21]: Access = 3899, Miss = 3258, Miss_rate = 0.836, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[22]: Access = 3886, Miss = 3254, Miss_rate = 0.837, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[23]: Access = 3892, Miss = 3254, Miss_rate = 0.836, Pending_hits = 261, Reservation_fails = 0
L2_total_cache_accesses = 93408
L2_total_cache_misses = 78148
L2_total_cache_miss_rate = 0.8366
L2_total_cache_pending_hits = 6604
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 57511
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 88686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=93408
icnt_total_pkts_simt_to_mem=93408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 93408
Req_Network_cycles = 59647
Req_Network_injected_packets_per_cycle =       1.5660 
Req_Network_conflicts_per_cycle =       0.2922
Req_Network_conflicts_per_cycle_util =       0.5906
Req_Bank_Level_Parallism =       3.1650
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0973
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0653

Reply_Network_injected_packets_num = 93408
Reply_Network_cycles = 59647
Reply_Network_injected_packets_per_cycle =        1.5660
Reply_Network_conflicts_per_cycle =        0.6498
Reply_Network_conflicts_per_cycle_util =       1.2857
Reply_Bank_Level_Parallism =       3.0986
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0575
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0522
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 30 sec (150 sec)
gpgpu_simulation_rate = 254215 (inst/sec)
gpgpu_simulation_rate = 397 (cycle/sec)
gpgpu_silicon_slowdown = 3438287x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50e0c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2db50e00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2db50df8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2db50df0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50e08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50dec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50ea0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50ea8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a2969efba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 19752
gpu_sim_insn = 12710760
gpu_ipc =     643.5176
gpu_tot_sim_cycle = 79399
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     640.3486
gpu_tot_issued_cta = 188
gpu_occupancy = 39.2086% 
gpu_tot_occupancy = 39.2057% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5763
partiton_level_parallism_total  =       1.5686
partiton_level_parallism_util =       3.6713
partiton_level_parallism_util_total  =       3.2780
L2_BW  =      68.8548 GB/Sec
L2_BW_total  =      68.5157 GB/Sec
gpu_total_sim_rate=250458

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5704, Miss = 5704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5740, Miss = 5740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5740, Miss = 5740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5176, Miss = 5176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5704, Miss = 5704, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5740, Miss = 5740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5740, Miss = 5740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5176, Miss = 5176, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4356, Miss = 4356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4884, Miss = 4884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4356, Miss = 4356, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4884, Miss = 4884, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4920, Miss = 4920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 151760
	L1D_total_cache_misses = 151760
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 67525
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296

Total_core_cache_fail_stats:
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 119112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118248
gpgpu_n_mem_write_global = 6296
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 119112
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54606	W0_Idle:167584	W0_Scoreboard:4873022	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:436212	WS1:436212	WS2:436212	WS3:434008	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 945984 {8:118248,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 251840 {40:6296,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4729920 {40:118248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50368 {8:6296,}
maxmflatency = 408 
max_icnt2mem_latency = 82 
maxmrqlatency = 87 
max_icnt2sh_latency = 44 
averagemflatency = 291 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:71018 	6447 	6180 	7692 	7198 	2907 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16222 	108322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	117091 	7358 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	102288 	18607 	3066 	532 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	109 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11115     11103     11887     11892     12541     12538     13216     13201     14464     14447     15154     15151     15814     15819     16467     16478 
dram[1]:     11099     11094     11907     11945     12567     12563     13200     13212     14421     14419     15120     15105     15824     15802     16483     16464 
dram[2]:     11125     10703     11957     11954     12644     12645     13322     13318     14418     14430     15101     15106     15801     15807     16459     16472 
dram[3]:     10698     10696     11954     11957     12645     12636     13323     13296     14426     14429     15126     15117     15897     15885     16481     16538 
dram[4]:     11163     11176     11951     11948     12635     12633     13288     13286     13936     13932     14582     14574     15881     15855     16536     16541 
dram[5]:     11173     11169     11950     11948     12649     12649     13337     13331     13937     14468     14572     15215     15853     15856     16489     16485 
dram[6]:     11168     11179     11957     11955     12641     12622     13328     13294     14478     14489     15268     15271     15943     15940     16491     16626 
dram[7]:     11210     11205     11948     11946     12629     12628     13304     13315     14476     14473     15276     15269     15951     15946     16631     16622 
dram[8]:     11170     11166     11955     11948     12636     12627     13302     13300     14483     14599     15281     15286     15945     15961     16615     16660 
dram[9]:     11185     11171     11943     11883     12628     12551     13309     13319     14475     14473     15291     15280     15960     15958     16658     16634 
dram[10]:     11157     11142     11882     11897     12546     12543     13323     13313     14478     14476     15299     15300     15953     15952     16642     16637 
dram[11]:     11107     11104     11902     11888     12560     12555     13311     13316     14483     14465     15169     15164     15835     15815     16642     16470 
average row accesses per activate:
dram[0]: 63.111111 62.888889 54.500000 54.299999 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[1]: 63.000000 63.000000 54.200001 54.299999 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[2]: 63.000000 63.000000 54.599998 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[3]: 63.000000 63.000000 54.700001 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[4]: 63.000000 63.000000 54.599998 54.700001 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[5]: 63.000000 63.000000 54.599998 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[6]: 63.000000 63.000000 54.700001 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[7]: 63.000000 63.111111 54.599998 54.700001 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[8]: 63.000000 63.000000 54.599998 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[9]: 63.111111 63.000000 54.700001 54.599998 70.000000 70.000000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[10]: 63.000000 63.111111 54.599998 54.700001 69.500000 69.500000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
dram[11]: 63.000000 63.000000 54.599998 54.599998 69.500000 69.500000 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 73.142860 
average row locality = 101574/1488 = 68.262100
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       568       566       545       543       560       560       512       512       512       512       512       512       512       512       512       512 
dram[1]:       567       567       542       543       560       560       512       512       512       512       512       512       512       512       512       512 
dram[2]:       567       567       546       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[3]:       567       567       547       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[4]:       567       567       546       547       560       560       512       512       512       512       512       512       512       512       512       512 
dram[5]:       567       567       546       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[6]:       567       567       547       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[7]:       567       568       546       547       560       560       512       512       512       512       512       512       512       512       512       512 
dram[8]:       567       567       546       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[9]:       568       567       547       546       560       560       512       512       512       512       512       512       512       512       512       512 
dram[10]:       567       568       546       547       556       556       512       512       512       512       512       512       512       512       512       512 
dram[11]:       567       567       546       546       556       556       512       512       512       512       512       512       512       512       512       512 
total dram reads = 101574
bank skew: 568/512 = 1.11
chip skew: 8468/8458 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        411       416       407       401       345       349       345       350       339       341       329       338       330       334       328       331
dram[1]:        419       422       395       403       344       349       346       357       338       342       328       333       328       331       333       331
dram[2]:        417       422       395       396       340       350       347       347       337       339       331       335       328       332       327       328
dram[3]:        417       421       393       395       353       357       348       357       336       344       327       335       329       331       328       328
dram[4]:        417       428       389       399       344       350       344       354       339       346       333       335       333       333       328       337
dram[5]:        414       421       399       399       348       352       347       355       333       343       333       338       329       332       330       330
dram[6]:        417       423       393       396       346       358       344       355       338       342       331       337       332       342       326       332
dram[7]:        418       430       392       396       344       350       345       349       338       337       332       335       330       336       329       334
dram[8]:        422       420       395       403       347       354       350       359       334       344       324       336       327       329       331       331
dram[9]:        414       424       394       394       340       350       342       348       340       337       332       333       328       338       327       333
dram[10]:        418       423       398       398       348       353       347       350       334       341       329       332       331       333       329       332
dram[11]:        423       421       390       400       343       353       343       356       333       335       329       334       330       330       329       333
maximum mf latency per bank:
dram[0]:        342       363       336       347       350       371       349       396       351       384       356       357       346       367       339       347
dram[1]:        326       361       365       366       340       372       375       408       339       359       336       364       330       356       342       338
dram[2]:        335       355       346       374       348       375       352       386       328       344       349       354       328       341       322       337
dram[3]:        356       368       322       348       359       375       375       374       338       351       340       352       350       346       353       356
dram[4]:        335       367       349       366       364       380       348       382       363       383       341       364       355       362       332       360
dram[5]:        332       363       351       353       346       374       352       365       358       367       344       371       382       384       328       342
dram[6]:        334       373       352       360       346       376       367       386       355       364       348       366       346       368       343       356
dram[7]:        347       370       366       363       353       377       354       374       354       364       342       355       331       382       351       358
dram[8]:        360       375       335       354       341       366       358       370       365       361       327       345       326       354       343       369
dram[9]:        353       367       352       360       361       371       343       370       342       355       334       348       359       346       343       355
dram[10]:        336       354       357       356       347       371       355       377       351       372       331       366       332       363       344       351
dram[11]:        331       359       351       352       351       361       379       403       356       346       348       353       345       351       329       336
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203578 n_nop=194852 n_act=140 n_pre=124 n_ref_event=94156827171488 n_req=8462 n_rd=8462 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=51427 dram_eff=0.6582
bk0: 568a 201658i bk1: 566a 200668i bk2: 545a 201628i bk3: 543a 201083i bk4: 560a 201655i bk5: 560a 200633i bk6: 512a 201818i bk7: 512a 200709i bk8: 512a 201834i bk9: 512a 200996i bk10: 512a 201832i bk11: 512a 201087i bk12: 512a 201888i bk13: 512a 201224i bk14: 512a 201906i bk15: 512a 201196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985346
Row_Buffer_Locality_read = 0.985346
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472150
Bank_Level_Parallism_Col = 0.672615
Bank_Level_Parallism_Ready = 1.383361
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.166266 
total_CMD = 203578 
util_bw = 33848 
Wasted_Col = 1127 
Wasted_Row = 966 
Idle = 167637 

BW Util Bottlenecks: 
RCDc_limit = 1359 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203578 
n_nop = 194852 
Read = 8462 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 94156827171488 
n_req = 8462 
total_req = 8462 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8462 
Row_Bus_Util =  0.001297 
CoL_Bus_Util = 0.041566 
Either_Row_CoL_Bus_Util = 0.042863 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.415855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.415855
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203578 n_nop=194856 n_act=140 n_pre=124 n_ref_event=177536 n_req=8459 n_rd=8459 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=52074 dram_eff=0.6498
bk0: 567a 201622i bk1: 567a 200753i bk2: 542a 201654i bk3: 543a 201047i bk4: 560a 201569i bk5: 560a 200590i bk6: 512a 201678i bk7: 512a 200933i bk8: 512a 201714i bk9: 512a 200874i bk10: 512a 201874i bk11: 512a 200994i bk12: 512a 201883i bk13: 512a 201143i bk14: 512a 201928i bk15: 512a 201436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985341
Row_Buffer_Locality_read = 0.985341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.467767
Bank_Level_Parallism_Col = 1.438638
Bank_Level_Parallism_Ready = 1.383507
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.436011 

BW Util details:
bwutil = 0.166207 
total_CMD = 203578 
util_bw = 33836 
Wasted_Col = 1191 
Wasted_Row = 1068 
Idle = 167483 

BW Util Bottlenecks: 
RCDc_limit = 1434 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203578 
n_nop = 194856 
Read = 8459 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 177536 
n_req = 8459 
total_req = 8459 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8459 
Row_Bus_Util =  0.001297 
CoL_Bus_Util = 0.041552 
Either_Row_CoL_Bus_Util = 0.042844 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000115 
queue_avg = 0.411597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.411597
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203578 n_nop=194850 n_act=140 n_pre=124 n_ref_event=0 n_req=8466 n_rd=8466 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=51690 dram_eff=0.6551
bk0: 567a 201665i bk1: 567a 200760i bk2: 546a 201621i bk3: 546a 200843i bk4: 560a 201474i bk5: 560a 200309i bk6: 512a 201536i bk7: 512a 200472i bk8: 512a 201884i bk9: 512a 201051i bk10: 512a 201746i bk11: 512a 201147i bk12: 512a 201934i bk13: 512a 201286i bk14: 512a 202162i bk15: 512a 201456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985353
Row_Buffer_Locality_read = 0.985353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.486753
Bank_Level_Parallism_Col = 1.452986
Bank_Level_Parallism_Ready = 1.393882
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448357 

BW Util details:
bwutil = 0.166344 
total_CMD = 203578 
util_bw = 33864 
Wasted_Col = 1133 
Wasted_Row = 976 
Idle = 167605 

BW Util Bottlenecks: 
RCDc_limit = 1357 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203578 
n_nop = 194850 
Read = 8466 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8466 
total_req = 8466 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8466 
Row_Bus_Util =  0.001297 
CoL_Bus_Util = 0.041586 
Either_Row_CoL_Bus_Util = 0.042873 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000229 
queue_avg = 0.401104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.401104
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203578 n_nop=194848 n_act=140 n_pre=124 n_ref_event=0 n_req=8467 n_rd=8467 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1664
n_activity=51398 dram_eff=0.6589
bk0: 567a 201825i bk1: 567a 200890i bk2: 547a 201716i bk3: 546a 200977i bk4: 560a 201282i bk5: 560a 200233i bk6: 512a 201517i bk7: 512a 200491i bk8: 512a 201743i bk9: 512a 200769i bk10: 512a 201664i bk11: 512a 200888i bk12: 512a 201746i bk13: 512a 201189i bk14: 512a 201842i bk15: 512a 201361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985355
Row_Buffer_Locality_read = 0.985355
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.511118
Bank_Level_Parallism_Col = 0.984772
Bank_Level_Parallism_Ready = 1.427104
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.166364 
total_CMD = 203578 
util_bw = 33868 
Wasted_Col = 1261 
Wasted_Row = 1029 
Idle = 167420 

BW Util Bottlenecks: 
RCDc_limit = 1484 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203578 
n_nop = 194848 
Read = 8467 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8467 
total_req = 8467 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8467 
Row_Bus_Util =  0.001297 
CoL_Bus_Util = 0.041591 
Either_Row_CoL_Bus_Util = 0.042883 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000115 
queue_avg = 0.440858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.440858
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203578 n_nop=194847 n_act=140 n_pre=124 n_ref_event=0 n_req=8467 n_rd=8467 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1664
n_activity=50343 dram_eff=0.6727
bk0: 567a 201626i bk1: 567a 200942i bk2: 546a 201673i bk3: 547a 200748i bk4: 560a 201349i bk5: 560a 200175i bk6: 512a 201550i bk7: 512a 200543i bk8: 512a 201593i bk9: 512a 200621i bk10: 512a 201757i bk11: 512a 200710i bk12: 512a 201798i bk13: 512a 200978i bk14: 512a 201889i bk15: 512a 201016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985355
Row_Buffer_Locality_read = 0.985355
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.522687
Bank_Level_Parallism_Col = 1.497423
Bank_Level_Parallism_Ready = 1.450939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.490802 

BW Util details:
bwutil = 0.166364 
total_CMD = 203578 
util_bw = 33868 
Wasted_Col = 1274 
Wasted_Row = 1053 
Idle = 167383 

BW Util Bottlenecks: 
RCDc_limit = 1549 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203578 
n_nop = 194847 
Read = 8467 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8467 
total_req = 8467 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8467 
Row_Bus_Util =  0.001297 
CoL_Bus_Util = 0.041591 
Either_Row_CoL_Bus_Util = 0.042888 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.522267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.522267
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203578 n_nop=194849 n_act=140 n_pre=124 n_ref_event=0 n_req=8466 n_rd=8466 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=50331 dram_eff=0.6728
bk0: 567a 201670i bk1: 567a 200676i bk2: 546a 201692i bk3: 546a 201042i bk4: 560a 201434i bk5: 560a 200173i bk6: 512a 201583i bk7: 512a 200525i bk8: 512a 201720i bk9: 512a 200710i bk10: 512a 201678i bk11: 512a 200630i bk12: 512a 201749i bk13: 512a 200621i bk14: 512a 201965i bk15: 512a 201246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985353
Row_Buffer_Locality_read = 0.985353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520738
Bank_Level_Parallism_Col = 1.493060
Bank_Level_Parallism_Ready = 1.445100
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.488786 

BW Util details:
bwutil = 0.166344 
total_CMD = 203578 
util_bw = 33864 
Wasted_Col = 1249 
Wasted_Row = 1060 
Idle = 167405 

BW Util Bottlenecks: 
RCDc_limit = 1471 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203578 
n_nop = 194849 
Read = 8466 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8466 
total_req = 8466 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8466 
Row_Bus_Util =  0.001297 
CoL_Bus_Util = 0.041586 
Either_Row_CoL_Bus_Util = 0.042878 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000115 
queue_avg = 0.481098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.481098
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203578 n_nop=194848 n_act=140 n_pre=124 n_ref_event=0 n_req=8467 n_rd=8467 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1664
n_activity=49855 dram_eff=0.6793
bk0: 567a 201681i bk1: 567a 200777i bk2: 547a 201685i bk3: 546a 200818i bk4: 560a 201464i bk5: 560a 200380i bk6: 512a 201646i bk7: 512a 200544i bk8: 512a 201703i bk9: 512a 200562i bk10: 512a 201627i bk11: 512a 200545i bk12: 512a 201508i bk13: 512a 200544i bk14: 512a 201716i bk15: 512a 200832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985355
Row_Buffer_Locality_read = 0.985355
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.552967
Bank_Level_Parallism_Col = 1.526325
Bank_Level_Parallism_Ready = 1.478862
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522096 

BW Util details:
bwutil = 0.166364 
total_CMD = 203578 
util_bw = 33868 
Wasted_Col = 1136 
Wasted_Row = 1040 
Idle = 167534 

BW Util Bottlenecks: 
RCDc_limit = 1353 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203578 
n_nop = 194848 
Read = 8467 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8467 
total_req = 8467 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8467 
Row_Bus_Util =  0.001297 
CoL_Bus_Util = 0.041591 
Either_Row_CoL_Bus_Util = 0.042883 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000115 
queue_avg = 0.513464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.513464
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203578 n_nop=194848 n_act=140 n_pre=124 n_ref_event=0 n_req=8468 n_rd=8468 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1664
n_activity=50290 dram_eff=0.6735
bk0: 567a 201522i bk1: 568a 200609i bk2: 546a 201550i bk3: 547a 200716i bk4: 560a 201446i bk5: 560a 200307i bk6: 512a 201635i bk7: 512a 200667i bk8: 512a 201707i bk9: 512a 200801i bk10: 512a 201635i bk11: 512a 200698i bk12: 512a 201826i bk13: 512a 200779i bk14: 512a 201723i bk15: 512a 201018i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985357
Row_Buffer_Locality_read = 0.985357
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558374
Bank_Level_Parallism_Col = 1.521163
Bank_Level_Parallism_Ready = 1.465407
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.516575 

BW Util details:
bwutil = 0.166383 
total_CMD = 203578 
util_bw = 33872 
Wasted_Col = 1163 
Wasted_Row = 940 
Idle = 167603 

BW Util Bottlenecks: 
RCDc_limit = 1471 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203578 
n_nop = 194848 
Read = 8468 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8468 
total_req = 8468 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8468 
Row_Bus_Util =  0.001297 
CoL_Bus_Util = 0.041596 
Either_Row_CoL_Bus_Util = 0.042883 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.000229 
queue_avg = 0.492588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.492588
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203578 n_nop=194848 n_act=140 n_pre=124 n_ref_event=0 n_req=8466 n_rd=8466 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1663
n_activity=51130 dram_eff=0.6623
bk0: 567a 201534i bk1: 567a 200623i bk2: 546a 201702i bk3: 546a 200879i bk4: 560a 201599i bk5: 560a 200457i bk6: 512a 201432i bk7: 512a 200345i bk8: 512a 201630i bk9: 512a 200649i bk10: 512a 201857i bk11: 512a 201044i bk12: 512a 201984i bk13: 512a 201156i bk14: 512a 201859i bk15: 512a 201059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985353
Row_Buffer_Locality_read = 0.985353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.520161
Bank_Level_Parallism_Col = 1.487166
Bank_Level_Parallism_Ready = 1.430528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.484049 

BW Util details:
bwutil = 0.166344 
total_CMD = 203578 
util_bw = 33864 
Wasted_Col = 1086 
Wasted_Row = 981 
Idle = 167647 

BW Util Bottlenecks: 
RCDc_limit = 1279 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203578 
n_nop = 194848 
Read = 8466 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8466 
total_req = 8466 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8466 
Row_Bus_Util =  0.001297 
CoL_Bus_Util = 0.041586 
Either_Row_CoL_Bus_Util = 0.042883 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.475832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.475832
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203578 n_nop=194846 n_act=140 n_pre=124 n_ref_event=0 n_req=8468 n_rd=8468 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1664
n_activity=51762 dram_eff=0.6544
bk0: 568a 201685i bk1: 567a 200968i bk2: 547a 201508i bk3: 546a 201003i bk4: 560a 201522i bk5: 560a 200403i bk6: 512a 201700i bk7: 512a 200706i bk8: 512a 201828i bk9: 512a 200997i bk10: 512a 201933i bk11: 512a 201134i bk12: 512a 201898i bk13: 512a 201137i bk14: 512a 201914i bk15: 512a 201083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985357
Row_Buffer_Locality_read = 0.985357
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.475134
Bank_Level_Parallism_Col = 1.444235
Bank_Level_Parallism_Ready = 1.391972
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.440635 

BW Util details:
bwutil = 0.166383 
total_CMD = 203578 
util_bw = 33872 
Wasted_Col = 1202 
Wasted_Row = 1041 
Idle = 167463 

BW Util Bottlenecks: 
RCDc_limit = 1482 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203578 
n_nop = 194846 
Read = 8468 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8468 
total_req = 8468 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8468 
Row_Bus_Util =  0.001297 
CoL_Bus_Util = 0.041596 
Either_Row_CoL_Bus_Util = 0.042893 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.398083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.398083
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203578 n_nop=194855 n_act=140 n_pre=124 n_ref_event=0 n_req=8460 n_rd=8460 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=51190 dram_eff=0.6611
bk0: 567a 201717i bk1: 568a 200754i bk2: 546a 201542i bk3: 547a 201012i bk4: 556a 201644i bk5: 556a 200410i bk6: 512a 201657i bk7: 512a 200411i bk8: 512a 201732i bk9: 512a 200902i bk10: 512a 201950i bk11: 512a 201089i bk12: 512a 201956i bk13: 512a 201044i bk14: 512a 201995i bk15: 512a 201304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985343
Row_Buffer_Locality_read = 0.985343
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.475423
Bank_Level_Parallism_Col = 1.444294
Bank_Level_Parallism_Ready = 1.394516
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.439993 

BW Util details:
bwutil = 0.166226 
total_CMD = 203578 
util_bw = 33840 
Wasted_Col = 1247 
Wasted_Row = 1066 
Idle = 167425 

BW Util Bottlenecks: 
RCDc_limit = 1513 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203578 
n_nop = 194855 
Read = 8460 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8460 
total_req = 8460 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8460 
Row_Bus_Util =  0.001297 
CoL_Bus_Util = 0.041557 
Either_Row_CoL_Bus_Util = 0.042848 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.000115 
queue_avg = 0.397715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.397715
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203578 n_nop=194856 n_act=140 n_pre=124 n_ref_event=0 n_req=8458 n_rd=8458 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1662
n_activity=51383 dram_eff=0.6584
bk0: 567a 201609i bk1: 567a 200605i bk2: 546a 201729i bk3: 546a 201036i bk4: 556a 201624i bk5: 556a 200554i bk6: 512a 201638i bk7: 512a 200623i bk8: 512a 201964i bk9: 512a 201229i bk10: 512a 201836i bk11: 512a 201051i bk12: 512a 201825i bk13: 512a 201116i bk14: 512a 201924i bk15: 512a 201144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985339
Row_Buffer_Locality_read = 0.985339
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.461817
Bank_Level_Parallism_Col = 1.434098
Bank_Level_Parallism_Ready = 1.390590
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.432013 

BW Util details:
bwutil = 0.166187 
total_CMD = 203578 
util_bw = 33832 
Wasted_Col = 1326 
Wasted_Row = 1091 
Idle = 167329 

BW Util Bottlenecks: 
RCDc_limit = 1613 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 203578 
n_nop = 194856 
Read = 8458 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 140 
n_pre = 124 
n_ref = 0 
n_req = 8458 
total_req = 8458 

Dual Bus Interface Util: 
issued_total_row = 264 
issued_total_col = 8458 
Row_Bus_Util =  0.001297 
CoL_Bus_Util = 0.041547 
Either_Row_CoL_Bus_Util = 0.042844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.395406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.395406

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5208, Miss = 4300, Miss_rate = 0.826, Pending_hits = 374, Reservation_fails = 0
L2_cache_bank[1]: Access = 5177, Miss = 4294, Miss_rate = 0.829, Pending_hits = 368, Reservation_fails = 0
L2_cache_bank[2]: Access = 5189, Miss = 4296, Miss_rate = 0.828, Pending_hits = 386, Reservation_fails = 0
L2_cache_bank[3]: Access = 5199, Miss = 4296, Miss_rate = 0.826, Pending_hits = 389, Reservation_fails = 0
L2_cache_bank[4]: Access = 5188, Miss = 4298, Miss_rate = 0.828, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[5]: Access = 5165, Miss = 4298, Miss_rate = 0.832, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[6]: Access = 5199, Miss = 4300, Miss_rate = 0.827, Pending_hits = 404, Reservation_fails = 0
L2_cache_bank[7]: Access = 5200, Miss = 4298, Miss_rate = 0.827, Pending_hits = 396, Reservation_fails = 0
L2_cache_bank[8]: Access = 5179, Miss = 4298, Miss_rate = 0.830, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[9]: Access = 5187, Miss = 4300, Miss_rate = 0.829, Pending_hits = 400, Reservation_fails = 0
L2_cache_bank[10]: Access = 5203, Miss = 4298, Miss_rate = 0.826, Pending_hits = 383, Reservation_fails = 0
L2_cache_bank[11]: Access = 5182, Miss = 4298, Miss_rate = 0.829, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[12]: Access = 5175, Miss = 4300, Miss_rate = 0.831, Pending_hits = 370, Reservation_fails = 0
L2_cache_bank[13]: Access = 5207, Miss = 4298, Miss_rate = 0.825, Pending_hits = 392, Reservation_fails = 0
L2_cache_bank[14]: Access = 5193, Miss = 4298, Miss_rate = 0.828, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[15]: Access = 5179, Miss = 4302, Miss_rate = 0.831, Pending_hits = 362, Reservation_fails = 0
L2_cache_bank[16]: Access = 5193, Miss = 4298, Miss_rate = 0.828, Pending_hits = 394, Reservation_fails = 0
L2_cache_bank[17]: Access = 5202, Miss = 4298, Miss_rate = 0.826, Pending_hits = 400, Reservation_fails = 0
L2_cache_bank[18]: Access = 5178, Miss = 4302, Miss_rate = 0.831, Pending_hits = 363, Reservation_fails = 0
L2_cache_bank[19]: Access = 5181, Miss = 4298, Miss_rate = 0.830, Pending_hits = 384, Reservation_fails = 0
L2_cache_bank[20]: Access = 5199, Miss = 4294, Miss_rate = 0.826, Pending_hits = 420, Reservation_fails = 0
L2_cache_bank[21]: Access = 5192, Miss = 4298, Miss_rate = 0.828, Pending_hits = 387, Reservation_fails = 0
L2_cache_bank[22]: Access = 5180, Miss = 4294, Miss_rate = 0.829, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[23]: Access = 5189, Miss = 4294, Miss_rate = 0.828, Pending_hits = 371, Reservation_fails = 0
L2_total_cache_accesses = 124544
L2_total_cache_misses = 103148
L2_total_cache_miss_rate = 0.8282
L2_total_cache_pending_hits = 9116
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7558
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 76261
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4722
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=124544
icnt_total_pkts_simt_to_mem=124544
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 124544
Req_Network_cycles = 79399
Req_Network_injected_packets_per_cycle =       1.5686 
Req_Network_conflicts_per_cycle =       0.3019
Req_Network_conflicts_per_cycle_util =       0.6309
Req_Bank_Level_Parallism =       3.2780
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1008
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0654

Reply_Network_injected_packets_num = 124544
Reply_Network_cycles = 79399
Reply_Network_injected_packets_per_cycle =        1.5686
Reply_Network_conflicts_per_cycle =        0.6575
Reply_Network_conflicts_per_cycle_util =       1.3417
Reply_Bank_Level_Parallism =       3.2008
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0586
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0523
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 23 sec (203 sec)
gpgpu_simulation_rate = 250458 (inst/sec)
gpgpu_simulation_rate = 391 (cycle/sec)
gpgpu_silicon_slowdown = 3491048x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50e0c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2db50e00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2db50df8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc2db50df0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50e08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50dec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50ea0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc2db50ea8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a2969efba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 19127
gpu_sim_insn = 12070574
gpu_ipc =     631.0751
gpu_tot_sim_cycle = 98526
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     638.5483
gpu_tot_issued_cta = 235
gpu_occupancy = 38.5604% 
gpu_tot_occupancy = 39.0821% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.5405
partiton_level_parallism_total  =       1.5631
partiton_level_parallism_util =       3.2090
partiton_level_parallism_util_total  =       3.2646
L2_BW  =      67.2887 GB/Sec
L2_BW_total  =      68.2775 GB/Sec
gpu_total_sim_rate=246720

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 6340, Miss = 6340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 6525, Miss = 6525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 6528, Miss = 6528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5961, Miss = 5961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 6340, Miss = 6340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 6525, Miss = 6525, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 6528, Miss = 6528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5961, Miss = 5961, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 6307, Miss = 6307, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 6490, Miss = 6490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 6344, Miss = 6344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 6490, Miss = 6490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 6344, Miss = 6344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 6490, Miss = 6490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 6344, Miss = 6344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 6490, Miss = 6490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5780, Miss = 5780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 6454, Miss = 6454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 6344, Miss = 6344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 6490, Miss = 6490, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5780, Miss = 5780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 6454, Miss = 6454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 6344, Miss = 6344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 6365, Miss = 6365, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5708, Miss = 5708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5705, Miss = 5705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5556, Miss = 5556, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5705, Miss = 5705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5708, Miss = 5708, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5705, Miss = 5705, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 186105
	L1D_total_cache_misses = 186105
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81928
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 178270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835

Total_core_cache_fail_stats:
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 145750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 146174
gpgpu_n_mem_write_global = 7835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 145750
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:67712	W0_Idle:210626	W0_Scoreboard:6024926	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:539504	WS1:539504	WS2:539504	WS3:536776	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1169392 {8:146174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 313400 {40:7835,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5846960 {40:146174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62680 {8:7835,}
maxmflatency = 408 
max_icnt2mem_latency = 82 
maxmrqlatency = 87 
max_icnt2sh_latency = 44 
averagemflatency = 291 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:87275 	8066 	7725 	9431 	8978 	3673 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20566 	133443 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	144698 	9216 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	126049 	23301 	3936 	659 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11115     11103     11887     11892     12541     12538     13216     13201     14464     14447     15154     15151     15814     15819     16467     16478 
dram[1]:     11099     11094     11907     11945     12567     12563     13200     13212     14421     14419     15120     15105     15824     15802     16483     16464 
dram[2]:     11125     10703     11957     11954     12644     12645     13322     13318     14418     14430     15101     15106     15801     15807     16459     16472 
dram[3]:     10698     10696     11954     11957     12645     12636     13323     13296     14426     14429     15126     15117     15897     15885     16481     16538 
dram[4]:     11163     11176     11951     11948     12635     12633     13288     13286     13936     13932     14582     14574     15881     15855     16536     16541 
dram[5]:     11173     11169     11950     11948     12649     12649     13337     13331     13937     14468     14572     15215     15853     15856     16489     16485 
dram[6]:     11168     11179     11957     11955     12641     12622     13328     13294     14478     14489     15268     15271     15943     15940     16491     16626 
dram[7]:     11210     11205     11948     11946     12629     12628     13304     13315     14476     14473     15276     15269     15951     15946     16631     16622 
dram[8]:     11170     11166     11955     11948     12636     12627     13302     13300     14483     14599     15281     15286     15945     15961     16615     16660 
dram[9]:     11185     11171     11943     11883     12628     12551     13309     13319     14475     14473     15291     15280     15960     15958     16658     16634 
dram[10]:     11157     11142     11882     11897     12546     12543     13323     13313     14478     14476     15299     15300     15953     15952     16642     16637 
dram[11]:     11107     11104     11902     11888     12560     12555     13311     13316     14483     14465     15169     15164     15835     15815     16642     16470 
average row accesses per activate:
dram[0]: 63.272728 63.090908 56.083332 55.916668 65.599998 65.599998 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[1]: 63.181820 63.181820 55.833332 55.916668 65.599998 65.599998 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[2]: 63.181820 63.181820 56.166668 56.166668 65.599998 65.400002 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[3]: 63.181820 63.181820 56.250000 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[4]: 63.181820 63.181820 56.166668 56.250000 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[5]: 63.181820 63.181820 56.166668 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[6]: 63.181820 63.181820 56.250000 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[7]: 63.181820 63.272728 56.166668 56.250000 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[8]: 63.181820 63.181820 56.166668 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[9]: 63.272728 63.181820 56.250000 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[10]: 63.181820 63.272728 56.166668 56.250000 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
dram[11]: 63.181820 63.181820 56.166668 56.166668 65.199997 65.199997 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 71.111115 
average row locality = 125324/1872 = 66.946579
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       696       694       673       671       656       656       640       640       640       640       640       640       640       640       640       640 
dram[1]:       695       695       670       671       656       656       640       640       640       640       640       640       640       640       640       640 
dram[2]:       695       695       674       674       656       654       640       640       640       640       640       640       640       640       640       640 
dram[3]:       695       695       675       674       652       652       640       640       640       640       640       640       640       640       640       640 
dram[4]:       695       695       674       675       652       652       640       640       640       640       640       640       640       640       640       640 
dram[5]:       695       695       674       674       652       652       640       640       640       640       640       640       640       640       640       640 
dram[6]:       695       695       675       674       652       652       640       640       640       640       640       640       640       640       640       640 
dram[7]:       695       696       674       675       652       652       640       640       640       640       640       640       640       640       640       640 
dram[8]:       695       695       674       674       652       652       640       640       640       640       640       640       640       640       640       640 
dram[9]:       696       695       675       674       652       652       640       640       640       640       640       640       640       640       640       640 
dram[10]:       695       696       674       675       652       652       640       640       640       640       640       640       640       640       640       640 
dram[11]:       695       695       674       674       652       652       640       640       640       640       640       640       640       640       640       640 
total dram reads = 125324
bank skew: 696/640 = 1.09
chip skew: 10448/10442 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        412       420       404       402       340       344       344       351       337       343       332       338       332       334       328       333
dram[1]:        427       424       395       400       344       348       347       354       337       342       331       334       326       332       331       331
dram[2]:        422       428       395       395       336       349       346       349       337       342       330       334       329       331       326       329
dram[3]:        422       425       394       396       352       352       347       357       339       343       328       337       329       334       326       331
dram[4]:        423       433       393       401       341       353       346       356       340       347       333       338       333       332       330       334
dram[5]:        418       426       398       401       345       349       347       355       336       345       334       336       330       335       330       329
dram[6]:        425       427       394       397       346       356       344       355       341       344       332       339       331       340       327       332
dram[7]:        421       437       394       399       341       346       345       351       336       341       331       336       332       333       331       337
dram[8]:        426       422       396       401       348       350       351       355       335       344       327       337       327       332       328       331
dram[9]:        420       430       394       395       337       351       342       348       340       340       330       334       330       336       327       332
dram[10]:        420       425       397       397       346       348       345       352       335       338       332       331       331       334       328       333
dram[11]:        429       424       391       400       342       354       346       358       334       339       328       336       328       330       328       329
maximum mf latency per bank:
dram[0]:        342       363       336       347       350       371       349       396       351       384       356       363       346       367       339       347
dram[1]:        326       361       365       366       340       372       375       408       339       359       336       364       330       356       342       344
dram[2]:        335       355       346       374       348       375       352       386       347       366       349       354       328       341       322       337
dram[3]:        356       368       344       365       359       375       375       374       343       351       340       352       353       346       353       368
dram[4]:        339       367       351       369       364       380       348       382       363       383       379       364       355       362       332       360
dram[5]:        332       363       351       353       349       374       357       370       358       368       358       371       382       384       341       344
dram[6]:        336       373       352       360       346       376       367       386       355       364       363       366       348       368       343       359
dram[7]:        359       370       366       378       353       377       354       374       354       364       342       355       334       382       351       382
dram[8]:        360       375       345       354       341       366       358       370       365       361       327       345       326       354       343       369
dram[9]:        353       367       352       360       361       371       343       370       342       355       334       348       359       350       343       355
dram[10]:        336       354       357       356       347       371       355       377       351       372       331       366       332       363       344       351
dram[11]:        339       359       351       352       351       367       379       403       356       371       348       354       345       351       329       355
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=252620 n_nop=241846 n_act=172 n_pre=156 n_ref_event=94156827171488 n_req=10446 n_rd=10446 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1654
n_activity=63235 dram_eff=0.6608
bk0: 696a 250250i bk1: 694a 249035i bk2: 673a 250282i bk3: 671a 249570i bk4: 656a 250335i bk5: 656a 249163i bk6: 640a 250283i bk7: 640a 248904i bk8: 640a 250379i bk9: 640a 249191i bk10: 640a 250395i bk11: 640a 249325i bk12: 640a 250523i bk13: 640a 249584i bk14: 640a 250518i bk15: 640a 249566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985066
Row_Buffer_Locality_read = 0.985066
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.487367
Bank_Level_Parallism_Col = 0.672615
Bank_Level_Parallism_Ready = 1.399962
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.165403 
total_CMD = 252620 
util_bw = 41784 
Wasted_Col = 1425 
Wasted_Row = 1215 
Idle = 208196 

BW Util Bottlenecks: 
RCDc_limit = 1710 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252620 
n_nop = 241846 
Read = 10446 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 94156827171488 
n_req = 10446 
total_req = 10446 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10446 
Row_Bus_Util =  0.001298 
CoL_Bus_Util = 0.041351 
Either_Row_CoL_Bus_Util = 0.042649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.422053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.422053
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=252620 n_nop=241850 n_act=172 n_pre=156 n_ref_event=177536 n_req=10443 n_rd=10443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1654
n_activity=64268 dram_eff=0.65
bk0: 695a 250293i bk1: 695a 249220i bk2: 670a 250289i bk3: 671a 249542i bk4: 656a 250288i bk5: 656a 249270i bk6: 640a 250200i bk7: 640a 249265i bk8: 640a 250300i bk9: 640a 249353i bk10: 640a 250468i bk11: 640a 249382i bk12: 640a 250485i bk13: 640a 249590i bk14: 640a 250475i bk15: 640a 249832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985062
Row_Buffer_Locality_read = 0.985062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.456809
Bank_Level_Parallism_Col = 1.429458
Bank_Level_Parallism_Ready = 1.378984
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.427333 

BW Util details:
bwutil = 0.165355 
total_CMD = 252620 
util_bw = 41772 
Wasted_Col = 1537 
Wasted_Row = 1403 
Idle = 207908 

BW Util Bottlenecks: 
RCDc_limit = 1814 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252620 
n_nop = 241850 
Read = 10443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 177536 
n_req = 10443 
total_req = 10443 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10443 
Row_Bus_Util =  0.001298 
CoL_Bus_Util = 0.041339 
Either_Row_CoL_Bus_Util = 0.042633 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000093 
queue_avg = 0.386236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.386236
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=252620 n_nop=241846 n_act=172 n_pre=156 n_ref_event=0 n_req=10448 n_rd=10448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1654
n_activity=63617 dram_eff=0.6569
bk0: 695a 250315i bk1: 695a 249201i bk2: 674a 250259i bk3: 674a 249345i bk4: 656a 250180i bk5: 654a 248835i bk6: 640a 249960i bk7: 640a 248630i bk8: 640a 250398i bk9: 640a 249247i bk10: 640a 250423i bk11: 640a 249576i bk12: 640a 250605i bk13: 640a 249755i bk14: 640a 250792i bk15: 640a 249877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985069
Row_Buffer_Locality_read = 0.985069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.484496
Bank_Level_Parallism_Col = 1.451384
Bank_Level_Parallism_Ready = 1.396746
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.447648 

BW Util details:
bwutil = 0.165434 
total_CMD = 252620 
util_bw = 41792 
Wasted_Col = 1449 
Wasted_Row = 1263 
Idle = 208116 

BW Util Bottlenecks: 
RCDc_limit = 1716 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252620 
n_nop = 241846 
Read = 10448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10448 
total_req = 10448 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10448 
Row_Bus_Util =  0.001298 
CoL_Bus_Util = 0.041359 
Either_Row_CoL_Bus_Util = 0.042649 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000186 
queue_avg = 0.396041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.396041
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=252620 n_nop=241850 n_act=172 n_pre=156 n_ref_event=0 n_req=10443 n_rd=10443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1654
n_activity=62783 dram_eff=0.6653
bk0: 695a 250417i bk1: 695a 249222i bk2: 675a 250267i bk3: 674a 249317i bk4: 652a 250022i bk5: 652a 248797i bk6: 640a 250019i bk7: 640a 248696i bk8: 640a 250304i bk9: 640a 249070i bk10: 640a 250294i bk11: 640a 249199i bk12: 640a 250295i bk13: 640a 249489i bk14: 640a 250391i bk15: 640a 249753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985062
Row_Buffer_Locality_read = 0.985062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.518479
Bank_Level_Parallism_Col = 0.984772
Bank_Level_Parallism_Ready = 1.435436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.165355 
total_CMD = 252620 
util_bw = 41772 
Wasted_Col = 1514 
Wasted_Row = 1293 
Idle = 208041 

BW Util Bottlenecks: 
RCDc_limit = 1809 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252620 
n_nop = 241850 
Read = 10443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10443 
total_req = 10443 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10443 
Row_Bus_Util =  0.001298 
CoL_Bus_Util = 0.041339 
Either_Row_CoL_Bus_Util = 0.042633 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000093 
queue_avg = 0.463791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.463791
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=252620 n_nop=241849 n_act=172 n_pre=156 n_ref_event=0 n_req=10443 n_rd=10443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1654
n_activity=61444 dram_eff=0.6798
bk0: 695a 250118i bk1: 695a 249186i bk2: 674a 250188i bk3: 675a 249032i bk4: 652a 249945i bk5: 652a 248609i bk6: 640a 250052i bk7: 640a 248785i bk8: 640a 249940i bk9: 640a 248637i bk10: 640a 250139i bk11: 640a 248931i bk12: 640a 250403i bk13: 640a 249367i bk14: 640a 250519i bk15: 640a 249355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985062
Row_Buffer_Locality_read = 0.985062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.556747
Bank_Level_Parallism_Col = 1.529556
Bank_Level_Parallism_Ready = 1.480517
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522229 

BW Util details:
bwutil = 0.165355 
total_CMD = 252620 
util_bw = 41772 
Wasted_Col = 1539 
Wasted_Row = 1271 
Idle = 208038 

BW Util Bottlenecks: 
RCDc_limit = 1852 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252620 
n_nop = 241849 
Read = 10443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10443 
total_req = 10443 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10443 
Row_Bus_Util =  0.001298 
CoL_Bus_Util = 0.041339 
Either_Row_CoL_Bus_Util = 0.042637 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.555843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.555843
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=252620 n_nop=241851 n_act=172 n_pre=156 n_ref_event=0 n_req=10442 n_rd=10442 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1653
n_activity=61874 dram_eff=0.675
bk0: 695a 250197i bk1: 695a 248840i bk2: 674a 250150i bk3: 674a 249213i bk4: 652a 250068i bk5: 652a 248597i bk6: 640a 250070i bk7: 640a 248796i bk8: 640a 250202i bk9: 640a 248862i bk10: 640a 250076i bk11: 640a 248788i bk12: 640a 250313i bk13: 640a 248976i bk14: 640a 250517i bk15: 640a 249651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985060
Row_Buffer_Locality_read = 0.985060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.558680
Bank_Level_Parallism_Col = 1.530052
Bank_Level_Parallism_Ready = 1.480184
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.523199 

BW Util details:
bwutil = 0.165339 
total_CMD = 252620 
util_bw = 41768 
Wasted_Col = 1523 
Wasted_Row = 1288 
Idle = 208041 

BW Util Bottlenecks: 
RCDc_limit = 1803 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252620 
n_nop = 241851 
Read = 10442 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10442 
total_req = 10442 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10442 
Row_Bus_Util =  0.001298 
CoL_Bus_Util = 0.041335 
Either_Row_CoL_Bus_Util = 0.042629 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000093 
queue_avg = 0.503123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.503123
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=252620 n_nop=241850 n_act=172 n_pre=156 n_ref_event=0 n_req=10443 n_rd=10443 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1654
n_activity=61681 dram_eff=0.6772
bk0: 695a 250215i bk1: 695a 249009i bk2: 675a 250121i bk3: 674a 249022i bk4: 652a 250202i bk5: 652a 248937i bk6: 640a 250229i bk7: 640a 248783i bk8: 640a 250141i bk9: 640a 248720i bk10: 640a 250007i bk11: 640a 248725i bk12: 640a 250052i bk13: 640a 248899i bk14: 640a 250317i bk15: 640a 249190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985062
Row_Buffer_Locality_read = 0.985062
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.573033
Bank_Level_Parallism_Col = 1.548375
Bank_Level_Parallism_Ready = 1.501245
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539765 

BW Util details:
bwutil = 0.165355 
total_CMD = 252620 
util_bw = 41772 
Wasted_Col = 1505 
Wasted_Row = 1339 
Idle = 208004 

BW Util Bottlenecks: 
RCDc_limit = 1786 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252620 
n_nop = 241850 
Read = 10443 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10443 
total_req = 10443 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10443 
Row_Bus_Util =  0.001298 
CoL_Bus_Util = 0.041339 
Either_Row_CoL_Bus_Util = 0.042633 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000093 
queue_avg = 0.517857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.517857
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=252620 n_nop=241850 n_act=172 n_pre=156 n_ref_event=0 n_req=10444 n_rd=10444 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1654
n_activity=62427 dram_eff=0.6692
bk0: 695a 250048i bk1: 696a 248904i bk2: 674a 250048i bk3: 675a 249055i bk4: 652a 250140i bk5: 652a 248967i bk6: 640a 250196i bk7: 640a 249103i bk8: 640a 250310i bk9: 640a 249093i bk10: 640a 250234i bk11: 640a 249072i bk12: 640a 250397i bk13: 640a 249173i bk14: 640a 250238i bk15: 640a 249358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985063
Row_Buffer_Locality_read = 0.985063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.555882
Bank_Level_Parallism_Col = 1.519392
Bank_Level_Parallism_Ready = 1.465729
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.511193 

BW Util details:
bwutil = 0.165371 
total_CMD = 252620 
util_bw = 41776 
Wasted_Col = 1517 
Wasted_Row = 1218 
Idle = 208109 

BW Util Bottlenecks: 
RCDc_limit = 1882 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252620 
n_nop = 241850 
Read = 10444 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10444 
total_req = 10444 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10444 
Row_Bus_Util =  0.001298 
CoL_Bus_Util = 0.041343 
Either_Row_CoL_Bus_Util = 0.042633 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.000186 
queue_avg = 0.499105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.499105
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=252620 n_nop=241850 n_act=172 n_pre=156 n_ref_event=0 n_req=10442 n_rd=10442 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1653
n_activity=63402 dram_eff=0.6588
bk0: 695a 250116i bk1: 695a 249015i bk2: 674a 250246i bk3: 674a 249241i bk4: 652a 250336i bk5: 652a 249118i bk6: 640a 250057i bk7: 640a 248680i bk8: 640a 250233i bk9: 640a 248840i bk10: 640a 250504i bk11: 640a 249427i bk12: 640a 250619i bk13: 640a 249581i bk14: 640a 250441i bk15: 640a 249625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985060
Row_Buffer_Locality_read = 0.985060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.509361
Bank_Level_Parallism_Col = 1.477650
Bank_Level_Parallism_Ready = 1.423662
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472870 

BW Util details:
bwutil = 0.165339 
total_CMD = 252620 
util_bw = 41768 
Wasted_Col = 1401 
Wasted_Row = 1277 
Idle = 208174 

BW Util Bottlenecks: 
RCDc_limit = 1670 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252620 
n_nop = 241850 
Read = 10442 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10442 
total_req = 10442 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10442 
Row_Bus_Util =  0.001298 
CoL_Bus_Util = 0.041335 
Either_Row_CoL_Bus_Util = 0.042633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.447126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.447126
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=252620 n_nop=241848 n_act=172 n_pre=156 n_ref_event=0 n_req=10444 n_rd=10444 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1654
n_activity=63998 dram_eff=0.6528
bk0: 696a 250244i bk1: 695a 249366i bk2: 675a 250146i bk3: 674a 249423i bk4: 652a 250229i bk5: 652a 248982i bk6: 640a 250283i bk7: 640a 249052i bk8: 640a 250433i bk9: 640a 249363i bk10: 640a 250525i bk11: 640a 249568i bk12: 640a 250462i bk13: 640a 249493i bk14: 640a 250531i bk15: 640a 249491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985063
Row_Buffer_Locality_read = 0.985063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.472919
Bank_Level_Parallism_Col = 1.441504
Bank_Level_Parallism_Ready = 1.392591
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437692 

BW Util details:
bwutil = 0.165371 
total_CMD = 252620 
util_bw = 41776 
Wasted_Col = 1505 
Wasted_Row = 1323 
Idle = 208016 

BW Util Bottlenecks: 
RCDc_limit = 1809 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252620 
n_nop = 241848 
Read = 10444 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10444 
total_req = 10444 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10444 
Row_Bus_Util =  0.001298 
CoL_Bus_Util = 0.041343 
Either_Row_CoL_Bus_Util = 0.042641 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.391220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.39122
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=252620 n_nop=241849 n_act=172 n_pre=156 n_ref_event=0 n_req=10444 n_rd=10444 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1654
n_activity=63135 dram_eff=0.6617
bk0: 695a 250348i bk1: 696a 249211i bk2: 674a 250214i bk3: 675a 249533i bk4: 652a 250289i bk5: 652a 248910i bk6: 640a 250097i bk7: 640a 248569i bk8: 640a 250355i bk9: 640a 249246i bk10: 640a 250503i bk11: 640a 249358i bk12: 640a 250578i bk13: 640a 249529i bk14: 640a 250585i bk15: 640a 249763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985063
Row_Buffer_Locality_read = 0.985063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478967
Bank_Level_Parallism_Col = 1.447398
Bank_Level_Parallism_Ready = 1.397415
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.443917 

BW Util details:
bwutil = 0.165371 
total_CMD = 252620 
util_bw = 41776 
Wasted_Col = 1495 
Wasted_Row = 1353 
Idle = 207996 

BW Util Bottlenecks: 
RCDc_limit = 1817 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252620 
n_nop = 241849 
Read = 10444 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10444 
total_req = 10444 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10444 
Row_Bus_Util =  0.001298 
CoL_Bus_Util = 0.041343 
Either_Row_CoL_Bus_Util = 0.042637 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.000093 
queue_avg = 0.395551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.395551
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=252620 n_nop=241850 n_act=172 n_pre=156 n_ref_event=0 n_req=10442 n_rd=10442 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1653
n_activity=63063 dram_eff=0.6623
bk0: 695a 250222i bk1: 695a 249014i bk2: 674a 250319i bk3: 674a 249444i bk4: 652a 250193i bk5: 652a 248954i bk6: 640a 250067i bk7: 640a 248761i bk8: 640a 250464i bk9: 640a 249431i bk10: 640a 250454i bk11: 640a 249438i bk12: 640a 250437i bk13: 640a 249579i bk14: 640a 250569i bk15: 640a 249574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985060
Row_Buffer_Locality_read = 0.985060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.481976
Bank_Level_Parallism_Col = 1.453746
Bank_Level_Parallism_Ready = 1.406109
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.452061 

BW Util details:
bwutil = 0.165339 
total_CMD = 252620 
util_bw = 41768 
Wasted_Col = 1575 
Wasted_Row = 1364 
Idle = 207913 

BW Util Bottlenecks: 
RCDc_limit = 1909 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252620 
n_nop = 241850 
Read = 10442 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 172 
n_pre = 156 
n_ref = 0 
n_req = 10442 
total_req = 10442 

Dual Bus Interface Util: 
issued_total_row = 328 
issued_total_col = 10442 
Row_Bus_Util =  0.001298 
CoL_Bus_Util = 0.041335 
Either_Row_CoL_Bus_Util = 0.042633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.415684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.415684

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6416, Miss = 5292, Miss_rate = 0.825, Pending_hits = 448, Reservation_fails = 0
L2_cache_bank[1]: Access = 6400, Miss = 5286, Miss_rate = 0.826, Pending_hits = 454, Reservation_fails = 0
L2_cache_bank[2]: Access = 6431, Miss = 5288, Miss_rate = 0.822, Pending_hits = 478, Reservation_fails = 0
L2_cache_bank[3]: Access = 6423, Miss = 5288, Miss_rate = 0.823, Pending_hits = 469, Reservation_fails = 0
L2_cache_bank[4]: Access = 6407, Miss = 5290, Miss_rate = 0.826, Pending_hits = 429, Reservation_fails = 0
L2_cache_bank[5]: Access = 6403, Miss = 5288, Miss_rate = 0.826, Pending_hits = 441, Reservation_fails = 0
L2_cache_bank[6]: Access = 6432, Miss = 5288, Miss_rate = 0.822, Pending_hits = 489, Reservation_fails = 0
L2_cache_bank[7]: Access = 6416, Miss = 5286, Miss_rate = 0.824, Pending_hits = 471, Reservation_fails = 0
L2_cache_bank[8]: Access = 6411, Miss = 5286, Miss_rate = 0.825, Pending_hits = 461, Reservation_fails = 0
L2_cache_bank[9]: Access = 6429, Miss = 5288, Miss_rate = 0.823, Pending_hits = 490, Reservation_fails = 0
L2_cache_bank[10]: Access = 6427, Miss = 5286, Miss_rate = 0.822, Pending_hits = 459, Reservation_fails = 0
L2_cache_bank[11]: Access = 6404, Miss = 5286, Miss_rate = 0.825, Pending_hits = 430, Reservation_fails = 0
L2_cache_bank[12]: Access = 6418, Miss = 5288, Miss_rate = 0.824, Pending_hits = 452, Reservation_fails = 0
L2_cache_bank[13]: Access = 6434, Miss = 5286, Miss_rate = 0.822, Pending_hits = 466, Reservation_fails = 0
L2_cache_bank[14]: Access = 6407, Miss = 5286, Miss_rate = 0.825, Pending_hits = 433, Reservation_fails = 0
L2_cache_bank[15]: Access = 6416, Miss = 5290, Miss_rate = 0.825, Pending_hits = 451, Reservation_fails = 0
L2_cache_bank[16]: Access = 6432, Miss = 5286, Miss_rate = 0.822, Pending_hits = 480, Reservation_fails = 0
L2_cache_bank[17]: Access = 6419, Miss = 5286, Miss_rate = 0.823, Pending_hits = 465, Reservation_fails = 0
L2_cache_bank[18]: Access = 6404, Miss = 5290, Miss_rate = 0.826, Pending_hits = 438, Reservation_fails = 0
L2_cache_bank[19]: Access = 6420, Miss = 5286, Miss_rate = 0.823, Pending_hits = 463, Reservation_fails = 0
L2_cache_bank[20]: Access = 6425, Miss = 5286, Miss_rate = 0.823, Pending_hits = 491, Reservation_fails = 0
L2_cache_bank[21]: Access = 6404, Miss = 5290, Miss_rate = 0.826, Pending_hits = 451, Reservation_fails = 0
L2_cache_bank[22]: Access = 6410, Miss = 5286, Miss_rate = 0.825, Pending_hits = 445, Reservation_fails = 0
L2_cache_bank[23]: Access = 6421, Miss = 5286, Miss_rate = 0.823, Pending_hits = 454, Reservation_fails = 0
L2_total_cache_accesses = 154009
L2_total_cache_misses = 126898
L2_total_cache_miss_rate = 0.8240
L2_total_cache_pending_hits = 11008
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 94073
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6261
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 146174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=154009
icnt_total_pkts_simt_to_mem=154009
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 154009
Req_Network_cycles = 98526
Req_Network_injected_packets_per_cycle =       1.5631 
Req_Network_conflicts_per_cycle =       0.3009
Req_Network_conflicts_per_cycle_util =       0.6285
Req_Bank_Level_Parallism =       3.2646
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1015
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0651

Reply_Network_injected_packets_num = 154009
Reply_Network_cycles = 98526
Reply_Network_injected_packets_per_cycle =        1.5631
Reply_Network_conflicts_per_cycle =        0.6613
Reply_Network_conflicts_per_cycle_util =       1.3493
Reply_Bank_Level_Parallism =       3.1893
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0594
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0521
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 15 sec (255 sec)
gpgpu_simulation_rate = 246720 (inst/sec)
gpgpu_simulation_rate = 386 (cycle/sec)
gpgpu_silicon_slowdown = 3536269x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
