
---------- Begin Simulation Statistics ----------
final_tick                               488532449500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99003                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739080                       # Number of bytes of host memory used
host_op_rate                                    99333                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6195.87                       # Real time elapsed on the host
host_tick_rate                               78848102                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613412392                       # Number of instructions simulated
sim_ops                                     615451170                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.488532                       # Number of seconds simulated
sim_ticks                                488532449500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.636869                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77106081                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88999155                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8439658                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119505093                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11651744                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11743796                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           92052                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155047620                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1051901                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509388                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5559928                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138972111                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17186111                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532323                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54335393                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561801459                       # Number of instructions committed
system.cpu0.commit.committedOps             562312121                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    888020141                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.633220                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.424912                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    623262746     70.19%     70.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    157131386     17.69%     87.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     36034836      4.06%     91.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     35023973      3.94%     95.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11785321      1.33%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4411813      0.50%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       937778      0.11%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2246177      0.25%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17186111      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    888020141                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11671957                       # Number of function calls committed.
system.cpu0.commit.int_insts                543445943                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174759091                       # Number of loads committed
system.cpu0.commit.membars                    1019947                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019953      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311053315     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175268471     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69815403     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562312121                       # Class of committed instruction
system.cpu0.commit.refs                     245083902                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561801459                       # Number of Instructions Simulated
system.cpu0.committedOps                    562312121                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.719213                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.719213                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            105793125                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2884273                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75510210                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             628775859                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               348261029                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                436519690                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5564821                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9524295                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2455484                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155047620                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102117887                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    550852153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2912355                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     647792089                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               16889156                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.160529                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         339297100                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88757825                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.670692                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         898594149                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.721464                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.935453                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               444683659     49.49%     49.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               336016434     37.39%     86.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                60999750      6.79%     93.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43406005      4.83%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10578485      1.18%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1745059      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  143828      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     463      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020466      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           898594149                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       67262001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5666741                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146356798                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.633404                       # Inst execution rate
system.cpu0.iew.exec_refs                   275614404                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77680423                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               88411174                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197528379                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512576                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2712369                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78682328                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616633966                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197933981                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3819145                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611777472                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                508497                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1739877                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5564821                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2821295                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        68619                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9383562                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31284                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5246                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3525605                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22769288                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8357517                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5246                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       821507                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4845234                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270974385                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605263483                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838574                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227231955                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.626660                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605361527                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744578483                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386971748                       # number of integer regfile writes
system.cpu0.ipc                              0.581662                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.581662                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020975      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332080359     53.94%     54.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213176      0.68%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018063      0.17%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199697562     32.44%     87.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77566431     12.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615596617                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     719248                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001168                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 132618     18.44%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                503113     69.95%     88.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                83509     11.61%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615294835                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2130557910                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605263432                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        670960375                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 615101274                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615596617                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532692                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54321842                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            51385                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           369                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11508734                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    898594149                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.685066                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.867920                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          469931668     52.30%     52.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          286838480     31.92%     84.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104223396     11.60%     95.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31307585      3.48%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5608085      0.62%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             313957      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             260722      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              59915      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              50341      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      898594149                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.637358                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7274339                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1328149                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197528379                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78682328                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1022                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       965856150                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11208760                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               95085355                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357823714                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3512357                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               354112867                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3131466                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9266                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            762144526                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             625126929                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          401110932                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                432796299                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4226443                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5564821                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10933074                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43287214                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       762144482                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        101733                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3095                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7483898                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3084                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1487468791                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1243874591                       # The number of ROB writes
system.cpu0.timesIdled                       11194517                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  989                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.928072                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2892967                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3619463                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           384547                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4799015                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            135817                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         138925                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3108                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5416049                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8818                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509162                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           286047                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419917                       # Number of branches committed
system.cpu1.commit.bw_lim_events               436295                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2259665                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19245664                       # Number of instructions committed
system.cpu1.commit.committedOps              19755029                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    111128636                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.177767                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.820480                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    102720154     92.43%     92.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4236507      3.81%     96.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1441209      1.30%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1307076      1.18%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       325711      0.29%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       115912      0.10%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       478292      0.43%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        67480      0.06%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       436295      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    111128636                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227489                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18554430                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320578                       # Number of loads committed
system.cpu1.commit.membars                    1018414                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018414      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11646971     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829740     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259766      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19755029                       # Class of committed instruction
system.cpu1.commit.refs                       7089518                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19245664                       # Number of Instructions Simulated
system.cpu1.committedOps                     19755029                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.839896                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.839896                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             97648044                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               103408                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2757228                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23056496                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3803426                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8827871                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                286459                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               255871                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1037363                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5416049                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3599446                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    107179712                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71837                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      23582991                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 769918                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048189                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4038491                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3028784                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.209827                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         111603163                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.215886                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.641263                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                96608458     86.56%     86.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9140114      8.19%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3444241      3.09%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1828006      1.64%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  401948      0.36%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  109539      0.10%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   70667      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     180      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           111603163                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         789518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              304286                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4742494                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.189857                       # Inst execution rate
system.cpu1.iew.exec_refs                     7701025                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1851530                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               85908947                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5931150                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510037                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           308658                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1924515                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22009458                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5849495                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           270639                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21338542                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                381225                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               878597                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                286459                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1848067                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12709                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          135400                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6235                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          387                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          972                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       610572                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       155575                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           387                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91319                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        212967                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12055276                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21098378                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.849296                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10238502                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.187720                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21105695                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26601564                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14128324                       # number of integer regfile writes
system.cpu1.ipc                              0.171236                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.171236                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018612      4.71%      4.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12804333     59.25%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6428093     29.75%     93.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1357997      6.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21609181                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     560728                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025949                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 102318     18.25%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                413358     73.72%     91.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                45048      8.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21151281                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         155409712                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21098366                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24264124                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20480905                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21609181                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528553                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2254428                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            27487                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           364                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       985378                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    111603163                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.193625                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.637962                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           98041321     87.85%     87.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8988329      8.05%     95.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2650087      2.37%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             933995      0.84%     99.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             694026      0.62%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             105633      0.09%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             138507      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              26738      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24527      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      111603163                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.192265                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3248319                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          343042                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5931150                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1924515                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    198                       # number of misc regfile reads
system.cpu1.numCycles                       112392681                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   864655183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               91386389                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13166612                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3463851                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4389367                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                760155                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4279                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28430645                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22695291                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15191369                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8996562                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2193477                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                286459                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6518311                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2024757                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28430633                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26075                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               872                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6755923                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           871                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   132706021                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44504872                       # The number of ROB writes
system.cpu1.timesIdled                          12817                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            71.310134                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2413602                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3384655                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           423313                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4649095                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             97515                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         145822                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           48307                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5103470                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2661                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509183                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           264879                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647286                       # Number of branches committed
system.cpu2.commit.bw_lim_events               408285                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528262                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3413004                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505211                       # Number of instructions committed
system.cpu2.commit.committedOps              17014603                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    109506792                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.155375                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.776528                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    102327566     93.44%     93.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3614891      3.30%     96.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1234677      1.13%     97.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1125887      1.03%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       228775      0.21%     99.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        86683      0.08%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       422294      0.39%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        57734      0.05%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       408285      0.37%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    109506792                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174079                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15892987                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697178                       # Number of loads committed
system.cpu2.commit.membars                    1018435                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018435      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796711     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206361     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992958      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014603                       # Class of committed instruction
system.cpu2.commit.refs                       6199331                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505211                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014603                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.687219                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.687219                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             97080458                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               161110                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2232053                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21621434                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3533225                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  8228364                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                265195                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               296732                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1005604                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5103470                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3491565                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    105870440                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                55009                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      23587201                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 847258                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.046238                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3818764                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2511117                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.213703                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         110112846                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.221069                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.681227                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                95517512     86.75%     86.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8683723      7.89%     94.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3617386      3.29%     97.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1414857      1.28%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  499803      0.45%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   97505      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  281841      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      16      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     203      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           110112846                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         261109                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              278793                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4089388                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.167221                       # Inst execution rate
system.cpu2.iew.exec_refs                     6592822                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525805                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               86477184                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5659486                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            596720                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           369346                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1725504                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20423374                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5067017                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           169463                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18456815                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                483993                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               961049                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                265195                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1954627                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         9952                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          101377                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3821                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          171                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          404                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       962308                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       223351                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           171                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       111654                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        167139                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10585743                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18322359                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.858993                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9093074                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.166003                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18326332                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22907034                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12301880                       # number of integer regfile writes
system.cpu2.ipc                              0.149539                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.149539                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018653      5.47%      5.47% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10974356     58.92%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5611425     30.13%     94.51% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1021701      5.49%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18626278                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     535631                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.028757                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  98049     18.31%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     18.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                401398     74.94%     93.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                36180      6.75%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18143240                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         147933706                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18322347                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         23832244                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18603827                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18626278                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1819547                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3408770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            32701                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        291285                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2122758                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    110112846                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.169156                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.601103                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           98360376     89.33%     89.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7961920      7.23%     96.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2133238      1.94%     98.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             716219      0.65%     99.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             674519      0.61%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             101574      0.09%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             127796      0.12%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              21129      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              16075      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      110112846                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.168756                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3793298                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          481395                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5659486                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1725504                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu2.numCycles                       110373955                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   866673673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               91444077                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442009                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2724238                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4084665                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                782273                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3196                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26138055                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21163827                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14279599                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  8434814                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2286763                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                265195                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5855000                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2837590                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26138043                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29095                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               881                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  5775441                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           879                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   129524957                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41461503                       # The number of ROB writes
system.cpu2.timesIdled                           4611                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            87.036077                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3395347                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3901080                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           842066                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5631072                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            108349                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         181184                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           72835                       # Number of indirect misses.
system.cpu3.branchPred.lookups                6428901                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1277                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509159                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           449136                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470550                       # Number of branches committed
system.cpu3.commit.bw_lim_events               345025                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528180                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        9688005                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860058                       # Number of instructions committed
system.cpu3.commit.committedOps              16369417                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    100692736                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.162568                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.788029                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     93753001     93.11%     93.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3480645      3.46%     96.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1220011      1.21%     97.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1077908      1.07%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       210687      0.21%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        74067      0.07%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       478001      0.47%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        53391      0.05%     99.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       345025      0.34%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    100692736                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151192                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254275                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568651                       # Number of loads committed
system.cpu3.commit.membars                    1018401                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018401      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353355     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077810     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919713      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369417                       # Class of committed instruction
system.cpu3.commit.refs                       5997535                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860058                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369417                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.456155                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.456155                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             84539075                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               393575                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2914232                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              28278406                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5067123                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 11066936                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                449418                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               446162                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1122137                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    6428901                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5071360                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     95892565                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                83511                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      31776809                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1684696                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.062785                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5509752                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3503696                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.310336                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         102244689                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.323683                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.831924                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                82967983     81.15%     81.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                11461994     11.21%     92.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 4507121      4.41%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1870372      1.83%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  592351      0.58%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  431496      0.42%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  413179      0.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     184      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           102244689                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         150300                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              461181                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4454986                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.183918                       # Inst execution rate
system.cpu3.iew.exec_refs                     6334346                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1440064                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               74031786                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7271712                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            987384                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           349888                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2410063                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           26053881                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4894282                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           275535                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18832285                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                499656                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               948900                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                449418                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2008221                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         8674                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           89614                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2574                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          127                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2703061                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       981179                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           108                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        42865                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        418316                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10888787                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18722954                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.831971                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9059151                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.182850                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18726390                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                23407242                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12412571                       # number of integer regfile writes
system.cpu3.ipc                              0.154891                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.154891                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018605      5.33%      5.33% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11721236     61.34%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5433818     28.44%     95.11% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             934020      4.89%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              19107820                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     535033                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.028001                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 101372     18.95%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     18.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                398408     74.46%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                35249      6.59%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18624232                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         141044642                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18722942                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         35738420                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  23093288                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 19107820                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2960593                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        9684463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            49308                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1432413                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7317966                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    102244689                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.186883                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.621289                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           89914728     87.94%     87.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8623471      8.43%     96.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1999039      1.96%     98.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             810728      0.79%     99.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             643544      0.63%     99.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              93367      0.09%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             121798      0.12%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              21824      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              16190      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      102244689                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.186609                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          5519661                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          843266                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7271712                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2410063                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    204                       # number of misc regfile reads
system.cpu3.numCycles                       102394989                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   874652609                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               78761003                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036377                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2884538                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5915561                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                827736                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1139                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             33515716                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              27565936                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           18617300                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 11009181                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2201214                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                449418                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6082163                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7580923                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        33515704                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27363                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               882                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6169255                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           881                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   126403963                       # The number of ROB reads
system.cpu3.rob.rob_writes                   53667224                       # The number of ROB writes
system.cpu3.timesIdled                           2337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           826885                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                17618                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              877346                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6437942                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2603884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5159167                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       311507                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        62076                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26045288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2118261                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52215977                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2180337                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1255940                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1581355                       # Transaction distribution
system.membus.trans_dist::CleanEvict           973811                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              922                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            576                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1346024                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1345989                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1255940                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           530                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7761087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7761087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    267730176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               267730176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1385                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2603992                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2603992    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2603992                       # Request fanout histogram
system.membus.respLayer1.occupancy        13786992306                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12185377037                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3356561120.155039                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20249599739.721916                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          126     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        36500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 199100050000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    55536065000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 432996384500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3485658                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3485658                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3485658                       # number of overall hits
system.cpu2.icache.overall_hits::total        3485658                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5907                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5907                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5907                       # number of overall misses
system.cpu2.icache.overall_misses::total         5907                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    255344499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    255344499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    255344499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    255344499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3491565                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3491565                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3491565                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3491565                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001692                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001692                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001692                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001692                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 43227.441849                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43227.441849                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 43227.441849                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43227.441849                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          168                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    33.600000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5238                       # number of writebacks
system.cpu2.icache.writebacks::total             5238                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          637                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          637                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          637                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          637                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5270                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5270                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5270                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5270                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    227757999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    227757999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    227757999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    227757999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001509                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001509                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001509                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001509                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 43217.836622                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 43217.836622                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 43217.836622                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 43217.836622                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5238                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3485658                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3485658                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5907                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5907                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    255344499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    255344499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3491565                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3491565                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001692                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001692                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 43227.441849                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43227.441849                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          637                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          637                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5270                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5270                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    227757999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    227757999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001509                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001509                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 43217.836622                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 43217.836622                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.976972                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3406026                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5238                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           650.253150                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349166000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.976972                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999280                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999280                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6988400                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6988400                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4722207                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4722207                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4722207                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4722207                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1193129                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1193129                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1193129                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1193129                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 117798201534                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 117798201534                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 117798201534                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 117798201534                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5915336                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5915336                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5915336                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5915336                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.201701                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.201701                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.201701                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.201701                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 98730.482231                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98730.482231                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 98730.482231                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98730.482231                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       791739                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        65866                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            10654                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            999                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    74.313779                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    65.931932                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531787                       # number of writebacks
system.cpu2.dcache.writebacks::total           531787                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       866894                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       866894                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       866894                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       866894                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326235                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326235                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326235                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326235                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  32382931211                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  32382931211                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  32382931211                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  32382931211                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055151                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055151                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055151                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055151                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 99262.590498                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99262.590498                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 99262.590498                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99262.590498                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531787                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4226089                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4226089                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       696703                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       696703                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  64956996500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  64956996500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4922792                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4922792                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.141526                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.141526                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 93234.845408                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 93234.845408                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       541140                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       541140                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155563                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155563                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  13624768000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13624768000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031601                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 87583.602785                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87583.602785                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       496118                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        496118                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       496426                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       496426                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  52841205034                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  52841205034                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992544                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992544                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.500155                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.500155                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 106443.266537                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 106443.266537                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       325754                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       325754                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170672                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170672                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  18758163211                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  18758163211                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171954                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171954                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 109907.677950                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 109907.677950                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          326                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          251                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          251                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4729000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4729000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.435009                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.435009                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18840.637450                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18840.637450                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          170                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          170                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           81                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       580500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.140381                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.140381                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7166.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7166.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          163                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       883500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       883500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.442935                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.442935                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5420.245399                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5420.245399                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          157                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       751500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       751500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.426630                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.426630                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4786.624204                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4786.624204                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       389000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       389000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       364000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       364000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       285036                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         285036                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224147                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224147                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20914610000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20914610000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509183                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509183                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440209                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440209                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93307.561556                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93307.561556                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224147                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224147                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20690463000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20690463000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440209                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440209                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92307.561556                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92307.561556                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.340417                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5556030                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550232                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.097613                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349177500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.340417                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.948138                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.948138                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13401188                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13401188                       # Number of data accesses
system.cpu3.numPwrStateTransitions                227                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3833151666.666667                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21510099659.204163                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          111     97.37%     97.37% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     98.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 199100174000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            114                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    51553159500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 436979290000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5068244                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5068244                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5068244                       # number of overall hits
system.cpu3.icache.overall_hits::total        5068244                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3116                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3116                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3116                       # number of overall misses
system.cpu3.icache.overall_misses::total         3116                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    153425000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    153425000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    153425000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    153425000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5071360                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5071360                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5071360                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5071360                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000614                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000614                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000614                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000614                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 49237.804878                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 49237.804878                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 49237.804878                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 49237.804878                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          132                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    16.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2841                       # number of writebacks
system.cpu3.icache.writebacks::total             2841                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          243                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          243                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          243                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          243                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2873                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2873                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2873                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2873                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    139899000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    139899000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    139899000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    139899000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000567                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000567                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000567                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000567                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 48694.396102                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48694.396102                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 48694.396102                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48694.396102                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2841                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5068244                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5068244                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3116                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3116                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    153425000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    153425000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5071360                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5071360                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000614                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000614                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 49237.804878                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 49237.804878                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          243                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          243                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2873                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2873                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    139899000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    139899000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000567                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000567                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 48694.396102                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48694.396102                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976615                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5015518                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2841                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1765.405843                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355736000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976615                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999269                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999269                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10145593                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10145593                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4538077                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4538077                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4538077                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4538077                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1150686                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1150686                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1150686                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1150686                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 111507598335                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 111507598335                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 111507598335                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 111507598335                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5688763                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5688763                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5688763                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5688763                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.202273                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.202273                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.202273                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.202273                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 96905.322855                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96905.322855                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 96905.322855                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96905.322855                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       742748                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        60502                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             9552                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            828                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    77.758375                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    73.070048                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496147                       # number of writebacks
system.cpu3.dcache.writebacks::total           496147                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       845025                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       845025                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       845025                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       845025                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305661                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305661                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305661                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305661                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  29625341219                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  29625341219                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  29625341219                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  29625341219                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053731                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053731                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053731                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053731                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 96922.215196                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 96922.215196                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 96922.215196                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 96922.215196                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496147                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4088967                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4088967                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       680487                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       680487                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  62650687000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  62650687000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4769454                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4769454                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.142676                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.142676                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92067.426711                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92067.426711                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       530520                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       530520                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149967                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149967                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  13094655500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  13094655500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031443                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031443                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 87316.913054                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87316.913054                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       449110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        449110                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       470199                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       470199                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  48856911335                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  48856911335                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919309                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919309                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.511470                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.511470                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 103906.880565                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 103906.880565                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       314505                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       314505                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155694                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155694                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  16530685719                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16530685719                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169360                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169360                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 106174.198871                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 106174.198871                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          306                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          249                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          249                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5037500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5037500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.448649                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.448649                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20230.923695                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20230.923695                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          172                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           77                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       503500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       503500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.138739                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.138739                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6538.961039                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6538.961039                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          196                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1033000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1033000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.461538                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.461538                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6148.809524                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6148.809524                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       887000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       887000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.450549                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.450549                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5408.536585                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5408.536585                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       273000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       273000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       255000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       255000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305728                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305728                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203431                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203431                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18846714000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18846714000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509159                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509159                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399543                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399543                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92644.257758                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92644.257758                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203431                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203431                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18643283000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18643283000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399543                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399543                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91644.257758                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91644.257758                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.755141                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5351912                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508873                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.517186                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355747500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.755141                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.867348                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.867348                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12906581                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12906581                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       560438500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   770005705.355811                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       199000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2167118000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   482928064500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5604385000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     87761453                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        87761453                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     87761453                       # number of overall hits
system.cpu0.icache.overall_hits::total       87761453                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14356434                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14356434                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14356434                       # number of overall misses
system.cpu0.icache.overall_misses::total     14356434                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 183473753995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 183473753995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 183473753995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 183473753995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102117887                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102117887                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102117887                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102117887                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140587                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140587                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140587                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140587                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12779.897431                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12779.897431                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12779.897431                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12779.897431                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2430                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.217391                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12837166                       # number of writebacks
system.cpu0.icache.writebacks::total         12837166                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1519235                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1519235                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1519235                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1519235                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12837199                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12837199                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12837199                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12837199                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157863120495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157863120495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157863120495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157863120495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125710                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125710                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125710                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125710                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12297.318168                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12297.318168                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12297.318168                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12297.318168                       # average overall mshr miss latency
system.cpu0.icache.replacements              12837166                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     87761453                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       87761453                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14356434                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14356434                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 183473753995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 183473753995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102117887                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102117887                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140587                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140587                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12779.897431                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12779.897431                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1519235                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1519235                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12837199                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12837199                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157863120495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157863120495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125710                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125710                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12297.318168                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12297.318168                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999890                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          100597229                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12837166                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.836405                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999890                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        217072972                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       217072972                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238863340                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238863340                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238863340                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238863340                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15640204                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15640204                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15640204                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15640204                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 407206381070                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 407206381070                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 407206381070                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 407206381070                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254503544                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254503544                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254503544                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254503544                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061454                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061454                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061454                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061454                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26035.874025                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26035.874025                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26035.874025                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26035.874025                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3483989                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       139238                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            76365                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1689                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.622851                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.438129                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11636483                       # number of writebacks
system.cpu0.dcache.writebacks::total         11636483                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4174374                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4174374                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4174374                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4174374                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11465830                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11465830                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11465830                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11465830                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 207142828698                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 207142828698                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 207142828698                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 207142828698                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045052                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045052                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045052                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045052                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18066.099768                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18066.099768                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18066.099768                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18066.099768                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11636483                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172733015                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172733015                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11957100                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11957100                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 280862408000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 280862408000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184690115                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184690115                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064741                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064741                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23489.174465                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23489.174465                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2434443                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2434443                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9522657                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9522657                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 159302383000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 159302383000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051560                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051560                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16728.774648                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16728.774648                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66130325                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66130325                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3683104                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3683104                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 126343973070                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 126343973070                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69813429                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69813429                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052756                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052756                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34303.666980                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34303.666980                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1739931                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1739931                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1943173                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1943173                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  47840445698                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  47840445698                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027834                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027834                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24619.756294                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24619.756294                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1179                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1179                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          903                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          903                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9226000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9226000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.433718                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.433718                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10217.054264                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10217.054264                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          873                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          873                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1343000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1343000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014409                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014409                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 44766.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44766.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1720                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1720                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          272                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          272                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2166500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2166500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1992                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1992                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.136546                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.136546                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7965.073529                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7965.073529                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          267                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          267                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1899500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1899500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.134036                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.134036                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7114.232210                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7114.232210                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318324                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318324                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191064                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191064                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17283835000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17283835000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509388                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509388                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375085                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375085                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90460.971193                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90460.971193                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191064                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191064                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17092771000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17092771000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375085                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375085                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89460.971193                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89460.971193                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.868740                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250841772                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11656607                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.519278                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.868740                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995898                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995898                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521690651                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521690651                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12797335                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10985189                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9335                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               85048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3357                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               75591                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1586                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               85164                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24042605                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12797335                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10985189                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9335                       # number of overall hits
system.l2.overall_hits::.cpu1.data              85048                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3357                       # number of overall hits
system.l2.overall_hits::.cpu2.data              75591                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1586                       # number of overall hits
system.l2.overall_hits::.cpu3.data              85164                       # number of overall hits
system.l2.overall_hits::total                24042605                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39861                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            649461                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5289                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            459515                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1913                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            456470                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1287                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            411097                       # number of demand (read+write) misses
system.l2.demand_misses::total                2024893                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39861                       # number of overall misses
system.l2.overall_misses::.cpu0.data           649461                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5289                       # number of overall misses
system.l2.overall_misses::.cpu1.data           459515                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1913                       # number of overall misses
system.l2.overall_misses::.cpu2.data           456470                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1287                       # number of overall misses
system.l2.overall_misses::.cpu3.data           411097                       # number of overall misses
system.l2.overall_misses::total               2024893                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3495373499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  68606784967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    519280498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  51215238443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    180624500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  51067792442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    116727999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46260460995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     221462283343                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3495373499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  68606784967                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    519280498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  51215238443                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    180624500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  51067792442                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    116727999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46260460995                       # number of overall miss cycles
system.l2.overall_miss_latency::total    221462283343                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12837196                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11634650                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14624                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          544563                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5270                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          532061                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2873                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496261                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26067498                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12837196                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11634650                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14624                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         544563                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5270                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         532061                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2873                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496261                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26067498                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003105                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.055821                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.361666                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.843823                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.362998                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.857928                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.447964                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.828389                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077679                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003105                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.055821                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.361666                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.843823                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.362998                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.857928                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.447964                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.828389                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077679                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87689.056948                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105636.496983                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98181.224806                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111454.987200                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94419.498170                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111875.462663                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90697.745921                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112529.308156                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109369.869590                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87689.056948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105636.496983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98181.224806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111454.987200                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94419.498170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111875.462663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90697.745921                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112529.308156                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109369.869590                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             418093                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9263                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      45.135809                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    277325                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1581355                       # number of writebacks
system.l2.writebacks::total                   1581355                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          23953                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8121                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            371                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           7619                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            253                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7640                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               48419                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         23953                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8121                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           371                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          7619                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           253                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7640                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              48419                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       625508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       451394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       448851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       403457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1976474                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       625508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       451394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       448851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       403457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       636763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2613237                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3091403499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  60515448595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    443665998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45949447087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    137490501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  45822825088                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     89087000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  41473842123                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 197523209891                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3091403499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  60515448595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    443665998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45949447087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    137490501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  45822825088                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     89087000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  41473842123                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  60703860777                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 258227070668                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.053763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.336638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.828911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.292600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.843608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.359903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.812994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075821                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.053763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.336638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.828911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.292600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.843608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.359903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.812994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.100249                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77741.820671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96746.082536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90121.063985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101794.545534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89163.749027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 102089.167871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86157.640232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102796.189242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99937.165827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77741.820671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96746.082536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90121.063985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101794.545534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89163.749027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 102089.167871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86157.640232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102796.189242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95331.953611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98815.021626                       # average overall mshr miss latency
system.l2.replacements                        4719045                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3385622                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3385622                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3385622                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3385622                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22571143                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22571143                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22571143                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22571143                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       636763                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         636763                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  60703860777                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  60703860777                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95331.953611                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95331.953611                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              46                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  128                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                101                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1717000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1746500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.954545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.041667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.125000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.188679                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.441048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20440.476190                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         2950                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17292.079208                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           101                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1687000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       103000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       204500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2035000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.954545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.041667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.125000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.188679                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.441048                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20083.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20600                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20450                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20148.514851                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                108                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            152                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.281250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.275862                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.289474                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           44                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       403000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       178500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       145000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       160000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       886500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.281250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.275862                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.289474                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20150                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20714.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20147.727273                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1724973                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            36193                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            34660                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            44469                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1840295                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         393153                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         337583                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         342322                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         302413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1375471                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  42960651745                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  37706129759                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38247006257                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  33946231791                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  152860019552                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2118126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       376982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       346882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3215766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.185614                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.903169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.908059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.871804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.427727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109272.094439                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111694.397404                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 111728.157282                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112251.231895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111132.855256                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15156                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5072                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         4986                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         4947                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            30161                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       377997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       332511                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       337336                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       297466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1345310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  37907236316                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  33853731830                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34325455337                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  30436805841                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 136523229324                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.178458                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.889600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.894833                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.857542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.418348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100284.489866                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101812.366598                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 101754.497999                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 102320.284809                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101480.870078                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12797335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12811613                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5289                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1913                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            48350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3495373499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    519280498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    180624500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    116727999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4312006496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12837196                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14624                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12859963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.361666                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.362998                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.447964                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87689.056948                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98181.224806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94419.498170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90697.745921                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89183.174685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           96                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          366                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          371                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          253                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1086                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39765                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4923                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1542                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1034                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        47264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3091403499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    443665998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    137490501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     89087000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3761646998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003098                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.336638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.292600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.359903                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77741.820671                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90121.063985                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89163.749027                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86157.640232                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79587.995049                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9260216                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        48855                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        40931                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        40695                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9390697                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       256308                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       121932                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       114148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       108684                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          601072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  25646133222                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  13509108684                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  12820786185                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  12314229204                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  64290257295                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9516524                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       170787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155079                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9991769                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026933                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.713942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.736064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.727572                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060157                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100059.823423                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110792.152052                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112317.221371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 113303.054764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106959.328159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         8797                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3049                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2633                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         2693                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        17172                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       247511                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       118883                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       111515                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       105991                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       583900                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  22608212279                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  12095715257                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  11497369751                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  11037036282                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  57238333569                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.026009                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.696089                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.719085                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.709544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91342.252583                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101744.700731                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 103101.553612                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104131.825174                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98027.630706                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          192                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           49                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           40                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           57                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               338                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          333                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           73                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          109                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             596                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2507998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       430492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       422995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       967989                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4329474                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          525                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          130                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          113                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          166                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           934                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.634286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.623077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.646018                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.656627                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.638116                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7531.525526                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5314.716049                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  5794.452055                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  8880.633028                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7264.218121                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           35                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           67                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          298                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           71                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           65                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           95                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          529                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5977488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1461491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1359486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1995979                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10794444                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.567619                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.546154                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.575221                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.572289                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.566381                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20058.684564                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20584.380282                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20915.169231                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21010.305263                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20405.376181                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999794                       # Cycle average of tags in use
system.l2.tags.total_refs                    52601859                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4719449                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.145763                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.204848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.996294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.330955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.918483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.910351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.835203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.769978                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.456326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.078067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.145796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.013050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.277656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 420924137                       # Number of tag accesses
system.l2.tags.data_accesses                420924137                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2544896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      40052160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        315072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      28897856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         98688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      28734656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         66176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      25829888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     39984064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          166523456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2544896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       315072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        98688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        66176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3024832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101206720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101206720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         625815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         451529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         448979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         403592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       624751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2601929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1581355                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1581355                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5209267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         81984646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           644936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         59152378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           202009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58818316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           135459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         52872410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     81845257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             340864678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5209267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       644936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       202009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       135459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6191671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      207164785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            207164785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      207164785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5209267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        81984646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          644936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        59152378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          202009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58818316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          135459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        52872410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     81845257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            548029463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1575711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    613671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    446214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    442727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    397497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    622663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002616209250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96991                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96991                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5354091                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1484750                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2601929                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1581355                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2601929                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1581355                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  31895                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5644                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            120176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            119507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            131813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            221038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            165865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            193617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            176629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            155646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            187364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            197531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           212194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           146467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           152862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           137109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           126778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           125438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            131595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            143854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           123075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           100599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75672                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 107827607166                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12850170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            156015744666                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41955.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60705.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1402500                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  967462                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2601929                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1581355                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  638047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  661144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  483845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  286227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  132584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   60765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   41524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   31912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   26734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   26277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  32389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  41494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  30802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  19816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  17198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   8243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  68292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  91404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 106062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 107275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 100213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  97502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  96446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     14                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1775747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.414150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.889500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.514061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1160641     65.36%     65.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       344622     19.41%     84.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       112703      6.35%     91.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        54638      3.08%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24514      1.38%     95.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13343      0.75%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8751      0.49%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6638      0.37%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        49897      2.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1775747                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.497562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    207.474915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        96986     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96991                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.245714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.227597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.813981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87244     89.95%     89.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              953      0.98%     90.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5608      5.78%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1947      2.01%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              767      0.79%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              278      0.29%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               98      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               45      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               26      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96991                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              164482176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2041280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100844032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               166523456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101206720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       336.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       206.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    340.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    207.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  488532431500                       # Total gap between requests
system.mem_ctrls.avgGap                     116782.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2544832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     39274944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       315072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     28557696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        98688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     28334528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        66176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     25439808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     39850432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100844032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5209136.061697780155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 80393726.230871379375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 644935.664606246399                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 58456088.288972496986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 202009.099090561009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57999275.235451884568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 135458.760349961143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 52073937.004669733346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 81571719.628421530128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 206422382.184051811695                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       625815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4923                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       451529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1542                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       448979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1034                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       403592                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       624751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1581355                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1444975787                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  34483152276                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    236100780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27088288713                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     72451504                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  27085565868                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     45594005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  24652687433                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  40906928300                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11687042427313                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36338.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55101.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47958.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59992.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46985.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     60327.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44094.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61083.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65477.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7390524.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6923329560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3679814160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9180205020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4369949100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38563742880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      78658020960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     121358127360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       262733189040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.800896                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 314651453834                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16312920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 157568075666                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5755596840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3059145705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9169837740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3855142260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38563742880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     116229880470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      89718666720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       266352012615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.208436                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 232029832350                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16312920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 240189697150                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      3599951925                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20973152470.354530                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          117     97.50%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        28000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 199100126000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56538218500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 431994231000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3582719                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3582719                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3582719                       # number of overall hits
system.cpu1.icache.overall_hits::total        3582719                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16727                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16727                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16727                       # number of overall misses
system.cpu1.icache.overall_misses::total        16727                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    730315000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    730315000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    730315000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    730315000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3599446                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3599446                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3599446                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3599446                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004647                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004647                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004647                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004647                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 43660.847731                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43660.847731                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 43660.847731                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43660.847731                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          145                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    36.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14592                       # number of writebacks
system.cpu1.icache.writebacks::total            14592                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2103                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2103                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2103                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2103                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14624                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14624                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14624                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14624                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    647696000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    647696000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    647696000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    647696000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004063                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004063                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004063                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004063                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 44289.934354                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44289.934354                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 44289.934354                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44289.934354                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14592                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3582719                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3582719                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16727                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16727                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    730315000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    730315000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3599446                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3599446                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004647                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004647                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 43660.847731                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43660.847731                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2103                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2103                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14624                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14624                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    647696000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    647696000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 44289.934354                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44289.934354                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.977284                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3516431                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14592                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           240.983484                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341952000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.977284                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999290                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999290                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7213516                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7213516                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5604070                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5604070                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5604070                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5604070                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1310151                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1310151                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1310151                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1310151                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 123087541266                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 123087541266                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 123087541266                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 123087541266                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6914221                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6914221                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6914221                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6914221                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.189486                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.189486                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.189486                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.189486                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93949.125914                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93949.125914                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93949.125914                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93949.125914                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       926392                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        91363                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            13460                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1189                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.825557                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.840202                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       543892                       # number of writebacks
system.cpu1.dcache.writebacks::total           543892                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       961805                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       961805                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       961805                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       961805                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       348346                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       348346                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       348346                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       348346                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  33713650281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  33713650281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  33713650281                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  33713650281                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050381                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050381                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050381                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050381                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96782.079544                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96782.079544                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96782.079544                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96782.079544                       # average overall mshr miss latency
system.cpu1.dcache.replacements                543892                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4881172                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4881172                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       773686                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       773686                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  69042475500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  69042475500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5654858                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5654858                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136818                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136818                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89238.367374                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89238.367374                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       602414                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       602414                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       171272                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       171272                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  14433188500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14433188500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030288                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030288                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84270.566701                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84270.566701                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       722898                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        722898                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       536465                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       536465                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  54045065766                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  54045065766                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259363                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259363                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.425981                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.425981                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 100742.948312                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100742.948312                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       359391                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       359391                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177074                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177074                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19280461781                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19280461781                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140606                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140606                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108883.640630                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108883.640630                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          222                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          222                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4921000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4921000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.411874                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.411874                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           68                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       375000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       375000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.126160                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.126160                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5514.705882                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5514.705882                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1051000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1051000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.436813                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.436813                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6610.062893                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6610.062893                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          157                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       912000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       912000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.431319                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.431319                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5808.917197                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5808.917197                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       291500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       291500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       273500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       273500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292252                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292252                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216910                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216910                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19876528500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19876528500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509162                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509162                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426014                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426014                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91634.910792                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91634.910792                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216909                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216909                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19659618500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19659618500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426012                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426012                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90635.328640                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90635.328640                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.311848                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6460896                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           565094                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.433312                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341963500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.311848                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.915995                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.915995                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15413696                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15413696                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 488532449500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22854098                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4966977                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22682478                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3137690                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1060186                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1047                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           684                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1731                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           61                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           61                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3285793                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3285792                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12859966                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9994135                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          934                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          934                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38511560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34928997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        43840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1654145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        15778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1614642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1501987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78279536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1643159104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1489351808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1869824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69660288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       672512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68085632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       365696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63513600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3336678464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5853043                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105844288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31924070                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087292                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.334656                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29458198     92.28%     92.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2305132      7.22%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35581      0.11%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  90202      0.28%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  34957      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31924070                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52178655335                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         826252361                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8103013                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         764122532                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4444162                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17486183031                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19275884239                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         848691533                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22148978                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               530718985000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 446768                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746936                       # Number of bytes of host memory used
host_op_rate                                   448177                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1608.58                       # Real time elapsed on the host
host_tick_rate                               26225967                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718660750                       # Number of instructions simulated
sim_ops                                     720927333                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042187                       # Number of seconds simulated
sim_ticks                                 42186535500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.095333                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7309304                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7686291                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1335750                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13291147                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33891                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54600                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20709                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14279345                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12189                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4287                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1121346                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5963994                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1383366                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       22625341                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27407242                       # Number of instructions committed
system.cpu0.commit.committedOps              27472319                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     66802737                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.411245                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.381003                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     56520442     84.61%     84.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5663779      8.48%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1455126      2.18%     95.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       764578      1.14%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       354255      0.53%     96.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       167567      0.25%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       172597      0.26%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       321027      0.48%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1383366      2.07%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     66802737                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70093                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27032777                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6775165                       # Number of loads committed
system.cpu0.commit.membars                      98003                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98687      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19524016     71.07%     71.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6778878     24.68%     96.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1058832      3.85%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27472319                       # Class of committed instruction
system.cpu0.commit.refs                       7838593                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27407242                       # Number of Instructions Simulated
system.cpu0.committedOps                     27472319                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.971240                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.971240                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             32995228                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               216416                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6351323                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              55488877                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7654696                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 27925588                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1124165                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               661272                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               999710                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14279345                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3770821                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     62471781                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                84315                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1435                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63124906                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 123                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2677138                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.175350                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6887479                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7343195                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.775171                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          70699387                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.897655                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.050139                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                32713467     46.27%     46.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20093389     28.42%     74.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11776082     16.66%     91.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5404679      7.64%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  243192      0.34%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  291513      0.41%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  113260      0.16%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16297      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   47508      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            70699387                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2794                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                       10734107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1247928                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9262160                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.538706                       # Inst execution rate
system.cpu0.iew.exec_refs                    12670614                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1142564                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               10593784                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12410460                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             68961                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           585017                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1234588                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50055552                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11528050                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1327833                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             43868750                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 62376                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3628173                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1124165                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3744319                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        99867                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           18147                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          253                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5635295                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       171160                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           186                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       445696                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        802232                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 30742278                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41916242                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.819550                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25194820                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.514730                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42191068                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                56256033                       # number of integer regfile reads
system.cpu0.int_regfile_writes               31775277                       # number of integer regfile writes
system.cpu0.ipc                              0.336560                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.336560                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101358      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             31866232     70.51%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7146      0.02%     70.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1961      0.00%     70.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1379      0.00%     70.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12067860     26.70%     97.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1148701      2.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            627      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45196583                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3380                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6705                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3271                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3330                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     267470                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005918                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 143293     53.57%     53.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     5      0.00%     53.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     56      0.02%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     53.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                106267     39.73%     93.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17794      6.65%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               35      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45359315                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         161422702                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41912971                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         72635633                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  49850109                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45196583                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             205443                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       22583235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69384                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         65268                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9586883                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     70699387                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.639278                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.136249                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           46541111     65.83%     65.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           12778473     18.07%     83.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5950377      8.42%     92.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2803311      3.97%     96.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1715815      2.43%     98.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             447366      0.63%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             268929      0.38%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             158281      0.22%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              35724      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       70699387                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.555012                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           146640                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10207                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12410460                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1234588                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6214                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        81433494                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2939588                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               19708781                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20421930                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                319889                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8985384                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8392189                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               251848                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             68895912                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53202639                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           39993484                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27321774                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                560766                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1124165                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9579354                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19571558                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2831                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        68893081                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3979929                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             62698                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2359760                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         62697                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   115485831                       # The number of ROB reads
system.cpu0.rob.rob_writes                  104099092                       # The number of ROB writes
system.cpu0.timesIdled                         112205                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2671                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.069503                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7359366                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7504235                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1330652                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13268672                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12506                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17060                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4554                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14170849                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1944                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4056                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1127624                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5721730                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1285831                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         129114                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23067020                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26103824                       # Number of instructions committed
system.cpu1.commit.committedOps              26165292                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     63469698                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.412249                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.374437                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     53500145     84.29%     84.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5588774      8.81%     93.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1406674      2.22%     95.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       715805      1.13%     96.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       329880      0.52%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       160411      0.25%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       167714      0.26%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       314464      0.50%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1285831      2.03%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     63469698                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20482                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25743089                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6525796                       # Number of loads committed
system.cpu1.commit.membars                      92362                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92362      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18790057     71.81%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            205      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6529852     24.96%     97.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        752462      2.88%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26165292                       # Class of committed instruction
system.cpu1.commit.refs                       7282314                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26103824                       # Number of Instructions Simulated
system.cpu1.committedOps                     26165292                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.657789                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.657789                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             31845273                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               204085                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6379609                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              54714826                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5644399                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27800557                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1129270                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               640622                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               989038                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14170849                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3573533                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     61484151                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                59211                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      62352875                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2664596                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.204254                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4592058                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7371872                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.898736                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          67408537                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.930452                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.048403                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                29784469     44.19%     44.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19898254     29.52%     73.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11699412     17.36%     91.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5373142      7.97%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  208945      0.31%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  279370      0.41%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  118108      0.18%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12045      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   34792      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            67408537                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1969909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1258790                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9086962                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.617061                       # Inst execution rate
system.cpu1.iew.exec_refs                    12141271                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    845891                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10685096                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12206669                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             60870                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           588933                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              989230                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49193967                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11295380                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1331667                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             42810702                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 61392                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3236529                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1129270                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3349889                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        85868                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           10253                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5680873                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       232712                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            65                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       454703                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        804087                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30132819                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40868131                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.821040                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 24740255                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.589061                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41166806                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                54831429                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31198967                       # number of integer regfile writes
system.cpu1.ipc                              0.376253                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.376253                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93947      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31366920     71.06%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 247      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11829520     26.80%     98.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             851381      1.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44142369                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     224174                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005078                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 135103     60.27%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     60.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 88289     39.38%     99.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  782      0.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44272596                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         155989481                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40868131                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         72222705                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49006930                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44142369                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             187037                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23028675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            72032                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         57923                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9902717                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     67408537                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.654848                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.138612                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           43772825     64.94%     64.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12399484     18.39%     83.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5939343      8.81%     92.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2781036      4.13%     96.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1686246      2.50%     98.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             410509      0.61%     99.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             242242      0.36%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             144706      0.21%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32146      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       67408537                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.636255                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           129652                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8939                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12206669                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             989230                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1585                       # number of misc regfile reads
system.cpu1.numCycles                        69378446                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14903643                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19453165                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19641101                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                304023                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6973232                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8335627                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               258334                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             67919909                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52397881                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39536792                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27185469                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                139349                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1129270                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9078496                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19895691                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        67919909                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3588905                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             55726                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2222147                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         55712                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   111406065                       # The number of ROB reads
system.cpu1.rob.rob_writes                  102410605                       # The number of ROB writes
system.cpu1.timesIdled                          22813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            97.063847                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7326550                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7548176                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1316266                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13152133                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12906                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17184                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4278                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14061097                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1894                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3952                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1128930                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5700589                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1231968                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115864                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       23422495                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25984287                       # Number of instructions committed
system.cpu2.commit.committedOps              26039130                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     62910963                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.413904                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.364620                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     52792931     83.92%     83.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5745075      9.13%     93.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1426654      2.27%     95.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       723165      1.15%     96.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       334033      0.53%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       173501      0.28%     97.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       173581      0.28%     97.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       310055      0.49%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1231968      1.96%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     62910963                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20583                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25626442                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6488897                       # Number of loads committed
system.cpu2.commit.membars                      82471                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82471      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18733670     71.94%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            227      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6492849     24.93%     97.20% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        729559      2.80%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         26039130                       # Class of committed instruction
system.cpu2.commit.refs                       7222408                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25984287                       # Number of Instructions Simulated
system.cpu2.committedOps                     26039130                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.651373                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.651373                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             31057032                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               188514                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6412209                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54977626                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5706580                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28011628                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1130522                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               600216                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               984564                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14061097                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3679294                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     60874405                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                59588                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           92                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      62504027                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2635716                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.204097                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4697963                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7339456                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.907249                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          66890326                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.937911                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.038073                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                29059159     43.44%     43.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20066100     30.00%     73.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11792619     17.63%     91.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5377419      8.04%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  209397      0.31%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  278842      0.42%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   60529      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11453      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   34808      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            66890326                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2003716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1263528                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9095116                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.622885                       # Inst execution rate
system.cpu2.iew.exec_refs                    12133382                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    833456                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               10583811                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12218478                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             52513                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           572234                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1007540                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49425768                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11299926                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1353151                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42913098                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 61427                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3013033                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1130522                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3124252                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        82726                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           10449                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5729581                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       274029                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            56                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       468832                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        794696                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30014732                       # num instructions consuming a value
system.cpu2.iew.wb_count                     40966117                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.820566                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24629058                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.594625                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41284792                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                54939435                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31327363                       # number of integer regfile writes
system.cpu2.ipc                              0.377163                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.377163                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            84010      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31511031     71.19%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 277      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11836398     26.74%     98.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             834179      1.88%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44266249                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     214383                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004843                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 129913     60.60%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     60.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 83886     39.13%     99.73% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  584      0.27%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44396622                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         155709607                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     40966117                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         72812461                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49264123                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44266249                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             161645                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       23386638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            72400                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         45781                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10103548                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     66890326                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.661774                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.138763                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           43184824     64.56%     64.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12365443     18.49%     83.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6012973      8.99%     92.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2823300      4.22%     96.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1705046      2.55%     98.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             405380      0.61%     99.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             227084      0.34%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             134836      0.20%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              31440      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       66890326                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.642527                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           123696                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           11966                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12218478                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1007540                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1539                       # number of misc regfile reads
system.cpu2.numCycles                        68894042                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15387722                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19088469                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19565733                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                290281                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7020838                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8360290                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               258925                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68285134                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52653369                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39771826                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27405398                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 76577                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1130522                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9024184                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20206093                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68285134                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3220915                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             48050                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2197957                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         48054                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   111130116                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102909669                       # The number of ROB writes
system.cpu2.timesIdled                          23008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.918925                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7238937                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7546933                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1323808                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13008476                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12664                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          16967                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4303                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13907303                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1858                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          4045                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1119008                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5638542                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1229925                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98979                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23179603                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25753005                       # Number of instructions committed
system.cpu3.commit.committedOps              25799422                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     61569774                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.419027                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.372685                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     51566482     83.75%     83.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5651707      9.18%     92.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1420451      2.31%     95.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       738482      1.20%     96.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       323814      0.53%     96.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       172665      0.28%     97.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       170350      0.28%     97.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       295898      0.48%     98.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1229925      2.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     61569774                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20370                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25401615                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6398574                       # Number of loads committed
system.cpu3.commit.membars                      69804                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69804      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18599501     72.09%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            199      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6402619     24.82%     97.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        726945      2.82%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25799422                       # Class of committed instruction
system.cpu3.commit.refs                       7129564                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25753005                       # Number of Instructions Simulated
system.cpu3.committedOps                     25799422                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.620972                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.620972                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             29945137                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               205906                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6320883                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              54389725                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5705797                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27774590                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1120633                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               646433                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               971103                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13907303                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3599821                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     59579822                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                57478                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      61977495                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2650866                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.206040                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4611957                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7251601                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.918214                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          65517260                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.950226                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.043547                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                28087871     42.87%     42.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19810418     30.24%     73.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11631748     17.75%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5359655      8.18%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  220668      0.34%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  283402      0.43%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   88327      0.13%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    7708      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27463      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            65517260                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1980652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1249404                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 8982658                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.629037                       # Inst execution rate
system.cpu3.iew.exec_refs                    11942777                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    815217                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               10598979                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12066421                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             49444                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           558098                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              981922                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           48943362                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11127560                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1339511                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             42458679                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 62076                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2784404                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1120633                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2896803                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        78044                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           10262                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5667847                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       250932                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            63                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       458487                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        790917                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 29735913                       # num instructions consuming a value
system.cpu3.iew.wb_count                     40558811                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.820357                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24394051                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.600890                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      40867385                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                54352229                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31048860                       # number of integer regfile writes
system.cpu3.ipc                              0.381538                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.381538                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71372      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31253163     71.36%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 223      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11659106     26.62%     98.14% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             813972      1.86%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              43798190                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     213846                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004883                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 132609     62.01%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     62.01% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 80410     37.60%     99.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  827      0.39%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              43940664                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         153398047                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     40558811                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         72087364                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  48799289                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 43798190                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             144073                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23143940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            70561                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         45094                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9998139                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     65517260                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.668498                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.143180                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           42082169     64.23%     64.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12190408     18.61%     82.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5981028      9.13%     91.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2797217      4.27%     96.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1673950      2.55%     98.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             395912      0.60%     99.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             228995      0.35%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             135903      0.21%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              31678      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       65517260                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.648882                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            94998                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            8646                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12066421                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             981922                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1568                       # number of misc regfile reads
system.cpu3.numCycles                        67497912                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16784239                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18863145                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19398885                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                307295                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7008980                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               8176228                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               255177                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             67550702                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52116819                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39444482                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27168071                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                107292                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1120633                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8860439                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20045597                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        67550702                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2495992                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             43842                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2090006                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         43841                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   109308786                       # The number of ROB reads
system.cpu3.rob.rob_writes                  101912557                       # The number of ROB writes
system.cpu3.timesIdled                          22335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1472282                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                23943                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1608342                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                347                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5412478                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3037772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5790657                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       738344                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       292247                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2542529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2032347                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5553409                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2324594                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2912700                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       377216                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2377012                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13905                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          20817                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88764                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88200                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2912701                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           242                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8791557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8791557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    216199424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               216199424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            31047                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3036429                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3036429    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3036429                       # Request fanout histogram
system.membus.respLayer1.occupancy        15552234756                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             36.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7880415660                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1480                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          741                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10445188.259109                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14400363.901346                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          741    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    131141500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            741                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34446651000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7739884500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3654062                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3654062                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3654062                       # number of overall hits
system.cpu2.icache.overall_hits::total        3654062                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25232                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25232                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25232                       # number of overall misses
system.cpu2.icache.overall_misses::total        25232                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1632110499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1632110499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1632110499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1632110499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3679294                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3679294                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3679294                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3679294                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006858                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006858                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006858                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006858                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64684.151038                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64684.151038                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64684.151038                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64684.151038                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3822                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    64.779661                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23585                       # number of writebacks
system.cpu2.icache.writebacks::total            23585                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1647                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1647                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1647                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1647                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23585                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23585                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23585                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23585                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1504104000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1504104000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1504104000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1504104000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006410                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006410                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006410                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006410                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63773.754505                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63773.754505                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63773.754505                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63773.754505                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23585                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3654062                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3654062                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25232                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25232                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1632110499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1632110499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3679294                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3679294                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006858                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006858                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64684.151038                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64684.151038                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1647                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1647                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23585                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23585                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1504104000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1504104000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006410                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006410                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63773.754505                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63773.754505                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3762549                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23617                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           159.315281                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7382173                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7382173                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8664582                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8664582                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8664582                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8664582                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2864585                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2864585                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2864585                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2864585                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 209828191682                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 209828191682                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 209828191682                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 209828191682                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11529167                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11529167                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11529167                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11529167                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.248464                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.248464                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.248464                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.248464                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 73249.071570                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73249.071570                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 73249.071570                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73249.071570                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4905418                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       255450                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            86966                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3431                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    56.406159                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.453512                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       618895                       # number of writebacks
system.cpu2.dcache.writebacks::total           618895                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2231635                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2231635                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2231635                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2231635                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       632950                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       632950                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       632950                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       632950                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  52389325860                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  52389325860                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  52389325860                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  52389325860                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054900                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054900                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054900                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054900                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 82770.085884                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 82770.085884                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 82770.085884                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82770.085884                       # average overall mshr miss latency
system.cpu2.dcache.replacements                618893                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8134261                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8134261                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2693249                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2693249                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 197478398000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 197478398000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10827510                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10827510                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.248741                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.248741                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 73323.483272                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73323.483272                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2090157                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2090157                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       603092                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       603092                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  50123440000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50123440000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.055700                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055700                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 83110.769170                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83110.769170                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       530321                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        530321                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       171336                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       171336                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  12349793682                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  12349793682                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       701657                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       701657                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.244188                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.244188                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 72079.386013                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 72079.386013                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       141478                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       141478                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29858                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29858                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2265885860                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2265885860                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.042554                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.042554                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 75888.735347                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 75888.735347                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27265                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27265                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1672                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1672                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     38522000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     38522000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.057781                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.057781                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23039.473684                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23039.473684                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          488                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          488                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1184                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1184                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15105500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15105500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.040916                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.040916                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12758.023649                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12758.023649                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21744                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21744                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5877                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5877                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     42850000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     42850000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27621                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27621                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.212773                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.212773                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7291.134933                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7291.134933                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5678                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5678                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     37332000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     37332000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.205568                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.205568                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6574.850299                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6574.850299                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2214000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2214000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2054000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2054000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1078                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1078                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2874                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2874                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     63594000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     63594000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3952                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3952                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.727227                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.727227                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 22127.348643                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 22127.348643                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2874                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2874                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     60720000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     60720000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.727227                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.727227                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 21127.348643                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 21127.348643                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.885337                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9361352                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           633411                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.779270                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.885337                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.965167                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.965167                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23812737                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23812737                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1596                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          799                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10560673.967459                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   17671298.070097                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          799    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    236351000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            799                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    33748557000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8437978500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3575285                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3575285                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3575285                       # number of overall hits
system.cpu3.icache.overall_hits::total        3575285                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24536                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24536                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24536                       # number of overall misses
system.cpu3.icache.overall_misses::total        24536                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1589138999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1589138999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1589138999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1589138999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3599821                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3599821                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3599821                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3599821                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006816                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006816                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006816                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006816                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64767.647498                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64767.647498                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64767.647498                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64767.647498                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4127                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    69.949153                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        22935                       # number of writebacks
system.cpu3.icache.writebacks::total            22935                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1601                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1601                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1601                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1601                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        22935                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22935                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        22935                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22935                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1465488000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1465488000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1465488000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1465488000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006371                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006371                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006371                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006371                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 63897.449313                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63897.449313                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 63897.449313                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63897.449313                       # average overall mshr miss latency
system.cpu3.icache.replacements                 22935                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3575285                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3575285                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24536                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24536                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1589138999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1589138999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3599821                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3599821                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006816                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006816                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64767.647498                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64767.647498                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1601                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1601                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        22935                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22935                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1465488000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1465488000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006371                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 63897.449313                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63897.449313                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3653819                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22967                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           159.089955                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7222577                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7222577                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8544601                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8544601                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8544601                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8544601                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2840417                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2840417                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2840417                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2840417                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 208010635541                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 208010635541                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 208010635541                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 208010635541                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11385018                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11385018                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11385018                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11385018                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.249487                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.249487                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.249487                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.249487                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 73232.428739                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73232.428739                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 73232.428739                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73232.428739                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4671295                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       267689                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            81634                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3566                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.222420                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    75.067022                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       605387                       # number of writebacks
system.cpu3.dcache.writebacks::total           605387                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2222559                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2222559                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2222559                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2222559                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       617858                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       617858                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       617858                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       617858                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  51202974384                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  51202974384                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  51202974384                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  51202974384                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.054269                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.054269                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.054269                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.054269                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 82871.751088                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82871.751088                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 82871.751088                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82871.751088                       # average overall mshr miss latency
system.cpu3.dcache.replacements                605384                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      8010971                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8010971                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2670664                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2670664                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 195757766000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 195757766000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10681635                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10681635                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.250024                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.250024                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 73299.286619                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 73299.286619                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2082312                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2082312                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       588352                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       588352                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  48969305000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  48969305000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.055081                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055081                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83231.305409                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83231.305409                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       533630                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        533630                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       169753                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       169753                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  12252869541                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  12252869541                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       703383                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       703383                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.241338                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.241338                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 72180.577315                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72180.577315                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       140247                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       140247                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29506                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29506                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2233669384                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2233669384                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.041949                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.041949                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 75702.209178                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 75702.209178                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23027                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23027                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1704                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1704                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     45146000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     45146000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.068901                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.068901                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26494.131455                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26494.131455                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          489                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          489                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1215                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1215                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     17409000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     17409000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.049129                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.049129                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14328.395062                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14328.395062                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17996                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17996                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5187                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5187                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     33145000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     33145000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23183                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23183                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.223742                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.223742                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6390.013495                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6390.013495                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5018                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5018                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     28271000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     28271000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.216452                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.216452                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5633.917896                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5633.917896                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1900000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1900000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1756000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1756000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1057                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1057                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2988                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2988                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     61867999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     61867999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         4045                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         4045                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.738690                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.738690                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 20705.488286                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 20705.488286                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2986                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2986                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     58876499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     58876499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.738195                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.738195                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 19717.514735                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 19717.514735                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.659664                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9216935                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           618820                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.894372                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.659664                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.958114                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.958114                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23492748                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23492748                       # Number of data accesses
system.cpu0.numPwrStateTransitions                560                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          280                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5249764.285714                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11445475.522071                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          280    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    105740500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            280                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    40716601500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1469934000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3653602                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3653602                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3653602                       # number of overall hits
system.cpu0.icache.overall_hits::total        3653602                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117217                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117217                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117217                       # number of overall misses
system.cpu0.icache.overall_misses::total       117217                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8285543473                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8285543473                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8285543473                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8285543473                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3770819                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3770819                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3770819                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3770819                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031085                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031085                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031085                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031085                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70685.510404                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70685.510404                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70685.510404                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70685.510404                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        32723                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              535                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.164486                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109363                       # number of writebacks
system.cpu0.icache.writebacks::total           109363                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7853                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7853                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7853                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7853                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109364                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109364                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109364                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109364                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7723972973                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7723972973                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7723972973                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7723972973                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029003                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70626.284454                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70626.284454                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70626.284454                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70626.284454                       # average overall mshr miss latency
system.cpu0.icache.replacements                109363                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3653602                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3653602                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117217                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117217                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8285543473                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8285543473                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3770819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3770819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031085                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031085                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70685.510404                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70685.510404                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7853                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7853                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109364                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109364                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7723972973                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7723972973                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70626.284454                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70626.284454                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3764387                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109395                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.410960                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7651001                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7651001                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8903958                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8903958                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8903958                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8903958                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3094400                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3094400                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3094400                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3094400                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 223679071826                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 223679071826                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 223679071826                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 223679071826                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11998358                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11998358                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11998358                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11998358                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.257902                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.257902                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.257902                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.257902                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72285.118868                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72285.118868                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72285.118868                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72285.118868                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6033610                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       228394                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           109127                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3086                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.289800                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.009721                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       694242                       # number of writebacks
system.cpu0.dcache.writebacks::total           694242                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2388060                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2388060                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2388060                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2388060                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       706340                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       706340                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       706340                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       706340                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  57676460912                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  57676460912                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  57676460912                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  57676460912                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81655.379721                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81655.379721                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81655.379721                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81655.379721                       # average overall mshr miss latency
system.cpu0.dcache.replacements                694242                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8190908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8190908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2782838                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2782838                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 202741561500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 202741561500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10973746                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10973746                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.253591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.253591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 72854.245019                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72854.245019                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2135883                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2135883                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       646955                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       646955                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  53628514500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  53628514500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058955                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058955                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82893.732176                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82893.732176                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       713050                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        713050                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       311562                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       311562                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  20937510326                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  20937510326                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1024612                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1024612                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.304078                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.304078                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67201.745803                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67201.745803                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       252177                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       252177                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59385                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59385                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4047946412                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4047946412                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057959                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057959                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 68164.459241                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68164.459241                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33042                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33042                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2511                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2511                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     57972500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     57972500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.070627                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.070627                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23087.415372                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23087.415372                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1915                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1915                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          596                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          596                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016764                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016764                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9909.395973                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9909.395973                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27549                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27549                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6814                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6814                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     57966000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     57966000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34363                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34363                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.198295                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.198295                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8506.897564                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8506.897564                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6691                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6691                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     51324000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     51324000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.194715                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.194715                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7670.602302                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7670.602302                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       689500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       689500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       640500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       640500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2052                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2052                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2235                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2235                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     56827500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     56827500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4287                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4287                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.521344                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.521344                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25426.174497                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25426.174497                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2235                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2235                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     54592500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     54592500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.521344                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.521344                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24426.174497                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24426.174497                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.740334                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9683875                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           705269                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.730754                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.740334                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         24850359                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        24850359                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               21751                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              183426                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8611                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              168823                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              165790                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8402                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              162934                       # number of demand (read+write) hits
system.l2.demand_hits::total                   728214                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              21751                       # number of overall hits
system.l2.overall_hits::.cpu0.data             183426                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8611                       # number of overall hits
system.l2.overall_hits::.cpu1.data             168823                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8477                       # number of overall hits
system.l2.overall_hits::.cpu2.data             165790                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8402                       # number of overall hits
system.l2.overall_hits::.cpu3.data             162934                       # number of overall hits
system.l2.overall_hits::total                  728214                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87612                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            508065                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14680                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            460453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15108                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            454276                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14533                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            443349                       # number of demand (read+write) misses
system.l2.demand_misses::total                1998076                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87612                       # number of overall misses
system.l2.overall_misses::.cpu0.data           508065                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14680                       # number of overall misses
system.l2.overall_misses::.cpu1.data           460453                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15108                       # number of overall misses
system.l2.overall_misses::.cpu2.data           454276                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14533                       # number of overall misses
system.l2.overall_misses::.cpu3.data           443349                       # number of overall misses
system.l2.overall_misses::total               1998076                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7303991463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  54141746512                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1324763478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  49990396489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1358129989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  49199788596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1321477973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  48077796581                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     212718091081                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7303991463                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  54141746512                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1324763478                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  49990396489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1358129989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  49199788596                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1321477973                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  48077796581                       # number of overall miss cycles
system.l2.overall_miss_latency::total    212718091081                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109363                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          691491                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          629276                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23585                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          620066                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           22935                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          606283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2726290                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109363                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         691491                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         629276                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23585                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         620066                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          22935                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         606283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2726290                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.801112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.734738                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.630286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.731719                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.640577                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.732625                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.633660                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.731258                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.732892                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.801112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.734738                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.630286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.731719                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.640577                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.732625                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.633660                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.731258                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.732892                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83367.477777                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106564.605930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90242.743733                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108567.859236                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89894.757016                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 108303.737367                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90929.469002                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 108442.325529                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106461.461466                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83367.477777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106564.605930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90242.743733                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108567.859236                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89894.757016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 108303.737367                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90929.469002                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 108442.325529                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106461.461466                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             532817                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     20536                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.945510                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    787484                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              377216                       # number of writebacks
system.l2.writebacks::total                    377216                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          17172                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5769                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          14439                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           6019                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          14117                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5578                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          13369                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               77564                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         17172                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5769                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         14439                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          6019                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         14117                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5578                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         13369                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              77564                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        86511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       490893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       446014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       440159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         8955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       429980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1920512                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        86511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       490893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       446014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       440159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         8955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       429980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1206395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3126907                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6352182970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  48167148648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    761215982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  44581788114                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    764483991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  43875694723                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    773146479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  42915350707                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 188191011614                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6352182970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  48167148648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    761215982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  44581788114                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    764483991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  43875694723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    773146479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  42915350707                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  97844992330                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 286036003944                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.791045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.709905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.382594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.708773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.385372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.709858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.390451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.709207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.704442                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.791045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.709905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.382594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.708773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.385372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.709858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.390451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.709207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.146946                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73426.303823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98121.481969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85424.305016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99956.028542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84110.902299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 99681.466750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86336.848576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 99807.783402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97990.021210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73426.303823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98121.481969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85424.305016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99956.028542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84110.902299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 99681.466750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86336.848576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 99807.783402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81105.270106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91475.699131                       # average overall mshr miss latency
system.l2.replacements                        4927795                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       447105                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           447105                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       447105                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       447105                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1829037                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1829037                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1829037                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1829037                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1206395                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1206395                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  97844992330                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  97844992330                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81105.270106                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81105.270106                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             144                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             332                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             338                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             309                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1123                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           684                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           380                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           407                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           315                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1786                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10090500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       654000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       481000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       723500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11949000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          828                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          712                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          745                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          624                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2909                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.826087                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.533708                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.546309                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.504808                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.613957                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14752.192982                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1721.052632                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1181.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2296.825397                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6690.369541                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          684                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          379                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          407                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          313                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1783                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     13708498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      7706497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      8197000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6377998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     35989993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.826087                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.532303                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.546309                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.501603                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.612925                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20041.663743                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.765172                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20140.049140                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20376.990415                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20185.077398                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           626                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           411                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           428                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           307                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1772                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          862                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          564                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          563                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          363                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2352                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     14552500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     10338997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      9501499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      5329000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     39721996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1488                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          975                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          991                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          670                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4124                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.579301                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.578462                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.568113                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.541791                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.570320                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16882.250580                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 18331.554965                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 16876.552398                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 14680.440771                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16888.603741                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          862                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          564                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          561                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          363                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2350                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     17284000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     11259999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     11279499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      7230500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     47053998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.579301                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.578462                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.566095                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.541791                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.569835                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20051.044084                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19964.537234                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20106.058824                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19918.732782                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20022.977872                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            16783                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             8413                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             8139                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             8626                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 41961                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          38322                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          18790                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          18890                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          18706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               94708                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3741099931                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2129705953                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2132274455                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2096871955                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10099952294                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27203                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        27029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136669                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.695436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.690733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.698879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.684399                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.692974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97622.773629                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 113342.520117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 112878.478295                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112096.223404                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106643.074439                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         4390                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          863                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          571                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          712                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6536                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        33932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        17927                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        18319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        17994                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3110753459                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1888883970                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1908705464                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1862812465                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8771155358                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.615770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.659008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.677754                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.658349                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.645150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91676.100996                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105365.313215                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 104192.666849                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 103524.089419                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99477.786123                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         21751                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8611                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14680                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15108                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14533                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           131933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7303991463                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1324763478                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1358129989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1321477973                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11308362903                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23585                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        22935                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179174                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.801112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.630286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.640577                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.633660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.736340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83367.477777                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90242.743733                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89894.757016                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90929.469002                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85712.921733                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1101                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5769                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         6019                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5578                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         18467                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        86511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8911                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9089                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         8955                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       113466                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6352182970                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    761215982                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    764483991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    773146479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8651029422                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.791045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.382594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.385372                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.390451                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.633273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73426.303823                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85424.305016                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84110.902299                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86336.848576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76243.362963                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       166643                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       160410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       157651                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       154308                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            639012                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       469743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       441663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       435386                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       424643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1771435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  50400646581                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47860690536                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  47067514141                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  45980924626                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 191309775884                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       636386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       602073                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       593037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       578951                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2410447                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.738142                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.733571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.734163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.733470                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.734899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107294.087578                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108364.727260                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 108105.254053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 108281.367233                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107997.062203                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        12782                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        13576                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        13546                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        12657                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        52561                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       456961                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       428087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       421840                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       411986                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1718874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  45056395189                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  42692904144                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  41966989259                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  41052538242                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 170768826834                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.718056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.711022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.711322                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.711608                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.713093                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98600.088824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99729.503919                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 99485.561490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 99645.469123                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99349.240744                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          274                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               303                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          228                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             314                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4486497                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       174998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       396499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       871997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5929991                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          502                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           29                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           617                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.454183                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.793103                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.767857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.508914                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19677.618421                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8749.900000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 17239.086957                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data        20279                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18885.321656                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           74                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          171                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          240                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3382497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       317500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       376499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       675000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4751496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.340637                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.533333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.655172                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.607143                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.388979                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19780.684211                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19843.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19815.736842                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19852.941176                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19797.900000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999675                       # Cycle average of tags in use
system.l2.tags.total_refs                     6010353                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4928234                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.219575                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.415442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.097518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.574208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.259412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.972541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.275803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.824911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.240474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.665373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.673994                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.397116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.064024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.102722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.077696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.075389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.072896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.198031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45009770                       # Number of tag accesses
system.l2.tags.data_accesses                 45009770                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5536768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      31426048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        570304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      28552960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        581696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      28178432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        573120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      27523520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     69114816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          192057664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5536768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       570304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       581696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       573120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7261888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24141824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24141824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          86512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         491032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         446140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9089                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         440288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           8955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         430055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1079919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3000901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       377216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             377216                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        131244909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        744930761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13518626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        676826377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         13788665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        667948474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         13585377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        652424279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1638314576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4552582044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    131244909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13518626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     13788665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     13585377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        172137577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      572263726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            572263726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      572263726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       131244909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       744930761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13518626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       676826377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        13788665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       667948474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        13585377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       652424279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1638314576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5124845770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    369558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     86512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    483226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    442031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    436424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      8955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    426705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1073955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000250423250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22746                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22746                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4742720                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             349601                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3000901                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     377216                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3000901                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   377216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  25093                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7658                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            102938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            116927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            116683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            118160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            180962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            175967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            169721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            150144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            154820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            123108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           150125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           111141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           117135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           243661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           477746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           466570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26683                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 116215149955                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14879040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            172011549955                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39053.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57803.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2401302                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  335242                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3000901                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               377216                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  259381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  306990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  317440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  311554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  300500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  273099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  238941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  204894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  171790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  143350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 126743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 124620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  77718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  45269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  31064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  20456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  12312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       608830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    351.670555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   203.941323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.360266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       213964     35.14%     35.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       125010     20.53%     55.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56968      9.36%     65.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50303      8.26%     73.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24561      4.03%     77.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16575      2.72%     80.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12949      2.13%     82.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9910      1.63%     83.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        98590     16.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       608830                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     130.825376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     81.830064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    139.410523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         14232     62.57%     62.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5180     22.77%     85.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2209      9.71%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          775      3.41%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          176      0.77%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           75      0.33%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           37      0.16%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           31      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            7      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            8      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22746                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.221061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.016741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20873     91.77%     91.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              339      1.49%     93.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              676      2.97%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              339      1.49%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              196      0.86%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              126      0.55%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               78      0.34%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               47      0.21%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               35      0.15%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.06%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22746                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              190451712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1605952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23651520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               192057664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24141824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4514.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       560.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4552.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    572.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    35.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42186507000                       # Total gap between requests
system.mem_ctrls.avgGap                      12488.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5536768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     30926464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       570304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     28289984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       581696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     27931136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       573120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     27309120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     68733120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23651520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 131244908.698416352272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 733088499.291438698769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13518626.102871140465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 670592729.758526921272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 13788664.869150016457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 662086508.620742321014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 13585377.258580526337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 647342088.567571520805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1629266759.769832372665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 560641439.731404423714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        86512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       491032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       446140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9089                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       440288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         8955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       430055                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1079919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       377216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2774026627                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27766071446                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    388940571                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  26016186826                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    384600804                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  25551122541                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    399218560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  25014759756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  63716622824                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1060503292026                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32065.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56546.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43647.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58313.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42314.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     58032.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44580.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     58166.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59001.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2811395.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2709808500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1440316350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13168344840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          957911760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3330734160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19011716160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189763200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40808594970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        967.336959                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    334217249                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1408940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40443378251                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1637159160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            870193500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8078924280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          971165340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3330734160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18494060970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        625683360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34007920770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        806.132107                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1470418000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1408940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39307177500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1636                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          819                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9154727.106227                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12296935.714531                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          819    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     62611500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            819                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    34688814000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7497721500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3548638                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3548638                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3548638                       # number of overall hits
system.cpu1.icache.overall_hits::total        3548638                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24895                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24895                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24895                       # number of overall misses
system.cpu1.icache.overall_misses::total        24895                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1590825000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1590825000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1590825000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1590825000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3573533                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3573533                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3573533                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3573533                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006966                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006966                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63901.385820                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63901.385820                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63901.385820                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63901.385820                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3700                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    75.510204                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23291                       # number of writebacks
system.cpu1.icache.writebacks::total            23291                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1604                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1604                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1604                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1604                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23291                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23291                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23291                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23291                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1471943500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1471943500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1471943500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1471943500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006518                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006518                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006518                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006518                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63197.951999                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63197.951999                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63197.951999                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63197.951999                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23291                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3548638                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3548638                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24895                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24895                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1590825000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1590825000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3573533                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3573533                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63901.385820                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63901.385820                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1604                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1604                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23291                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23291                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1471943500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1471943500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006518                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006518                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63197.951999                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63197.951999                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3652841                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23323                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           156.619689                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7170357                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7170357                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8633505                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8633505                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8633505                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8633505                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2895337                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2895337                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2895337                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2895337                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 212616698165                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 212616698165                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 212616698165                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 212616698165                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11528842                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11528842                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11528842                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11528842                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.251139                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.251139                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.251139                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.251139                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 73434.179912                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73434.179912                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 73434.179912                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73434.179912                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5215590                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       233417                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            90935                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3168                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.355144                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.679609                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       628219                       # number of writebacks
system.cpu1.dcache.writebacks::total           628219                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2253978                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2253978                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2253978                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2253978                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       641359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       641359                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       641359                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       641359                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  53227166893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53227166893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  53227166893                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  53227166893                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055631                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055631                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055631                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055631                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82991.221598                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82991.221598                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82991.221598                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82991.221598                       # average overall mshr miss latency
system.cpu1.dcache.replacements                628215                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8089600                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8089600                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2717891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2717891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 199220412500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 199220412500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10807491                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10807491                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.251482                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.251482                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73299.632877                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73299.632877                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2106009                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2106009                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       611882                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       611882                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  50962720500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50962720500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056616                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056616                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83288.478007                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83288.478007                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       543905                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        543905                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       177446                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       177446                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  13396285665                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  13396285665                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       721351                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721351                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.245991                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.245991                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75494.999408                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75494.999408                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       147969                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       147969                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29477                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29477                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2264446393                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2264446393                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040864                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040864                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 76820.788852                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 76820.788852                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30572                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30572                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1686                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1686                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     42896000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     42896000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.052266                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.052266                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25442.467378                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25442.467378                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          461                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          461                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1225                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1225                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     17246500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     17246500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.037975                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.037975                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14078.775510                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14078.775510                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24843                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24843                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5880                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5880                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     42813500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     42813500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30723                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30723                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.191388                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.191388                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7281.207483                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7281.207483                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5713                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5713                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     37257500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     37257500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.185952                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.185952                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6521.529844                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6521.529844                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2312000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2312000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2155000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2155000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1045                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1045                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         3011                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         3011                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     62403000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     62403000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4056                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4056                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.742357                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.742357                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 20725.008303                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 20725.008303                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         3010                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         3010                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     59392000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     59392000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.742110                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.742110                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 19731.561462                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 19731.561462                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.992226                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9344277                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           642355                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.546905                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.992226                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.968507                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968507                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23834083                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23834083                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42186535500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2633026                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           11                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       824321                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2278796                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4550579                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1944981                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14926                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22590                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37516                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          510                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          510                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144757                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144758                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179174                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2453863                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          617                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          617                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2104479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1910614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        70755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1883504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        68805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1840166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8276285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13998464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88687040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2981248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80479616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3018880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79293184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2935680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77546560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348940672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6955279                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27471104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9695618                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.383829                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.699578                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6823191     70.37%     70.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2337377     24.11%     94.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 284083      2.93%     97.41% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 187950      1.94%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  63017      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9695618                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5508491702                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         960135754                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38430320                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         937444239                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37236393                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067509787                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164691744                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         973403693                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37860691                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9005                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
