<div id="pfb8" class="pf w0 h0" data-page-no="b8"><div class="pc pcb8 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgb8.png"/><div class="t m0 x15 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">PORT<span class="ff7">x</span>_PCR<span class="ff7">n</span><span class="ws0"> field descriptions (continued)</span></div><div class="t m0 x12c h10 yf58 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x95 h7 yfc7 ff2 fs4 fc0 sc0 ls0">23–20</div><div class="t m0 x91 h7 yfc8 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 yfc7 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 yfc8 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x95 h7 yfc9 ff2 fs4 fc0 sc0 ls0">19–16</div><div class="t m0 x3a h7 yfca ff2 fs4 fc0 sc0 ls0">IRQC</div><div class="t m0 x83 h7 yfc9 ff2 fs4 fc0 sc0 ls0 ws0">Interrupt Configuration</div><div class="t m0 x83 h7 yfcb ff2 fs4 fc0 sc0 ls0 ws0">This field is read only for pins that do not support interrupt generation.</div><div class="t m0 x83 h7 yfcc ff2 fs4 fc0 sc0 ls0 ws0">The pin interrupt configuration is valid in all digital pin muxing modes. The corresponding pin is configured</div><div class="t m0 x83 h7 yfcd ff2 fs4 fc0 sc0 ls0 ws0">to generate interrupt/DMA request as follows:</div><div class="t m0 x83 h7 yfce ff2 fs4 fc0 sc0 ls0 ws0">0000<span class="_ _3b"> </span>Interrupt/DMA request disabled.</div><div class="t m0 x83 h7 yfcf ff2 fs4 fc0 sc0 ls0 ws0">0001<span class="_ _3b"> </span>DMA request on rising edge.</div><div class="t m0 x83 h7 yfd0 ff2 fs4 fc0 sc0 ls0 ws0">0010<span class="_ _3b"> </span>DMA request on falling edge.</div><div class="t m0 x83 h7 yfd1 ff2 fs4 fc0 sc0 ls0 ws0">0011<span class="_ _3b"> </span>DMA request on either edge.</div><div class="t m0 x83 h7 yfd2 ff2 fs4 fc0 sc0 ls0 ws0">1000<span class="_ _3b"> </span>Interrupt when logic zero.</div><div class="t m0 x83 h7 yfd3 ff2 fs4 fc0 sc0 ls0 ws0">1001<span class="_ _3b"> </span>Interrupt on rising edge.</div><div class="t m0 x83 h7 yfd4 ff2 fs4 fc0 sc0 ls0 ws0">1010<span class="_ _3b"> </span>Interrupt on falling edge.</div><div class="t m0 x83 h7 yfd5 ff2 fs4 fc0 sc0 ls0 ws0">1011<span class="_ _3b"> </span>Interrupt on either edge.</div><div class="t m0 x83 h7 yfd6 ff2 fs4 fc0 sc0 ls0 ws0">1100<span class="_ _3b"> </span>Interrupt when logic one.</div><div class="t m0 x83 h7 yfd7 ff2 fs4 fc0 sc0 ls0 ws25a">Others Reserved.</div><div class="t m0 x95 h7 yfd8 ff2 fs4 fc0 sc0 ls0">15–11</div><div class="t m0 x91 h7 yfd9 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 yfd8 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 yfd9 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x3a h7 yfda ff2 fs4 fc0 sc0 ls0">10–8</div><div class="t m0 x3a h7 yfdb ff2 fs4 fc0 sc0 ls0">MUX</div><div class="t m0 x83 h7 yfda ff2 fs4 fc0 sc0 ls0 ws0">Pin Mux Control</div><div class="t m0 x83 h7 yfdc ff2 fs4 fc0 sc0 ls0 ws0">Not all pins support all pin muxing slots. Unimplemented pin muxing slots are reserved and may result in</div><div class="t m0 x83 h7 yfdd ff2 fs4 fc0 sc0 ls0 ws0">configuring the pin for a different pin muxing slot.</div><div class="t m0 x83 h7 yfde ff2 fs4 fc0 sc0 ls0 ws0">The corresponding pin is configured in the following pin muxing slot as follows:</div><div class="t m0 x83 h7 yfdf ff2 fs4 fc0 sc0 ls0 ws0">000<span class="_ _28"> </span>Pin disabled (analog).</div><div class="t m0 x83 h7 yfe0 ff2 fs4 fc0 sc0 ls0 ws0">001<span class="_ _28"> </span>Alternative 1 (GPIO).</div><div class="t m0 x83 h7 yfe1 ff2 fs4 fc0 sc0 ls0 ws0">010<span class="_ _28"> </span>Alternative 2 (chip-specific).</div><div class="t m0 x83 h7 yfe2 ff2 fs4 fc0 sc0 ls0 ws0">011<span class="_ _28"> </span>Alternative 3 (chip-specific).</div><div class="t m0 x83 h7 yfe3 ff2 fs4 fc0 sc0 ls0 ws0">100<span class="_ _28"> </span>Alternative 4 (chip-specific).</div><div class="t m0 x83 h7 yfe4 ff2 fs4 fc0 sc0 ls0 ws0">101<span class="_ _28"> </span>Alternative 5 (chip-specific).</div><div class="t m0 x83 h7 yfe5 ff2 fs4 fc0 sc0 ls0 ws0">110<span class="_ _28"> </span>Alternative 6 (chip-specific).</div><div class="t m0 x83 h7 yfe6 ff2 fs4 fc0 sc0 ls0 ws0">111<span class="_ _28"> </span>Alternative 7 (chip-specific).</div><div class="t m0 x97 h7 yfe7 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x91 h7 yfe8 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 yfe7 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 yfe8 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 yfe9 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x12c h7 yfea ff2 fs4 fc0 sc0 ls0">DSE</div><div class="t m0 x83 h7 yfe9 ff2 fs4 fc0 sc0 ls0 ws0">Drive Strength Enable</div><div class="t m0 x83 h7 yfeb ff2 fs4 fc0 sc0 ls0 ws0">This bit is read only for pins that do not support a configurable drive strength.</div><div class="t m0 x83 h7 yfec ff2 fs4 fc0 sc0 ls0 ws0">Drive strength configuration is valid in all digital pin muxing modes.</div><div class="t m0 x83 h7 yfed ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</div><div class="t m0 x83 h7 yfee ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</div><div class="t m0 x97 h7 yfef ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x91 h7 yff0 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 yfef ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 yff0 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 yff1 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x12c h7 yff2 ff2 fs4 fc0 sc0 ls0">PFE</div><div class="t m0 x83 h7 yff1 ff2 fs4 fc0 sc0 ls0 ws0">Passive Filter Enable</div><div class="t m0 x83 h7 yff3 ff2 fs4 fc0 sc0 ls0 ws0">This bit is read only for pins that do not support a configurable passive input filter.</div><div class="t m0 x83 h7 yff4 ff2 fs4 fc0 sc0 ls0 ws0">Passive filter configuration is valid in all digital pin muxing modes.</div><div class="t m0 x1b h7 yff5 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map and register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">184<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
