# SRAM Compiler Outputs

This directory contains all files generated by the SRAM compiler. Files are automatically organized into subdirectories by type.

## Directory Structure

### `designs/`
**Physical Design Files**
- `*.gds` - GDSII layout files for fabrication (viewable with Klayout, Magic, etc.)
- `*.lef` - Library Exchange Format files for place & route tools

### `libs/`
**Timing Libraries**
- `*.lib` - Liberty timing format files for multiple PVT corners
- Used by synthesis tools (Design Compiler, Genus, Yosys, etc.)

### `verilog/`
**Behavioral Models**
- `*.v` - Verilog RTL models for functional simulation
- Use with ModelSim, VCS, Icarus Verilog, or Verilator

### `spice/`
**Circuit Netlists**
- `*.sp` - SPICE netlist for circuit simulation
- `*.lvs.sp` - Layout-vs-Schematic netlist for verification

### `reports/`
**Documentation**
- `*.html` - Interactive datasheet with timing specs, power, area

### `stimulus/` 
**Test Patterns**
- `*_stim.sp` - SPICE stimulus files for characterization
- `*_meas.sp` - Measurement scripts

### `configs/`
**Configuration Backups**
- Copies of configuration files used for generation

### `logs/`
**Generation Logs**
- `*.log` - Detailed logs from OpenRAM generation

---

## Post-Processing Outputs

These directories are created by `run_post_process.sh`:

### `db/`
**Compiled Synopsys Libraries**
- `*.db` - Liberty files compiled to Synopsys DB format
- Generated by `lc_shell` (Library Compiler)
- Used by Design Compiler for synthesis

### `ndm/`
**ICC2 NDM Libraries**
- `*.ndm/` - New Data Model libraries for ICC2
- Generated by `icc2_lm_shell` (ICC2 Library Manager)
- Required for physical design in ICC2/Fusion Compiler

---

## Integration Guide

### For Synthesis (Design Compiler)
```tcl
# Read timing library
read_db outputs/db/sram_64x256_1bank_TT_1p0V_25C.db

# Link design
link_design
```

### For Place & Route (ICC2)
```tcl
# Read NDM reference library
set_app_options \
    -name design.ref_libs \
    -value "outputs/ndm/sram_64x256_1bank.ndm"

# Read LEF for routing
read_lef outputs/designs/sram_64x256_1bank.lef
```

### For Simulation (ModelSim/VCS)
```bash
vlog outputs/verilog/sram_64x256_1bank.v
vsim work.sram_64x256_1bank
```

### For Layout Viewing (Klayout)
```bash
klayout outputs/designs/sram_64x256_1bank.gds
```

---

## File Naming Convention

Files follow this naming pattern:
```
<sram_name>[_<corner>].<extension>
```

The SRAM name includes a banking mode suffix:
- `h` suffix = Horizontal banking (bit-slicing)
- `v` suffix = Vertical banking (address division)

Examples:
- `sram_64x256_1v.gds` - Single bank (vertical is default)
- `sram_128x2048_4v_TT_1p0V_25C.lib` - 4 banks, vertical banking, typical corner
- `sram_1024x2048_8h.lef` - 8 banks, horizontal banking (bit-sliced)
- `sram_1024x2048_8h_FF_1p1V_125C.lib` - Same design, fast corner

---

## Cleaning Up

To remove all generated files:

```bash
# Remove all outputs (use with caution!)
rm -rf outputs/

# Remove specific file types
rm outputs/designs/*.gds
rm outputs/libs/*.lib
```

Or regenerate from scratch:
```bash
python generate_sram.py
```

---

## File Sizes

Typical file sizes for a 64x256 (1 bank) SRAM:

| File Type | Approximate Size |
|-----------|------------------|
| GDS | 1-5 MB |
| LEF | 100-500 KB |
| Liberty (.lib) | 500 KB - 2 MB per corner |
| DB | 200-800 KB per corner |
| Verilog | 10-50 KB |
| SPICE | 500 KB - 5 MB |
| HTML Report | 100-300 KB |
| NDM | 1-3 MB |

Larger SRAMs (e.g., 128x2048 with 4 banks) will have proportionally larger files.

---

## Backup Recommendation

**Important**: Consider backing up this directory after successful generation, especially for complex configurations that take a long time to generate.

```bash
# Create backup
tar -czf sram_backup_$(date +%Y%m%d).tar.gz outputs/

# Restore from backup
tar -xzf sram_backup_20260207.tar.gz
```

---

Generated by **PeraMorphIQ SRAM Compiler**
