{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586798853321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586798853330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 20:27:33 2020 " "Processing started: Mon Apr 13 20:27:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586798853330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798853330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798853330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586798853861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586798853861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586798870800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798870800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux4.v 1 1 " "Found 1 design units, including 1 entities, in source file demux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux4 " "Found entity 1: demux4" {  } { { "demux4.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/demux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586798870802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798870802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586798870804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798870804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586798870806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798870806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_eq.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_eq.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_eq " "Found entity 1: comp_eq" {  } { { "comp_eq.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/comp_eq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586798870808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798870808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "special.v 1 1 " "Found 1 design units, including 1 entities, in source file special.v" { { "Info" "ISGN_ENTITY_NAME" "1 special " "Found entity 1: special" {  } { { "special.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/special.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586798870810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798870810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and1.v 1 1 " "Found 1 design units, including 1 entities, in source file and1.v" { { "Info" "ISGN_ENTITY_NAME" "1 and1 " "Found entity 1: and1" {  } { { "and1.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/and1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586798870811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798870811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or1.v 1 1 " "Found 1 design units, including 1 entities, in source file or1.v" { { "Info" "ISGN_ENTITY_NAME" "1 or1 " "Found entity 1: or1" {  } { { "or1.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/or1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586798870813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798870813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor1.v 1 1 " "Found 1 design units, including 1 entities, in source file xor1.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor1 " "Found entity 1: xor1" {  } { { "xor1.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/xor1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586798870815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798870815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586798870817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798870817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586798870818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798870818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586798870820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798870820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586798870822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798870822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586798870824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798870824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_mux4_2_la_mux4_3 top.v(76) " "Verilog HDL Implicit Net warning at top.v(76): created implicit net for \"out_mux4_2_la_mux4_3\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586798870824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero_flag_tb tb.v(16) " "Verilog HDL Implicit Net warning at tb.v(16): created implicit net for \"zero_flag_tb\"" {  } { { "tb.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/tb.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586798870824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586798870856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right shift_right:shiftdreapta " "Elaborating entity \"shift_right\" for hierarchy \"shift_right:shiftdreapta\"" {  } { { "top.v" "shiftdreapta" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586798870879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left shift_left:shiftstanga " "Elaborating entity \"shift_left\" for hierarchy \"shift_left:shiftstanga\"" {  } { { "top.v" "shiftstanga" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586798870880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:adun " "Elaborating entity \"add\" for hierarchy \"add:adun\"" {  } { { "top.v" "adun" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586798870881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub sub:scad " "Elaborating entity \"sub\" for hierarchy \"sub:scad\"" {  } { { "top.v" "scad" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586798870882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and1 and1:si " "Elaborating entity \"and1\" for hierarchy \"and1:si\"" {  } { { "top.v" "si" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586798870883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or1 or1:sau " "Elaborating entity \"or1\" for hierarchy \"or1:sau\"" {  } { { "top.v" "sau" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586798870885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor1 xor1:sau_exclusiv " "Elaborating entity \"xor1\" for hierarchy \"xor1:sau_exclusiv\"" {  } { { "top.v" "sau_exclusiv" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586798870886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "special special:special1 " "Elaborating entity \"special\" for hierarchy \"special:special1\"" {  } { { "top.v" "special1" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586798870887 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel special.v(7) " "Verilog HDL Always Construct warning at special.v(7): inferring latch(es) for variable \"sel\", which holds its previous value in one or more paths through the always construct" {  } { { "special.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/special.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586798870888 "|top|special:special1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel special.v(13) " "Inferred latch for \"sel\" at special.v(13)" {  } { { "special.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/special.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798870888 "|top|special:special1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:multiplex1 " "Elaborating entity \"mux4\" for hierarchy \"mux4:multiplex1\"" {  } { { "top.v" "multiplex1" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586798870889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux4:multiplex1\|mux2:multiplex1 " "Elaborating entity \"mux2\" for hierarchy \"mux4:multiplex1\|mux2:multiplex1\"" {  } { { "mux4.v" "multiplex1" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/mux4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586798870890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux4 demux4:demux " "Elaborating entity \"demux4\" for hierarchy \"demux4:demux\"" {  } { { "top.v" "demux" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586798870894 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in demux4.v(12) " "Verilog HDL Always Construct warning at demux4.v(12): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demux4.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/demux4.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586798870894 "|top|demux4:demux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in demux4.v(20) " "Verilog HDL Always Construct warning at demux4.v(20): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demux4.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/demux4.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586798870895 "|top|demux4:demux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in demux4.v(28) " "Verilog HDL Always Construct warning at demux4.v(28): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demux4.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/demux4.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586798870895 "|top|demux4:demux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in demux4.v(36) " "Verilog HDL Always Construct warning at demux4.v(36): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demux4.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/demux4.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1586798870895 "|top|demux4:demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_eq comp_eq:equality " "Elaborating entity \"comp_eq\" for hierarchy \"comp_eq:equality\"" {  } { { "top.v" "equality" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586798870896 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1586798871489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586798871633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586798872077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586798872077 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586798872190 "|top|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586798872190 "|top|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586798872190 "|top|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[3\] " "No output dependent on input pin \"instruction\[3\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586798872190 "|top|instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[4\] " "No output dependent on input pin \"instruction\[4\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586798872190 "|top|instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[5\] " "No output dependent on input pin \"instruction\[5\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586798872190 "|top|instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586798872190 "|top|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586798872190 "|top|instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586798872190 "|top|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "top.v" "" { Text "C:/Users/thema/Documents/Laborator CID - Mihai Antonescu/CID - Lab Test 1 - 2020/top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586798872190 "|top|instruction[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1586798872190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586798872191 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586798872191 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586798872191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586798872191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586798872255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 20:27:52 2020 " "Processing ended: Mon Apr 13 20:27:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586798872255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586798872255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586798872255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586798872255 ""}
