-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity mlp_P_L1_W_0_RAM_AUTO_1R1W is 
    generic(
        MEM_TYPE        : string    := "auto"; 
        DataWidth       : integer   := 16; 
        AddressWidth    : integer   := 7;
        AddressRange    : integer   := 128
    ); 
    port (
        address0    : in std_logic_vector(AddressWidth-1 downto 0); 
        ce0         : in std_logic; 
        d0          : in std_logic_vector(DataWidth-1 downto 0); 
        we0         : in std_logic; 
        q0          : out std_logic_vector(DataWidth-1 downto 0);
        address1    : in std_logic_vector(AddressWidth-1 downto 0); 
        ce1         : in std_logic; 
        d1          : in std_logic_vector(DataWidth-1 downto 0); 
        we1         : in std_logic; 
        q1          : out std_logic_vector(DataWidth-1 downto 0);
        reset           : in std_logic; 
        clk             : in std_logic 
    ); 
end entity; 

architecture rtl of mlp_P_L1_W_0_RAM_AUTO_1R1W is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0);
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0);


type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
-- Init 
shared variable ram : mem_array := (
    0 => "0000000001001111", 1 => "1111111110110101", 2 => "0000000000111000", 3 => "0000000000110101", 
    4 => "1111111111010000", 5 => "1111111111011101", 6 => "0000000001001011", 7 => "0000000000011001", 
    8 => "0000000001010001", 9 => "1111111111010100", 10 => "0000000001000011", 11 => "0000000000010000", 
    12 => "1111111111101111", 13 => "1111111111100000", 14 => "0000000000111001", 15 => "1111111111000110", 
    16 => "0000000000011101", 17 => "1111111110100110", 18 => "0000000000110010", 19 => "0000000000100100", 
    20 => "0000000000011110", 21 => "1111111110111111", 22 => "1111111111111001", 23 => "1111111111111001", 
    24 => "0000000000010111", 25 => "0000000000101110", 26 => "1111111111011000", 27 => "1111111110111001", 
    28 => "0000000000100111", 29 => "0000000001000000", 30 => "0000000000000110", 31 => "1111111110101100", 
    32 => "0000000001011001", 33 => "1111111111001010", 34 => "1111111110110001", 35 => "0000000000101100", 
    36 => "1111111110110011", 37 => "1111111111011001", 38 => "1111111110111000", 39 => "1111111111111111", 
    40 => "1111111110100111", 41 => "1111111111001101", 42 => "1111111111110101", 43 => "0000000000001011", 
    44 => "0000000000010011", 45 => "1111111111101111", 46 => "0000000001001010", 47 => "1111111111011001", 
    48 => "0000000001001110", 49 => "1111111111011110", 50 => "1111111110100110", 51 => "0000000000100101", 
    52 => "0000000000110011", 53 => "0000000000001110", 54 => "0000000000111101", 55 => "1111111110111100", 
    56 => "1111111111000101", 57 => "0000000000101111", 58 => "1111111111111101", 59 => "1111111110111110", 
    60 => "0000000000011101", 61 => "0000000000010101", 62 => "0000000001000000", 63 => "0000000000010110", 
    64 => "1111111111001010", 65 => "1111111110101110", 66 => "1111111111101111", 67 => "1111111110110111", 
    68 => "0000000000110000", 69 => "1111111111111110", 70 => "1111111111011000", 71 => "1111111110101110", 
    72 => "1111111110101001", 73 => "1111111111101110", 74 => "0000000000010100", 75 => "1111111110110010", 
    76 => "0000000000100011", 77 => "0000000000100101", 78 => "1111111111010111", 79 => "0000000000000110", 
    80 => "1111111111111110", 81 => "1111111110101010", 82 => "0000000000010110", 83 => "0000000000010110", 
    84 => "1111111111000110", 85 => "1111111111000001", 86 => "0000000000100000", 87 => "0000000001001000", 
    88 => "1111111110101010", 89 => "0000000000101100", 90 => "1111111111000100", 91 => "1111111111101100", 
    92 => "1111111111111101", 93 => "0000000001010101", 94 => "1111111111010010", 95 => "0000000001000111", 
    96 => "0000000000001100", 97 => "1111111111110111", 98 => "0000000000100000", 99 => "0000000001001001", 
    100 => "0000000000011110", 101 => "0000000001010000", 102 => "0000000000000110", 103 => "1111111111101100", 
    104 => "0000000000011100", 105 => "1111111111100111", 106 => "1111111110101111", 107 => "1111111111101010", 
    108 => "1111111110101110", 109 => "1111111110110111", 110 => "0000000000011000", 111 => "0000000001000001", 
    112 => "0000000001010111", 113 => "1111111111111011", 114 => "0000000000100110", 115 => "0000000000110001", 
    116 => "0000000000101111", 117 => "0000000000001011", 118 => "1111111111101101", 119 => "1111111111000111", 
    120 => "1111111111001000", 121 => "0000000000010000", 122 => "1111111110110011", 123 => "0000000001001011", 
    124 => "1111111111011000", 125 => "1111111111010100", 126 => "1111111110110100", 127 => "1111111110111101"); -- 
attribute syn_ramstyle : string;
attribute syn_ramstyle of ram : variable is "auto";
attribute ram_style : string;
attribute ram_style of ram : variable is MEM_TYPE;

begin 


memory_access_guard_0: process (address0) 
begin
    address0_tmp <= address0;
--synthesis translate_off
    if (CONV_INTEGER(address0) > AddressRange-1) then
        address0_tmp <= (others => '0');
    else 
       address0_tmp <= address0;
    end if;
--synthesis translate_on
end process;   -- 




--  read first
p_memory_access_0: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= ram(CONV_INTEGER(address0_tmp));
            if (we0 = '1') then 
                ram(CONV_INTEGER(address0_tmp)) := d0; 
            end if; 
        end if;
    end if;
end process;


 
memory_access_guard_1: process (address1) 
begin
    address1_tmp <= address1;
--synthesis translate_off
    if (CONV_INTEGER(address1) > AddressRange-1) then
        address1_tmp <= (others => '0');
    else 
       address1_tmp <= address1;
    end if;
--synthesis translate_on
end process;   -- 




--  read first
p_memory_access_1: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce1 = '1') then 
            q1 <= ram(CONV_INTEGER(address1_tmp));
            if (we1 = '1') then 
                ram(CONV_INTEGER(address1_tmp)) := d1; 
            end if; 
        end if;
    end if;
end process;


 

end rtl;
