

================================================================
== Synthesis Summary Report of 'half_adder'
================================================================
+ General Information: 
    * Date:           Mon May 13 01:33:00 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        half_adder
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |    Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |          |     |
    |    & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|    LUT   | URAM|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |+ half_adder  |     -|  7.02|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  16 (~0%)|    -|
    +--------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+

