// Seed: 2819190473
module module_0 (
    output wire id_0,
    output wor id_1,
    input wor id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wire id_5
);
  assign id_1 = id_4;
  logic [-1 'b0 |  -1 : 1] id_7;
  logic [-1 : -1  -  1] id_8[-1 : -1 'b0];
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    output tri1 id_3,
    input tri1 id_4,
    output supply1 id_5
);
  wire [1 : 1] id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
