<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_usbhs.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_usbhs.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_USBHS_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_USBHS_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR USB High-Speed Interface */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_USBHS USB High-Speed Interface */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief UsbhsDevdma hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_usbhs_devdma.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_usbhs_devdma.html#acce0e671da825495bf74fb8f9301678f">00042</a>   __IO uint32_t USBHS_DEVDMANXTDSC;  <span class="comment">/**&lt; \brief (UsbhsDevdma Offset: 0x0) Device DMA Channel Next Descriptor Address Register */</span>
<a name="l00043"></a><a class="code" href="struct_usbhs_devdma.html#a8afd7b98c19ed73eb6ff238c526d8c39">00043</a>   __IO uint32_t USBHS_DEVDMAADDRESS; <span class="comment">/**&lt; \brief (UsbhsDevdma Offset: 0x4) Device DMA Channel Address Register */</span>
<a name="l00044"></a><a class="code" href="struct_usbhs_devdma.html#a8a7ff4ad5e2f1386f873c004d9ff0f15">00044</a>   __IO uint32_t USBHS_DEVDMACONTROL; <span class="comment">/**&lt; \brief (UsbhsDevdma Offset: 0x8) Device DMA Channel Control Register */</span>
<a name="l00045"></a><a class="code" href="struct_usbhs_devdma.html#ae1b6c396eb4d5e6344cac5c45d3b737a">00045</a>   __IO uint32_t USBHS_DEVDMASTATUS;  <span class="comment">/**&lt; \brief (UsbhsDevdma Offset: 0xC) Device DMA Channel Status Register */</span>
<a name="l00046"></a>00046 } <a class="code" href="struct_usbhs_devdma.html" title="UsbhsDevdma hardware registers.">UsbhsDevdma</a>;<span class="comment"></span>
<a name="l00047"></a>00047 <span class="comment">/** \brief UsbhsHstdma hardware registers */</span>
<a name="l00048"></a><a class="code" href="struct_usbhs_hstdma.html">00048</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00049"></a><a class="code" href="struct_usbhs_hstdma.html#acc4fdf70eb640722863866340812b104">00049</a>   __IO uint32_t USBHS_HSTDMANXTDSC;  <span class="comment">/**&lt; \brief (UsbhsHstdma Offset: 0x0) Host DMA Channel Next Descriptor Address Register */</span>
<a name="l00050"></a><a class="code" href="struct_usbhs_hstdma.html#aaac76fbde5905b40b7f0c559947629cf">00050</a>   __IO uint32_t USBHS_HSTDMAADDRESS; <span class="comment">/**&lt; \brief (UsbhsHstdma Offset: 0x4) Host DMA Channel Address Register */</span>
<a name="l00051"></a><a class="code" href="struct_usbhs_hstdma.html#aec84652a60af783722179719178a1631">00051</a>   __IO uint32_t USBHS_HSTDMACONTROL; <span class="comment">/**&lt; \brief (UsbhsHstdma Offset: 0x8) Host DMA Channel Control Register */</span>
<a name="l00052"></a><a class="code" href="struct_usbhs_hstdma.html#a396406c35076a3ceb7a883c8ef1b17c9">00052</a>   __IO uint32_t USBHS_HSTDMASTATUS;  <span class="comment">/**&lt; \brief (UsbhsHstdma Offset: 0xC) Host DMA Channel Status Register */</span>
<a name="l00053"></a>00053 } <a class="code" href="struct_usbhs_hstdma.html" title="UsbhsHstdma hardware registers.">UsbhsHstdma</a>;<span class="comment"></span>
<a name="l00054"></a>00054 <span class="comment">/** \brief Usbhs hardware registers */</span>
<a name="l00055"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa1eaa94d02aee9562190980394b21191">00055</a> <span class="preprocessor">#define USBHSDEVDMA_NUMBER 7</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define USBHSHSTDMA_NUMBER 7</span>
<a name="l00057"></a><a class="code" href="struct_usbhs.html">00057</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00058"></a><a class="code" href="struct_usbhs.html#a66f7db5ff419e8dc19e738ddb1edad43">00058</a>   __IO uint32_t    USBHS_DEVCTRL;                    <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0000) Device General Control Register */</span>
<a name="l00059"></a><a class="code" href="struct_usbhs.html#a2daf34a1200aa8d50da9705563324030">00059</a>   __I  uint32_t    USBHS_DEVISR;                     <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0004) Device Global Interrupt Status Register */</span>
<a name="l00060"></a><a class="code" href="struct_usbhs.html#aae85fedce405bedc16a23427a1ee375e">00060</a>   __O  uint32_t    USBHS_DEVICR;                     <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0008) Device Global Interrupt Clear Register */</span>
<a name="l00061"></a><a class="code" href="struct_usbhs.html#a645e27f23e778bd26cf1282a7009fa00">00061</a>   __O  uint32_t    USBHS_DEVIFR;                     <span class="comment">/**&lt; \brief (Usbhs Offset: 0x000C) Device Global Interrupt Set Register */</span>
<a name="l00062"></a><a class="code" href="struct_usbhs.html#a8a2a43c4841abc9d3943e177bf019da9">00062</a>   __I  uint32_t    USBHS_DEVIMR;                     <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0010) Device Global Interrupt Mask Register */</span>
<a name="l00063"></a><a class="code" href="struct_usbhs.html#a16d6774c352a3fbdb47e5ce9ffcbdf04">00063</a>   __O  uint32_t    USBHS_DEVIDR;                     <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0014) Device Global Interrupt Disable Register */</span>
<a name="l00064"></a><a class="code" href="struct_usbhs.html#a296df4fd18fd58b2529de5cd58fde1b4">00064</a>   __O  uint32_t    USBHS_DEVIER;                     <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0018) Device Global Interrupt Enable Register */</span>
<a name="l00065"></a><a class="code" href="struct_usbhs.html#a3b64f65e7831453e1c648c2704e6214a">00065</a>   __IO uint32_t    USBHS_DEVEPT;                     <span class="comment">/**&lt; \brief (Usbhs Offset: 0x001C) Device Endpoint Register */</span>
<a name="l00066"></a><a class="code" href="struct_usbhs.html#a0df7ec1fd84f99453fe549f6b1b9717b">00066</a>   __I  uint32_t    USBHS_DEVFNUM;                    <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0020) Device Frame Number Register */</span>
<a name="l00067"></a>00067   __I  uint32_t    Reserved1[55];
<a name="l00068"></a><a class="code" href="struct_usbhs.html#ab68e6c5a9220fa699cbb3b4e5548f594">00068</a>   __IO uint32_t    USBHS_DEVEPTCFG[10];              <span class="comment">/**&lt; \brief (Usbhs Offset: 0x100) Device Endpoint Configuration Register (n = 0) */</span>
<a name="l00069"></a>00069   __I  uint32_t    Reserved2[2];
<a name="l00070"></a><a class="code" href="struct_usbhs.html#add0816c79d1a9b47b015b06f0a5af8b6">00070</a>   __I  uint32_t    USBHS_DEVEPTISR[10];              <span class="comment">/**&lt; \brief (Usbhs Offset: 0x130) Device Endpoint Status Register (n = 0) */</span>
<a name="l00071"></a>00071   __I  uint32_t    Reserved3[2];
<a name="l00072"></a><a class="code" href="struct_usbhs.html#a0277261979169a9583465e1bba79040d">00072</a>   __O  uint32_t    USBHS_DEVEPTICR[10];              <span class="comment">/**&lt; \brief (Usbhs Offset: 0x160) Device Endpoint Clear Register (n = 0) */</span>
<a name="l00073"></a>00073   __I  uint32_t    Reserved4[2];
<a name="l00074"></a><a class="code" href="struct_usbhs.html#aba190ad02462b245fa56c38d4dd11d2f">00074</a>   __O  uint32_t    USBHS_DEVEPTIFR[10];              <span class="comment">/**&lt; \brief (Usbhs Offset: 0x190) Device Endpoint Set Register (n = 0) */</span>
<a name="l00075"></a>00075   __I  uint32_t    Reserved5[2];
<a name="l00076"></a><a class="code" href="struct_usbhs.html#abdd45175a68011b9eefbbab0aba35522">00076</a>   __I  uint32_t    USBHS_DEVEPTIMR[10];              <span class="comment">/**&lt; \brief (Usbhs Offset: 0x1C0) Device Endpoint Mask Register (n = 0) */</span>
<a name="l00077"></a>00077   __I  uint32_t    Reserved6[2];
<a name="l00078"></a><a class="code" href="struct_usbhs.html#ab815842a76409cadee69241e900e1215">00078</a>   __O  uint32_t    USBHS_DEVEPTIER[10];              <span class="comment">/**&lt; \brief (Usbhs Offset: 0x1F0) Device Endpoint Enable Register (n = 0) */</span>
<a name="l00079"></a>00079   __I  uint32_t    Reserved7[2];
<a name="l00080"></a><a class="code" href="struct_usbhs.html#afe68c98cc9692ad017d755bf7dd4617e">00080</a>   __O  uint32_t    USBHS_DEVEPTIDR[10];              <span class="comment">/**&lt; \brief (Usbhs Offset: 0x220) Device Endpoint Disable Register (n = 0) */</span>
<a name="l00081"></a>00081   __I  uint32_t    Reserved8[50];
<a name="l00082"></a><a class="code" href="struct_usbhs.html#a6c245b8e97e8e063f70ff550413ad0ba">00082</a>        <a class="code" href="struct_usbhs_devdma.html" title="UsbhsDevdma hardware registers.">UsbhsDevdma</a> USBHS_DEVDMA[USBHSDEVDMA_NUMBER]; <span class="comment">/**&lt; \brief (Usbhs Offset: 0x310) n = 1 .. 7 */</span>
<a name="l00083"></a>00083   __I  uint32_t    Reserved9[32];
<a name="l00084"></a><a class="code" href="struct_usbhs.html#a22e42d95971da08f5fb0f3bdad56f9ee">00084</a>   __IO uint32_t    USBHS_HSTCTRL;                    <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0400) Host General Control Register */</span>
<a name="l00085"></a><a class="code" href="struct_usbhs.html#abbc4ab3312b07a4b7bce1d7d06942b28">00085</a>   __I  uint32_t    USBHS_HSTISR;                     <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0404) Host Global Interrupt Status Register */</span>
<a name="l00086"></a><a class="code" href="struct_usbhs.html#ad72a0aad6faff97ed88f5c919e586d70">00086</a>   __O  uint32_t    USBHS_HSTICR;                     <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0408) Host Global Interrupt Clear Register */</span>
<a name="l00087"></a><a class="code" href="struct_usbhs.html#a60a9b6a0c97b661c9d64a26801175161">00087</a>   __O  uint32_t    USBHS_HSTIFR;                     <span class="comment">/**&lt; \brief (Usbhs Offset: 0x040C) Host Global Interrupt Set Register */</span>
<a name="l00088"></a><a class="code" href="struct_usbhs.html#a4013d161639e5f517a283e3aae4ddcf1">00088</a>   __I  uint32_t    USBHS_HSTIMR;                     <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0410) Host Global Interrupt Mask Register */</span>
<a name="l00089"></a><a class="code" href="struct_usbhs.html#a25515f3d57a591c22130c481c16276ae">00089</a>   __O  uint32_t    USBHS_HSTIDR;                     <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0414) Host Global Interrupt Disable Register */</span>
<a name="l00090"></a><a class="code" href="struct_usbhs.html#a393c0f2f1974d8e32eab7255f3b11b37">00090</a>   __O  uint32_t    USBHS_HSTIER;                     <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0418) Host Global Interrupt Enable Register */</span>
<a name="l00091"></a><a class="code" href="struct_usbhs.html#a982ef246e15c97b313236be297d6f87c">00091</a>   __IO uint32_t    USBHS_HSTPIP;                     <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0041C) Host Pipe Register */</span>
<a name="l00092"></a><a class="code" href="struct_usbhs.html#aacdac73a732627329540de0fa9df3e66">00092</a>   __IO uint32_t    USBHS_HSTFNUM;                    <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0420) Host Frame Number Register */</span>
<a name="l00093"></a><a class="code" href="struct_usbhs.html#a37ff7a729c552fb5dc207344df62c13d">00093</a>   __IO uint32_t    USBHS_HSTADDR1;                   <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0424) Host Address 1 Register */</span>
<a name="l00094"></a><a class="code" href="struct_usbhs.html#ae0eb265e925b828676b11bee09044745">00094</a>   __IO uint32_t    USBHS_HSTADDR2;                   <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0428) Host Address 2 Register */</span>
<a name="l00095"></a><a class="code" href="struct_usbhs.html#aba408ebe7233452cd800d0f43f783ba1">00095</a>   __IO uint32_t    USBHS_HSTADDR3;                   <span class="comment">/**&lt; \brief (Usbhs Offset: 0x042C) Host Address 3 Register */</span>
<a name="l00096"></a>00096   __I  uint32_t    Reserved10[52];
<a name="l00097"></a><a class="code" href="struct_usbhs.html#ae6a7ae1f777c81a0517fd1a61c592f19">00097</a>   __IO uint32_t    USBHS_HSTPIPCFG[10];              <span class="comment">/**&lt; \brief (Usbhs Offset: 0x500) Host Pipe Configuration Register (n = 0) */</span>
<a name="l00098"></a>00098   __I  uint32_t    Reserved11[2];
<a name="l00099"></a><a class="code" href="struct_usbhs.html#abe79cc10250e244d5815d70ab10e29da">00099</a>   __I  uint32_t    USBHS_HSTPIPISR[10];              <span class="comment">/**&lt; \brief (Usbhs Offset: 0x530) Host Pipe Status Register (n = 0) */</span>
<a name="l00100"></a>00100   __I  uint32_t    Reserved12[2];
<a name="l00101"></a><a class="code" href="struct_usbhs.html#a28700da01c417458be9760cba44df9a6">00101</a>   __O  uint32_t    USBHS_HSTPIPICR[10];              <span class="comment">/**&lt; \brief (Usbhs Offset: 0x560) Host Pipe Clear Register (n = 0) */</span>
<a name="l00102"></a>00102   __I  uint32_t    Reserved13[2];
<a name="l00103"></a><a class="code" href="struct_usbhs.html#ac6e0ae9091674d19e99eeb38776f5351">00103</a>   __O  uint32_t    USBHS_HSTPIPIFR[10];              <span class="comment">/**&lt; \brief (Usbhs Offset: 0x590) Host Pipe Set Register (n = 0) */</span>
<a name="l00104"></a>00104   __I  uint32_t    Reserved14[2];
<a name="l00105"></a><a class="code" href="struct_usbhs.html#a4bf532f1709b369f9104612567369c81">00105</a>   __I  uint32_t    USBHS_HSTPIPIMR[10];              <span class="comment">/**&lt; \brief (Usbhs Offset: 0x5C0) Host Pipe Mask Register (n = 0) */</span>
<a name="l00106"></a>00106   __I  uint32_t    Reserved15[2];
<a name="l00107"></a><a class="code" href="struct_usbhs.html#a7ace14691d857e8c2e9033f049b42ef6">00107</a>   __O  uint32_t    USBHS_HSTPIPIER[10];              <span class="comment">/**&lt; \brief (Usbhs Offset: 0x5F0) Host Pipe Enable Register (n = 0) */</span>
<a name="l00108"></a>00108   __I  uint32_t    Reserved16[2];
<a name="l00109"></a><a class="code" href="struct_usbhs.html#a1b16b28ebb89dfa37b61985649c0848d">00109</a>   __O  uint32_t    USBHS_HSTPIPIDR[10];              <span class="comment">/**&lt; \brief (Usbhs Offset: 0x620) Host Pipe Disable Register (n = 0) */</span>
<a name="l00110"></a>00110   __I  uint32_t    Reserved17[2];
<a name="l00111"></a><a class="code" href="struct_usbhs.html#a0974cc96dfb4c9afddb1b03d7d3de50c">00111</a>   __IO uint32_t    USBHS_HSTPIPINRQ[10];             <span class="comment">/**&lt; \brief (Usbhs Offset: 0x650) Host Pipe IN Request Register (n = 0) */</span>
<a name="l00112"></a>00112   __I  uint32_t    Reserved18[2];
<a name="l00113"></a><a class="code" href="struct_usbhs.html#a5be87bfc27bd4d075b0c8dcb3495d864">00113</a>   __IO uint32_t    USBHS_HSTPIPERR[10];              <span class="comment">/**&lt; \brief (Usbhs Offset: 0x680) Host Pipe Error Register (n = 0) */</span>
<a name="l00114"></a>00114   __I  uint32_t    Reserved19[26];
<a name="l00115"></a><a class="code" href="struct_usbhs.html#a890006cc761be0b8d6e267edf6fa616c">00115</a>        <a class="code" href="struct_usbhs_hstdma.html" title="UsbhsHstdma hardware registers.">UsbhsHstdma</a> USBHS_HSTDMA[USBHSHSTDMA_NUMBER]; <span class="comment">/**&lt; \brief (Usbhs Offset: 0x710) n = 1 .. 7 */</span>
<a name="l00116"></a>00116   __I  uint32_t    Reserved20[32];
<a name="l00117"></a><a class="code" href="struct_usbhs.html#aa4bbd1ab838748bc3ba6a1dd2dfce39f">00117</a>   __IO uint32_t    USBHS_CTRL;                       <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0800) General Control Register */</span>
<a name="l00118"></a><a class="code" href="struct_usbhs.html#a5b314db9bb585106401fec9b36cb4723">00118</a>   __I  uint32_t    USBHS_SR;                         <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0804) General Status Register */</span>
<a name="l00119"></a><a class="code" href="struct_usbhs.html#a6e14557f921b5fb2c6a27e7aba536065">00119</a>   __O  uint32_t    USBHS_SCR;                        <span class="comment">/**&lt; \brief (Usbhs Offset: 0x0808) General Status Clear Register */</span>
<a name="l00120"></a><a class="code" href="struct_usbhs.html#aa6bec460dac1aa8252e89b597938405b">00120</a>   __O  uint32_t    USBHS_SFR;                        <span class="comment">/**&lt; \brief (Usbhs Offset: 0x080C) General Status Set Register */</span>
<a name="l00121"></a>00121 } <a class="code" href="struct_usbhs.html">Usbhs</a>;
<a name="l00122"></a>00122 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00123"></a>00123 <span class="comment">/* -------- USBHS_DEVCTRL : (USBHS Offset: 0x0000) Device General Control Register -------- */</span>
<a name="l00124"></a>00124 <span class="preprocessor">#define USBHS_DEVCTRL_UADD_Pos 0</span>
<a name="l00125"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5da650ff8001574fc9f7fd6215b663d0">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVCTRL_UADD_Msk (0x7fu &lt;&lt; USBHS_DEVCTRL_UADD_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVCTRL) USB Address */</span>
<a name="l00126"></a>00126 <span class="preprocessor">#define USBHS_DEVCTRL_UADD(value) ((USBHS_DEVCTRL_UADD_Msk &amp; ((value) &lt;&lt; USBHS_DEVCTRL_UADD_Pos)))</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7ddc7fcd509e3d57e8c295c63377a2ee">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVCTRL_ADDEN (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_DEVCTRL) Address Enable */</span>
<a name="l00128"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga78f395dde9c2419db6d003d640b3ff3d">00128</a> <span class="preprocessor">#define USBHS_DEVCTRL_DETACH (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_DEVCTRL) Detach */</span>
<a name="l00129"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf87a097bd3f20a3c6440cef11fdea5ec">00129</a> <span class="preprocessor">#define USBHS_DEVCTRL_RMWKUP (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (USBHS_DEVCTRL) Remote Wake-Up */</span>
<a name="l00130"></a>00130 <span class="preprocessor">#define USBHS_DEVCTRL_SPDCONF_Pos 10</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga64a383ab4d768e9b4ef6f222682e32e3">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVCTRL_SPDCONF_Msk (0x3u &lt;&lt; USBHS_DEVCTRL_SPDCONF_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVCTRL) Mode Configuration */</span>
<a name="l00132"></a>00132 <span class="preprocessor">#define USBHS_DEVCTRL_SPDCONF(value) ((USBHS_DEVCTRL_SPDCONF_Msk &amp; ((value) &lt;&lt; USBHS_DEVCTRL_SPDCONF_Pos)))</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8aeda232c83e31425d34f20b500a0d42">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define   USBHS_DEVCTRL_SPDCONF_NORMAL (0x0u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (USBHS_DEVCTRL) The peripheral starts in Full-speed mode and performs a high-speed reset to switch to High-speed mode if the host is high-speed-capable. */</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab54274fdc81182035ae7a3b747062872">00134</a> <span class="preprocessor">#define   USBHS_DEVCTRL_SPDCONF_LOW_POWER (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (USBHS_DEVCTRL) For a better consumption, if high speed is not needed. */</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga36fde54725122e91aab3b6aa02b8ead3">00135</a> <span class="preprocessor">#define   USBHS_DEVCTRL_SPDCONF_HIGH_SPEED (0x2u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (USBHS_DEVCTRL) Forced high speed. */</span>
<a name="l00136"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab584d8e60762259d587abf0b0a2750e0">00136</a> <span class="preprocessor">#define   USBHS_DEVCTRL_SPDCONF_FORCED_FS (0x3u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (USBHS_DEVCTRL) The peripheral remains in Full-speed mode whatever the host speed capability. */</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7853e3d068370111f7b402923d007cb6">00137</a> <span class="preprocessor">#define USBHS_DEVCTRL_LS (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_DEVCTRL) Low-Speed Mode Force */</span>
<a name="l00138"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6b16d5f723c4580320ae47b542bae4f0">00138</a> <span class="preprocessor">#define USBHS_DEVCTRL_TSTJ (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (USBHS_DEVCTRL) Test mode J */</span>
<a name="l00139"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga1f697e50e0d55330daf8d816908f97d2">00139</a> <span class="preprocessor">#define USBHS_DEVCTRL_TSTK (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_DEVCTRL) Test mode K */</span>
<a name="l00140"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga639e969520aa072986c08bc4f8b2ba51">00140</a> <span class="preprocessor">#define USBHS_DEVCTRL_TSTPCKT (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (USBHS_DEVCTRL) Test packet mode */</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad410d69fab3a2bc647c684e1910d4ddf">00141</a> <span class="preprocessor">#define USBHS_DEVCTRL_OPMODE2 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_DEVCTRL) Specific Operational mode */</span>
<a name="l00142"></a>00142 <span class="comment">/* -------- USBHS_DEVISR : (USBHS Offset: 0x0004) Device Global Interrupt Status Register -------- */</span>
<a name="l00143"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga11c329d117afc4166245219feb2dafbb">00143</a> <span class="preprocessor">#define USBHS_DEVISR_SUSP (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Suspend Interrupt */</span>
<a name="l00144"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8b7567410810731c87760f2a2e5f3763">00144</a> <span class="preprocessor">#define USBHS_DEVISR_MSOF (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Micro Start of Frame Interrupt */</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3f2ea15bda05a4f2d4ff02dffff40e8c">00145</a> <span class="preprocessor">#define USBHS_DEVISR_SOF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Start of Frame Interrupt */</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa522b11a2976db4bae35f282e29e033f">00146</a> <span class="preprocessor">#define USBHS_DEVISR_EORST (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) End of Reset Interrupt */</span>
<a name="l00147"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga26789a96cbd9b97ff9c15a1f47f7b58c">00147</a> <span class="preprocessor">#define USBHS_DEVISR_WAKEUP (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Wake-Up Interrupt */</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gacc3e8ecbd2d67d14c5a2166b1ac8b0cd">00148</a> <span class="preprocessor">#define USBHS_DEVISR_EORSM (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) End of Resume Interrupt */</span>
<a name="l00149"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf888278280758a1d066109e9f8728b8d">00149</a> <span class="preprocessor">#define USBHS_DEVISR_UPRSM (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Upstream Resume Interrupt */</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab1c55f407682832d960812c3c497c6fe">00150</a> <span class="preprocessor">#define USBHS_DEVISR_PEP_0 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Endpoint 0 Interrupt */</span>
<a name="l00151"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga345d60ae5fbb8b49e41a2683d10441bc">00151</a> <span class="preprocessor">#define USBHS_DEVISR_PEP_1 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Endpoint 1 Interrupt */</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2a38367a8545f2bf724d27f571b76b51">00152</a> <span class="preprocessor">#define USBHS_DEVISR_PEP_2 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Endpoint 2 Interrupt */</span>
<a name="l00153"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaee2002bc42efc064ad362756f2e5a662">00153</a> <span class="preprocessor">#define USBHS_DEVISR_PEP_3 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Endpoint 3 Interrupt */</span>
<a name="l00154"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gadb9cfdfcb42105fde79a159efd6d3175">00154</a> <span class="preprocessor">#define USBHS_DEVISR_PEP_4 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Endpoint 4 Interrupt */</span>
<a name="l00155"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga834ec84fbf0e965e4c8e6e042d75c50e">00155</a> <span class="preprocessor">#define USBHS_DEVISR_PEP_5 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Endpoint 5 Interrupt */</span>
<a name="l00156"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf8ef950a363593c5700b3d0d62af4452">00156</a> <span class="preprocessor">#define USBHS_DEVISR_PEP_6 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Endpoint 6 Interrupt */</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac11cbbc5d94a2bd715d969843c88665e">00157</a> <span class="preprocessor">#define USBHS_DEVISR_PEP_7 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Endpoint 7 Interrupt */</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gabd2e04daebd8938958130c9be64cba6b">00158</a> <span class="preprocessor">#define USBHS_DEVISR_PEP_8 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Endpoint 8 Interrupt */</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad1291f98e59760928a51528e71b5cef5">00159</a> <span class="preprocessor">#define USBHS_DEVISR_PEP_9 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Endpoint 9 Interrupt */</span>
<a name="l00160"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac41f2f6fa5907d3068322508c01cb2d6">00160</a> <span class="preprocessor">#define USBHS_DEVISR_PEP_10 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Endpoint 10 Interrupt */</span>
<a name="l00161"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa076254224944e9314194407c1f4a30b">00161</a> <span class="preprocessor">#define USBHS_DEVISR_PEP_11 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) Endpoint 11 Interrupt */</span>
<a name="l00162"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga075f29a764e75c4f158b232dba4e93c1">00162</a> <span class="preprocessor">#define USBHS_DEVISR_DMA_1 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) DMA Channel 1 Interrupt */</span>
<a name="l00163"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga91fe73904a6a1da2fc0cb3b5aaaf1f6e">00163</a> <span class="preprocessor">#define USBHS_DEVISR_DMA_2 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) DMA Channel 2 Interrupt */</span>
<a name="l00164"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gae8c631662feee15c14d60d38d44c7d88">00164</a> <span class="preprocessor">#define USBHS_DEVISR_DMA_3 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) DMA Channel 3 Interrupt */</span>
<a name="l00165"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac6ca63d05ec206ab5c6bdb900a56143d">00165</a> <span class="preprocessor">#define USBHS_DEVISR_DMA_4 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) DMA Channel 4 Interrupt */</span>
<a name="l00166"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gafaa3187461761534a58264179fc9e76c">00166</a> <span class="preprocessor">#define USBHS_DEVISR_DMA_5 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) DMA Channel 5 Interrupt */</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga27613764636a9e15d4140ad5bf440774">00167</a> <span class="preprocessor">#define USBHS_DEVISR_DMA_6 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) DMA Channel 6 Interrupt */</span>
<a name="l00168"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6e90562dc53a50c599f9d12f10fb3563">00168</a> <span class="preprocessor">#define USBHS_DEVISR_DMA_7 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (USBHS_DEVISR) DMA Channel 7 Interrupt */</span>
<a name="l00169"></a>00169 <span class="comment">/* -------- USBHS_DEVICR : (USBHS Offset: 0x0008) Device Global Interrupt Clear Register -------- */</span>
<a name="l00170"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga9e2ea299b3e4a3f7ec15edbd5def56d9">00170</a> <span class="preprocessor">#define USBHS_DEVICR_SUSPC (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_DEVICR) Suspend Interrupt Clear */</span>
<a name="l00171"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2486ae0dbcb8cd35efc0aa238a766d4f">00171</a> <span class="preprocessor">#define USBHS_DEVICR_MSOFC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVICR) Micro Start of Frame Interrupt Clear */</span>
<a name="l00172"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaffa039519be07398014a73c69f85f5ba">00172</a> <span class="preprocessor">#define USBHS_DEVICR_SOFC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVICR) Start of Frame Interrupt Clear */</span>
<a name="l00173"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga74ab01c2fc258f8624d8ef2258a234a6">00173</a> <span class="preprocessor">#define USBHS_DEVICR_EORSTC (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVICR) End of Reset Interrupt Clear */</span>
<a name="l00174"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8fecdd7991b62569cb29696878645573">00174</a> <span class="preprocessor">#define USBHS_DEVICR_WAKEUPC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVICR) Wake-Up Interrupt Clear */</span>
<a name="l00175"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7715c7114ce70e74380d322a88fafb8a">00175</a> <span class="preprocessor">#define USBHS_DEVICR_EORSMC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_DEVICR) End of Resume Interrupt Clear */</span>
<a name="l00176"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaac23a533c39c6388e41f0a25dcd7a8c0">00176</a> <span class="preprocessor">#define USBHS_DEVICR_UPRSMC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVICR) Upstream Resume Interrupt Clear */</span>
<a name="l00177"></a>00177 <span class="comment">/* -------- USBHS_DEVIFR : (USBHS Offset: 0x000C) Device Global Interrupt Set Register -------- */</span>
<a name="l00178"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga27f0c3bc31daabc51e7d1b971d0ff4fc">00178</a> <span class="preprocessor">#define USBHS_DEVIFR_SUSPS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_DEVIFR) Suspend Interrupt Set */</span>
<a name="l00179"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga390190ef8fba6d4050e12809ffabba2e">00179</a> <span class="preprocessor">#define USBHS_DEVIFR_MSOFS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVIFR) Micro Start of Frame Interrupt Set */</span>
<a name="l00180"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga53e27c25908037e90d9ca36c899e7213">00180</a> <span class="preprocessor">#define USBHS_DEVIFR_SOFS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVIFR) Start of Frame Interrupt Set */</span>
<a name="l00181"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga79aa13ea2a4855984669dde0915b9d77">00181</a> <span class="preprocessor">#define USBHS_DEVIFR_EORSTS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVIFR) End of Reset Interrupt Set */</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga316c8c18a74cd8c3478e9bb4154e4d1e">00182</a> <span class="preprocessor">#define USBHS_DEVIFR_WAKEUPS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVIFR) Wake-Up Interrupt Set */</span>
<a name="l00183"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga1c8bcb32f8cb39d4eafe0f4ea28986c5">00183</a> <span class="preprocessor">#define USBHS_DEVIFR_EORSMS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_DEVIFR) End of Resume Interrupt Set */</span>
<a name="l00184"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gada5dd4dbfaa3bb231d06272c0834e756">00184</a> <span class="preprocessor">#define USBHS_DEVIFR_UPRSMS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVIFR) Upstream Resume Interrupt Set */</span>
<a name="l00185"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab5569c75eca3a6b0948f66efeb6d4106">00185</a> <span class="preprocessor">#define USBHS_DEVIFR_DMA_1 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (USBHS_DEVIFR) DMA Channel 1 Interrupt Set */</span>
<a name="l00186"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0f827b97dbe7dff7d554b7f37e6aa813">00186</a> <span class="preprocessor">#define USBHS_DEVIFR_DMA_2 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (USBHS_DEVIFR) DMA Channel 2 Interrupt Set */</span>
<a name="l00187"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf66bef1e7538546cab2e2801601f3c08">00187</a> <span class="preprocessor">#define USBHS_DEVIFR_DMA_3 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (USBHS_DEVIFR) DMA Channel 3 Interrupt Set */</span>
<a name="l00188"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3c95cdd8ee93ef8dfc817fd28088e474">00188</a> <span class="preprocessor">#define USBHS_DEVIFR_DMA_4 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (USBHS_DEVIFR) DMA Channel 4 Interrupt Set */</span>
<a name="l00189"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga763b06726988c3b3e4a011714464e47a">00189</a> <span class="preprocessor">#define USBHS_DEVIFR_DMA_5 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (USBHS_DEVIFR) DMA Channel 5 Interrupt Set */</span>
<a name="l00190"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf361f8016b9317bd2976526758f54895">00190</a> <span class="preprocessor">#define USBHS_DEVIFR_DMA_6 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (USBHS_DEVIFR) DMA Channel 6 Interrupt Set */</span>
<a name="l00191"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8e33ec37429d0441a3d46125108d437d">00191</a> <span class="preprocessor">#define USBHS_DEVIFR_DMA_7 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (USBHS_DEVIFR) DMA Channel 7 Interrupt Set */</span>
<a name="l00192"></a>00192 <span class="comment">/* -------- USBHS_DEVIMR : (USBHS Offset: 0x0010) Device Global Interrupt Mask Register -------- */</span>
<a name="l00193"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6cad62f9cbcbb886e23b1afa808ae7a9">00193</a> <span class="preprocessor">#define USBHS_DEVIMR_SUSPE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Suspend Interrupt Mask */</span>
<a name="l00194"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga9b635d3a0409b1e34b2a626b3e9a422c">00194</a> <span class="preprocessor">#define USBHS_DEVIMR_MSOFE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Micro Start of Frame Interrupt Mask */</span>
<a name="l00195"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac6fac3da3ab8b9b63dec5a96dbcec2e8">00195</a> <span class="preprocessor">#define USBHS_DEVIMR_SOFE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Start of Frame Interrupt Mask */</span>
<a name="l00196"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad86797cc93ab56e2445a55f4d769eaa1">00196</a> <span class="preprocessor">#define USBHS_DEVIMR_EORSTE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) End of Reset Interrupt Mask */</span>
<a name="l00197"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga99cd4f9266d65efc4097c163f3439dad">00197</a> <span class="preprocessor">#define USBHS_DEVIMR_WAKEUPE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Wake-Up Interrupt Mask */</span>
<a name="l00198"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gadc8a3a7f073910a033ea65f5e06e0fec">00198</a> <span class="preprocessor">#define USBHS_DEVIMR_EORSME (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) End of Resume Interrupt Mask */</span>
<a name="l00199"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac502a3594ef496d4cd67b6e38ae4cc0b">00199</a> <span class="preprocessor">#define USBHS_DEVIMR_UPRSME (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Upstream Resume Interrupt Mask */</span>
<a name="l00200"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gafb66ec7c71c5ba927205c8008461613d">00200</a> <span class="preprocessor">#define USBHS_DEVIMR_PEP_0 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Endpoint 0 Interrupt Mask */</span>
<a name="l00201"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gafd7c055d72a3b712824629fc13f667b7">00201</a> <span class="preprocessor">#define USBHS_DEVIMR_PEP_1 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Endpoint 1 Interrupt Mask */</span>
<a name="l00202"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2b92bd3a3336e03c84847ddd249dcd64">00202</a> <span class="preprocessor">#define USBHS_DEVIMR_PEP_2 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Endpoint 2 Interrupt Mask */</span>
<a name="l00203"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac31020d4157f7f06551bee1e1b982166">00203</a> <span class="preprocessor">#define USBHS_DEVIMR_PEP_3 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Endpoint 3 Interrupt Mask */</span>
<a name="l00204"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga42e100b990f972d7dc54483b1aa8462a">00204</a> <span class="preprocessor">#define USBHS_DEVIMR_PEP_4 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Endpoint 4 Interrupt Mask */</span>
<a name="l00205"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0a689d341cf92739cd753c87e9d4c37a">00205</a> <span class="preprocessor">#define USBHS_DEVIMR_PEP_5 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Endpoint 5 Interrupt Mask */</span>
<a name="l00206"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf2daf6a675d98da260df1647c31a6649">00206</a> <span class="preprocessor">#define USBHS_DEVIMR_PEP_6 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Endpoint 6 Interrupt Mask */</span>
<a name="l00207"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa388c7e97ef7d81bc8080fb440273785">00207</a> <span class="preprocessor">#define USBHS_DEVIMR_PEP_7 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Endpoint 7 Interrupt Mask */</span>
<a name="l00208"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7c8704094858d52eea2afa2793403877">00208</a> <span class="preprocessor">#define USBHS_DEVIMR_PEP_8 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Endpoint 8 Interrupt Mask */</span>
<a name="l00209"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga870c505db29e638559d066668532a7a5">00209</a> <span class="preprocessor">#define USBHS_DEVIMR_PEP_9 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Endpoint 9 Interrupt Mask */</span>
<a name="l00210"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gacf5dcbb079ec3e4ec394ab4d1ec2e3f5">00210</a> <span class="preprocessor">#define USBHS_DEVIMR_PEP_10 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Endpoint 10 Interrupt Mask */</span>
<a name="l00211"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga555e0be777ded08b48792e9b30baebd8">00211</a> <span class="preprocessor">#define USBHS_DEVIMR_PEP_11 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) Endpoint 11 Interrupt Mask */</span>
<a name="l00212"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaec1f297e81c46ad2484071b0bf34e859">00212</a> <span class="preprocessor">#define USBHS_DEVIMR_DMA_1 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) DMA Channel 1 Interrupt Mask */</span>
<a name="l00213"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8198e72dfb6ca7599705881f83faaaa5">00213</a> <span class="preprocessor">#define USBHS_DEVIMR_DMA_2 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) DMA Channel 2 Interrupt Mask */</span>
<a name="l00214"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gadd1f31de85c1824a45c7343b3b44b9f8">00214</a> <span class="preprocessor">#define USBHS_DEVIMR_DMA_3 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) DMA Channel 3 Interrupt Mask */</span>
<a name="l00215"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga44ff54a55e96e54ca71d01810b3cc576">00215</a> <span class="preprocessor">#define USBHS_DEVIMR_DMA_4 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) DMA Channel 4 Interrupt Mask */</span>
<a name="l00216"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga698199b88949840066b914c986b97a7b">00216</a> <span class="preprocessor">#define USBHS_DEVIMR_DMA_5 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) DMA Channel 5 Interrupt Mask */</span>
<a name="l00217"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gae71f0d6b648cad590fb65603f7bec108">00217</a> <span class="preprocessor">#define USBHS_DEVIMR_DMA_6 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) DMA Channel 6 Interrupt Mask */</span>
<a name="l00218"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3973a81d48f489133495ba39a48b2097">00218</a> <span class="preprocessor">#define USBHS_DEVIMR_DMA_7 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (USBHS_DEVIMR) DMA Channel 7 Interrupt Mask */</span>
<a name="l00219"></a>00219 <span class="comment">/* -------- USBHS_DEVIDR : (USBHS Offset: 0x0014) Device Global Interrupt Disable Register -------- */</span>
<a name="l00220"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga15233bc488b1a9ab603613128263300a">00220</a> <span class="preprocessor">#define USBHS_DEVIDR_SUSPEC (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Suspend Interrupt Disable */</span>
<a name="l00221"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga463765e6f846cb2333272893532e77e2">00221</a> <span class="preprocessor">#define USBHS_DEVIDR_MSOFEC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Micro Start of Frame Interrupt Disable */</span>
<a name="l00222"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad5e52159956a6ef8f360b50acd959301">00222</a> <span class="preprocessor">#define USBHS_DEVIDR_SOFEC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Start of Frame Interrupt Disable */</span>
<a name="l00223"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac38f7ffa38403f8160b392490c620a18">00223</a> <span class="preprocessor">#define USBHS_DEVIDR_EORSTEC (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) End of Reset Interrupt Disable */</span>
<a name="l00224"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga58b300fb668b6a6c4caf00cd36a0dbc8">00224</a> <span class="preprocessor">#define USBHS_DEVIDR_WAKEUPEC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Wake-Up Interrupt Disable */</span>
<a name="l00225"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga70444ef92493dfca180499e8510b2fc7">00225</a> <span class="preprocessor">#define USBHS_DEVIDR_EORSMEC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) End of Resume Interrupt Disable */</span>
<a name="l00226"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga09aec79ff3dfda039ef5686ca7d1eaa3">00226</a> <span class="preprocessor">#define USBHS_DEVIDR_UPRSMEC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Upstream Resume Interrupt Disable */</span>
<a name="l00227"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4d786bb6a453f549dee7c43ca99e73a1">00227</a> <span class="preprocessor">#define USBHS_DEVIDR_PEP_0 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Endpoint 0 Interrupt Disable */</span>
<a name="l00228"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0d895e9bfbc5570ddca744f009cd5fc7">00228</a> <span class="preprocessor">#define USBHS_DEVIDR_PEP_1 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Endpoint 1 Interrupt Disable */</span>
<a name="l00229"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gade1490357edec0e625b63ce3394b84a5">00229</a> <span class="preprocessor">#define USBHS_DEVIDR_PEP_2 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Endpoint 2 Interrupt Disable */</span>
<a name="l00230"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2a74174e1a0ef142393f6185ddd6154d">00230</a> <span class="preprocessor">#define USBHS_DEVIDR_PEP_3 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Endpoint 3 Interrupt Disable */</span>
<a name="l00231"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac0c4d5faf32123d5991bcc666405b3ac">00231</a> <span class="preprocessor">#define USBHS_DEVIDR_PEP_4 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Endpoint 4 Interrupt Disable */</span>
<a name="l00232"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga42b3d46dd0360b7b04e8b9720e20e0d3">00232</a> <span class="preprocessor">#define USBHS_DEVIDR_PEP_5 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Endpoint 5 Interrupt Disable */</span>
<a name="l00233"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga912ad39def28280cdca92ee560903840">00233</a> <span class="preprocessor">#define USBHS_DEVIDR_PEP_6 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Endpoint 6 Interrupt Disable */</span>
<a name="l00234"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gabf61a4b6512d0323db5856191eb1d7e2">00234</a> <span class="preprocessor">#define USBHS_DEVIDR_PEP_7 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Endpoint 7 Interrupt Disable */</span>
<a name="l00235"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gabee37bd25c27890b903be07ff1dfdaf7">00235</a> <span class="preprocessor">#define USBHS_DEVIDR_PEP_8 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Endpoint 8 Interrupt Disable */</span>
<a name="l00236"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6f436caa84b23e3557076939b318208d">00236</a> <span class="preprocessor">#define USBHS_DEVIDR_PEP_9 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Endpoint 9 Interrupt Disable */</span>
<a name="l00237"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4831b9fcec7930a4fb9df2501d52778d">00237</a> <span class="preprocessor">#define USBHS_DEVIDR_PEP_10 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Endpoint 10 Interrupt Disable */</span>
<a name="l00238"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gacdc5bcf9d54308b8ec5df538a2ae9ea3">00238</a> <span class="preprocessor">#define USBHS_DEVIDR_PEP_11 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) Endpoint 11 Interrupt Disable */</span>
<a name="l00239"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gadcd3995bafb2db8f1026725ab01d497d">00239</a> <span class="preprocessor">#define USBHS_DEVIDR_DMA_1 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) DMA Channel 1 Interrupt Disable */</span>
<a name="l00240"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga884d75af63ba998db6d8f636a0583c75">00240</a> <span class="preprocessor">#define USBHS_DEVIDR_DMA_2 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) DMA Channel 2 Interrupt Disable */</span>
<a name="l00241"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad447f7973e83a2cf9f5e58e5192e7472">00241</a> <span class="preprocessor">#define USBHS_DEVIDR_DMA_3 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) DMA Channel 3 Interrupt Disable */</span>
<a name="l00242"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaaf3c1efa98e84b78bb7d7d0191936406">00242</a> <span class="preprocessor">#define USBHS_DEVIDR_DMA_4 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) DMA Channel 4 Interrupt Disable */</span>
<a name="l00243"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4cb9a975fc02e8ff3ebce0943b7d99ce">00243</a> <span class="preprocessor">#define USBHS_DEVIDR_DMA_5 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) DMA Channel 5 Interrupt Disable */</span>
<a name="l00244"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gae7c9b7dc9158c83a2f29c2da518cd04d">00244</a> <span class="preprocessor">#define USBHS_DEVIDR_DMA_6 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) DMA Channel 6 Interrupt Disable */</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga47114c490f9c49872eaec366836ae82a">00245</a> <span class="preprocessor">#define USBHS_DEVIDR_DMA_7 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (USBHS_DEVIDR) DMA Channel 7 Interrupt Disable */</span>
<a name="l00246"></a>00246 <span class="comment">/* -------- USBHS_DEVIER : (USBHS Offset: 0x0018) Device Global Interrupt Enable Register -------- */</span>
<a name="l00247"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5ad81ac99d74f1231b972e9750d6cb4a">00247</a> <span class="preprocessor">#define USBHS_DEVIER_SUSPES (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Suspend Interrupt Enable */</span>
<a name="l00248"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga225a9e428f65224fb3d621a95dcd4b83">00248</a> <span class="preprocessor">#define USBHS_DEVIER_MSOFES (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Micro Start of Frame Interrupt Enable */</span>
<a name="l00249"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7de30665df3c266939e6d925de57990a">00249</a> <span class="preprocessor">#define USBHS_DEVIER_SOFES (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Start of Frame Interrupt Enable */</span>
<a name="l00250"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gafca5592f127b2370fa403d94589ccc00">00250</a> <span class="preprocessor">#define USBHS_DEVIER_EORSTES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) End of Reset Interrupt Enable */</span>
<a name="l00251"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5e2be40cd44f9f28021fe1a0f0474160">00251</a> <span class="preprocessor">#define USBHS_DEVIER_WAKEUPES (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Wake-Up Interrupt Enable */</span>
<a name="l00252"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac482d6665434c2b43ebad538db574d17">00252</a> <span class="preprocessor">#define USBHS_DEVIER_EORSMES (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) End of Resume Interrupt Enable */</span>
<a name="l00253"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gabd02bb18fa0063b65700ab20d8528da0">00253</a> <span class="preprocessor">#define USBHS_DEVIER_UPRSMES (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Upstream Resume Interrupt Enable */</span>
<a name="l00254"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga95c2321fc7ba013fe2c613838aa9d24a">00254</a> <span class="preprocessor">#define USBHS_DEVIER_PEP_0 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Endpoint 0 Interrupt Enable */</span>
<a name="l00255"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gade04c79b70b6413c9c5afb6cba95c952">00255</a> <span class="preprocessor">#define USBHS_DEVIER_PEP_1 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Endpoint 1 Interrupt Enable */</span>
<a name="l00256"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab814860997596c62b61ab99523636f55">00256</a> <span class="preprocessor">#define USBHS_DEVIER_PEP_2 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Endpoint 2 Interrupt Enable */</span>
<a name="l00257"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga037577d8bbcd341584240bddc8eabb6c">00257</a> <span class="preprocessor">#define USBHS_DEVIER_PEP_3 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Endpoint 3 Interrupt Enable */</span>
<a name="l00258"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga62de7f4d4ad1162b9b2fd33bd6e0519d">00258</a> <span class="preprocessor">#define USBHS_DEVIER_PEP_4 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Endpoint 4 Interrupt Enable */</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaad5b4ecda884e5a30f447da4a57a5b09">00259</a> <span class="preprocessor">#define USBHS_DEVIER_PEP_5 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Endpoint 5 Interrupt Enable */</span>
<a name="l00260"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab1e6852eb17483b0a88793b4224e9bfa">00260</a> <span class="preprocessor">#define USBHS_DEVIER_PEP_6 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Endpoint 6 Interrupt Enable */</span>
<a name="l00261"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga69639d539ccbec8775cc4fd4a97c3c5f">00261</a> <span class="preprocessor">#define USBHS_DEVIER_PEP_7 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Endpoint 7 Interrupt Enable */</span>
<a name="l00262"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga31087c3b3d3c78d034e7a277f13e85da">00262</a> <span class="preprocessor">#define USBHS_DEVIER_PEP_8 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Endpoint 8 Interrupt Enable */</span>
<a name="l00263"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga35c6c650e417e85c0e102c2eb98c1d21">00263</a> <span class="preprocessor">#define USBHS_DEVIER_PEP_9 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Endpoint 9 Interrupt Enable */</span>
<a name="l00264"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga21412998dd56cc4408626fb2c98cadd8">00264</a> <span class="preprocessor">#define USBHS_DEVIER_PEP_10 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Endpoint 10 Interrupt Enable */</span>
<a name="l00265"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaef695cfb4079c68f92a05817e9885dec">00265</a> <span class="preprocessor">#define USBHS_DEVIER_PEP_11 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) Endpoint 11 Interrupt Enable */</span>
<a name="l00266"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga818377ea55b0df1a3425ecd4a75d93b3">00266</a> <span class="preprocessor">#define USBHS_DEVIER_DMA_1 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) DMA Channel 1 Interrupt Enable */</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga77e6f737a9a0d19a659faebd731f5efe">00267</a> <span class="preprocessor">#define USBHS_DEVIER_DMA_2 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) DMA Channel 2 Interrupt Enable */</span>
<a name="l00268"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6022a0b8ecbc042bd7efd4d85460946a">00268</a> <span class="preprocessor">#define USBHS_DEVIER_DMA_3 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) DMA Channel 3 Interrupt Enable */</span>
<a name="l00269"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga9178945c2ec5b054a9fd64561189b413">00269</a> <span class="preprocessor">#define USBHS_DEVIER_DMA_4 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) DMA Channel 4 Interrupt Enable */</span>
<a name="l00270"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga44eeff27bff5b15f577c4fe9962a3fdc">00270</a> <span class="preprocessor">#define USBHS_DEVIER_DMA_5 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) DMA Channel 5 Interrupt Enable */</span>
<a name="l00271"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaaeecbf6bd179bec87833b4d9297ab7d9">00271</a> <span class="preprocessor">#define USBHS_DEVIER_DMA_6 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) DMA Channel 6 Interrupt Enable */</span>
<a name="l00272"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5022ffc26a0de3a7e15f0f83771b0c5e">00272</a> <span class="preprocessor">#define USBHS_DEVIER_DMA_7 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (USBHS_DEVIER) DMA Channel 7 Interrupt Enable */</span>
<a name="l00273"></a>00273 <span class="comment">/* -------- USBHS_DEVEPT : (USBHS Offset: 0x001C) Device Endpoint Register -------- */</span>
<a name="l00274"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga495c810232976aa41c14bac75311c001">00274</a> <span class="preprocessor">#define USBHS_DEVEPT_EPEN0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 0 Enable */</span>
<a name="l00275"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7278c56cef90735da6dc2727d2a01265">00275</a> <span class="preprocessor">#define USBHS_DEVEPT_EPEN1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 1 Enable */</span>
<a name="l00276"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf1b6125c82a6a1e00ccca17eba98b146">00276</a> <span class="preprocessor">#define USBHS_DEVEPT_EPEN2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 2 Enable */</span>
<a name="l00277"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab43e7662a85e71511c9ce4a3a8ac628e">00277</a> <span class="preprocessor">#define USBHS_DEVEPT_EPEN3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 3 Enable */</span>
<a name="l00278"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga061bc8d4b4b15d911b06a560b6734978">00278</a> <span class="preprocessor">#define USBHS_DEVEPT_EPEN4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 4 Enable */</span>
<a name="l00279"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga129a8c5968a36f6a8c95fe96a9ba69bb">00279</a> <span class="preprocessor">#define USBHS_DEVEPT_EPEN5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 5 Enable */</span>
<a name="l00280"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf558bdac0b92e81eb1efa72b184c9fbb">00280</a> <span class="preprocessor">#define USBHS_DEVEPT_EPEN6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 6 Enable */</span>
<a name="l00281"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab90a8c74e8571613e2e42b2058569e12">00281</a> <span class="preprocessor">#define USBHS_DEVEPT_EPEN7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 7 Enable */</span>
<a name="l00282"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3a373963e79552b55d5c58576acd26e8">00282</a> <span class="preprocessor">#define USBHS_DEVEPT_EPEN8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 8 Enable */</span>
<a name="l00283"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa1dded3e04fd3b1b0bb6974490c7eeb4">00283</a> <span class="preprocessor">#define USBHS_DEVEPT_EPRST0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 0 Reset */</span>
<a name="l00284"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga64ccf2f6332cb69a6bcd437af4aa8de8">00284</a> <span class="preprocessor">#define USBHS_DEVEPT_EPRST1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 1 Reset */</span>
<a name="l00285"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gabe64f2436583cfadfcb6f9ea4615a793">00285</a> <span class="preprocessor">#define USBHS_DEVEPT_EPRST2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 2 Reset */</span>
<a name="l00286"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa53657d7905f8b1def9da56935a73c87">00286</a> <span class="preprocessor">#define USBHS_DEVEPT_EPRST3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 3 Reset */</span>
<a name="l00287"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga9fc2be8154c74313a16be3080dc5e995">00287</a> <span class="preprocessor">#define USBHS_DEVEPT_EPRST4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 4 Reset */</span>
<a name="l00288"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2c82b1cb26f34d93d6a0a9b5c284e5a9">00288</a> <span class="preprocessor">#define USBHS_DEVEPT_EPRST5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 5 Reset */</span>
<a name="l00289"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga835b6246c121bfb9f26785a8e646ccd2">00289</a> <span class="preprocessor">#define USBHS_DEVEPT_EPRST6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 6 Reset */</span>
<a name="l00290"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaaa15b70824287596c6684c0649746115">00290</a> <span class="preprocessor">#define USBHS_DEVEPT_EPRST7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 7 Reset */</span>
<a name="l00291"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3663936abe9f7d7cc8df94bd87d1e795">00291</a> <span class="preprocessor">#define USBHS_DEVEPT_EPRST8 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPT) Endpoint 8 Reset */</span>
<a name="l00292"></a>00292 <span class="comment">/* -------- USBHS_DEVFNUM : (USBHS Offset: 0x0020) Device Frame Number Register -------- */</span>
<a name="l00293"></a>00293 <span class="preprocessor">#define USBHS_DEVFNUM_MFNUM_Pos 0</span>
<a name="l00294"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab9cf1a9f4f20449528d26d4e5aae98e8">00294</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVFNUM_MFNUM_Msk (0x7u &lt;&lt; USBHS_DEVFNUM_MFNUM_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVFNUM) Micro Frame Number */</span>
<a name="l00295"></a>00295 <span class="preprocessor">#define USBHS_DEVFNUM_FNUM_Pos 3</span>
<a name="l00296"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab99a382c8e0f0a7fe07ff224d0e1bd68">00296</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVFNUM_FNUM_Msk (0x7ffu &lt;&lt; USBHS_DEVFNUM_FNUM_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVFNUM) Frame Number */</span>
<a name="l00297"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4df9554cc274588bae10e6e109461aa3">00297</a> <span class="preprocessor">#define USBHS_DEVFNUM_FNCERR (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (USBHS_DEVFNUM) Frame Number CRC Error */</span>
<a name="l00298"></a>00298 <span class="comment">/* -------- USBHS_DEVEPTCFG[10] : (USBHS Offset: 0x100) Device Endpoint Configuration Register (n = 0) -------- */</span>
<a name="l00299"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaca800bdf4e2d323dcf1455b8c6b77941">00299</a> <span class="preprocessor">#define USBHS_DEVEPTCFG_ALLOC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Endpoint Memory Allocate */</span>
<a name="l00300"></a>00300 <span class="preprocessor">#define USBHS_DEVEPTCFG_EPBK_Pos 2</span>
<a name="l00301"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga21ff629a9b5ae6ea0e8255180ca92df3">00301</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTCFG_EPBK_Msk (0x3u &lt;&lt; USBHS_DEVEPTCFG_EPBK_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Endpoint Banks */</span>
<a name="l00302"></a>00302 <span class="preprocessor">#define USBHS_DEVEPTCFG_EPBK(value) ((USBHS_DEVEPTCFG_EPBK_Msk &amp; ((value) &lt;&lt; USBHS_DEVEPTCFG_EPBK_Pos)))</span>
<a name="l00303"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad917d30d65138878950a81c136360142">00303</a> <span class="preprocessor"></span><span class="preprocessor">#define   USBHS_DEVEPTCFG_EPBK_1_BANK (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Single-bank endpoint */</span>
<a name="l00304"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga007501247a16b5f40536efe67c660458">00304</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_EPBK_2_BANK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Double-bank endpoint */</span>
<a name="l00305"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaacf793331bc0eb223c5ed1a5e8712165">00305</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_EPBK_3_BANK (0x2u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Triple-bank endpoint */</span>
<a name="l00306"></a>00306 <span class="preprocessor">#define USBHS_DEVEPTCFG_EPSIZE_Pos 4</span>
<a name="l00307"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5e7d8a83079e1c65a44d5028003969e0">00307</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTCFG_EPSIZE_Msk (0x7u &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Endpoint Size */</span>
<a name="l00308"></a>00308 <span class="preprocessor">#define USBHS_DEVEPTCFG_EPSIZE(value) ((USBHS_DEVEPTCFG_EPSIZE_Msk &amp; ((value) &lt;&lt; USBHS_DEVEPTCFG_EPSIZE_Pos)))</span>
<a name="l00309"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga76ef3637dc2e686e84af8f8a8dd47c75">00309</a> <span class="preprocessor"></span><span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_8_BYTE (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) 8 bytes */</span>
<a name="l00310"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga028f507272a99734cc04ae02211133f4">00310</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_16_BYTE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) 16 bytes */</span>
<a name="l00311"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab2e727848abe36c82c1ed5ab621a68a1">00311</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_32_BYTE (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) 32 bytes */</span>
<a name="l00312"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga801cd9c63c16350a53e9bc2d92872980">00312</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_64_BYTE (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) 64 bytes */</span>
<a name="l00313"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaada6b4c339fd81152ebf6b88657ce678">00313</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_128_BYTE (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) 128 bytes */</span>
<a name="l00314"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga65463bfd966add42c50286017402b044">00314</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_256_BYTE (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) 256 bytes */</span>
<a name="l00315"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2d333b468cf7268f13cf096b3fab2467">00315</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_512_BYTE (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) 512 bytes */</span>
<a name="l00316"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga22733ae82f074ec9b79dc1d573ada90d">00316</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_EPSIZE_1024_BYTE (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) 1024 bytes */</span>
<a name="l00317"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0ecea3cab7098eb72284e7764de66b99">00317</a> <span class="preprocessor">#define USBHS_DEVEPTCFG_EPDIR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Endpoint Direction */</span>
<a name="l00318"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa1a02d73157950451d7a5264a081bd58">00318</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_EPDIR_OUT (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) The endpoint direction is OUT. */</span>
<a name="l00319"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga1ba830969571ea8556bc92f33d94c456">00319</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_EPDIR_IN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) The endpoint direction is IN (nor for control endpoints). */</span>
<a name="l00320"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa52c2089b535eb7388ab6de35109624c">00320</a> <span class="preprocessor">#define USBHS_DEVEPTCFG_AUTOSW (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Automatic Switch */</span>
<a name="l00321"></a>00321 <span class="preprocessor">#define USBHS_DEVEPTCFG_EPTYPE_Pos 11</span>
<a name="l00322"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga1d958ff9ac36dece0834fdbc705fe4dc">00322</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTCFG_EPTYPE_Msk (0x3u &lt;&lt; USBHS_DEVEPTCFG_EPTYPE_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Endpoint Type */</span>
<a name="l00323"></a>00323 <span class="preprocessor">#define USBHS_DEVEPTCFG_EPTYPE(value) ((USBHS_DEVEPTCFG_EPTYPE_Msk &amp; ((value) &lt;&lt; USBHS_DEVEPTCFG_EPTYPE_Pos)))</span>
<a name="l00324"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaad3788fed33d8c54c856093e2f45258f">00324</a> <span class="preprocessor"></span><span class="preprocessor">#define   USBHS_DEVEPTCFG_EPTYPE_CTRL (0x0u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Control */</span>
<a name="l00325"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga87d13f79eb203b988827d920c0fb3fb5">00325</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_EPTYPE_ISO (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Isochronous */</span>
<a name="l00326"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0e7b543add6ac23998dae0d7eb75a5d5">00326</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_EPTYPE_BLK (0x2u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Bulk */</span>
<a name="l00327"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7ebf575146574754d0803f2fe597888d">00327</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_EPTYPE_INTRPT (0x3u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Interrupt */</span>
<a name="l00328"></a>00328 <span class="preprocessor">#define USBHS_DEVEPTCFG_NBTRANS_Pos 13</span>
<a name="l00329"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab90c7fa9a6197762b7b552d39b9e71f2">00329</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTCFG_NBTRANS_Msk (0x3u &lt;&lt; USBHS_DEVEPTCFG_NBTRANS_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Number of transactions per microframe for isochronous endpoint */</span>
<a name="l00330"></a>00330 <span class="preprocessor">#define USBHS_DEVEPTCFG_NBTRANS(value) ((USBHS_DEVEPTCFG_NBTRANS_Msk &amp; ((value) &lt;&lt; USBHS_DEVEPTCFG_NBTRANS_Pos)))</span>
<a name="l00331"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga43b2db530b01ee6470bfc7054287b538">00331</a> <span class="preprocessor"></span><span class="preprocessor">#define   USBHS_DEVEPTCFG_NBTRANS_0_TRANS (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Reserved to endpoint that does not have the high-bandwidth isochronous capability. */</span>
<a name="l00332"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6db69fd65f655a87942c2302b78e888c">00332</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_NBTRANS_1_TRANS (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Default value: one transaction per microframe. */</span>
<a name="l00333"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga344108e9f3093a59992c4b40dcf55d85">00333</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_NBTRANS_2_TRANS (0x2u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Two transactions per microframe. This endpoint should be configured as double-bank. */</span>
<a name="l00334"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga668cdeba374eaa8796bc36556b33d305">00334</a> <span class="preprocessor">#define   USBHS_DEVEPTCFG_NBTRANS_3_TRANS (0x3u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTCFG[10]) Three transactions per microframe. This endpoint should be configured as triple-bank. */</span>
<a name="l00335"></a>00335 <span class="comment">/* -------- USBHS_DEVEPTISR[10] : (USBHS Offset: 0x130) Device Endpoint Status Register (n = 0) -------- */</span>
<a name="l00336"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga90f3eb46b67012a13277f7fa34a433d9">00336</a> <span class="preprocessor">#define USBHS_DEVEPTISR_TXINI (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Transmitted IN Data Interrupt */</span>
<a name="l00337"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0cb192d6efb653c28e962175c389896a">00337</a> <span class="preprocessor">#define USBHS_DEVEPTISR_RXOUTI (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Received OUT Data Interrupt */</span>
<a name="l00338"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga612669600cec1778ab5e97f869aee53b">00338</a> <span class="preprocessor">#define USBHS_DEVEPTISR_RXSTPI (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Received SETUP Interrupt */</span>
<a name="l00339"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gae9b85a13a7b3e767ea4ff4480ffc4aa4">00339</a> <span class="preprocessor">#define USBHS_DEVEPTISR_NAKOUTI (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) NAKed OUT Interrupt */</span>
<a name="l00340"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga529fa6ed28b70b37d2fe4ab6e84f172a">00340</a> <span class="preprocessor">#define USBHS_DEVEPTISR_NAKINI (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) NAKed IN Interrupt */</span>
<a name="l00341"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gacb8f42f7eb36900d7a54ab563c416d79">00341</a> <span class="preprocessor">#define USBHS_DEVEPTISR_OVERFI (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Overflow Interrupt */</span>
<a name="l00342"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8c7202988532c09acf4906a50eb93b1e">00342</a> <span class="preprocessor">#define USBHS_DEVEPTISR_STALLEDI (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) STALLed Interrupt */</span>
<a name="l00343"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga772ac931e2e8399d48549904ea66137c">00343</a> <span class="preprocessor">#define USBHS_DEVEPTISR_SHORTPACKET (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Short Packet Interrupt */</span>
<a name="l00344"></a>00344 <span class="preprocessor">#define USBHS_DEVEPTISR_DTSEQ_Pos 8</span>
<a name="l00345"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab87a693003d1be232a36df45a45d35fa">00345</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTISR_DTSEQ_Msk (0x3u &lt;&lt; USBHS_DEVEPTISR_DTSEQ_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Data Toggle Sequence */</span>
<a name="l00346"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga686110b80786155ed941911f7bf7bac0">00346</a> <span class="preprocessor">#define   USBHS_DEVEPTISR_DTSEQ_DATA0 (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Data0 toggle sequence */</span>
<a name="l00347"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga80408964fc89b049ba2ba0d502597d9d">00347</a> <span class="preprocessor">#define   USBHS_DEVEPTISR_DTSEQ_DATA1 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Data1 toggle sequence */</span>
<a name="l00348"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad21f23dbbe4b746cb9b0bbf10ee091f0">00348</a> <span class="preprocessor">#define   USBHS_DEVEPTISR_DTSEQ_DATA2 (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Reserved for high-bandwidth isochronous endpoint */</span>
<a name="l00349"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga568eb6f4113642173ebcf3c303ad086e">00349</a> <span class="preprocessor">#define   USBHS_DEVEPTISR_DTSEQ_MDATA (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Reserved for high-bandwidth isochronous endpoint */</span>
<a name="l00350"></a>00350 <span class="preprocessor">#define USBHS_DEVEPTISR_NBUSYBK_Pos 12</span>
<a name="l00351"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4119a6fbd21e0fa7cdc7260da0996337">00351</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTISR_NBUSYBK_Msk (0x3u &lt;&lt; USBHS_DEVEPTISR_NBUSYBK_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Number of Busy Banks */</span>
<a name="l00352"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga1d6f576b3dd9ea1df914ac0f6955a12e">00352</a> <span class="preprocessor">#define   USBHS_DEVEPTISR_NBUSYBK_0_BUSY (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) 0 busy bank (all banks free) */</span>
<a name="l00353"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa68c69091069c73fd28083895e80d878">00353</a> <span class="preprocessor">#define   USBHS_DEVEPTISR_NBUSYBK_1_BUSY (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) 1 busy bank */</span>
<a name="l00354"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad73f58e4156b8dd35070b4a14408aa20">00354</a> <span class="preprocessor">#define   USBHS_DEVEPTISR_NBUSYBK_2_BUSY (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) 2 busy banks */</span>
<a name="l00355"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa39743799ddb041a3cb76d050d638892">00355</a> <span class="preprocessor">#define   USBHS_DEVEPTISR_NBUSYBK_3_BUSY (0x3u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) 3 busy banks */</span>
<a name="l00356"></a>00356 <span class="preprocessor">#define USBHS_DEVEPTISR_CURRBK_Pos 14</span>
<a name="l00357"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7c73d2b3727580bd7efba8f42386146a">00357</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTISR_CURRBK_Msk (0x3u &lt;&lt; USBHS_DEVEPTISR_CURRBK_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Current Bank */</span>
<a name="l00358"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga69452e2ef35a964e9d9565a530992986">00358</a> <span class="preprocessor">#define   USBHS_DEVEPTISR_CURRBK_BANK0 (0x0u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Current bank is bank0 */</span>
<a name="l00359"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8469b25586b51f7157353843faee46a5">00359</a> <span class="preprocessor">#define   USBHS_DEVEPTISR_CURRBK_BANK1 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Current bank is bank1 */</span>
<a name="l00360"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac4b7b4890cb24cf67ab983ea62bb76bd">00360</a> <span class="preprocessor">#define   USBHS_DEVEPTISR_CURRBK_BANK2 (0x2u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Current bank is bank2 */</span>
<a name="l00361"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac2222730ead1f5af9fbc5c3759d7b887">00361</a> <span class="preprocessor">#define USBHS_DEVEPTISR_RWALL (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Read/Write Allowed */</span>
<a name="l00362"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga771d902b6fdb7b43ba20de29e7a14b8a">00362</a> <span class="preprocessor">#define USBHS_DEVEPTISR_CTRLDIR (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Control Direction */</span>
<a name="l00363"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab11ea1f5bd0a35cb8ba91d188561bd13">00363</a> <span class="preprocessor">#define USBHS_DEVEPTISR_CFGOK (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Configuration OK Status */</span>
<a name="l00364"></a>00364 <span class="preprocessor">#define USBHS_DEVEPTISR_BYCT_Pos 20</span>
<a name="l00365"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2e48723f821a7a4a14d06945389604f1">00365</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVEPTISR_BYCT_Msk (0x7ffu &lt;&lt; USBHS_DEVEPTISR_BYCT_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Byte Count */</span>
<a name="l00366"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3402a7aff01b4227937cf65febb10cd1">00366</a> <span class="preprocessor">#define USBHS_DEVEPTISR_UNDERFI (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) Underflow Interrupt */</span>
<a name="l00367"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gadb464c9795a551ffbc5f8caf82a300f4">00367</a> <span class="preprocessor">#define USBHS_DEVEPTISR_HBISOINERRI (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) High Bandwidth Isochronous IN Underflow Error Interrupt */</span>
<a name="l00368"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4cf329754c5659a3cfe71ea3bd88e139">00368</a> <span class="preprocessor">#define USBHS_DEVEPTISR_HBISOFLUSHI (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) High Bandwidth Isochronous IN Flush Interrupt */</span>
<a name="l00369"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac26c5077582903d5f4fe4cc7e73d9c0e">00369</a> <span class="preprocessor">#define USBHS_DEVEPTISR_CRCERRI (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) CRC Error Interrupt */</span>
<a name="l00370"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab6dcbd03569ad3f323f84088229ac719">00370</a> <span class="preprocessor">#define USBHS_DEVEPTISR_ERRORTRANS (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTISR[10]) High-bandwidth Isochronous OUT Endpoint Transaction Error Interrupt */</span>
<a name="l00371"></a>00371 <span class="comment">/* -------- USBHS_DEVEPTICR[10] : (USBHS Offset: 0x160) Device Endpoint Clear Register (n = 0) -------- */</span>
<a name="l00372"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga072e1451366eb7e0bc4ee7dd308464a8">00372</a> <span class="preprocessor">#define USBHS_DEVEPTICR_TXINIC (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTICR[10]) Transmitted IN Data Interrupt Clear */</span>
<a name="l00373"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac17c69b4ae3937824710fad3af2af8c2">00373</a> <span class="preprocessor">#define USBHS_DEVEPTICR_RXOUTIC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTICR[10]) Received OUT Data Interrupt Clear */</span>
<a name="l00374"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga74aaf10c3b3f9a3c561430e1948f2177">00374</a> <span class="preprocessor">#define USBHS_DEVEPTICR_RXSTPIC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTICR[10]) Received SETUP Interrupt Clear */</span>
<a name="l00375"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3659c5fa83d6311cf6972873abab8175">00375</a> <span class="preprocessor">#define USBHS_DEVEPTICR_NAKOUTIC (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTICR[10]) NAKed OUT Interrupt Clear */</span>
<a name="l00376"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7765091e9bc91c9256e0970fd461c910">00376</a> <span class="preprocessor">#define USBHS_DEVEPTICR_NAKINIC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTICR[10]) NAKed IN Interrupt Clear */</span>
<a name="l00377"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga86269e7c828e6f56daa4d6d164cba205">00377</a> <span class="preprocessor">#define USBHS_DEVEPTICR_OVERFIC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTICR[10]) Overflow Interrupt Clear */</span>
<a name="l00378"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa8e26b5bde4aa55a5ccbf652d66eb58c">00378</a> <span class="preprocessor">#define USBHS_DEVEPTICR_STALLEDIC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTICR[10]) STALLed Interrupt Clear */</span>
<a name="l00379"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga157a85d1247175cdabb46c823d30dcc7">00379</a> <span class="preprocessor">#define USBHS_DEVEPTICR_SHORTPACKETC (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTICR[10]) Short Packet Interrupt Clear */</span>
<a name="l00380"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga62fa84e30ca3a2de864ec235f99b1fb2">00380</a> <span class="preprocessor">#define USBHS_DEVEPTICR_UNDERFIC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTICR[10]) Underflow Interrupt Clear */</span>
<a name="l00381"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga545da4a14b5d0a1116acefa6b9f9ef06">00381</a> <span class="preprocessor">#define USBHS_DEVEPTICR_HBISOINERRIC (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTICR[10]) High Bandwidth Isochronous IN Underflow Error Interrupt Clear */</span>
<a name="l00382"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf7a950038e2e41020695d1a43f25593b">00382</a> <span class="preprocessor">#define USBHS_DEVEPTICR_HBISOFLUSHIC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTICR[10]) High Bandwidth Isochronous IN Flush Interrupt Clear */</span>
<a name="l00383"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga113daf9e53959a559925a35d5e5fd7cd">00383</a> <span class="preprocessor">#define USBHS_DEVEPTICR_CRCERRIC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTICR[10]) CRC Error Interrupt Clear */</span>
<a name="l00384"></a>00384 <span class="comment">/* -------- USBHS_DEVEPTIFR[10] : (USBHS Offset: 0x190) Device Endpoint Set Register (n = 0) -------- */</span>
<a name="l00385"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad5da0b534cb39cd8d5476f606569a6d6">00385</a> <span class="preprocessor">#define USBHS_DEVEPTIFR_TXINIS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIFR[10]) Transmitted IN Data Interrupt Set */</span>
<a name="l00386"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaef3d6bfad543d172ba059744c175190e">00386</a> <span class="preprocessor">#define USBHS_DEVEPTIFR_RXOUTIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIFR[10]) Received OUT Data Interrupt Set */</span>
<a name="l00387"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga974795f10c7e14d470d001c948a74803">00387</a> <span class="preprocessor">#define USBHS_DEVEPTIFR_RXSTPIS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIFR[10]) Received SETUP Interrupt Set */</span>
<a name="l00388"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7a7af5d0054bf3e037f35ccc1c952906">00388</a> <span class="preprocessor">#define USBHS_DEVEPTIFR_NAKOUTIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIFR[10]) NAKed OUT Interrupt Set */</span>
<a name="l00389"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga053fa6b866c9381fa1de30765cbd3408">00389</a> <span class="preprocessor">#define USBHS_DEVEPTIFR_NAKINIS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIFR[10]) NAKed IN Interrupt Set */</span>
<a name="l00390"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5f6aa026b3b128a93676d9c9d91d18ef">00390</a> <span class="preprocessor">#define USBHS_DEVEPTIFR_OVERFIS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIFR[10]) Overflow Interrupt Set */</span>
<a name="l00391"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga846303c6eec66e5d8173a46e59853b49">00391</a> <span class="preprocessor">#define USBHS_DEVEPTIFR_STALLEDIS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIFR[10]) STALLed Interrupt Set */</span>
<a name="l00392"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0296712d52b09beb0817d8f5c62cb452">00392</a> <span class="preprocessor">#define USBHS_DEVEPTIFR_SHORTPACKETS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIFR[10]) Short Packet Interrupt Set */</span>
<a name="l00393"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga75f18604fd51b2f10dd5cc994437ec13">00393</a> <span class="preprocessor">#define USBHS_DEVEPTIFR_NBUSYBKS (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIFR[10]) Number of Busy Banks Interrupt Set */</span>
<a name="l00394"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4ebbb91c6cde6340f9472320d19a88f2">00394</a> <span class="preprocessor">#define USBHS_DEVEPTIFR_UNDERFIS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIFR[10]) Underflow Interrupt Set */</span>
<a name="l00395"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf573d3bfe9120072b6b2fe3c9615de63">00395</a> <span class="preprocessor">#define USBHS_DEVEPTIFR_HBISOINERRIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIFR[10]) High Bandwidth Isochronous IN Underflow Error Interrupt Set */</span>
<a name="l00396"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gabf811824e1de2fe6e7b76c578ceff076">00396</a> <span class="preprocessor">#define USBHS_DEVEPTIFR_HBISOFLUSHIS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIFR[10]) High Bandwidth Isochronous IN Flush Interrupt Set */</span>
<a name="l00397"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa5623b30feb810c965bbcb7ffe738409">00397</a> <span class="preprocessor">#define USBHS_DEVEPTIFR_CRCERRIS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIFR[10]) CRC Error Interrupt Set */</span>
<a name="l00398"></a>00398 <span class="comment">/* -------- USBHS_DEVEPTIMR[10] : (USBHS Offset: 0x1C0) Device Endpoint Mask Register (n = 0) -------- */</span>
<a name="l00399"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac5018fe01400b305ff6086d4005ff507">00399</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_TXINE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) Transmitted IN Data Interrupt */</span>
<a name="l00400"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga46724001992bdc99d1f5a177bcbbb210">00400</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_RXOUTE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) Received OUT Data Interrupt */</span>
<a name="l00401"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga141de560807a878d246c69cc444e9c55">00401</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_RXSTPE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) Received SETUP Interrupt */</span>
<a name="l00402"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2a77d73c670056fb0de1f3ebc76d0f01">00402</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_NAKOUTE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) NAKed OUT Interrupt */</span>
<a name="l00403"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab957c542cda90bafce4132da398b452b">00403</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_NAKINE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) NAKed IN Interrupt */</span>
<a name="l00404"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa1a07f350ef3b4d16358ed09df3501c6">00404</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_OVERFE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) Overflow Interrupt */</span>
<a name="l00405"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga82e3b7630ee9295aa721592245766104">00405</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_STALLEDE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) STALLed Interrupt */</span>
<a name="l00406"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gafa2955dd02075653c70924a17e086e06">00406</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_SHORTPACKETE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) Short Packet Interrupt */</span>
<a name="l00407"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga80f2dc9129bff47fff3b1b5232ea08d5">00407</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_NBUSYBKE (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) Number of Busy Banks Interrupt */</span>
<a name="l00408"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad1deaf9781f1fad44ea4877a95185d40">00408</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_KILLBK (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) Kill IN Bank */</span>
<a name="l00409"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga186ba487e59f7aa7e67c7a47ea3c4273">00409</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_FIFOCON (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) FIFO Control */</span>
<a name="l00410"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga33be39f8b06f32cf860d783b0d60e591">00410</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_EPDISHDMA (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) Endpoint Interrupts Disable HDMA Request */</span>
<a name="l00411"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2b8ab726559173db686c4ed894e4d675">00411</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_NYETDIS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) NYET Token Disable */</span>
<a name="l00412"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga857d36877d31b2b9b4674812680e0127">00412</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_RSTDT (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) Reset Data Toggle */</span>
<a name="l00413"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga9303a4c0d94535f879eec79d44321a5f">00413</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_STALLRQ (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) STALL Request */</span>
<a name="l00414"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga36687100163c9ee32cdf3da0cd3d1bb8">00414</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_UNDERFE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) Underflow Interrupt */</span>
<a name="l00415"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga54e551347b283a2baeaf23522e7eacab">00415</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_HBISOINERRE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) High Bandwidth Isochronous IN Error Interrupt */</span>
<a name="l00416"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaaed6d79e76bd673a011e23626c594991">00416</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_HBISOFLUSHE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) High Bandwidth Isochronous IN Flush Interrupt */</span>
<a name="l00417"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf11b63faa3c81681651d1c618d4a8896">00417</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_CRCERRE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) CRC Error Interrupt */</span>
<a name="l00418"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8dbb85f27a0c6b5f6ddf2d3f7aee3c10">00418</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_MDATAE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) MData Interrupt */</span>
<a name="l00419"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf3e4e1efe7661d24c3cb60e370824a04">00419</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_DATAXE (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) DataX Interrupt */</span>
<a name="l00420"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga39d2bc9137a99d759e889e72b20d5784">00420</a> <span class="preprocessor">#define USBHS_DEVEPTIMR_ERRORTRANSE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIMR[10]) Transaction Error Interrupt */</span>
<a name="l00421"></a>00421 <span class="comment">/* -------- USBHS_DEVEPTIER[10] : (USBHS Offset: 0x1F0) Device Endpoint Enable Register (n = 0) -------- */</span>
<a name="l00422"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gadaf4a6b6fc4cd4f3ccb9f038c0dd961c">00422</a> <span class="preprocessor">#define USBHS_DEVEPTIER_TXINES (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) Transmitted IN Data Interrupt Enable */</span>
<a name="l00423"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4c5b287a879e1d4f9a02bbe5a17c8114">00423</a> <span class="preprocessor">#define USBHS_DEVEPTIER_RXOUTES (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) Received OUT Data Interrupt Enable */</span>
<a name="l00424"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5a663a7ed6edeebe0935d7497d01b728">00424</a> <span class="preprocessor">#define USBHS_DEVEPTIER_RXSTPES (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) Received SETUP Interrupt Enable */</span>
<a name="l00425"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga24822d471dea7d8a4be842541b6ef704">00425</a> <span class="preprocessor">#define USBHS_DEVEPTIER_NAKOUTES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) NAKed OUT Interrupt Enable */</span>
<a name="l00426"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga931a5b704dfa8cfeee1cb5650f32d991">00426</a> <span class="preprocessor">#define USBHS_DEVEPTIER_NAKINES (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) NAKed IN Interrupt Enable */</span>
<a name="l00427"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa14069bf434d86010c9be8ef0a8bc863">00427</a> <span class="preprocessor">#define USBHS_DEVEPTIER_OVERFES (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) Overflow Interrupt Enable */</span>
<a name="l00428"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac9e15525c309dcb99a26f07281736ce4">00428</a> <span class="preprocessor">#define USBHS_DEVEPTIER_STALLEDES (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) STALLed Interrupt Enable */</span>
<a name="l00429"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa960603e0e96ba2e7507de62afef68e2">00429</a> <span class="preprocessor">#define USBHS_DEVEPTIER_SHORTPACKETES (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) Short Packet Interrupt Enable */</span>
<a name="l00430"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gada8952e10d17b2bc867d3f37b3cb8bd8">00430</a> <span class="preprocessor">#define USBHS_DEVEPTIER_NBUSYBKES (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) Number of Busy Banks Interrupt Enable */</span>
<a name="l00431"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gababd2e02f6d5b902c91d6d68efbd63d5">00431</a> <span class="preprocessor">#define USBHS_DEVEPTIER_KILLBKS (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) Kill IN Bank */</span>
<a name="l00432"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf47ff868ad3b4e13fa73918958606212">00432</a> <span class="preprocessor">#define USBHS_DEVEPTIER_FIFOCONS (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) FIFO Control */</span>
<a name="l00433"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8f603e41800a5ef025f8b06cb7a6db0b">00433</a> <span class="preprocessor">#define USBHS_DEVEPTIER_EPDISHDMAS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) Endpoint Interrupts Disable HDMA Request Enable */</span>
<a name="l00434"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2f63a311e8256d18b622d9902b1784b2">00434</a> <span class="preprocessor">#define USBHS_DEVEPTIER_NYETDISS (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) NYET Token Disable Enable */</span>
<a name="l00435"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga1dc5b6381fc4d54e9e06e58b5cfd8908">00435</a> <span class="preprocessor">#define USBHS_DEVEPTIER_RSTDTS (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) Reset Data Toggle Enable */</span>
<a name="l00436"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga1a2127e0a1829e78eba8cad848855b0b">00436</a> <span class="preprocessor">#define USBHS_DEVEPTIER_STALLRQS (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) STALL Request Enable */</span>
<a name="l00437"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8665bfa8bb0933d916c146a65be36cd5">00437</a> <span class="preprocessor">#define USBHS_DEVEPTIER_UNDERFES (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) Underflow Interrupt Enable */</span>
<a name="l00438"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga621edff4072d689f694edf11a284f770">00438</a> <span class="preprocessor">#define USBHS_DEVEPTIER_HBISOINERRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) High Bandwidth Isochronous IN Error Interrupt Enable */</span>
<a name="l00439"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4ac4802b3713504a790b8f10c62f1a89">00439</a> <span class="preprocessor">#define USBHS_DEVEPTIER_HBISOFLUSHES (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) High Bandwidth Isochronous IN Flush Interrupt Enable */</span>
<a name="l00440"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga07e37d9a679da1fba5def79ccf2a498e">00440</a> <span class="preprocessor">#define USBHS_DEVEPTIER_CRCERRES (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) CRC Error Interrupt Enable */</span>
<a name="l00441"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4fbb7b3cdc6a6fd2701ace359856cee9">00441</a> <span class="preprocessor">#define USBHS_DEVEPTIER_MDATAES (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) MData Interrupt Enable */</span>
<a name="l00442"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0162e1889ef91809937c8e0bd91d1a68">00442</a> <span class="preprocessor">#define USBHS_DEVEPTIER_DATAXES (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) DataX Interrupt Enable */</span>
<a name="l00443"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab8a4312a4fef51e62f9bc659228378e2">00443</a> <span class="preprocessor">#define USBHS_DEVEPTIER_ERRORTRANSES (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIER[10]) Transaction Error Interrupt Enable */</span>
<a name="l00444"></a>00444 <span class="comment">/* -------- USBHS_DEVEPTIDR[10] : (USBHS Offset: 0x220) Device Endpoint Disable Register (n = 0) -------- */</span>
<a name="l00445"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7b395bca7982f0492694c66539197454">00445</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_TXINEC (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) Transmitted IN Interrupt Clear */</span>
<a name="l00446"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3b95dfd74fd8bec25a27705437795a3c">00446</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_RXOUTEC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) Received OUT Data Interrupt Clear */</span>
<a name="l00447"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga18068a537cfad8da0c67350f65957253">00447</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_RXSTPEC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) Received SETUP Interrupt Clear */</span>
<a name="l00448"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga129076516fd5a8e9f0067f014ac39e12">00448</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_NAKOUTEC (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) NAKed OUT Interrupt Clear */</span>
<a name="l00449"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga421f5227963f7f012335278589732375">00449</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_NAKINEC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) NAKed IN Interrupt Clear */</span>
<a name="l00450"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gabb9709b9f1946dd48901e2a9a7b6ce9f">00450</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_OVERFEC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) Overflow Interrupt Clear */</span>
<a name="l00451"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5cea648181f2c3156e6032c654e37c3f">00451</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_STALLEDEC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) STALLed Interrupt Clear */</span>
<a name="l00452"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga96d9c09a63e83aaddcd44de4b3bf5850">00452</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_SHORTPACKETEC (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) Shortpacket Interrupt Clear */</span>
<a name="l00453"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4e2f76ccd5459ef8b5cfb351aced0739">00453</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_NBUSYBKEC (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) Number of Busy Banks Interrupt Clear */</span>
<a name="l00454"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac5e288e661689315f4117ff53ee0d480">00454</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_FIFOCONC (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) FIFO Control Clear */</span>
<a name="l00455"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7e9c8bb6c459044f908e16ad2aef1126">00455</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_EPDISHDMAC (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) Endpoint Interrupts Disable HDMA Request Clear */</span>
<a name="l00456"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gafa4e371d23a6435ba1b8a8f9a3e4ce70">00456</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_NYETDISC (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) NYET Token Disable Clear */</span>
<a name="l00457"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga81141d3f3ccca1357df2c39bfe225361">00457</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_STALLRQC (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) STALL Request Clear */</span>
<a name="l00458"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad6fe55fbde9518c54e00e56313b47494">00458</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_UNDERFEC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) Underflow Interrupt Clear */</span>
<a name="l00459"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gae31522016bd125a523534dd7c553271e">00459</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_HBISOINERREC (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) High Bandwidth Isochronous IN Error Interrupt Clear */</span>
<a name="l00460"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga90dbdd59adbda71ac7694f08b8be186f">00460</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_HBISOFLUSHEC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) High Bandwidth Isochronous IN Flush Interrupt Clear */</span>
<a name="l00461"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gafd885c0cea5be8cc8537d20d45d3210a">00461</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_CRCERREC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) CRC Error Interrupt Clear */</span>
<a name="l00462"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga81431fa866cee1e9b3a5e8c5cd69688d">00462</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_MDATEC (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) MData Interrupt Clear */</span>
<a name="l00463"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gacabde3dafd4f65069cd51b19b9596d1a">00463</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_DATAXEC (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) DataX Interrupt Clear */</span>
<a name="l00464"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0c42e0218e778390bbf2d4b53cd7d6bb">00464</a> <span class="preprocessor">#define USBHS_DEVEPTIDR_ERRORTRANSEC (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (USBHS_DEVEPTIDR[10]) Transaction Error Interrupt Clear */</span>
<a name="l00465"></a>00465 <span class="comment">/* -------- USBHS_DEVDMANXTDSC : (USBHS Offset: N/A) Device DMA Channel Next Descriptor Address Register -------- */</span>
<a name="l00466"></a>00466 <span class="preprocessor">#define USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos 0</span>
<a name="l00467"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2c6bf973de08b2632d2d3a23b19c5171">00467</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk (0xffffffffu &lt;&lt; USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMANXTDSC) Next Descriptor Address */</span>
<a name="l00468"></a>00468 <span class="preprocessor">#define USBHS_DEVDMANXTDSC_NXT_DSC_ADD(value) ((USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Msk &amp; ((value) &lt;&lt; USBHS_DEVDMANXTDSC_NXT_DSC_ADD_Pos)))</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVDMAADDRESS : (USBHS Offset: N/A) Device DMA Channel Address Register -------- */</span>
<a name="l00470"></a>00470 <span class="preprocessor">#define USBHS_DEVDMAADDRESS_BUFF_ADD_Pos 0</span>
<a name="l00471"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga379c376b6bcff645f7960a5086854f03">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMAADDRESS_BUFF_ADD_Msk (0xffffffffu &lt;&lt; USBHS_DEVDMAADDRESS_BUFF_ADD_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMAADDRESS) Buffer Address */</span>
<a name="l00472"></a>00472 <span class="preprocessor">#define USBHS_DEVDMAADDRESS_BUFF_ADD(value) ((USBHS_DEVDMAADDRESS_BUFF_ADD_Msk &amp; ((value) &lt;&lt; USBHS_DEVDMAADDRESS_BUFF_ADD_Pos)))</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVDMACONTROL : (USBHS Offset: N/A) Device DMA Channel Control Register -------- */</span>
<a name="l00474"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gafc5eaec12bce454e6829bdfc4c4594a5">00474</a> <span class="preprocessor">#define USBHS_DEVDMACONTROL_CHANN_ENB (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMACONTROL) Channel Enable Command */</span>
<a name="l00475"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga90c878919619dac6d5c5042f75a54653">00475</a> <span class="preprocessor">#define USBHS_DEVDMACONTROL_LDNXT_DSC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMACONTROL) Load Next Channel Transfer Descriptor Enable Command */</span>
<a name="l00476"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4a472d5573d59ca01ab998d35fe42134">00476</a> <span class="preprocessor">#define USBHS_DEVDMACONTROL_END_TR_EN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMACONTROL) End of Transfer Enable Control (OUT transfers only) */</span>
<a name="l00477"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga36a6018ba094d2c25e1e5d43fbf81725">00477</a> <span class="preprocessor">#define USBHS_DEVDMACONTROL_END_B_EN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMACONTROL) End of Buffer Enable Control */</span>
<a name="l00478"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3a52e66b770dc75e0bd3fa0306a56292">00478</a> <span class="preprocessor">#define USBHS_DEVDMACONTROL_END_TR_IT (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMACONTROL) End of Transfer Interrupt Enable */</span>
<a name="l00479"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga86c6fe730699f43a24dc19e6c7f2ac66">00479</a> <span class="preprocessor">#define USBHS_DEVDMACONTROL_END_BUFFIT (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMACONTROL) End of Buffer Interrupt Enable */</span>
<a name="l00480"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga86a14d59330c7ea07601a2b61ac6529e">00480</a> <span class="preprocessor">#define USBHS_DEVDMACONTROL_DESC_LD_IT (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMACONTROL) Descriptor Loaded Interrupt Enable */</span>
<a name="l00481"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga943997858212b2d56ab97dda52ffeb58">00481</a> <span class="preprocessor">#define USBHS_DEVDMACONTROL_BURST_LCK (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMACONTROL) Burst Lock Enable */</span>
<a name="l00482"></a>00482 <span class="preprocessor">#define USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos 16</span>
<a name="l00483"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab7cc3056aeb7d9b49c34b00988756993">00483</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMACONTROL_BUFF_LENGTH_Msk (0xffffu &lt;&lt; USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMACONTROL) Buffer Byte Length (Write-only) */</span>
<a name="l00484"></a>00484 <span class="preprocessor">#define USBHS_DEVDMACONTROL_BUFF_LENGTH(value) ((USBHS_DEVDMACONTROL_BUFF_LENGTH_Msk &amp; ((value) &lt;&lt; USBHS_DEVDMACONTROL_BUFF_LENGTH_Pos)))</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="comment">/* -------- USBHS_DEVDMASTATUS : (USBHS Offset: N/A) Device DMA Channel Status Register -------- */</span>
<a name="l00486"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4102378a0925234238961d88caa949b1">00486</a> <span class="preprocessor">#define USBHS_DEVDMASTATUS_CHANN_ENB (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMASTATUS) Channel Enable Status */</span>
<a name="l00487"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga982a52b634020ac48449b7a15532abcc">00487</a> <span class="preprocessor">#define USBHS_DEVDMASTATUS_CHANN_ACT (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMASTATUS) Channel Active Status */</span>
<a name="l00488"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga425d05279c0c14944268728e346015b0">00488</a> <span class="preprocessor">#define USBHS_DEVDMASTATUS_END_TR_ST (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMASTATUS) End of Channel Transfer Status */</span>
<a name="l00489"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga132996c11225849c258ce9718acb6ac9">00489</a> <span class="preprocessor">#define USBHS_DEVDMASTATUS_END_BF_ST (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMASTATUS) End of Channel Buffer Status */</span>
<a name="l00490"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga35b0093e492bed9ea99e21a1cbd3d2ad">00490</a> <span class="preprocessor">#define USBHS_DEVDMASTATUS_DESC_LDST (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMASTATUS) Descriptor Loaded Status */</span>
<a name="l00491"></a>00491 <span class="preprocessor">#define USBHS_DEVDMASTATUS_BUFF_COUNT_Pos 16</span>
<a name="l00492"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6441367716baec1f6e76bb93f74fde59">00492</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_DEVDMASTATUS_BUFF_COUNT_Msk (0xffffu &lt;&lt; USBHS_DEVDMASTATUS_BUFF_COUNT_Pos) </span><span class="comment">/**&lt; \brief (USBHS_DEVDMASTATUS) Buffer Byte Count */</span>
<a name="l00493"></a>00493 <span class="preprocessor">#define USBHS_DEVDMASTATUS_BUFF_COUNT(value) ((USBHS_DEVDMASTATUS_BUFF_COUNT_Msk &amp; ((value) &lt;&lt; USBHS_DEVDMASTATUS_BUFF_COUNT_Pos)))</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTCTRL : (USBHS Offset: 0x0400) Host General Control Register -------- */</span>
<a name="l00495"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga09aa0f04e6a75533e7bf8062fdb0ef5a">00495</a> <span class="preprocessor">#define USBHS_HSTCTRL_SOFE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_HSTCTRL) Start of Frame Generation Enable */</span>
<a name="l00496"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf14d017526803c9e24ead6001d3aa65e">00496</a> <span class="preprocessor">#define USBHS_HSTCTRL_RESET (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (USBHS_HSTCTRL) Send USB Reset */</span>
<a name="l00497"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5c41b3b0eb74877bcc83503849a3833b">00497</a> <span class="preprocessor">#define USBHS_HSTCTRL_RESUME (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (USBHS_HSTCTRL) Send USB Resume */</span>
<a name="l00498"></a>00498 <span class="preprocessor">#define USBHS_HSTCTRL_SPDCONF_Pos 12</span>
<a name="l00499"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac7ec7fd901405a233ec5fc86a4c8cf33">00499</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTCTRL_SPDCONF_Msk (0x3u &lt;&lt; USBHS_HSTCTRL_SPDCONF_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTCTRL) Mode Configuration */</span>
<a name="l00500"></a>00500 <span class="preprocessor">#define USBHS_HSTCTRL_SPDCONF(value) ((USBHS_HSTCTRL_SPDCONF_Msk &amp; ((value) &lt;&lt; USBHS_HSTCTRL_SPDCONF_Pos)))</span>
<a name="l00501"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga64e316d861e4536eeef786752d54af55">00501</a> <span class="preprocessor"></span><span class="preprocessor">#define   USBHS_HSTCTRL_SPDCONF_NORMAL (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTCTRL) The host starts in Full-speed mode and performs a high-speed reset to switch to High-speed mode if the downstream peripheral is high-speed capable. */</span>
<a name="l00502"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gadf2f66676fae0988982122a3832dda2a">00502</a> <span class="preprocessor">#define   USBHS_HSTCTRL_SPDCONF_LOW_POWER (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTCTRL) For a better consumption, if high speed is not needed. */</span>
<a name="l00503"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3f671e6b568ee3e943dfe0aff644c495">00503</a> <span class="preprocessor">#define   USBHS_HSTCTRL_SPDCONF_HIGH_SPEED (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTCTRL) Forced high speed. */</span>
<a name="l00504"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7e559a40a175b3cc826aa84a5bb485a5">00504</a> <span class="preprocessor">#define   USBHS_HSTCTRL_SPDCONF_FORCED_FS (0x3u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTCTRL) The host remains in Full-speed mode whatever the peripheral speed capability. */</span>
<a name="l00505"></a>00505 <span class="comment">/* -------- USBHS_HSTISR : (USBHS Offset: 0x0404) Host Global Interrupt Status Register -------- */</span>
<a name="l00506"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga26736532c2bf0a1896b0623528e638f9">00506</a> <span class="preprocessor">#define USBHS_HSTISR_DCONNI (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Device Connection Interrupt */</span>
<a name="l00507"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga9bf0cbe3f438eb0ab5d55527be1666bb">00507</a> <span class="preprocessor">#define USBHS_HSTISR_DDISCI (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Device Disconnection Interrupt */</span>
<a name="l00508"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf84113b919c558bfeb00a82f0b34ceaa">00508</a> <span class="preprocessor">#define USBHS_HSTISR_RSTI (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) USB Reset Sent Interrupt */</span>
<a name="l00509"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga09c9fce8f7ee07463c038713026e71a3">00509</a> <span class="preprocessor">#define USBHS_HSTISR_RSMEDI (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Downstream Resume Sent Interrupt */</span>
<a name="l00510"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab6e204fe65d4c73c987271638fcdfdb6">00510</a> <span class="preprocessor">#define USBHS_HSTISR_RXRSMI (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Upstream Resume Received Interrupt */</span>
<a name="l00511"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2e72394c9c97ef664be053cbd2c76bc5">00511</a> <span class="preprocessor">#define USBHS_HSTISR_HSOFI (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Host Start of Frame Interrupt */</span>
<a name="l00512"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gafbd5ce141cbeda44deeeb8803154192b">00512</a> <span class="preprocessor">#define USBHS_HSTISR_HWUPI (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Host Wake-Up Interrupt */</span>
<a name="l00513"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga1d551b0793867638a6420df8f4a25645">00513</a> <span class="preprocessor">#define USBHS_HSTISR_PEP_0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Pipe 0 Interrupt */</span>
<a name="l00514"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5edb873128c0048654135ac51a4d9b0a">00514</a> <span class="preprocessor">#define USBHS_HSTISR_PEP_1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Pipe 1 Interrupt */</span>
<a name="l00515"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga461b2c6b064c0598a325c453934b9b1a">00515</a> <span class="preprocessor">#define USBHS_HSTISR_PEP_2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Pipe 2 Interrupt */</span>
<a name="l00516"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac98e3e9598d0c0a054482c1ab99b67c3">00516</a> <span class="preprocessor">#define USBHS_HSTISR_PEP_3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Pipe 3 Interrupt */</span>
<a name="l00517"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga802d50d6cd815190e49c85d15bb756de">00517</a> <span class="preprocessor">#define USBHS_HSTISR_PEP_4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Pipe 4 Interrupt */</span>
<a name="l00518"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gadf084a4111ab96f3b4735efd9db47f0c">00518</a> <span class="preprocessor">#define USBHS_HSTISR_PEP_5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Pipe 5 Interrupt */</span>
<a name="l00519"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaae699148b334bf40e6a735502f700398">00519</a> <span class="preprocessor">#define USBHS_HSTISR_PEP_6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Pipe 6 Interrupt */</span>
<a name="l00520"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gacd73c0d3978efbd250532250d72b1016">00520</a> <span class="preprocessor">#define USBHS_HSTISR_PEP_7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Pipe 7 Interrupt */</span>
<a name="l00521"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad4e883a503835731f7719534b455560c">00521</a> <span class="preprocessor">#define USBHS_HSTISR_PEP_8 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Pipe 8 Interrupt */</span>
<a name="l00522"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf1b98d4261f02c234ecef07686ec814f">00522</a> <span class="preprocessor">#define USBHS_HSTISR_PEP_9 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Pipe 9 Interrupt */</span>
<a name="l00523"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3edeb390c47bd11351a88bd21bd37fbb">00523</a> <span class="preprocessor">#define USBHS_HSTISR_PEP_10 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Pipe 10 Interrupt */</span>
<a name="l00524"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga328dc807c6a17858f0ef7c0ebad45a4e">00524</a> <span class="preprocessor">#define USBHS_HSTISR_PEP_11 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) Pipe 11 Interrupt */</span>
<a name="l00525"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3ee89d916fbd2f900cc36c2b9ad1afa8">00525</a> <span class="preprocessor">#define USBHS_HSTISR_DMA_1 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) DMA Channel 1 Interrupt */</span>
<a name="l00526"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab3f9d3b959cd003b4a776886a18ea4f1">00526</a> <span class="preprocessor">#define USBHS_HSTISR_DMA_2 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) DMA Channel 2 Interrupt */</span>
<a name="l00527"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa2635d3ce3f79939b4bd49adc86c8cb5">00527</a> <span class="preprocessor">#define USBHS_HSTISR_DMA_3 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) DMA Channel 3 Interrupt */</span>
<a name="l00528"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaed42ea806678b1da3552cfaea2dd4d60">00528</a> <span class="preprocessor">#define USBHS_HSTISR_DMA_4 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) DMA Channel 4 Interrupt */</span>
<a name="l00529"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf0dbc9654f5ac451ec8bf9dcd61f4ba0">00529</a> <span class="preprocessor">#define USBHS_HSTISR_DMA_5 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) DMA Channel 5 Interrupt */</span>
<a name="l00530"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7b43811bc4572ab7cb7fc1399f71a7b3">00530</a> <span class="preprocessor">#define USBHS_HSTISR_DMA_6 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) DMA Channel 6 Interrupt */</span>
<a name="l00531"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8f49c8777ee76e4e23a0ea56235cdc9a">00531</a> <span class="preprocessor">#define USBHS_HSTISR_DMA_7 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (USBHS_HSTISR) DMA Channel 7 Interrupt */</span>
<a name="l00532"></a>00532 <span class="comment">/* -------- USBHS_HSTICR : (USBHS Offset: 0x0408) Host Global Interrupt Clear Register -------- */</span>
<a name="l00533"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0fb7643d5be82c2ea2172850b38484e2">00533</a> <span class="preprocessor">#define USBHS_HSTICR_DCONNIC (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTICR) Device Connection Interrupt Clear */</span>
<a name="l00534"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga23995ee5d7ddabec341170ca98b6d624">00534</a> <span class="preprocessor">#define USBHS_HSTICR_DDISCIC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTICR) Device Disconnection Interrupt Clear */</span>
<a name="l00535"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga84df2c9bc871c6336be81958fe823f08">00535</a> <span class="preprocessor">#define USBHS_HSTICR_RSTIC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTICR) USB Reset Sent Interrupt Clear */</span>
<a name="l00536"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0051eb6033ce6b61620c7ef787defcf3">00536</a> <span class="preprocessor">#define USBHS_HSTICR_RSMEDIC (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_HSTICR) Downstream Resume Sent Interrupt Clear */</span>
<a name="l00537"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga566346848e44c880a71dd89abcedd6ce">00537</a> <span class="preprocessor">#define USBHS_HSTICR_RXRSMIC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTICR) Upstream Resume Received Interrupt Clear */</span>
<a name="l00538"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa6df5ae7bc42d5c5a48f7780451ccd57">00538</a> <span class="preprocessor">#define USBHS_HSTICR_HSOFIC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_HSTICR) Host Start of Frame Interrupt Clear */</span>
<a name="l00539"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga63908e82e8d8280a53314644efcda9ba">00539</a> <span class="preprocessor">#define USBHS_HSTICR_HWUPIC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTICR) Host Wake-Up Interrupt Clear */</span>
<a name="l00540"></a>00540 <span class="comment">/* -------- USBHS_HSTIFR : (USBHS Offset: 0x040C) Host Global Interrupt Set Register -------- */</span>
<a name="l00541"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8f5c69a7b49bc8926d9f8d275945e043">00541</a> <span class="preprocessor">#define USBHS_HSTIFR_DCONNIS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTIFR) Device Connection Interrupt Set */</span>
<a name="l00542"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac3321538a1390a9a9525af429a00b471">00542</a> <span class="preprocessor">#define USBHS_HSTIFR_DDISCIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTIFR) Device Disconnection Interrupt Set */</span>
<a name="l00543"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga48da5d3e5cad30fa8fac9652f7584594">00543</a> <span class="preprocessor">#define USBHS_HSTIFR_RSTIS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTIFR) USB Reset Sent Interrupt Set */</span>
<a name="l00544"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga18272cc7c4f5f26e98dfccfc97bf59d6">00544</a> <span class="preprocessor">#define USBHS_HSTIFR_RSMEDIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_HSTIFR) Downstream Resume Sent Interrupt Set */</span>
<a name="l00545"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga30bc239e13c9189a98b21b67f4240fe9">00545</a> <span class="preprocessor">#define USBHS_HSTIFR_RXRSMIS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTIFR) Upstream Resume Received Interrupt Set */</span>
<a name="l00546"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga058eec9cbe60b84e56a33cb97ad48712">00546</a> <span class="preprocessor">#define USBHS_HSTIFR_HSOFIS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_HSTIFR) Host Start of Frame Interrupt Set */</span>
<a name="l00547"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gabfdb08e9e4fe591cd781dd845c9b7712">00547</a> <span class="preprocessor">#define USBHS_HSTIFR_HWUPIS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTIFR) Host Wake-Up Interrupt Set */</span>
<a name="l00548"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac1888edbfcc052261aa510d80d58e295">00548</a> <span class="preprocessor">#define USBHS_HSTIFR_DMA_1 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (USBHS_HSTIFR) DMA Channel 1 Interrupt Set */</span>
<a name="l00549"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga50434e1d59cd6cdc2450bd0006417753">00549</a> <span class="preprocessor">#define USBHS_HSTIFR_DMA_2 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (USBHS_HSTIFR) DMA Channel 2 Interrupt Set */</span>
<a name="l00550"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga579f95492fa987c10290c53146a8b647">00550</a> <span class="preprocessor">#define USBHS_HSTIFR_DMA_3 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (USBHS_HSTIFR) DMA Channel 3 Interrupt Set */</span>
<a name="l00551"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3668c66c2f3ddc898a55ad26cbaed287">00551</a> <span class="preprocessor">#define USBHS_HSTIFR_DMA_4 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (USBHS_HSTIFR) DMA Channel 4 Interrupt Set */</span>
<a name="l00552"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4a2554e3461869d5b36cb65dd4251719">00552</a> <span class="preprocessor">#define USBHS_HSTIFR_DMA_5 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (USBHS_HSTIFR) DMA Channel 5 Interrupt Set */</span>
<a name="l00553"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7e76b91c622cfc7c3a83a838ebd79dd4">00553</a> <span class="preprocessor">#define USBHS_HSTIFR_DMA_6 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (USBHS_HSTIFR) DMA Channel 6 Interrupt Set */</span>
<a name="l00554"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga357833ba3c2fb4ededbecd8e876b1380">00554</a> <span class="preprocessor">#define USBHS_HSTIFR_DMA_7 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (USBHS_HSTIFR) DMA Channel 7 Interrupt Set */</span>
<a name="l00555"></a>00555 <span class="comment">/* -------- USBHS_HSTIMR : (USBHS Offset: 0x0410) Host Global Interrupt Mask Register -------- */</span>
<a name="l00556"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga9e4f9a2f8424866113c488a83f3fe511">00556</a> <span class="preprocessor">#define USBHS_HSTIMR_DCONNIE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Device Connection Interrupt Enable */</span>
<a name="l00557"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab3e7bad35dd2abc7543891f740c405ca">00557</a> <span class="preprocessor">#define USBHS_HSTIMR_DDISCIE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Device Disconnection Interrupt Enable */</span>
<a name="l00558"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga77028eadb2fe9bbea2b967cf5d8b0612">00558</a> <span class="preprocessor">#define USBHS_HSTIMR_RSTIE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) USB Reset Sent Interrupt Enable */</span>
<a name="l00559"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaafc1813f46febb964bb11d1b88652c2c">00559</a> <span class="preprocessor">#define USBHS_HSTIMR_RSMEDIE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Downstream Resume Sent Interrupt Enable */</span>
<a name="l00560"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa38a2f3aad430e94e8025b159a5b21ac">00560</a> <span class="preprocessor">#define USBHS_HSTIMR_RXRSMIE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Upstream Resume Received Interrupt Enable */</span>
<a name="l00561"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4ee6df30ca79ad576ed2eb15f029608e">00561</a> <span class="preprocessor">#define USBHS_HSTIMR_HSOFIE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Host Start of Frame Interrupt Enable */</span>
<a name="l00562"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaafb0e3fbc603a463affb7a12d70bef38">00562</a> <span class="preprocessor">#define USBHS_HSTIMR_HWUPIE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Host Wake-Up Interrupt Enable */</span>
<a name="l00563"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga60199eab9715e425a8c753fc6d59dec2">00563</a> <span class="preprocessor">#define USBHS_HSTIMR_PEP_0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Pipe 0 Interrupt Enable */</span>
<a name="l00564"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6172d112a349a26be5a03337ea3fc71d">00564</a> <span class="preprocessor">#define USBHS_HSTIMR_PEP_1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Pipe 1 Interrupt Enable */</span>
<a name="l00565"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga9880b7c54d692247c9aba7f4f95c2e15">00565</a> <span class="preprocessor">#define USBHS_HSTIMR_PEP_2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Pipe 2 Interrupt Enable */</span>
<a name="l00566"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga70b559fada4c465d2b6bc299392ae540">00566</a> <span class="preprocessor">#define USBHS_HSTIMR_PEP_3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Pipe 3 Interrupt Enable */</span>
<a name="l00567"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga26cb041dc277bbef3b58e0202ab628f8">00567</a> <span class="preprocessor">#define USBHS_HSTIMR_PEP_4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Pipe 4 Interrupt Enable */</span>
<a name="l00568"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaceb5d8500512986ef44bafafe5f5aaa5">00568</a> <span class="preprocessor">#define USBHS_HSTIMR_PEP_5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Pipe 5 Interrupt Enable */</span>
<a name="l00569"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad408856b09c79f2fda29bd4d14f8ed41">00569</a> <span class="preprocessor">#define USBHS_HSTIMR_PEP_6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Pipe 6 Interrupt Enable */</span>
<a name="l00570"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga15aaace81792c52e2bf71540dbaee3c6">00570</a> <span class="preprocessor">#define USBHS_HSTIMR_PEP_7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Pipe 7 Interrupt Enable */</span>
<a name="l00571"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga58617dbb47d40379dd6f52bf457b61d0">00571</a> <span class="preprocessor">#define USBHS_HSTIMR_PEP_8 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Pipe 8 Interrupt Enable */</span>
<a name="l00572"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2e7d41188448729a8492aa7c0f3fbb81">00572</a> <span class="preprocessor">#define USBHS_HSTIMR_PEP_9 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Pipe 9 Interrupt Enable */</span>
<a name="l00573"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gadf35e21d17ce04631222332ce437d27c">00573</a> <span class="preprocessor">#define USBHS_HSTIMR_PEP_10 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Pipe 10 Interrupt Enable */</span>
<a name="l00574"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaad14cfd7810f5033137778fe92f388b8">00574</a> <span class="preprocessor">#define USBHS_HSTIMR_PEP_11 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) Pipe 11 Interrupt Enable */</span>
<a name="l00575"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga61c97e0acffdc442fd45707250b40ac2">00575</a> <span class="preprocessor">#define USBHS_HSTIMR_DMA_1 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) DMA Channel 1 Interrupt Enable */</span>
<a name="l00576"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4d5d45937a4321269f1dee8c851ecbc6">00576</a> <span class="preprocessor">#define USBHS_HSTIMR_DMA_2 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) DMA Channel 2 Interrupt Enable */</span>
<a name="l00577"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga00c9d925156b3c6adf50cda93e273fd3">00577</a> <span class="preprocessor">#define USBHS_HSTIMR_DMA_3 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) DMA Channel 3 Interrupt Enable */</span>
<a name="l00578"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga21bef801a93c53da8eaa417d9c804ee2">00578</a> <span class="preprocessor">#define USBHS_HSTIMR_DMA_4 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) DMA Channel 4 Interrupt Enable */</span>
<a name="l00579"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga9ee1fd964c3d000bae0a979ebf13e123">00579</a> <span class="preprocessor">#define USBHS_HSTIMR_DMA_5 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) DMA Channel 5 Interrupt Enable */</span>
<a name="l00580"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf450dc1e38656073c51bdb2d455a4d01">00580</a> <span class="preprocessor">#define USBHS_HSTIMR_DMA_6 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) DMA Channel 6 Interrupt Enable */</span>
<a name="l00581"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0a10247b930f6ffcc7deb2e894fe86d3">00581</a> <span class="preprocessor">#define USBHS_HSTIMR_DMA_7 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (USBHS_HSTIMR) DMA Channel 7 Interrupt Enable */</span>
<a name="l00582"></a>00582 <span class="comment">/* -------- USBHS_HSTIDR : (USBHS Offset: 0x0414) Host Global Interrupt Disable Register -------- */</span>
<a name="l00583"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gae12d73aff52d4e956f581bcf23f118f3">00583</a> <span class="preprocessor">#define USBHS_HSTIDR_DCONNIEC (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Device Connection Interrupt Disable */</span>
<a name="l00584"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gae7c9ec90aa2f4d31dcf59aa75706904b">00584</a> <span class="preprocessor">#define USBHS_HSTIDR_DDISCIEC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Device Disconnection Interrupt Disable */</span>
<a name="l00585"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga08e59c5e9f7b06336c5891b816818d20">00585</a> <span class="preprocessor">#define USBHS_HSTIDR_RSTIEC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) USB Reset Sent Interrupt Disable */</span>
<a name="l00586"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7c699747f489cbb80ea42c95a9d6a8d0">00586</a> <span class="preprocessor">#define USBHS_HSTIDR_RSMEDIEC (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Downstream Resume Sent Interrupt Disable */</span>
<a name="l00587"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gae0e07a0dbd66d3c04b103b99476029d1">00587</a> <span class="preprocessor">#define USBHS_HSTIDR_RXRSMIEC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Upstream Resume Received Interrupt Disable */</span>
<a name="l00588"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gafe37ad9df8dcc435346c4a9dd26c8276">00588</a> <span class="preprocessor">#define USBHS_HSTIDR_HSOFIEC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Host Start of Frame Interrupt Disable */</span>
<a name="l00589"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad76e639effe266e8ea166bc9c5faf889">00589</a> <span class="preprocessor">#define USBHS_HSTIDR_HWUPIEC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Host Wake-Up Interrupt Disable */</span>
<a name="l00590"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gadb27e9e72459e863c26266f9f79b7df1">00590</a> <span class="preprocessor">#define USBHS_HSTIDR_PEP_0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Pipe 0 Interrupt Disable */</span>
<a name="l00591"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7bb1a54b0b9a25a26524177876943ea8">00591</a> <span class="preprocessor">#define USBHS_HSTIDR_PEP_1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Pipe 1 Interrupt Disable */</span>
<a name="l00592"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaca8cd64c1c4800bcb2635da7e905cc5a">00592</a> <span class="preprocessor">#define USBHS_HSTIDR_PEP_2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Pipe 2 Interrupt Disable */</span>
<a name="l00593"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf480d84efa4015cbc81a5a06282d611f">00593</a> <span class="preprocessor">#define USBHS_HSTIDR_PEP_3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Pipe 3 Interrupt Disable */</span>
<a name="l00594"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6c33676bb874c3c851f6a773fa53b81e">00594</a> <span class="preprocessor">#define USBHS_HSTIDR_PEP_4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Pipe 4 Interrupt Disable */</span>
<a name="l00595"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga646228d3a1149c843385251baf382ac0">00595</a> <span class="preprocessor">#define USBHS_HSTIDR_PEP_5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Pipe 5 Interrupt Disable */</span>
<a name="l00596"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab86b180ae6ec0fe7802eee525f13046e">00596</a> <span class="preprocessor">#define USBHS_HSTIDR_PEP_6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Pipe 6 Interrupt Disable */</span>
<a name="l00597"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaec7010629d8f1e59daf94750989c878d">00597</a> <span class="preprocessor">#define USBHS_HSTIDR_PEP_7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Pipe 7 Interrupt Disable */</span>
<a name="l00598"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga9015330b05ecb493199baf99632b2f04">00598</a> <span class="preprocessor">#define USBHS_HSTIDR_PEP_8 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Pipe 8 Interrupt Disable */</span>
<a name="l00599"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gafc3b8583cd91aae6cf5fdd82191033db">00599</a> <span class="preprocessor">#define USBHS_HSTIDR_PEP_9 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Pipe 9 Interrupt Disable */</span>
<a name="l00600"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7214fd8298b4300174a230afe5a352fb">00600</a> <span class="preprocessor">#define USBHS_HSTIDR_PEP_10 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Pipe 10 Interrupt Disable */</span>
<a name="l00601"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3abd77f8160b8f2c947e08480a3447ba">00601</a> <span class="preprocessor">#define USBHS_HSTIDR_PEP_11 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) Pipe 11 Interrupt Disable */</span>
<a name="l00602"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga093461bf7b81f1b606d9362880f396f1">00602</a> <span class="preprocessor">#define USBHS_HSTIDR_DMA_1 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) DMA Channel 1 Interrupt Disable */</span>
<a name="l00603"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga918da75c8395361aa6433e3f7f0d698d">00603</a> <span class="preprocessor">#define USBHS_HSTIDR_DMA_2 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) DMA Channel 2 Interrupt Disable */</span>
<a name="l00604"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac7209c9ffead11cc6099d64f2f2c902f">00604</a> <span class="preprocessor">#define USBHS_HSTIDR_DMA_3 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) DMA Channel 3 Interrupt Disable */</span>
<a name="l00605"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2241db1c6d32aad6273c7ff2d74cb1bb">00605</a> <span class="preprocessor">#define USBHS_HSTIDR_DMA_4 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) DMA Channel 4 Interrupt Disable */</span>
<a name="l00606"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga11082945215e5922c3f667372e20d570">00606</a> <span class="preprocessor">#define USBHS_HSTIDR_DMA_5 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) DMA Channel 5 Interrupt Disable */</span>
<a name="l00607"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf14eb02f7bd49e644a2436e86c3c5e97">00607</a> <span class="preprocessor">#define USBHS_HSTIDR_DMA_6 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) DMA Channel 6 Interrupt Disable */</span>
<a name="l00608"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4c3e5f19e87931dbac7660d1ef1a7017">00608</a> <span class="preprocessor">#define USBHS_HSTIDR_DMA_7 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (USBHS_HSTIDR) DMA Channel 7 Interrupt Disable */</span>
<a name="l00609"></a>00609 <span class="comment">/* -------- USBHS_HSTIER : (USBHS Offset: 0x0418) Host Global Interrupt Enable Register -------- */</span>
<a name="l00610"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga09be10f559e69bb67edafc93a6585788">00610</a> <span class="preprocessor">#define USBHS_HSTIER_DCONNIES (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Device Connection Interrupt Enable */</span>
<a name="l00611"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga20152f5f9facf06b69f6b83fba5f6cfd">00611</a> <span class="preprocessor">#define USBHS_HSTIER_DDISCIES (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Device Disconnection Interrupt Enable */</span>
<a name="l00612"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8ef717bd9e7bd7a422a7e71193970926">00612</a> <span class="preprocessor">#define USBHS_HSTIER_RSTIES (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) USB Reset Sent Interrupt Enable */</span>
<a name="l00613"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5bc91aa8af1300eda6c322094655413c">00613</a> <span class="preprocessor">#define USBHS_HSTIER_RSMEDIES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Downstream Resume Sent Interrupt Enable */</span>
<a name="l00614"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6e1e614305c15e608f6d1783d4f9cf60">00614</a> <span class="preprocessor">#define USBHS_HSTIER_RXRSMIES (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Upstream Resume Received Interrupt Enable */</span>
<a name="l00615"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2b0589e8cb36be187b55ded881b30cac">00615</a> <span class="preprocessor">#define USBHS_HSTIER_HSOFIES (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Host Start of Frame Interrupt Enable */</span>
<a name="l00616"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3da0cf2e0f5a86423269e347cb1430f8">00616</a> <span class="preprocessor">#define USBHS_HSTIER_HWUPIES (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Host Wake-Up Interrupt Enable */</span>
<a name="l00617"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad0230c5800f4e19ff2dbb9ae8b23dbf3">00617</a> <span class="preprocessor">#define USBHS_HSTIER_PEP_0 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Pipe 0 Interrupt Enable */</span>
<a name="l00618"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa39fdd07d706a1f440341bb3f8d80ce1">00618</a> <span class="preprocessor">#define USBHS_HSTIER_PEP_1 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Pipe 1 Interrupt Enable */</span>
<a name="l00619"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga54ca3a88fabdca09432aba2c9bf90255">00619</a> <span class="preprocessor">#define USBHS_HSTIER_PEP_2 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Pipe 2 Interrupt Enable */</span>
<a name="l00620"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga95892174d0850867e1e083048aaab773">00620</a> <span class="preprocessor">#define USBHS_HSTIER_PEP_3 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Pipe 3 Interrupt Enable */</span>
<a name="l00621"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6c132fc69c3337e6671990fd1a7e991a">00621</a> <span class="preprocessor">#define USBHS_HSTIER_PEP_4 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Pipe 4 Interrupt Enable */</span>
<a name="l00622"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6b87a486fa83e0611c5a4eb9d501f7b3">00622</a> <span class="preprocessor">#define USBHS_HSTIER_PEP_5 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Pipe 5 Interrupt Enable */</span>
<a name="l00623"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5e1680335266b023196d8eec97400876">00623</a> <span class="preprocessor">#define USBHS_HSTIER_PEP_6 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Pipe 6 Interrupt Enable */</span>
<a name="l00624"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga788ce64d2afdf12459e1d2ae8899323d">00624</a> <span class="preprocessor">#define USBHS_HSTIER_PEP_7 (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Pipe 7 Interrupt Enable */</span>
<a name="l00625"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4b7e9566a64821243147c3950f3a60d5">00625</a> <span class="preprocessor">#define USBHS_HSTIER_PEP_8 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Pipe 8 Interrupt Enable */</span>
<a name="l00626"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5e5d8101cfdc2396ce20e75be173b1f7">00626</a> <span class="preprocessor">#define USBHS_HSTIER_PEP_9 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Pipe 9 Interrupt Enable */</span>
<a name="l00627"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0624c6ef33a6f52bc5e59b739587c8b9">00627</a> <span class="preprocessor">#define USBHS_HSTIER_PEP_10 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Pipe 10 Interrupt Enable */</span>
<a name="l00628"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2613a3c81d45c37427721970885786cb">00628</a> <span class="preprocessor">#define USBHS_HSTIER_PEP_11 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) Pipe 11 Interrupt Enable */</span>
<a name="l00629"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga969f463accb76d2fa7e9a36fab75e907">00629</a> <span class="preprocessor">#define USBHS_HSTIER_DMA_1 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) DMA Channel 1 Interrupt Enable */</span>
<a name="l00630"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga18c7e5dc5feffd8ce5ed6ab20780d510">00630</a> <span class="preprocessor">#define USBHS_HSTIER_DMA_2 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) DMA Channel 2 Interrupt Enable */</span>
<a name="l00631"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga1b833ec87eca584d0667bc7a0e63037f">00631</a> <span class="preprocessor">#define USBHS_HSTIER_DMA_3 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) DMA Channel 3 Interrupt Enable */</span>
<a name="l00632"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa13ed4a630e5f18cacd81de616e8d623">00632</a> <span class="preprocessor">#define USBHS_HSTIER_DMA_4 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) DMA Channel 4 Interrupt Enable */</span>
<a name="l00633"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac79c8a94551ca220fea0b1ffb3cdd45a">00633</a> <span class="preprocessor">#define USBHS_HSTIER_DMA_5 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) DMA Channel 5 Interrupt Enable */</span>
<a name="l00634"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga80721903145e96669042ec154fd30176">00634</a> <span class="preprocessor">#define USBHS_HSTIER_DMA_6 (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) DMA Channel 6 Interrupt Enable */</span>
<a name="l00635"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4c9d1366f1850d5774255cd13566cb42">00635</a> <span class="preprocessor">#define USBHS_HSTIER_DMA_7 (0x1u &lt;&lt; 31) </span><span class="comment">/**&lt; \brief (USBHS_HSTIER) DMA Channel 7 Interrupt Enable */</span>
<a name="l00636"></a>00636 <span class="comment">/* -------- USBHS_HSTPIP : (USBHS Offset: 0x0041C) Host Pipe Register -------- */</span>
<a name="l00637"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7487e8a82f0ff8f8b6b69beda7cf55db">00637</a> <span class="preprocessor">#define USBHS_HSTPIP_PEN0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 0 Enable */</span>
<a name="l00638"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa0887f2ef0207418052909aa2358d2b1">00638</a> <span class="preprocessor">#define USBHS_HSTPIP_PEN1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 1 Enable */</span>
<a name="l00639"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga53c05b7dbe819883dedf80eac2596828">00639</a> <span class="preprocessor">#define USBHS_HSTPIP_PEN2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 2 Enable */</span>
<a name="l00640"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga96beaeeda6d25f9fa3be010d27498b15">00640</a> <span class="preprocessor">#define USBHS_HSTPIP_PEN3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 3 Enable */</span>
<a name="l00641"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6888c4a72b7f8dd35a18e00c6a6daacf">00641</a> <span class="preprocessor">#define USBHS_HSTPIP_PEN4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 4 Enable */</span>
<a name="l00642"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaab5c7f817eb4da9974b885d7b9de06dc">00642</a> <span class="preprocessor">#define USBHS_HSTPIP_PEN5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 5 Enable */</span>
<a name="l00643"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga228d055418ac3fa91258155644bef5aa">00643</a> <span class="preprocessor">#define USBHS_HSTPIP_PEN6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 6 Enable */</span>
<a name="l00644"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga25f985d289cb1cfd228ca1829157ce2a">00644</a> <span class="preprocessor">#define USBHS_HSTPIP_PEN7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 7 Enable */</span>
<a name="l00645"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0202485e22227369e96e2f379b2b22ce">00645</a> <span class="preprocessor">#define USBHS_HSTPIP_PEN8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 8 Enable */</span>
<a name="l00646"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga42f2334a1965f0ea164c16c7846a76e1">00646</a> <span class="preprocessor">#define USBHS_HSTPIP_PRST0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 0 Reset */</span>
<a name="l00647"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5c4319ddf947a1ff53fd19f6221ba6f9">00647</a> <span class="preprocessor">#define USBHS_HSTPIP_PRST1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 1 Reset */</span>
<a name="l00648"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga1f8fa4b5f8a83efb290859bac8f771c5">00648</a> <span class="preprocessor">#define USBHS_HSTPIP_PRST2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 2 Reset */</span>
<a name="l00649"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gabc6e9276faa6b14b61d429b95e5aea1e">00649</a> <span class="preprocessor">#define USBHS_HSTPIP_PRST3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 3 Reset */</span>
<a name="l00650"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gae4594e7ba0e892fabce26a24a6ab993f">00650</a> <span class="preprocessor">#define USBHS_HSTPIP_PRST4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 4 Reset */</span>
<a name="l00651"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf22e342854890cef8d7fd408e52325c5">00651</a> <span class="preprocessor">#define USBHS_HSTPIP_PRST5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 5 Reset */</span>
<a name="l00652"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga91e41af494149ed687a3e2798d30fca9">00652</a> <span class="preprocessor">#define USBHS_HSTPIP_PRST6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 6 Reset */</span>
<a name="l00653"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa3f06c94b3c0c887f0e9242db7b81f78">00653</a> <span class="preprocessor">#define USBHS_HSTPIP_PRST7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 7 Reset */</span>
<a name="l00654"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7da6e19c73db3010526a8d3a42c4d49e">00654</a> <span class="preprocessor">#define USBHS_HSTPIP_PRST8 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIP) Pipe 8 Reset */</span>
<a name="l00655"></a>00655 <span class="comment">/* -------- USBHS_HSTFNUM : (USBHS Offset: 0x0420) Host Frame Number Register -------- */</span>
<a name="l00656"></a>00656 <span class="preprocessor">#define USBHS_HSTFNUM_MFNUM_Pos 0</span>
<a name="l00657"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa6eb63a90913102975022647c0b2af3d">00657</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTFNUM_MFNUM_Msk (0x7u &lt;&lt; USBHS_HSTFNUM_MFNUM_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTFNUM) Micro Frame Number */</span>
<a name="l00658"></a>00658 <span class="preprocessor">#define USBHS_HSTFNUM_MFNUM(value) ((USBHS_HSTFNUM_MFNUM_Msk &amp; ((value) &lt;&lt; USBHS_HSTFNUM_MFNUM_Pos)))</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTFNUM_FNUM_Pos 3</span>
<a name="l00660"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga12d53a196a1de6bf54b6a602413ee6ba">00660</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTFNUM_FNUM_Msk (0x7ffu &lt;&lt; USBHS_HSTFNUM_FNUM_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTFNUM) Frame Number */</span>
<a name="l00661"></a>00661 <span class="preprocessor">#define USBHS_HSTFNUM_FNUM(value) ((USBHS_HSTFNUM_FNUM_Msk &amp; ((value) &lt;&lt; USBHS_HSTFNUM_FNUM_Pos)))</span>
<a name="l00662"></a>00662 <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTFNUM_FLENHIGH_Pos 16</span>
<a name="l00663"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga40c06afa00bf9111922d09694dcee259">00663</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTFNUM_FLENHIGH_Msk (0xffu &lt;&lt; USBHS_HSTFNUM_FLENHIGH_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTFNUM) Frame Length */</span>
<a name="l00664"></a>00664 <span class="preprocessor">#define USBHS_HSTFNUM_FLENHIGH(value) ((USBHS_HSTFNUM_FLENHIGH_Msk &amp; ((value) &lt;&lt; USBHS_HSTFNUM_FLENHIGH_Pos)))</span>
<a name="l00665"></a>00665 <span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTADDR1 : (USBHS Offset: 0x0424) Host Address 1 Register -------- */</span>
<a name="l00666"></a>00666 <span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP0_Pos 0</span>
<a name="l00667"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8af8a1d1df9aa442c92d6da93239944c">00667</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP0_Msk (0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP0_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTADDR1) USB Host Address */</span>
<a name="l00668"></a>00668 <span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP0(value) ((USBHS_HSTADDR1_HSTADDRP0_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR1_HSTADDRP0_Pos)))</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP1_Pos 8</span>
<a name="l00670"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf80878790141adcc9d0ef83325a9d64d">00670</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP1_Msk (0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP1_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTADDR1) USB Host Address */</span>
<a name="l00671"></a>00671 <span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP1(value) ((USBHS_HSTADDR1_HSTADDRP1_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR1_HSTADDRP1_Pos)))</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP2_Pos 16</span>
<a name="l00673"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga58fe50a00c0a40126a2c76fa490f14a4">00673</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP2_Msk (0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP2_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTADDR1) USB Host Address */</span>
<a name="l00674"></a>00674 <span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP2(value) ((USBHS_HSTADDR1_HSTADDRP2_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR1_HSTADDRP2_Pos)))</span>
<a name="l00675"></a>00675 <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP3_Pos 24</span>
<a name="l00676"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac393d1ef7204508fbd9ff3028522ffbd">00676</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP3_Msk (0x7fu &lt;&lt; USBHS_HSTADDR1_HSTADDRP3_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTADDR1) USB Host Address */</span>
<a name="l00677"></a>00677 <span class="preprocessor">#define USBHS_HSTADDR1_HSTADDRP3(value) ((USBHS_HSTADDR1_HSTADDRP3_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR1_HSTADDRP3_Pos)))</span>
<a name="l00678"></a>00678 <span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTADDR2 : (USBHS Offset: 0x0428) Host Address 2 Register -------- */</span>
<a name="l00679"></a>00679 <span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP4_Pos 0</span>
<a name="l00680"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga420ac4febfb6b3450b97cd0e77e79f04">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP4_Msk (0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP4_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTADDR2) USB Host Address */</span>
<a name="l00681"></a>00681 <span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP4(value) ((USBHS_HSTADDR2_HSTADDRP4_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR2_HSTADDRP4_Pos)))</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP5_Pos 8</span>
<a name="l00683"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga640723a5595cb0b6570c020283459642">00683</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP5_Msk (0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP5_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTADDR2) USB Host Address */</span>
<a name="l00684"></a>00684 <span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP5(value) ((USBHS_HSTADDR2_HSTADDRP5_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR2_HSTADDRP5_Pos)))</span>
<a name="l00685"></a>00685 <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP6_Pos 16</span>
<a name="l00686"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac3763c3bc84fc901d65ff13c5a16be24">00686</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP6_Msk (0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP6_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTADDR2) USB Host Address */</span>
<a name="l00687"></a>00687 <span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP6(value) ((USBHS_HSTADDR2_HSTADDRP6_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR2_HSTADDRP6_Pos)))</span>
<a name="l00688"></a>00688 <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP7_Pos 24</span>
<a name="l00689"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3c0a731ad16bca0bce8fe5eb35af9e2f">00689</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP7_Msk (0x7fu &lt;&lt; USBHS_HSTADDR2_HSTADDRP7_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTADDR2) USB Host Address */</span>
<a name="l00690"></a>00690 <span class="preprocessor">#define USBHS_HSTADDR2_HSTADDRP7(value) ((USBHS_HSTADDR2_HSTADDRP7_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR2_HSTADDRP7_Pos)))</span>
<a name="l00691"></a>00691 <span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTADDR3 : (USBHS Offset: 0x042C) Host Address 3 Register -------- */</span>
<a name="l00692"></a>00692 <span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP8_Pos 0</span>
<a name="l00693"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gadea2e5a1320c92fb706cd154af7f626b">00693</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP8_Msk (0x7fu &lt;&lt; USBHS_HSTADDR3_HSTADDRP8_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTADDR3) USB Host Address */</span>
<a name="l00694"></a>00694 <span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP8(value) ((USBHS_HSTADDR3_HSTADDRP8_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR3_HSTADDRP8_Pos)))</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP9_Pos 8</span>
<a name="l00696"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7441ecd79e733d277b037d6579a2fe36">00696</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP9_Msk (0x7fu &lt;&lt; USBHS_HSTADDR3_HSTADDRP9_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTADDR3) USB Host Address */</span>
<a name="l00697"></a>00697 <span class="preprocessor">#define USBHS_HSTADDR3_HSTADDRP9(value) ((USBHS_HSTADDR3_HSTADDRP9_Msk &amp; ((value) &lt;&lt; USBHS_HSTADDR3_HSTADDRP9_Pos)))</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTPIPCFG[10] : (USBHS Offset: 0x500) Host Pipe Configuration Register (n = 0) -------- */</span>
<a name="l00699"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga748a87e1440adf71b43858b99e3cc948">00699</a> <span class="preprocessor">#define USBHS_HSTPIPCFG_ALLOC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Pipe Memory Allocate */</span>
<a name="l00700"></a>00700 <span class="preprocessor">#define USBHS_HSTPIPCFG_PBK_Pos 2</span>
<a name="l00701"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga9103cf0af08386de3cd07a457839e812">00701</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PBK_Msk (0x3u &lt;&lt; USBHS_HSTPIPCFG_PBK_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Pipe Banks */</span>
<a name="l00702"></a>00702 <span class="preprocessor">#define USBHS_HSTPIPCFG_PBK(value) ((USBHS_HSTPIPCFG_PBK_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_PBK_Pos)))</span>
<a name="l00703"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac865ef54672a64bc27455bb233edbd67">00703</a> <span class="preprocessor"></span><span class="preprocessor">#define   USBHS_HSTPIPCFG_PBK_1_BANK (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Single-bank pipe */</span>
<a name="l00704"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5ea6cc1697500d492897379045f858c3">00704</a> <span class="preprocessor">#define   USBHS_HSTPIPCFG_PBK_2_BANK (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Double-bank pipe */</span>
<a name="l00705"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gacf2d01a41e4d6f044a24f7b44f64a1f6">00705</a> <span class="preprocessor">#define   USBHS_HSTPIPCFG_PBK_3_BANK (0x2u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Triple-bank pipe */</span>
<a name="l00706"></a>00706 <span class="preprocessor">#define USBHS_HSTPIPCFG_PSIZE_Pos 4</span>
<a name="l00707"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga77f213ac27c22e9ca19df137d452a69f">00707</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PSIZE_Msk (0x7u &lt;&lt; USBHS_HSTPIPCFG_PSIZE_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Pipe Size */</span>
<a name="l00708"></a>00708 <span class="preprocessor">#define USBHS_HSTPIPCFG_PSIZE(value) ((USBHS_HSTPIPCFG_PSIZE_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_PSIZE_Pos)))</span>
<a name="l00709"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa4925e30bac220fa554147b9d58ab408">00709</a> <span class="preprocessor"></span><span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_8_BYTE (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) 8 bytes */</span>
<a name="l00710"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad29ee9956753a47492c14355735f54e0">00710</a> <span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_16_BYTE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) 16 bytes */</span>
<a name="l00711"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga1eb09cbf11f9301e13a44c5f3d6f9c28">00711</a> <span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_32_BYTE (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) 32 bytes */</span>
<a name="l00712"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6e25221de729be34f34dcb8b0dfe357c">00712</a> <span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_64_BYTE (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) 64 bytes */</span>
<a name="l00713"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga22bdb34d8abfe49e2495f03d6eab0334">00713</a> <span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_128_BYTE (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) 128 bytes */</span>
<a name="l00714"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8609c494ead12f66b21c1efb095173c5">00714</a> <span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_256_BYTE (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) 256 bytes */</span>
<a name="l00715"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad28c4edde459d8b58d96f053b7cf402d">00715</a> <span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_512_BYTE (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) 512 bytes */</span>
<a name="l00716"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga185427a2b04f2207df1e03b7da4728e4">00716</a> <span class="preprocessor">#define   USBHS_HSTPIPCFG_PSIZE_1024_BYTE (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) 1024 bytes */</span>
<a name="l00717"></a>00717 <span class="preprocessor">#define USBHS_HSTPIPCFG_PTOKEN_Pos 8</span>
<a name="l00718"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga9160ad51dac584e665f3ff920817ff34">00718</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PTOKEN_Msk (0x3u &lt;&lt; USBHS_HSTPIPCFG_PTOKEN_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Pipe Token */</span>
<a name="l00719"></a>00719 <span class="preprocessor">#define USBHS_HSTPIPCFG_PTOKEN(value) ((USBHS_HSTPIPCFG_PTOKEN_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_PTOKEN_Pos)))</span>
<a name="l00720"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga13977671c7a6080fe0a24e1fa20b55b2">00720</a> <span class="preprocessor"></span><span class="preprocessor">#define   USBHS_HSTPIPCFG_PTOKEN_SETUP (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) SETUP */</span>
<a name="l00721"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga05aed341b46e5deb78532b4e66ad3170">00721</a> <span class="preprocessor">#define   USBHS_HSTPIPCFG_PTOKEN_IN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) IN */</span>
<a name="l00722"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0c650ad1cdbe06feef020ac64286b834">00722</a> <span class="preprocessor">#define   USBHS_HSTPIPCFG_PTOKEN_OUT (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) OUT */</span>
<a name="l00723"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4c8f6bdfed56e18995257f9d6285e70b">00723</a> <span class="preprocessor">#define USBHS_HSTPIPCFG_AUTOSW (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Automatic Switch */</span>
<a name="l00724"></a>00724 <span class="preprocessor">#define USBHS_HSTPIPCFG_PTYPE_Pos 12</span>
<a name="l00725"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa4039dc143d774deade05d8be793dc3a">00725</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PTYPE_Msk (0x3u &lt;&lt; USBHS_HSTPIPCFG_PTYPE_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Pipe Type */</span>
<a name="l00726"></a>00726 <span class="preprocessor">#define USBHS_HSTPIPCFG_PTYPE(value) ((USBHS_HSTPIPCFG_PTYPE_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_PTYPE_Pos)))</span>
<a name="l00727"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gace3afdd5bdfd55b608a71809a5687705">00727</a> <span class="preprocessor"></span><span class="preprocessor">#define   USBHS_HSTPIPCFG_PTYPE_CTRL (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Control */</span>
<a name="l00728"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6b03ffb635a9a12458fc316d49bfb18e">00728</a> <span class="preprocessor">#define   USBHS_HSTPIPCFG_PTYPE_ISO (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Isochronous */</span>
<a name="l00729"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5d745287ca3ffa08bf8a024ee2217c94">00729</a> <span class="preprocessor">#define   USBHS_HSTPIPCFG_PTYPE_BLK (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Bulk */</span>
<a name="l00730"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga01cade33091230dcb050c23aadee6dde">00730</a> <span class="preprocessor">#define   USBHS_HSTPIPCFG_PTYPE_INTRPT (0x3u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Interrupt */</span>
<a name="l00731"></a>00731 <span class="preprocessor">#define USBHS_HSTPIPCFG_PEPNUM_Pos 16</span>
<a name="l00732"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gae4c427ae7b00860d3e38d2fb3a3b1cd5">00732</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PEPNUM_Msk (0xfu &lt;&lt; USBHS_HSTPIPCFG_PEPNUM_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Pipe Endpoint Number */</span>
<a name="l00733"></a>00733 <span class="preprocessor">#define USBHS_HSTPIPCFG_PEPNUM(value) ((USBHS_HSTPIPCFG_PEPNUM_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_PEPNUM_Pos)))</span>
<a name="l00734"></a>00734 <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_INTFRQ_Pos 24</span>
<a name="l00735"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0861796b9d288b3bb1aab1e85fafec77">00735</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_INTFRQ_Msk (0xffu &lt;&lt; USBHS_HSTPIPCFG_INTFRQ_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Pipe Interrupt Request Frequency */</span>
<a name="l00736"></a>00736 <span class="preprocessor">#define USBHS_HSTPIPCFG_INTFRQ(value) ((USBHS_HSTPIPCFG_INTFRQ_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_INTFRQ_Pos)))</span>
<a name="l00737"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf0809494feabaf66ffe5b26414f8fd1f">00737</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_PINGEN (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Ping Enable */</span>
<a name="l00738"></a>00738 <span class="preprocessor">#define USBHS_HSTPIPCFG_BINTERVAL_Pos 24</span>
<a name="l00739"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaedc9c4e67bfc7cc3d61e05ad12d33253">00739</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPCFG_BINTERVAL_Msk (0xffu &lt;&lt; USBHS_HSTPIPCFG_BINTERVAL_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPCFG[10]) Binterval Parameter for the Bulk-Out/Ping Transaction */</span>
<a name="l00740"></a>00740 <span class="preprocessor">#define USBHS_HSTPIPCFG_BINTERVAL(value) ((USBHS_HSTPIPCFG_BINTERVAL_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPCFG_BINTERVAL_Pos)))</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTPIPISR[10] : (USBHS Offset: 0x530) Host Pipe Status Register (n = 0) -------- */</span>
<a name="l00742"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gabd4bff53529d3a63d2f2a6b288ea4404">00742</a> <span class="preprocessor">#define USBHS_HSTPIPISR_RXINI (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Received IN Data Interrupt */</span>
<a name="l00743"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab412d773f75086777987bce75d9c2c79">00743</a> <span class="preprocessor">#define USBHS_HSTPIPISR_TXOUTI (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Transmitted OUT Data Interrupt */</span>
<a name="l00744"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5b657f7ffb9144716c472b4873838612">00744</a> <span class="preprocessor">#define USBHS_HSTPIPISR_TXSTPI (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Transmitted SETUP Interrupt */</span>
<a name="l00745"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga73998e12ffdfca1ab0bc9cf53797332c">00745</a> <span class="preprocessor">#define USBHS_HSTPIPISR_PERRI (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Pipe Error Interrupt */</span>
<a name="l00746"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gafefe427d47e2f528a7608c5313e2e9a7">00746</a> <span class="preprocessor">#define USBHS_HSTPIPISR_NAKEDI (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) NAKed Interrupt */</span>
<a name="l00747"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga557f28502fc74053e78b6ee0144e37e4">00747</a> <span class="preprocessor">#define USBHS_HSTPIPISR_OVERFI (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Overflow Interrupt */</span>
<a name="l00748"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga49bab8fafde4c709dd7decb1c97b0503">00748</a> <span class="preprocessor">#define USBHS_HSTPIPISR_RXSTALLDI (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Received STALLed Interrupt */</span>
<a name="l00749"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga24f69fdd9e7c0327a46178c23dffba8a">00749</a> <span class="preprocessor">#define USBHS_HSTPIPISR_SHORTPACKETI (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Short Packet Interrupt */</span>
<a name="l00750"></a>00750 <span class="preprocessor">#define USBHS_HSTPIPISR_DTSEQ_Pos 8</span>
<a name="l00751"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa48469a6762c93aca952ebafb652278f">00751</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPISR_DTSEQ_Msk (0x3u &lt;&lt; USBHS_HSTPIPISR_DTSEQ_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Data Toggle Sequence */</span>
<a name="l00752"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaec96193aa502e7f2702f3165b1dd6ef7">00752</a> <span class="preprocessor">#define   USBHS_HSTPIPISR_DTSEQ_DATA0 (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Data0 toggle sequence */</span>
<a name="l00753"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7db02e490de471fec3fbd8b63c6826ff">00753</a> <span class="preprocessor">#define   USBHS_HSTPIPISR_DTSEQ_DATA1 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Data1 toggle sequence */</span>
<a name="l00754"></a>00754 <span class="preprocessor">#define USBHS_HSTPIPISR_NBUSYBK_Pos 12</span>
<a name="l00755"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaac3953333edc965b39903c078a4d3618">00755</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPISR_NBUSYBK_Msk (0x3u &lt;&lt; USBHS_HSTPIPISR_NBUSYBK_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Number of Busy Banks */</span>
<a name="l00756"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf30ce07927f90132f9ed05f375223a0a">00756</a> <span class="preprocessor">#define   USBHS_HSTPIPISR_NBUSYBK_0_BUSY (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) 0 busy bank (all banks free) */</span>
<a name="l00757"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga74b2e98bd0490406a3b0bcae895aa64d">00757</a> <span class="preprocessor">#define   USBHS_HSTPIPISR_NBUSYBK_1_BUSY (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) 1 busy bank */</span>
<a name="l00758"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga093005453538858f150418b95d93b6fd">00758</a> <span class="preprocessor">#define   USBHS_HSTPIPISR_NBUSYBK_2_BUSY (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) 2 busy banks */</span>
<a name="l00759"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga631ddf08fbd103f880bdaf3d48636fa4">00759</a> <span class="preprocessor">#define   USBHS_HSTPIPISR_NBUSYBK_3_BUSY (0x3u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) 3 busy banks */</span>
<a name="l00760"></a>00760 <span class="preprocessor">#define USBHS_HSTPIPISR_CURRBK_Pos 14</span>
<a name="l00761"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2aec15ccc7fc41b6d9bd60ec7ea518d9">00761</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPISR_CURRBK_Msk (0x3u &lt;&lt; USBHS_HSTPIPISR_CURRBK_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Current Bank */</span>
<a name="l00762"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga56234bb0d333584c0da7c7fb4e822b12">00762</a> <span class="preprocessor">#define   USBHS_HSTPIPISR_CURRBK_BANK0 (0x0u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Current bank is bank0 */</span>
<a name="l00763"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4a498b200fdb07fb86b99b65a219e429">00763</a> <span class="preprocessor">#define   USBHS_HSTPIPISR_CURRBK_BANK1 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Current bank is bank1 */</span>
<a name="l00764"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0256b1b23996ffdb780862cf09f150f8">00764</a> <span class="preprocessor">#define   USBHS_HSTPIPISR_CURRBK_BANK2 (0x2u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Current bank is bank2 */</span>
<a name="l00765"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga281964646ce15b9f3f7f0a95160ec1a8">00765</a> <span class="preprocessor">#define USBHS_HSTPIPISR_RWALL (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Read/Write Allowed */</span>
<a name="l00766"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga818be42ad304f49ef0e008b5d22a403e">00766</a> <span class="preprocessor">#define USBHS_HSTPIPISR_CFGOK (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Configuration OK Status */</span>
<a name="l00767"></a>00767 <span class="preprocessor">#define USBHS_HSTPIPISR_PBYCT_Pos 20</span>
<a name="l00768"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga86f1a16a169514cc07a181ff579b6f23">00768</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPISR_PBYCT_Msk (0x7ffu &lt;&lt; USBHS_HSTPIPISR_PBYCT_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Pipe Byte Count */</span>
<a name="l00769"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5342330335dba1b424149250b5ad1723">00769</a> <span class="preprocessor">#define USBHS_HSTPIPISR_UNDERFI (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) Underflow Interrupt */</span>
<a name="l00770"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga62f11360093b89ac86b6e177343ef20f">00770</a> <span class="preprocessor">#define USBHS_HSTPIPISR_CRCERRI (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPISR[10]) CRC Error Interrupt */</span>
<a name="l00771"></a>00771 <span class="comment">/* -------- USBHS_HSTPIPICR[10] : (USBHS Offset: 0x560) Host Pipe Clear Register (n = 0) -------- */</span>
<a name="l00772"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga9067ea47ec30664e8fd73e8ab7e35181">00772</a> <span class="preprocessor">#define USBHS_HSTPIPICR_RXINIC (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPICR[10]) Received IN Data Interrupt Clear */</span>
<a name="l00773"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0dee7d148bee9d67b2d3f846b2d642b3">00773</a> <span class="preprocessor">#define USBHS_HSTPIPICR_TXOUTIC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPICR[10]) Transmitted OUT Data Interrupt Clear */</span>
<a name="l00774"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5c8293d760ef53097d408ae75d6946d2">00774</a> <span class="preprocessor">#define USBHS_HSTPIPICR_TXSTPIC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPICR[10]) Transmitted SETUP Interrupt Clear */</span>
<a name="l00775"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga44ac24a6a5ab2b0122c0106ca9bc53de">00775</a> <span class="preprocessor">#define USBHS_HSTPIPICR_NAKEDIC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPICR[10]) NAKed Interrupt Clear */</span>
<a name="l00776"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8c1cdab87767f5669d0f2866071dc486">00776</a> <span class="preprocessor">#define USBHS_HSTPIPICR_OVERFIC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPICR[10]) Overflow Interrupt Clear */</span>
<a name="l00777"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaae263c0a5e8d2cd8c473fe9219cc66a8">00777</a> <span class="preprocessor">#define USBHS_HSTPIPICR_RXSTALLDIC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPICR[10]) Received STALLed Interrupt Clear */</span>
<a name="l00778"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga78cb30399ab291612e71d221afe83b74">00778</a> <span class="preprocessor">#define USBHS_HSTPIPICR_SHORTPACKETIC (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPICR[10]) Short Packet Interrupt Clear */</span>
<a name="l00779"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2188b08753f03e94bd047867693b0655">00779</a> <span class="preprocessor">#define USBHS_HSTPIPICR_UNDERFIC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPICR[10]) Underflow Interrupt Clear */</span>
<a name="l00780"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga92c10bba2dc328e78d5fa40516d6581c">00780</a> <span class="preprocessor">#define USBHS_HSTPIPICR_CRCERRIC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPICR[10]) CRC Error Interrupt Clear */</span>
<a name="l00781"></a>00781 <span class="comment">/* -------- USBHS_HSTPIPIFR[10] : (USBHS Offset: 0x590) Host Pipe Set Register (n = 0) -------- */</span>
<a name="l00782"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4f30935bd21f13e9871217a25913e6b2">00782</a> <span class="preprocessor">#define USBHS_HSTPIPIFR_RXINIS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIFR[10]) Received IN Data Interrupt Set */</span>
<a name="l00783"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gae32e0484f0ccbe73701fa041f563eef4">00783</a> <span class="preprocessor">#define USBHS_HSTPIPIFR_TXOUTIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIFR[10]) Transmitted OUT Data Interrupt Set */</span>
<a name="l00784"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf1210abf340005ec33a56c044b674658">00784</a> <span class="preprocessor">#define USBHS_HSTPIPIFR_TXSTPIS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIFR[10]) Transmitted SETUP Interrupt Set */</span>
<a name="l00785"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga856529ca8101a88434f2b7203be60f8a">00785</a> <span class="preprocessor">#define USBHS_HSTPIPIFR_PERRIS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIFR[10]) Pipe Error Interrupt Set */</span>
<a name="l00786"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga88b7455aa5cddd54cc6ed2cae2cd2998">00786</a> <span class="preprocessor">#define USBHS_HSTPIPIFR_NAKEDIS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIFR[10]) NAKed Interrupt Set */</span>
<a name="l00787"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga15e3d04c97c00498cc770ca8a6d80057">00787</a> <span class="preprocessor">#define USBHS_HSTPIPIFR_OVERFIS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIFR[10]) Overflow Interrupt Set */</span>
<a name="l00788"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga232c978d90232b05542a22a329761176">00788</a> <span class="preprocessor">#define USBHS_HSTPIPIFR_RXSTALLDIS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIFR[10]) Received STALLed Interrupt Set */</span>
<a name="l00789"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga469cc9dae64715c6e2463b25bc4b4754">00789</a> <span class="preprocessor">#define USBHS_HSTPIPIFR_SHORTPACKETIS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIFR[10]) Short Packet Interrupt Set */</span>
<a name="l00790"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga124517e71aca0f803f3cd2abb232436a">00790</a> <span class="preprocessor">#define USBHS_HSTPIPIFR_NBUSYBKS (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIFR[10]) Number of Busy Banks Set */</span>
<a name="l00791"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4289c9b9e958f254af5f53b3980110ba">00791</a> <span class="preprocessor">#define USBHS_HSTPIPIFR_UNDERFIS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIFR[10]) Underflow Interrupt Set */</span>
<a name="l00792"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gadd447ae2e557b53bbefcd1eec72854d7">00792</a> <span class="preprocessor">#define USBHS_HSTPIPIFR_CRCERRIS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIFR[10]) CRC Error Interrupt Set */</span>
<a name="l00793"></a>00793 <span class="comment">/* -------- USBHS_HSTPIPIMR[10] : (USBHS Offset: 0x5C0) Host Pipe Mask Register (n = 0) -------- */</span>
<a name="l00794"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf9ad12bf25420763cff4831d07b0e40b">00794</a> <span class="preprocessor">#define USBHS_HSTPIPIMR_RXINE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIMR[10]) Received IN Data Interrupt Enable */</span>
<a name="l00795"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0539e2356a3f274b330397c434ea986f">00795</a> <span class="preprocessor">#define USBHS_HSTPIPIMR_TXOUTE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIMR[10]) Transmitted OUT Data Interrupt Enable */</span>
<a name="l00796"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga9788414308fa9cfafb372dfd1f041471">00796</a> <span class="preprocessor">#define USBHS_HSTPIPIMR_TXSTPE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIMR[10]) Transmitted SETUP Interrupt Enable */</span>
<a name="l00797"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga03324ea100e514c7853aa6e4ddbd00ec">00797</a> <span class="preprocessor">#define USBHS_HSTPIPIMR_PERRE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIMR[10]) Pipe Error Interrupt Enable */</span>
<a name="l00798"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab82a3060cb8fffa179db79a814c386cf">00798</a> <span class="preprocessor">#define USBHS_HSTPIPIMR_NAKEDE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIMR[10]) NAKed Interrupt Enable */</span>
<a name="l00799"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac8dccfba78fa6bdb316f230a486f7614">00799</a> <span class="preprocessor">#define USBHS_HSTPIPIMR_OVERFIE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIMR[10]) Overflow Interrupt Enable */</span>
<a name="l00800"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4349957f339ac219466819403d4ac0a0">00800</a> <span class="preprocessor">#define USBHS_HSTPIPIMR_RXSTALLDE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIMR[10]) Received STALLed Interrupt Enable */</span>
<a name="l00801"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gae950443b7bb44f57013db8db44aaaab8">00801</a> <span class="preprocessor">#define USBHS_HSTPIPIMR_SHORTPACKETIE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIMR[10]) Short Packet Interrupt Enable */</span>
<a name="l00802"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga52f9964410273efb2afbcb794ec3619e">00802</a> <span class="preprocessor">#define USBHS_HSTPIPIMR_NBUSYBKE (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIMR[10]) Number of Busy Banks Interrupt Enable */</span>
<a name="l00803"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac45a8b3b6d31d9c23b7e671be0570d8a">00803</a> <span class="preprocessor">#define USBHS_HSTPIPIMR_FIFOCON (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIMR[10]) FIFO Control */</span>
<a name="l00804"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga247de257e7801d47dde96a0098d0f2a4">00804</a> <span class="preprocessor">#define USBHS_HSTPIPIMR_PDISHDMA (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIMR[10]) Pipe Interrupts Disable HDMA Request Enable */</span>
<a name="l00805"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7c445ad9e88f7bd07fa360f3ee17acbe">00805</a> <span class="preprocessor">#define USBHS_HSTPIPIMR_PFREEZE (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIMR[10]) Pipe Freeze */</span>
<a name="l00806"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gafeac95f4c1c510ab8540860f4faeabc7">00806</a> <span class="preprocessor">#define USBHS_HSTPIPIMR_RSTDT (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIMR[10]) Reset Data Toggle */</span>
<a name="l00807"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad2575a24fdc8e3fed5ea55a2c11abfac">00807</a> <span class="preprocessor">#define USBHS_HSTPIPIMR_UNDERFIE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIMR[10]) Underflow Interrupt Enable */</span>
<a name="l00808"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga6adbb8676010adc21bc2b7f9e28fce16">00808</a> <span class="preprocessor">#define USBHS_HSTPIPIMR_CRCERRE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIMR[10]) CRC Error Interrupt Enable */</span>
<a name="l00809"></a>00809 <span class="comment">/* -------- USBHS_HSTPIPIER[10] : (USBHS Offset: 0x5F0) Host Pipe Enable Register (n = 0) -------- */</span>
<a name="l00810"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga1ae7fc25e5d572a2e50316b1e72cffd5">00810</a> <span class="preprocessor">#define USBHS_HSTPIPIER_RXINES (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIER[10]) Received IN Data Interrupt Enable */</span>
<a name="l00811"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5dd1b8ced4705724713f5ec3222c8ee7">00811</a> <span class="preprocessor">#define USBHS_HSTPIPIER_TXOUTES (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIER[10]) Transmitted OUT Data Interrupt Enable */</span>
<a name="l00812"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gadcd0d2d010e615f198d7e3a6913290d0">00812</a> <span class="preprocessor">#define USBHS_HSTPIPIER_TXSTPES (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIER[10]) Transmitted SETUP Interrupt Enable */</span>
<a name="l00813"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga233107ba8d4fb36bc0362bf1628b4570">00813</a> <span class="preprocessor">#define USBHS_HSTPIPIER_PERRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIER[10]) Pipe Error Interrupt Enable */</span>
<a name="l00814"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gabfb4b1d925f356455320a3a23b7894ef">00814</a> <span class="preprocessor">#define USBHS_HSTPIPIER_NAKEDES (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIER[10]) NAKed Interrupt Enable */</span>
<a name="l00815"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gadd8af37d66099c581c4cc689b158cfba">00815</a> <span class="preprocessor">#define USBHS_HSTPIPIER_OVERFIES (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIER[10]) Overflow Interrupt Enable */</span>
<a name="l00816"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gab16e4bf12ba2658f953e4deaaa5dd511">00816</a> <span class="preprocessor">#define USBHS_HSTPIPIER_RXSTALLDES (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIER[10]) Received STALLed Interrupt Enable */</span>
<a name="l00817"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gae40f73ab2d7b4bce022171444427b847">00817</a> <span class="preprocessor">#define USBHS_HSTPIPIER_SHORTPACKETIES (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIER[10]) Short Packet Interrupt Enable */</span>
<a name="l00818"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8cd1bd3dd202a99c1e4a2f80539dc31c">00818</a> <span class="preprocessor">#define USBHS_HSTPIPIER_NBUSYBKES (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIER[10]) Number of Busy Banks Enable */</span>
<a name="l00819"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5c86fb8f404dfd1370edb1999cffedc7">00819</a> <span class="preprocessor">#define USBHS_HSTPIPIER_PDISHDMAS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIER[10]) Pipe Interrupts Disable HDMA Request Enable */</span>
<a name="l00820"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8a09e9f1a8824d9033ebfa3a0570d848">00820</a> <span class="preprocessor">#define USBHS_HSTPIPIER_PFREEZES (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIER[10]) Pipe Freeze Enable */</span>
<a name="l00821"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf62474721067494d9ab289d8167421b3">00821</a> <span class="preprocessor">#define USBHS_HSTPIPIER_RSTDTS (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIER[10]) Reset Data Toggle Enable */</span>
<a name="l00822"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa839542728a176d19b5bdbd611e871b4">00822</a> <span class="preprocessor">#define USBHS_HSTPIPIER_UNDERFIES (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIER[10]) Underflow Interrupt Enable */</span>
<a name="l00823"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga720f2d8ba25bad84721c4f448784812d">00823</a> <span class="preprocessor">#define USBHS_HSTPIPIER_CRCERRES (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIER[10]) CRC Error Interrupt Enable */</span>
<a name="l00824"></a>00824 <span class="comment">/* -------- USBHS_HSTPIPIDR[10] : (USBHS Offset: 0x620) Host Pipe Disable Register (n = 0) -------- */</span>
<a name="l00825"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0d08723be4a935ed53c94f9d7f6d24a0">00825</a> <span class="preprocessor">#define USBHS_HSTPIPIDR_RXINEC (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIDR[10]) Received IN Data Interrupt Disable */</span>
<a name="l00826"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga19293155d73146950142d5284d73b490">00826</a> <span class="preprocessor">#define USBHS_HSTPIPIDR_TXOUTEC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIDR[10]) Transmitted OUT Data Interrupt Disable */</span>
<a name="l00827"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0c871429344a461a4e56354ffe4f699f">00827</a> <span class="preprocessor">#define USBHS_HSTPIPIDR_TXSTPEC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIDR[10]) Transmitted SETUP Interrupt Disable */</span>
<a name="l00828"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga810c8c4c6a7048a56c5ac84a7583477d">00828</a> <span class="preprocessor">#define USBHS_HSTPIPIDR_PERREC (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIDR[10]) Pipe Error Interrupt Disable */</span>
<a name="l00829"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3055451848b3029e7c2d72282d1fb7df">00829</a> <span class="preprocessor">#define USBHS_HSTPIPIDR_NAKEDEC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIDR[10]) NAKed Interrupt Disable */</span>
<a name="l00830"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga3c9b0ab47e2cdb5d578e7fae5dd73a8b">00830</a> <span class="preprocessor">#define USBHS_HSTPIPIDR_OVERFIEC (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIDR[10]) Overflow Interrupt Disable */</span>
<a name="l00831"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga875c7b3f897a8c73e42f374aa53592ca">00831</a> <span class="preprocessor">#define USBHS_HSTPIPIDR_RXSTALLDEC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIDR[10]) Received STALLed Interrupt Disable */</span>
<a name="l00832"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga9b96d50e478dde0b204c5eb294171bf9">00832</a> <span class="preprocessor">#define USBHS_HSTPIPIDR_SHORTPACKETIEC (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIDR[10]) Short Packet Interrupt Disable */</span>
<a name="l00833"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad3bb07d57156a86a6ac3534c0f07c8ab">00833</a> <span class="preprocessor">#define USBHS_HSTPIPIDR_NBUSYBKEC (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIDR[10]) Number of Busy Banks Disable */</span>
<a name="l00834"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gabcec9beefeab1700242da4c88f1b7a51">00834</a> <span class="preprocessor">#define USBHS_HSTPIPIDR_FIFOCONC (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIDR[10]) FIFO Control Disable */</span>
<a name="l00835"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga4ecf64e8d6cd298b79c0e60d3f81dd28">00835</a> <span class="preprocessor">#define USBHS_HSTPIPIDR_PDISHDMAC (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIDR[10]) Pipe Interrupts Disable HDMA Request Disable */</span>
<a name="l00836"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga2b99057bec6aa1f5a541cede730c657e">00836</a> <span class="preprocessor">#define USBHS_HSTPIPIDR_PFREEZEC (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIDR[10]) Pipe Freeze Disable */</span>
<a name="l00837"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8b71ae243ffd9003173655cd648441f3">00837</a> <span class="preprocessor">#define USBHS_HSTPIPIDR_UNDERFIEC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIDR[10]) Underflow Interrupt Disable */</span>
<a name="l00838"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga688714d7f58dca568ab847cf43d5c0c8">00838</a> <span class="preprocessor">#define USBHS_HSTPIPIDR_CRCERREC (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPIDR[10]) CRC Error Interrupt Disable */</span>
<a name="l00839"></a>00839 <span class="comment">/* -------- USBHS_HSTPIPINRQ[10] : (USBHS Offset: 0x650) Host Pipe IN Request Register (n = 0) -------- */</span>
<a name="l00840"></a>00840 <span class="preprocessor">#define USBHS_HSTPIPINRQ_INRQ_Pos 0</span>
<a name="l00841"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga14ffc5a310d72cddac1aeb791eee127e">00841</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINRQ_INRQ_Msk (0xffu &lt;&lt; USBHS_HSTPIPINRQ_INRQ_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPINRQ[10]) IN Request Number before Freeze */</span>
<a name="l00842"></a>00842 <span class="preprocessor">#define USBHS_HSTPIPINRQ_INRQ(value) ((USBHS_HSTPIPINRQ_INRQ_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPINRQ_INRQ_Pos)))</span>
<a name="l00843"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gacf84ebe5227ee73e8c08b1892becfd87">00843</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPINRQ_INMODE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPINRQ[10]) IN Request Mode */</span>
<a name="l00844"></a>00844 <span class="comment">/* -------- USBHS_HSTPIPERR[10] : (USBHS Offset: 0x680) Host Pipe Error Register (n = 0) -------- */</span>
<a name="l00845"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga600320ddbdac73e695233b7fc6b21b3e">00845</a> <span class="preprocessor">#define USBHS_HSTPIPERR_DATATGL (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPERR[10]) Data Toggle Error */</span>
<a name="l00846"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga8c93574c440f71759d7bbf5cec635d4a">00846</a> <span class="preprocessor">#define USBHS_HSTPIPERR_DATAPID (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPERR[10]) Data PID Error */</span>
<a name="l00847"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga278a87268f584e9dc0a8cc132662a75f">00847</a> <span class="preprocessor">#define USBHS_HSTPIPERR_PID (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPERR[10]) Data PID Error */</span>
<a name="l00848"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5200b876ec983cceb30c0012a359c7ea">00848</a> <span class="preprocessor">#define USBHS_HSTPIPERR_TIMEOUT (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPERR[10]) Time-Out Error */</span>
<a name="l00849"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf4a1945ce8283c432a557a20e8b63450">00849</a> <span class="preprocessor">#define USBHS_HSTPIPERR_CRC16 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPERR[10]) CRC16 Error */</span>
<a name="l00850"></a>00850 <span class="preprocessor">#define USBHS_HSTPIPERR_COUNTER_Pos 5</span>
<a name="l00851"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5fc77aff1bced4814b0ada53f7222c6e">00851</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTPIPERR_COUNTER_Msk (0x3u &lt;&lt; USBHS_HSTPIPERR_COUNTER_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTPIPERR[10]) Error Counter */</span>
<a name="l00852"></a>00852 <span class="preprocessor">#define USBHS_HSTPIPERR_COUNTER(value) ((USBHS_HSTPIPERR_COUNTER_Msk &amp; ((value) &lt;&lt; USBHS_HSTPIPERR_COUNTER_Pos)))</span>
<a name="l00853"></a>00853 <span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTDMANXTDSC : (USBHS Offset: N/A) Host DMA Channel Next Descriptor Address Register -------- */</span>
<a name="l00854"></a>00854 <span class="preprocessor">#define USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos 0</span>
<a name="l00855"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaf30bcdc948006ec3037a9aa11e7fc306">00855</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk (0xffffffffu &lt;&lt; USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMANXTDSC) Next Descriptor Address */</span>
<a name="l00856"></a>00856 <span class="preprocessor">#define USBHS_HSTDMANXTDSC_NXT_DSC_ADD(value) ((USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Msk &amp; ((value) &lt;&lt; USBHS_HSTDMANXTDSC_NXT_DSC_ADD_Pos)))</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTDMAADDRESS : (USBHS Offset: N/A) Host DMA Channel Address Register -------- */</span>
<a name="l00858"></a>00858 <span class="preprocessor">#define USBHS_HSTDMAADDRESS_BUFF_ADD_Pos 0</span>
<a name="l00859"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac25fa526760a30e9fba2765511aa4e48">00859</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMAADDRESS_BUFF_ADD_Msk (0xffffffffu &lt;&lt; USBHS_HSTDMAADDRESS_BUFF_ADD_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMAADDRESS) Buffer Address */</span>
<a name="l00860"></a>00860 <span class="preprocessor">#define USBHS_HSTDMAADDRESS_BUFF_ADD(value) ((USBHS_HSTDMAADDRESS_BUFF_ADD_Msk &amp; ((value) &lt;&lt; USBHS_HSTDMAADDRESS_BUFF_ADD_Pos)))</span>
<a name="l00861"></a>00861 <span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTDMACONTROL : (USBHS Offset: N/A) Host DMA Channel Control Register -------- */</span>
<a name="l00862"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga1d831241f9c80030a2659f092202966d">00862</a> <span class="preprocessor">#define USBHS_HSTDMACONTROL_CHANN_ENB (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMACONTROL) Channel Enable Command */</span>
<a name="l00863"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaaa80b0aeff40d2a172ea733f05a9cc1f">00863</a> <span class="preprocessor">#define USBHS_HSTDMACONTROL_LDNXT_DSC (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMACONTROL) Load Next Channel Transfer Descriptor Enable Command */</span>
<a name="l00864"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad3c7b7b9ab5409d34dbecea540aef7f2">00864</a> <span class="preprocessor">#define USBHS_HSTDMACONTROL_END_TR_EN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMACONTROL) End of Transfer Enable Control (OUT transfers only) */</span>
<a name="l00865"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga643443ab4b9f078627d710ee1ad77556">00865</a> <span class="preprocessor">#define USBHS_HSTDMACONTROL_END_B_EN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMACONTROL) End of Buffer Enable Control */</span>
<a name="l00866"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga363d9c6d460e65cc48615bd6cda95322">00866</a> <span class="preprocessor">#define USBHS_HSTDMACONTROL_END_TR_IT (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMACONTROL) End of Transfer Interrupt Enable */</span>
<a name="l00867"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7d9141f74b0c766a0e33e65dd31bfc39">00867</a> <span class="preprocessor">#define USBHS_HSTDMACONTROL_END_BUFFIT (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMACONTROL) End of Buffer Interrupt Enable */</span>
<a name="l00868"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac9169cb568f11b80f25115649226ec00">00868</a> <span class="preprocessor">#define USBHS_HSTDMACONTROL_DESC_LD_IT (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMACONTROL) Descriptor Loaded Interrupt Enable */</span>
<a name="l00869"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga94eb9dfbfe5abdb9f0582a997826e324">00869</a> <span class="preprocessor">#define USBHS_HSTDMACONTROL_BURST_LCK (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMACONTROL) Burst Lock Enable */</span>
<a name="l00870"></a>00870 <span class="preprocessor">#define USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos 16</span>
<a name="l00871"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaff72e18ca6845ed13537afc784cfa758">00871</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMACONTROL_BUFF_LENGTH_Msk (0xffffu &lt;&lt; USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMACONTROL) Buffer Byte Length (Write-only) */</span>
<a name="l00872"></a>00872 <span class="preprocessor">#define USBHS_HSTDMACONTROL_BUFF_LENGTH(value) ((USBHS_HSTDMACONTROL_BUFF_LENGTH_Msk &amp; ((value) &lt;&lt; USBHS_HSTDMACONTROL_BUFF_LENGTH_Pos)))</span>
<a name="l00873"></a>00873 <span class="preprocessor"></span><span class="comment">/* -------- USBHS_HSTDMASTATUS : (USBHS Offset: N/A) Host DMA Channel Status Register -------- */</span>
<a name="l00874"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga0319af24ed59957f9bd0fb1ea88cd649">00874</a> <span class="preprocessor">#define USBHS_HSTDMASTATUS_CHANN_ENB (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMASTATUS) Channel Enable Status */</span>
<a name="l00875"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gade8e090541cd0b90ad21329be7808891">00875</a> <span class="preprocessor">#define USBHS_HSTDMASTATUS_CHANN_ACT (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMASTATUS) Channel Active Status */</span>
<a name="l00876"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gadc4e65fa1832fc585dd17d89c66ff067">00876</a> <span class="preprocessor">#define USBHS_HSTDMASTATUS_END_TR_ST (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMASTATUS) End of Channel Transfer Status */</span>
<a name="l00877"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaeed619cfee94ba532f020fb6a5f982a5">00877</a> <span class="preprocessor">#define USBHS_HSTDMASTATUS_END_BF_ST (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMASTATUS) End of Channel Buffer Status */</span>
<a name="l00878"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad3e67d713dca38bf506b18ee1fbb3932">00878</a> <span class="preprocessor">#define USBHS_HSTDMASTATUS_DESC_LDST (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMASTATUS) Descriptor Loaded Status */</span>
<a name="l00879"></a>00879 <span class="preprocessor">#define USBHS_HSTDMASTATUS_BUFF_COUNT_Pos 16</span>
<a name="l00880"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga742c7882e58b1c8e74703afe98449bc9">00880</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_HSTDMASTATUS_BUFF_COUNT_Msk (0xffffu &lt;&lt; USBHS_HSTDMASTATUS_BUFF_COUNT_Pos) </span><span class="comment">/**&lt; \brief (USBHS_HSTDMASTATUS) Buffer Byte Count */</span>
<a name="l00881"></a>00881 <span class="preprocessor">#define USBHS_HSTDMASTATUS_BUFF_COUNT(value) ((USBHS_HSTDMASTATUS_BUFF_COUNT_Msk &amp; ((value) &lt;&lt; USBHS_HSTDMASTATUS_BUFF_COUNT_Pos)))</span>
<a name="l00882"></a>00882 <span class="preprocessor"></span><span class="comment">/* -------- USBHS_CTRL : (USBHS Offset: 0x0800) General Control Register -------- */</span>
<a name="l00883"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gae036a7cad49e0e8d7efaf2af7cbc26f8">00883</a> <span class="preprocessor">#define USBHS_CTRL_RDERRE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_CTRL) Remote Device Connection Error Interrupt Enable */</span>
<a name="l00884"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga50eee59e7e32e813a1457c4e90d45df6">00884</a> <span class="preprocessor">#define USBHS_CTRL_VBUSHWC (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (USBHS_CTRL) VBUS Hardware Control */</span>
<a name="l00885"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa804200b9e9ef00a91c37b5e034161ff">00885</a> <span class="preprocessor">#define USBHS_CTRL_FRZCLK (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_CTRL) Freeze USB Clock */</span>
<a name="l00886"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga77ad9e7e4401e4a9b78c704b701e2184">00886</a> <span class="preprocessor">#define USBHS_CTRL_USBE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (USBHS_CTRL) USBHS Enable */</span>
<a name="l00887"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gade9ac12e6d2a6089a76124020b2e42d1">00887</a> <span class="preprocessor">#define USBHS_CTRL_UIMOD (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (USBHS_CTRL) USBHS Mode */</span>
<a name="l00888"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaaf9488ddc210cfe69d65af406be0dd2e">00888</a> <span class="preprocessor">#define   USBHS_CTRL_UIMOD_HOST (0x0u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (USBHS_CTRL) The module is in USB Host mode. */</span>
<a name="l00889"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga47f7dca7bd59ead35ffed739f9ff62f6">00889</a> <span class="preprocessor">#define   USBHS_CTRL_UIMOD_DEVICE (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (USBHS_CTRL) The module is in USB Device mode. */</span>
<a name="l00890"></a>00890 <span class="comment">/* -------- USBHS_SR : (USBHS Offset: 0x0804) General Status Register -------- */</span>
<a name="l00891"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gae5ee14481fca0499bc3246f954458982">00891</a> <span class="preprocessor">#define USBHS_SR_RDERRI (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_SR) Remote Device Connection Error Interrupt (Host mode only) */</span>
<a name="l00892"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga5b63a0fd26b0556923946ffda9966153">00892</a> <span class="preprocessor">#define USBHS_SR_VBUSRQ (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (USBHS_SR) VBUS Request (Host mode only) */</span>
<a name="l00893"></a>00893 <span class="preprocessor">#define USBHS_SR_SPEED_Pos 12</span>
<a name="l00894"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga7a957d5596cd9e61bb891f1cea9a0e30">00894</a> <span class="preprocessor"></span><span class="preprocessor">#define USBHS_SR_SPEED_Msk (0x3u &lt;&lt; USBHS_SR_SPEED_Pos) </span><span class="comment">/**&lt; \brief (USBHS_SR) Speed Status (Device mode only) */</span>
<a name="l00895"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga096dbebf7943b10d6a339a0ac10b6091">00895</a> <span class="preprocessor">#define   USBHS_SR_SPEED_FULL_SPEED (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_SR) Full-Speed mode */</span>
<a name="l00896"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gac258c2bfc867253a34cd8fab6ea2b732">00896</a> <span class="preprocessor">#define   USBHS_SR_SPEED_HIGH_SPEED (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_SR) High-Speed mode */</span>
<a name="l00897"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga33a328659df1b0ab128a7bca5e9c7959">00897</a> <span class="preprocessor">#define   USBHS_SR_SPEED_LOW_SPEED (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (USBHS_SR) Low-Speed mode */</span>
<a name="l00898"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa40a5beef1c317d3842f770cf297b9f4">00898</a> <span class="preprocessor">#define USBHS_SR_CLKUSABLE (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (USBHS_SR) UTMI Clock Usable */</span>
<a name="l00899"></a>00899 <span class="comment">/* -------- USBHS_SCR : (USBHS Offset: 0x0808) General Status Clear Register -------- */</span>
<a name="l00900"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gaa236caae68da69619868a69898fc5695">00900</a> <span class="preprocessor">#define USBHS_SCR_RDERRIC (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_SCR) Remote Device Connection Error Interrupt Clear */</span>
<a name="l00901"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#gad1e871610733843b30fb93043b28f9a2">00901</a> <span class="preprocessor">#define USBHS_SCR_VBUSRQC (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (USBHS_SCR) VBUS Request Clear */</span>
<a name="l00902"></a>00902 <span class="comment">/* -------- USBHS_SFR : (USBHS Offset: 0x080C) General Status Set Register -------- */</span>
<a name="l00903"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga76b0735f9ffeb525f9723d4a1796aae0">00903</a> <span class="preprocessor">#define USBHS_SFR_RDERRIS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (USBHS_SFR) Remote Device Connection Error Interrupt Set */</span>
<a name="l00904"></a><a class="code" href="group___s_a_m_e70___u_s_b_h_s.html#ga1a1d4d07e12a2208954896e8ffe64c81">00904</a> <span class="preprocessor">#define USBHS_SFR_VBUSRQS (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (USBHS_SFR) VBUS Request Set */</span>
<a name="l00905"></a>00905 <span class="comment"></span>
<a name="l00906"></a>00906 <span class="comment">/*@}*/</span>
<a name="l00907"></a>00907 
<a name="l00908"></a>00908 
<a name="l00909"></a>00909 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_USBHS_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
