diff --git a/testbench/tb_top.sv b/testbench/tb_top.sv
index f8693ca..d53d9fa 100644
--- a/testbench/tb_top.sv
+++ b/testbench/tb_top.sv
@@ -13,15 +13,8 @@
 // See the License for the specific language governing permissions and
 // limitations under the License.
 //
-`ifndef VERILATOR
 module tb_top;
-`else
-module tb_top ( input bit core_clk );
-`endif
-
-`ifndef VERILATOR
     bit                         core_clk;
-`endif
     logic                       rst_l;
     logic                       porst_l;
     logic                       nmi_int;
@@ -430,8 +423,8 @@ module tb_top ( input bit core_clk );
 
 `ifndef VERILATOR
         if($test$plusargs("dumpon")) $dumpvars;
-        forever  core_clk = #5 ~core_clk;
 `endif
+        forever  core_clk = #5 ~core_clk;
     end
 
 
diff --git a/testbench/test_tb_top.cpp b/testbench/test_tb_top.cpp
index 899caf1..721fbe3 100644
--- a/testbench/test_tb_top.cpp
+++ b/testbench/test_tb_top.cpp
@@ -50,8 +50,7 @@ int main(int argc, char** argv) {
 #if VM_TRACE
       tfp->dump (main_time);
 #endif
-      main_time += 5;
-      tb->core_clk = !tb->core_clk;
+      main_time = tb->nextTimeSlot();
       tb->eval();
   }
 
