ARM GAS  /tmp/ccVmlqPG.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_hal_timebase_tim.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_InitTick,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_InitTick
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_InitTick:
  26              	.LVL0:
  27              	.LFB144:
  28              		.file 1 "Core/Src/stm32h7xx_hal_timebase_tim.c"
   1:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_timebase_tim.c **** /**
   3:Core/Src/stm32h7xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @file    stm32h7xx_hal_timebase_TIM.c
   5:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Core/Src/stm32h7xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @attention
   8:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *
   9:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *
  12:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *
  17:Core/Src/stm32h7xx_hal_timebase_tim.c ****   ******************************************************************************
  18:Core/Src/stm32h7xx_hal_timebase_tim.c ****   */
  19:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* USER CODE END Header */
  20:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  21:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32h7xx_hal_timebase_tim.c **** #include "stm32h7xx_hal.h"
  23:Core/Src/stm32h7xx_hal_timebase_tim.c **** #include "stm32h7xx_hal_tim.h"
  24:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  25:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  26:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  27:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  28:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  29:Core/Src/stm32h7xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim6;
  30:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
ARM GAS  /tmp/ccVmlqPG.s 			page 2


  31:Core/Src/stm32h7xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
  32:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  33:Core/Src/stm32h7xx_hal_timebase_tim.c **** /**
  34:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM6 as a time base source.
  35:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated
  36:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *         Tick interrupt priority.
  37:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  38:Core/Src/stm32h7xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  39:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  40:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @retval HAL status
  41:Core/Src/stm32h7xx_hal_timebase_tim.c ****   */
  42:Core/Src/stm32h7xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  43:Core/Src/stm32h7xx_hal_timebase_tim.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  44:Core/Src/stm32h7xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  33              		.loc 1 44 3 view .LVU1
  45:Core/Src/stm32h7xx_hal_timebase_tim.c ****   uint32_t              uwTimclock, uwAPB1Prescaler;
  34              		.loc 1 45 3 view .LVU2
  46:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  47:Core/Src/stm32h7xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue;
  35              		.loc 1 47 3 view .LVU3
  48:Core/Src/stm32h7xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  36              		.loc 1 48 3 view .LVU4
  49:Core/Src/stm32h7xx_hal_timebase_tim.c **** /*Configure the TIM6 IRQ priority */
  50:Core/Src/stm32h7xx_hal_timebase_tim.c ****   if (TickPriority < (1UL << __NVIC_PRIO_BITS))
  37              		.loc 1 50 3 view .LVU5
  38              		.loc 1 50 6 is_stmt 0 view .LVU6
  39 0000 0F28     		cmp	r0, #15
  40 0002 01D9     		bls	.L11
  51:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
  52:Core/Src/stm32h7xx_hal_timebase_tim.c ****   HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
  53:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  54:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Enable the TIM6 global Interrupt */
  55:Core/Src/stm32h7xx_hal_timebase_tim.c ****   HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  56:Core/Src/stm32h7xx_hal_timebase_tim.c ****     uwTickPrio = TickPriority;
  57:Core/Src/stm32h7xx_hal_timebase_tim.c ****     }
  58:Core/Src/stm32h7xx_hal_timebase_tim.c ****   else
  59:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
  60:Core/Src/stm32h7xx_hal_timebase_tim.c ****     return HAL_ERROR;
  41              		.loc 1 60 12 view .LVU7
  42 0004 0120     		movs	r0, #1
  43              	.LVL1:
  61:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
  62:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  63:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Enable TIM6 clock */
  64:Core/Src/stm32h7xx_hal_timebase_tim.c ****   __HAL_RCC_TIM6_CLK_ENABLE();
  65:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  66:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Get clock configuration */
  67:Core/Src/stm32h7xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  68:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  69:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Get APB1 prescaler */
  70:Core/Src/stm32h7xx_hal_timebase_tim.c ****   uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  71:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Compute TIM6 clock */
  72:Core/Src/stm32h7xx_hal_timebase_tim.c ****   if (uwAPB1Prescaler == RCC_HCLK_DIV1)
ARM GAS  /tmp/ccVmlqPG.s 			page 3


  73:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
  74:Core/Src/stm32h7xx_hal_timebase_tim.c ****     uwTimclock = HAL_RCC_GetPCLK1Freq();
  75:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
  76:Core/Src/stm32h7xx_hal_timebase_tim.c ****   else
  77:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
  78:Core/Src/stm32h7xx_hal_timebase_tim.c ****     uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  79:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
  80:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  81:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  82:Core/Src/stm32h7xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
  83:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  84:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Initialize TIM6 */
  85:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Instance = TIM6;
  86:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  87:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  88:Core/Src/stm32h7xx_hal_timebase_tim.c ****   + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  89:Core/Src/stm32h7xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  90:Core/Src/stm32h7xx_hal_timebase_tim.c ****   + ClockDivision = 0
  91:Core/Src/stm32h7xx_hal_timebase_tim.c ****   + Counter direction = Up
  92:Core/Src/stm32h7xx_hal_timebase_tim.c ****   */
  93:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.Period = (1000000U / 1000U) - 1U;
  94:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.Prescaler = uwPrescalerValue;
  95:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.ClockDivision = 0;
  96:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  97:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  98:Core/Src/stm32h7xx_hal_timebase_tim.c ****   if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
  99:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
 100:Core/Src/stm32h7xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
 101:Core/Src/stm32h7xx_hal_timebase_tim.c ****     return HAL_TIM_Base_Start_IT(&htim6);
 102:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 103:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 104:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Return function status */
 105:Core/Src/stm32h7xx_hal_timebase_tim.c ****   return HAL_ERROR;
 106:Core/Src/stm32h7xx_hal_timebase_tim.c **** }
  44              		.loc 1 106 1 view .LVU8
  45 0006 7047     		bx	lr
  46              	.LVL2:
  47              	.L11:
  43:Core/Src/stm32h7xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  48              		.loc 1 43 1 view .LVU9
  49 0008 10B5     		push	{r4, lr}
  50              	.LCFI0:
  51              		.cfi_def_cfa_offset 8
  52              		.cfi_offset 4, -8
  53              		.cfi_offset 14, -4
  54 000a 8AB0     		sub	sp, sp, #40
  55              	.LCFI1:
  56              		.cfi_def_cfa_offset 48
  57 000c 0446     		mov	r4, r0
  52:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  58              		.loc 1 52 3 is_stmt 1 view .LVU10
  59 000e 0022     		movs	r2, #0
  60 0010 0146     		mov	r1, r0
  61 0012 3620     		movs	r0, #54
  62              	.LVL3:
  52:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  63              		.loc 1 52 3 is_stmt 0 view .LVU11
ARM GAS  /tmp/ccVmlqPG.s 			page 4


  64 0014 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  65              	.LVL4:
  55:Core/Src/stm32h7xx_hal_timebase_tim.c ****     uwTickPrio = TickPriority;
  66              		.loc 1 55 3 is_stmt 1 view .LVU12
  67 0018 3620     		movs	r0, #54
  68 001a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  69              	.LVL5:
  56:Core/Src/stm32h7xx_hal_timebase_tim.c ****     }
  70              		.loc 1 56 5 view .LVU13
  56:Core/Src/stm32h7xx_hal_timebase_tim.c ****     }
  71              		.loc 1 56 16 is_stmt 0 view .LVU14
  72 001e 1A4B     		ldr	r3, .L13
  73 0020 1C60     		str	r4, [r3]
  64:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  74              		.loc 1 64 3 is_stmt 1 view .LVU15
  75              	.LBB2:
  64:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  76              		.loc 1 64 3 view .LVU16
  64:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  77              		.loc 1 64 3 view .LVU17
  78 0022 1A4B     		ldr	r3, .L13+4
  79 0024 D3F8E820 		ldr	r2, [r3, #232]
  80 0028 42F01002 		orr	r2, r2, #16
  81 002c C3F8E820 		str	r2, [r3, #232]
  64:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  82              		.loc 1 64 3 view .LVU18
  83 0030 D3F8E830 		ldr	r3, [r3, #232]
  84 0034 03F01003 		and	r3, r3, #16
  85 0038 0093     		str	r3, [sp]
  64:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  86              		.loc 1 64 3 view .LVU19
  87 003a 009B     		ldr	r3, [sp]
  88              	.LBE2:
  64:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  89              		.loc 1 64 3 view .LVU20
  67:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
  90              		.loc 1 67 3 view .LVU21
  91 003c 01A9     		add	r1, sp, #4
  92 003e 02A8     		add	r0, sp, #8
  93 0040 FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  94              	.LVL6:
  70:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Compute TIM6 clock */
  95              		.loc 1 70 3 view .LVU22
  70:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Compute TIM6 clock */
  96              		.loc 1 70 19 is_stmt 0 view .LVU23
  97 0044 079B     		ldr	r3, [sp, #28]
  98              	.LVL7:
  72:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
  99              		.loc 1 72 3 is_stmt 1 view .LVU24
  72:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
 100              		.loc 1 72 6 is_stmt 0 view .LVU25
 101 0046 BBB9     		cbnz	r3, .L3
  74:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 102              		.loc 1 74 5 is_stmt 1 view .LVU26
  74:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 103              		.loc 1 74 18 is_stmt 0 view .LVU27
 104 0048 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
ARM GAS  /tmp/ccVmlqPG.s 			page 5


 105              	.LVL8:
  74:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 106              		.loc 1 74 18 view .LVU28
 107 004c 0346     		mov	r3, r0
 108              	.LVL9:
 109              	.L4:
  82:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 110              		.loc 1 82 3 is_stmt 1 view .LVU29
  82:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 111              		.loc 1 82 46 is_stmt 0 view .LVU30
 112 004e 1048     		ldr	r0, .L13+8
 113 0050 A0FB0323 		umull	r2, r3, r0, r3
 114              	.LVL10:
  82:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 115              		.loc 1 82 46 view .LVU31
 116 0054 9B0C     		lsrs	r3, r3, #18
  82:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 117              		.loc 1 82 20 view .LVU32
 118 0056 013B     		subs	r3, r3, #1
 119              	.LVL11:
  85:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 120              		.loc 1 85 3 is_stmt 1 view .LVU33
  85:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 121              		.loc 1 85 18 is_stmt 0 view .LVU34
 122 0058 0E48     		ldr	r0, .L13+12
 123 005a 0F4A     		ldr	r2, .L13+16
 124 005c 0260     		str	r2, [r0]
  93:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.Prescaler = uwPrescalerValue;
 125              		.loc 1 93 3 is_stmt 1 view .LVU35
  93:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.Prescaler = uwPrescalerValue;
 126              		.loc 1 93 21 is_stmt 0 view .LVU36
 127 005e 40F2E732 		movw	r2, #999
 128 0062 C260     		str	r2, [r0, #12]
  94:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.ClockDivision = 0;
 129              		.loc 1 94 3 is_stmt 1 view .LVU37
  94:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.ClockDivision = 0;
 130              		.loc 1 94 24 is_stmt 0 view .LVU38
 131 0064 4360     		str	r3, [r0, #4]
  95:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 132              		.loc 1 95 3 is_stmt 1 view .LVU39
  95:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 133              		.loc 1 95 28 is_stmt 0 view .LVU40
 134 0066 0023     		movs	r3, #0
 135              	.LVL12:
  95:Core/Src/stm32h7xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 136              		.loc 1 95 28 view .LVU41
 137 0068 0361     		str	r3, [r0, #16]
  96:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 138              		.loc 1 96 3 is_stmt 1 view .LVU42
  96:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 139              		.loc 1 96 26 is_stmt 0 view .LVU43
 140 006a 8360     		str	r3, [r0, #8]
  98:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
 141              		.loc 1 98 3 is_stmt 1 view .LVU44
  98:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
 142              		.loc 1 98 6 is_stmt 0 view .LVU45
 143 006c FFF7FEFF 		bl	HAL_TIM_Base_Init
ARM GAS  /tmp/ccVmlqPG.s 			page 6


 144              	.LVL13:
  98:Core/Src/stm32h7xx_hal_timebase_tim.c ****   {
 145              		.loc 1 98 5 view .LVU46
 146 0070 30B1     		cbz	r0, .L12
 105:Core/Src/stm32h7xx_hal_timebase_tim.c **** }
 147              		.loc 1 105 10 view .LVU47
 148 0072 0120     		movs	r0, #1
 149              	.L2:
 150              		.loc 1 106 1 view .LVU48
 151 0074 0AB0     		add	sp, sp, #40
 152              	.LCFI2:
 153              		.cfi_remember_state
 154              		.cfi_def_cfa_offset 8
 155              		@ sp needed
 156 0076 10BD     		pop	{r4, pc}
 157              	.LVL14:
 158              	.L3:
 159              	.LCFI3:
 160              		.cfi_restore_state
  78:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 161              		.loc 1 78 5 is_stmt 1 view .LVU49
  78:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 162              		.loc 1 78 24 is_stmt 0 view .LVU50
 163 0078 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 164              	.LVL15:
  78:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 165              		.loc 1 78 16 view .LVU51
 166 007c 4300     		lsls	r3, r0, #1
 167              	.LVL16:
  78:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 168              		.loc 1 78 16 view .LVU52
 169 007e E6E7     		b	.L4
 170              	.LVL17:
 171              	.L12:
 101:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 172              		.loc 1 101 5 is_stmt 1 view .LVU53
 101:Core/Src/stm32h7xx_hal_timebase_tim.c ****   }
 173              		.loc 1 101 12 is_stmt 0 view .LVU54
 174 0080 0448     		ldr	r0, .L13+12
 175 0082 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 176              	.LVL18:
 177 0086 F5E7     		b	.L2
 178              	.L14:
 179              		.align	2
 180              	.L13:
 181 0088 00000000 		.word	uwTickPrio
 182 008c 00440258 		.word	1476543488
 183 0090 83DE1B43 		.word	1125899907
 184 0094 00000000 		.word	htim6
 185 0098 00100040 		.word	1073745920
 186              		.cfi_endproc
 187              	.LFE144:
 189              		.section	.text.HAL_SuspendTick,"ax",%progbits
 190              		.align	1
 191              		.global	HAL_SuspendTick
 192              		.syntax unified
 193              		.thumb
ARM GAS  /tmp/ccVmlqPG.s 			page 7


 194              		.thumb_func
 195              		.fpu fpv5-d16
 197              	HAL_SuspendTick:
 198              	.LFB145:
 107:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 108:Core/Src/stm32h7xx_hal_timebase_tim.c **** /**
 109:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
 110:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM6 update interrupt.
 111:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @param  None
 112:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @retval None
 113:Core/Src/stm32h7xx_hal_timebase_tim.c ****   */
 114:Core/Src/stm32h7xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
 115:Core/Src/stm32h7xx_hal_timebase_tim.c **** {
 199              		.loc 1 115 1 is_stmt 1 view -0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 0
 202              		@ frame_needed = 0, uses_anonymous_args = 0
 203              		@ link register save eliminated.
 116:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Disable TIM6 update Interrupt */
 117:Core/Src/stm32h7xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim6, TIM_IT_UPDATE);
 204              		.loc 1 117 3 view .LVU56
 205 0000 034B     		ldr	r3, .L16
 206 0002 1A68     		ldr	r2, [r3]
 207 0004 D368     		ldr	r3, [r2, #12]
 208 0006 23F00103 		bic	r3, r3, #1
 209 000a D360     		str	r3, [r2, #12]
 118:Core/Src/stm32h7xx_hal_timebase_tim.c **** }
 210              		.loc 1 118 1 is_stmt 0 view .LVU57
 211 000c 7047     		bx	lr
 212              	.L17:
 213 000e 00BF     		.align	2
 214              	.L16:
 215 0010 00000000 		.word	htim6
 216              		.cfi_endproc
 217              	.LFE145:
 219              		.section	.text.HAL_ResumeTick,"ax",%progbits
 220              		.align	1
 221              		.global	HAL_ResumeTick
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 225              		.fpu fpv5-d16
 227              	HAL_ResumeTick:
 228              	.LFB146:
 119:Core/Src/stm32h7xx_hal_timebase_tim.c **** 
 120:Core/Src/stm32h7xx_hal_timebase_tim.c **** /**
 121:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 122:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM6 update interrupt.
 123:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @param  None
 124:Core/Src/stm32h7xx_hal_timebase_tim.c ****   * @retval None
 125:Core/Src/stm32h7xx_hal_timebase_tim.c ****   */
 126:Core/Src/stm32h7xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 127:Core/Src/stm32h7xx_hal_timebase_tim.c **** {
 229              		.loc 1 127 1 is_stmt 1 view -0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccVmlqPG.s 			page 8


 233              		@ link register save eliminated.
 128:Core/Src/stm32h7xx_hal_timebase_tim.c ****   /* Enable TIM6 Update interrupt */
 129:Core/Src/stm32h7xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 234              		.loc 1 129 3 view .LVU59
 235 0000 034B     		ldr	r3, .L19
 236 0002 1A68     		ldr	r2, [r3]
 237 0004 D368     		ldr	r3, [r2, #12]
 238 0006 43F00103 		orr	r3, r3, #1
 239 000a D360     		str	r3, [r2, #12]
 130:Core/Src/stm32h7xx_hal_timebase_tim.c **** }
 240              		.loc 1 130 1 is_stmt 0 view .LVU60
 241 000c 7047     		bx	lr
 242              	.L20:
 243 000e 00BF     		.align	2
 244              	.L19:
 245 0010 00000000 		.word	htim6
 246              		.cfi_endproc
 247              	.LFE146:
 249              		.comm	htim6,76,4
 250              		.text
 251              	.Letext0:
 252              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 253              		.file 3 "Drivers/CMSIS/Include/core_cm7.h"
 254              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 255              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 256              		.file 6 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 257              		.file 7 "/usr/include/newlib/sys/_types.h"
 258              		.file 8 "/usr/include/newlib/sys/reent.h"
 259              		.file 9 "/usr/include/newlib/sys/lock.h"
 260              		.file 10 "/usr/include/newlib/math.h"
 261              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 262              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 263              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 264              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 265              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 266              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 267              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 268              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
ARM GAS  /tmp/ccVmlqPG.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_timebase_tim.c
     /tmp/ccVmlqPG.s:17     .text.HAL_InitTick:0000000000000000 $t
     /tmp/ccVmlqPG.s:25     .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/ccVmlqPG.s:181    .text.HAL_InitTick:0000000000000088 $d
                            *COM*:000000000000004c htim6
     /tmp/ccVmlqPG.s:190    .text.HAL_SuspendTick:0000000000000000 $t
     /tmp/ccVmlqPG.s:197    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
     /tmp/ccVmlqPG.s:215    .text.HAL_SuspendTick:0000000000000010 $d
     /tmp/ccVmlqPG.s:220    .text.HAL_ResumeTick:0000000000000000 $t
     /tmp/ccVmlqPG.s:227    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
     /tmp/ccVmlqPG.s:245    .text.HAL_ResumeTick:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK1Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
uwTickPrio
