=====
SETUP
-19.086
40.547
21.460
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
27.761
CPU/u0/n1484_s20
28.710
29.771
CPU/u0/n1484_s15
30.191
31.223
CPU/u0/n1349_s47
31.234
32.295
CPU/u0/n1349_s38
32.714
33.516
CPU/u0/n1349_s23
33.935
34.757
CPU/u0/n1349_s11
35.578
36.203
CPU/u0/n1349_s3
36.622
37.721
CPU/u0/n1830_s0
39.515
40.547
CPU/u0/IncDecZ_s1
40.547
=====
SETUP
-18.437
39.897
21.460
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
27.761
CPU/u0/n1484_s20
28.710
29.771
CPU/u0/n1484_s15
30.191
31.223
CPU/u0/n1349_s47
31.234
32.295
CPU/u0/n1349_s38
32.714
33.516
CPU/u0/n1349_s23
33.935
34.757
CPU/u0/n1349_s11
35.578
36.203
CPU/u0/n1349_s3
36.622
37.721
CPU/u0/n1349_s1
38.865
39.897
CPU/u0/F_6_s1
39.897
=====
SETUP
-18.218
40.035
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
28.270
CPU/u0/n1374_s13
29.074
29.896
CPU/u0/n1374_s9
30.728
31.827
CPU/u0/n1374_s5
31.832
32.864
CPU/u0/n1374_s20
32.870
33.496
CPU/u0/RegDIH_6_s2
35.130
36.162
CPU/u0/RegDIH_6_s0
37.301
38.400
CPU/u0/Regs/RegsH_RegsH_0_1_s0
40.035
=====
SETUP
-18.169
39.986
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
28.270
CPU/u0/n1374_s13
29.074
29.896
CPU/u0/n1374_s9
30.728
31.827
CPU/u0/n1374_s5
31.832
32.864
CPU/u0/n1374_s20
32.870
33.496
CPU/u0/RegDIL_6_s2
35.647
36.679
CPU/u0/RegDIL_6_s0
38.133
39.165
CPU/u0/Regs/RegsL_RegsL_0_1_s1
39.986
=====
SETUP
-18.169
39.986
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
28.270
CPU/u0/n1374_s13
29.074
29.896
CPU/u0/n1374_s9
30.728
31.827
CPU/u0/n1374_s5
31.832
32.864
CPU/u0/n1374_s20
32.870
33.496
CPU/u0/RegDIL_6_s2
35.647
36.679
CPU/u0/RegDIL_6_s0
38.133
39.165
CPU/u0/Regs/RegsL_RegsL_0_1_s0
39.986
=====
SETUP
-17.961
39.421
21.460
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
27.761
CPU/u0/n1484_s20
28.710
29.771
CPU/u0/n1484_s15
30.191
31.223
CPU/u0/n1489_s38
31.234
32.333
CPU/u0/n1489_s27
33.138
34.237
CPU/u0/n1489_s15
35.041
36.073
CPU/u0/n1489_s9
36.877
37.903
CPU/u0/n1489_s7
38.322
39.421
CPU/u0/F_2_s1
39.421
=====
SETUP
-17.883
39.700
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
28.270
CPU/u0/n1374_s13
29.074
29.896
CPU/u0/n1374_s9
30.728
31.827
CPU/u0/n1374_s5
31.832
32.864
CPU/u0/n1374_s20
32.870
33.496
CPU/u0/RegDIH_6_s2
35.130
36.162
CPU/u0/RegDIH_6_s0
37.301
38.400
CPU/u0/Regs/RegsH_RegsH_0_1_s1
39.700
=====
SETUP
-17.762
39.580
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
28.270
CPU/u0/n1374_s13
29.074
29.896
CPU/u0/n1374_s9
30.728
31.827
CPU/u0/n1374_s5
31.832
32.864
CPU/u0/n1374_s20
32.870
33.496
CPU/u0/RegDIL_6_s2
35.647
36.679
CPU/u0/RegDIL_6_s0
38.133
39.159
CPU/u0/Regs/RegsL_RegsL_0_1_s
39.580
=====
SETUP
-17.722
39.539
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
28.213
CPU/u0/n1375_s14
29.022
29.844
CPU/u0/n1375_s5
30.648
31.680
CPU/u0/n1375_s2
32.484
33.110
CPU/u0/RegDIH_5_s1
34.756
35.578
CPU/u0/RegDIH_5_s0
37.037
38.069
CPU/u0/Regs/RegsH_RegsH_0_1_s0
39.539
=====
SETUP
-17.714
39.174
21.460
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
27.761
CPU/u0/n1484_s20
28.710
29.809
CPU/u0/n1484_s24
29.819
30.851
CPU/u0/n1373_s7
32.162
32.788
CPU/u0/n1373_s2
34.582
35.614
CPU/u0/n1484_s6
38.075
39.174
CPU/u0/F_7_s1
39.174
=====
SETUP
-17.568
39.385
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
28.213
CPU/u0/n1375_s14
29.022
29.844
CPU/u0/n1375_s5
30.648
31.680
CPU/u0/n1375_s2
32.484
33.110
CPU/u0/RegDIH_5_s1
34.756
35.578
CPU/u0/RegDIH_5_s0
37.037
38.069
CPU/u0/Regs/RegsH_RegsH_0_1_s1
39.385
=====
SETUP
-17.552
39.369
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
28.213
CPU/u0/n1375_s14
29.022
29.844
CPU/u0/n1375_s5
30.648
31.680
CPU/u0/n1375_s2
32.484
33.110
CPU/u0/RegDIH_5_s1
34.756
35.578
CPU/u0/RegDIH_5_s0
37.037
38.069
CPU/u0/Regs/RegsH_RegsH_0_1_s
39.369
=====
SETUP
-17.415
39.232
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
28.270
CPU/u0/n1374_s13
29.074
29.896
CPU/u0/n1374_s9
30.728
31.827
CPU/u0/n1374_s5
31.832
32.864
CPU/u0/n1374_s20
32.870
33.496
CPU/u0/RegDIH_6_s2
35.130
36.162
CPU/u0/RegDIH_6_s0
37.301
38.400
CPU/u0/Regs/RegsH_RegsH_0_1_s
39.232
=====
SETUP
-17.153
38.970
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
27.761
CPU/u0/n1484_s20
28.710
29.809
CPU/u0/n1484_s24
29.819
30.851
CPU/u0/n1373_s7
32.162
32.788
CPU/u0/RegDIH_7_s2
34.412
35.234
CPU/u0/RegDIH_7_s0
36.517
37.339
CPU/u0/Regs/RegsH_RegsH_0_1_s
38.970
=====
SETUP
-16.936
38.396
21.460
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
27.761
CPU/u0/n1484_s20
28.710
29.809
CPU/u0/n1484_s24
29.819
30.851
CPU/u0/n1373_s7
32.162
32.788
CPU/u0/n1373_s2
34.582
35.614
CPU/u0/n1468_s4
37.574
38.396
CPU/u0/SP_15_s1
38.396
=====
SETUP
-16.728
38.189
21.460
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
27.761
CPU/u0/n1484_s20
28.710
29.809
CPU/u0/n1484_s24
29.819
30.851
CPU/u0/n1373_s7
32.162
32.788
CPU/u0/n1373_s2
34.582
35.614
CPU/u0/n1452_s3
37.090
38.189
CPU/u0/ACC_7_s1
38.189
=====
SETUP
-16.672
38.489
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
27.761
CPU/u0/n1484_s20
28.710
29.809
CPU/u0/n1484_s24
29.819
30.851
CPU/u0/n1373_s7
32.162
32.788
CPU/u0/RegDIH_7_s2
34.412
35.234
CPU/u0/RegDIH_7_s0
36.517
37.339
CPU/u0/Regs/RegsH_RegsH_0_1_s0
38.489
=====
SETUP
-16.625
38.442
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
28.213
CPU/u0/n1375_s14
29.022
29.844
CPU/u0/n1375_s5
30.648
31.680
CPU/u0/n1375_s2
32.484
33.110
CPU/u0/RegDIL_5_s1
35.890
36.516
CPU/u0/RegDIL_5_s0
36.521
37.147
CPU/u0/Regs/RegsL_RegsL_0_1_s1
38.442
=====
SETUP
-16.625
38.442
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
28.213
CPU/u0/n1375_s14
29.022
29.844
CPU/u0/n1375_s5
30.648
31.680
CPU/u0/n1375_s2
32.484
33.110
CPU/u0/RegDIL_5_s1
35.890
36.516
CPU/u0/RegDIL_5_s0
36.521
37.147
CPU/u0/Regs/RegsL_RegsL_0_1_s0
38.442
=====
SETUP
-16.625
38.442
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
28.213
CPU/u0/n1375_s14
29.022
29.844
CPU/u0/n1375_s5
30.648
31.680
CPU/u0/n1375_s2
32.484
33.110
CPU/u0/RegDIL_5_s1
35.890
36.516
CPU/u0/RegDIL_5_s0
36.521
37.147
CPU/u0/Regs/RegsL_RegsL_0_1_s
38.442
=====
SETUP
-16.414
37.874
21.460
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
27.761
CPU/u0/n1484_s20
28.710
29.809
CPU/u0/n1484_s24
29.819
30.851
CPU/u0/n1373_s7
32.162
32.788
CPU/u0/n1373_s2
34.582
35.614
CPU/u0/n1373_s0
36.775
37.874
CPU/u0/DO_7_s1
37.874
=====
SETUP
-16.354
38.172
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
28.121
CPU/u0/n1376_s10
28.540
29.166
CPU/u0/n1376_s14
29.661
30.483
CPU/u0/n1376_s2
30.489
31.521
CPU/u0/RegDIH_4_s1
34.289
35.111
CPU/u0/RegDIL_4_s0
35.921
37.020
CPU/u0/Regs/RegsL_RegsL_0_1_s0
38.172
=====
SETUP
-16.337
38.154
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
27.761
CPU/u0/n1484_s20
28.710
29.809
CPU/u0/n1484_s24
29.819
30.851
CPU/u0/n1373_s7
32.162
32.788
CPU/u0/RegDIH_7_s2
34.412
35.234
CPU/u0/RegDIH_7_s0
36.517
37.339
CPU/u0/Regs/RegsH_RegsH_0_1_s1
38.154
=====
SETUP
-16.286
38.103
21.817
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
27.761
CPU/u0/n1484_s20
28.710
29.809
CPU/u0/n1484_s24
29.819
30.851
CPU/u0/n1373_s7
32.162
32.788
CPU/u0/RegDIL_7_s2
35.067
35.693
CPU/u0/RegDIL_7_s0
35.698
36.797
CPU/u0/Regs/RegsL_RegsL_0_1_s0
38.103
=====
SETUP
-16.255
37.716
21.460
CPU/u0/IStatus_0_s14
1.860
5.320
CPU/u0/mcode/Set_BusB_To_Z_0_s14
8.081
9.142
CPU/u0/mcode/Set_BusB_To_Z_0_s7
9.560
10.362
CPU/u0/mcode/Set_BusB_To_Z_0_s2
10.781
11.603
CPU/u0/mcode/Set_BusB_To_Z_0_s
12.430
13.462
CPU/u0/n2206_s19
14.937
15.969
CPU/u0/alu/n23_s12
16.773
17.595
CPU/u0/alu/n23_s3
18.740
19.562
CPU/u0/alu/n23_s11
21.032
22.131
CPU/u0/alu/n23_s0
22.946
24.045
CPU/u0/alu/Q_v_0_s
24.535
25.085
CPU/u0/alu/Q_v_1_s
25.085
25.142
CPU/u0/alu/Q_v_2_s
25.142
25.199
CPU/u0/alu/Q_v_3_s
25.199
25.256
CPU/u0/alu/Q_v_4_s
27.593
27.650
CPU/u0/alu/Q_v_5_s
27.650
27.707
CPU/u0/alu/Q_v_6_s
27.707
27.761
CPU/u0/n1484_s20
28.710
29.809
CPU/u0/n1484_s24
29.819
30.851
CPU/u0/n1373_s7
32.162
32.788
CPU/u0/n1373_s2
34.582
35.614
CPU/u0/n1476_s4
37.090
37.716
CPU/u0/SP_7_s1
37.716
=====
HOLD
0.437
12.616
12.180
SPIoutBuffer_0_s2
11.680
12.013
SPIBuffer_0_s2
12.616
=====
HOLD
0.708
2.964
2.256
SerialKeyboard/TypeRateCounter_0_s0
2.256
2.589
SerialKeyboard/n516_s2
2.592
2.964
SerialKeyboard/TypeRateCounter_0_s0
2.964
=====
HOLD
0.708
2.459
1.752
HighClkPrescale_s0
1.752
2.085
n1060_s2
2.087
2.459
HighClkPrescale_s0
2.459
=====
HOLD
0.708
2.401
1.693
VideoGenerator/ViewPortY_0_s0
1.693
2.027
VideoGenerator/n467_s2
2.029
2.401
VideoGenerator/ViewPortY_0_s0
2.401
=====
HOLD
0.708
2.028
1.320
CLKPreScale_0_s0
1.320
1.654
n732_s2
1.656
2.028
CLKPreScale_0_s0
2.028
=====
HOLD
0.709
12.859
12.150
SPIclkCount_0_s4
12.150
12.483
n754_s5
12.487
12.859
SPIclkCount_0_s4
12.859
=====
HOLD
0.709
12.859
12.150
SPIclkCount_2_s3
12.150
12.483
n752_s3
12.487
12.859
SPIclkCount_2_s3
12.859
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Bit_Index_0_s1
1.693
2.027
SerialKeyboard/SerialUART/n136_s15
2.030
2.402
SerialKeyboard/SerialUART/r_Bit_Index_0_s1
2.402
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Bit_Index_2_s1
1.693
2.027
SerialKeyboard/SerialUART/n134_s16
2.030
2.402
SerialKeyboard/SerialUART/r_Bit_Index_2_s1
2.402
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_1_s1
1.693
2.027
SerialKeyboard/SerialUART/n132_s18
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_1_s1
2.402
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_4_s1
1.693
2.027
SerialKeyboard/SerialUART/n129_s20
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_4_s1
2.402
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_5_s1
1.693
2.027
SerialKeyboard/SerialUART/n128_s18
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_5_s1
2.402
=====
HOLD
0.709
2.402
1.693
VideoGenerator/ViewPortX_3_s0
1.693
2.027
VideoGenerator/n527_s3
2.030
2.402
VideoGenerator/ViewPortX_3_s0
2.402
=====
HOLD
0.709
2.402
1.693
VideoGenerator/ViewPortX_6_s0
1.693
2.027
VideoGenerator/n524_s3
2.030
2.402
VideoGenerator/ViewPortX_6_s0
2.402
=====
HOLD
0.710
2.404
1.693
SerialKeyboard/SerialUART/r_Clk_Count_0_s1
1.693
2.027
SerialKeyboard/SerialUART/n133_s20
2.032
2.404
SerialKeyboard/SerialUART/r_Clk_Count_0_s1
2.404
=====
HOLD
0.710
2.404
1.693
VideoGenerator/ViewPortX_4_s0
1.693
2.027
VideoGenerator/n526_s3
2.032
2.404
VideoGenerator/ViewPortX_4_s0
2.404
=====
HOLD
0.710
2.030
1.320
CPU/u0/R_1_s1
1.320
1.654
CPU/u0/n1109_s0
1.658
2.030
CPU/u0/R_1_s1
2.030
=====
HOLD
0.710
2.030
1.320
CPU/u0/R_2_s1
1.320
1.654
CPU/u0/n1108_s0
1.658
2.030
CPU/u0/R_2_s1
2.030
=====
HOLD
0.710
2.030
1.320
CPU/u0/R_4_s1
1.320
1.654
CPU/u0/n1106_s0
1.658
2.030
CPU/u0/R_4_s1
2.030
=====
HOLD
0.711
2.405
1.693
VideoGenerator/Ycounter_0_s0
1.693
2.027
VideoGenerator/n458_s2
2.033
2.405
VideoGenerator/Ycounter_0_s0
2.405
=====
HOLD
0.711
2.031
1.320
CPU/u0/TState_1_s1
1.320
1.654
CPU/u0/n2449_s2
1.659
2.031
CPU/u0/TState_1_s1
2.031
=====
HOLD
0.712
2.406
1.693
SerialKeyboard/SerialUART/r_SM_Main_0_s0
1.693
2.027
SerialKeyboard/SerialUART/n139_s9
2.034
2.406
SerialKeyboard/SerialUART/r_SM_Main_0_s0
2.406
=====
HOLD
0.712
2.406
1.693
SerialKeyboard/SerialUART/r_SM_Main_1_s0
1.693
2.027
SerialKeyboard/SerialUART/n138_s6
2.034
2.406
SerialKeyboard/SerialUART/r_SM_Main_1_s0
2.406
=====
HOLD
0.712
2.406
1.693
VideoGenerator/ViewPortX_0_s0
1.693
2.027
VideoGenerator/n541_s2
2.034
2.406
VideoGenerator/ViewPortX_0_s0
2.406
=====
HOLD
0.714
2.034
1.320
CPU/u0/TState_0_s1
1.320
1.654
CPU/u0/n2450_s2
1.662
2.034
CPU/u0/TState_0_s1
2.034
