

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s'
================================================================
* Date:           Wed Feb 11 16:58:11 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn_core_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.931 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      674|      674|  3.370 us|  3.370 us|  674|  674|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                           |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                  Instance                                 |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      672|      672|         3|          2|          1|   336|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     646|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|      63|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     113|    -|
|Register         |        -|     -|     337|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     337|     822|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+----+---+----+-----+
    |                                  Instance                                 |                          Module                          | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+----+---+----+-----+
    |call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s  |        0|   0|  0|  63|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+----+---+----+-----+
    |Total                                                                      |                                                          |        0|   0|  0|  63|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_178_p2               |         +|   0|  0|  16|           9|           1|
    |add_ln76_fu_234_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_284_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln91_fu_260_p2                |         +|   0|  0|  39|          32|          32|
    |and_ln55_1_fu_228_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_222_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_263                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_292                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_172_p2              |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln55_1_fu_216_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_fu_188_p2               |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln66_1_fu_422_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln66_2_fu_450_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln66_3_fu_478_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln66_4_fu_506_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln66_5_fu_534_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln66_6_fu_562_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln66_fu_394_p2               |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln76_fu_240_p2               |      icmp|   0|  0|  39|          32|           7|
    |icmp_ln80_fu_290_p2               |      icmp|   0|  0|  39|          32|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |        or|   0|  0|   2|           1|           1|
    |res_pack_1_fu_434_p3              |    select|   0|  0|  16|           1|          16|
    |res_pack_2_fu_462_p3              |    select|   0|  0|  16|           1|          16|
    |res_pack_3_fu_490_p3              |    select|   0|  0|  16|           1|          16|
    |res_pack_4_fu_518_p3              |    select|   0|  0|  16|           1|          16|
    |res_pack_5_fu_546_p3              |    select|   0|  0|  16|           1|          16|
    |res_pack_6_fu_574_p3              |    select|   0|  0|  16|           1|          16|
    |res_pack_fu_406_p3                |    select|   0|  0|  16|           1|          16|
    |select_ln80_fu_296_p3             |    select|   0|  0|  32|           1|           1|
    |select_ln91_fu_252_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln55_fu_206_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_1_fu_428_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_2_fu_456_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_3_fu_484_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_4_fu_512_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_5_fu_540_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_6_fu_568_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_fu_400_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 646|         380|         309|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |indvar_flatten_fu_108                 |   9|          2|    9|         18|
    |layer5_out_blk_n                      |   9|          2|    1|          2|
    |layer6_out_blk_n                      |   9|          2|    1|          2|
    |pX                                    |   9|          2|   32|         64|
    |real_start                            |   9|          2|    1|          2|
    |sX                                    |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 113|         25|   90|        181|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln55_1_reg_612                                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                                            |   2|   0|    2|          0|
    |ap_done_reg                                                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                              |   1|   0|    1|          0|
    |icmp_ln109_reg_608                                                                   |   1|   0|    1|          0|
    |indvar_flatten_fu_108                                                                |   9|   0|    9|          0|
    |pX                                                                                   |  32|   0|   32|          0|
    |pY                                                                                   |  32|   0|   32|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap    |  16|   0|   16|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1  |  16|   0|   16|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2  |  16|   0|   16|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3  |  16|   0|   16|          0|
    |sX                                                                                   |  32|   0|   32|          0|
    |start_once_reg                                                                       |   1|   0|    1|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel            |  16|   0|   16|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1          |  16|   0|   16|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2          |  16|   0|   16|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3          |  16|   0|   16|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4          |  16|   0|   16|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5          |  16|   0|   16|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6          |  16|   0|   16|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7          |  16|   0|   16|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8          |  16|   0|   16|          0|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9          |  16|   0|   16|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 337|   0|  337|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,7u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|layer6_out_din             |  out|  112|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_num_data_valid  |   in|    9|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_fifo_cap        |   in|    9|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_full_n          |   in|    1|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_write           |  out|    1|     ap_fifo|                                                               layer6_out|       pointer|
|layer5_out_dout            |   in|  112|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|   10|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|   10|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_empty_n         |   in|    1|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_read            |  out|    1|     ap_fifo|                                                               layer5_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

