<session sof_file="" top_level_entity="lcd_v">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <multi attribute="window position" size="9" value="1165,642,398,124,356,50,32,0,0"/>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="36110"/>
  </global_info>
  <instance compilation_mode="full" entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2009/03/30 14:54:17  #0">
      <clock name="mclk" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_trigger_nodes="0" sample_depth="4096" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="data[0]" tap_mode="classic" type="output pin"/>
          <wire name="data[1]" tap_mode="classic" type="output pin"/>
          <wire name="data[2]" tap_mode="classic" type="output pin"/>
          <wire name="data[3]" tap_mode="classic" type="output pin"/>
          <wire name="data[4]" tap_mode="classic" type="output pin"/>
          <wire name="data[5]" tap_mode="classic" type="output pin"/>
          <wire name="data[6]" tap_mode="classic" type="output pin"/>
          <wire name="data[7]" tap_mode="classic" type="output pin"/>
          <wire name="div16:inst|clk_16" tap_mode="classic" type="combinatorial"/>
          <wire name="lcd_e" tap_mode="classic" type="output pin"/>
          <wire name="lcd_rs" tap_mode="classic" type="output pin"/>
          <wire name="lcd_rw" tap_mode="classic" type="output pin"/>
          <wire name="rst" tap_mode="classic" type="input pin"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="data[0]" tap_mode="classic" type="output pin"/>
          <wire name="data[1]" tap_mode="classic" type="output pin"/>
          <wire name="data[2]" tap_mode="classic" type="output pin"/>
          <wire name="data[3]" tap_mode="classic" type="output pin"/>
          <wire name="data[4]" tap_mode="classic" type="output pin"/>
          <wire name="data[5]" tap_mode="classic" type="output pin"/>
          <wire name="data[6]" tap_mode="classic" type="output pin"/>
          <wire name="data[7]" tap_mode="classic" type="output pin"/>
          <wire name="div16:inst|clk_16" tap_mode="classic" type="combinatorial"/>
          <wire name="lcd_e" tap_mode="classic" type="output pin"/>
          <wire name="lcd_rs" tap_mode="classic" type="output pin"/>
          <wire name="lcd_rw" tap_mode="classic" type="output pin"/>
          <wire name="rst" tap_mode="classic" type="input pin"/>
        </data_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="data" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="data[0]"/>
            <net is_signal_inverted="no" name="data[1]"/>
            <net is_signal_inverted="no" name="data[2]"/>
            <net is_signal_inverted="no" name="data[3]"/>
            <net is_signal_inverted="no" name="data[4]"/>
            <net is_signal_inverted="no" name="data[5]"/>
            <net is_signal_inverted="no" name="data[6]"/>
            <net is_signal_inverted="no" name="data[7]"/>
          </bus>
          <net is_signal_inverted="no" name="lcd_e"/>
          <net is_signal_inverted="no" name="lcd_rs"/>
          <net is_signal_inverted="no" name="lcd_rw"/>
          <net is_signal_inverted="no" name="rst"/>
          <net is_signal_inverted="no" name="div16:inst|clk_16"/>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="data" order="lsb_to_msb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="data[0]"/>
            <net is_signal_inverted="no" name="data[1]"/>
            <net is_signal_inverted="no" name="data[2]"/>
            <net is_signal_inverted="no" name="data[3]"/>
            <net is_signal_inverted="no" name="data[4]"/>
            <net is_signal_inverted="no" name="data[5]"/>
            <net is_signal_inverted="no" name="data[6]"/>
            <net is_signal_inverted="no" name="data[7]"/>
          </bus>
          <net is_signal_inverted="no" name="lcd_e"/>
          <net is_signal_inverted="no" name="lcd_rs"/>
          <net is_signal_inverted="no" name="lcd_rw"/>
          <net is_signal_inverted="no" name="rst"/>
          <net is_signal_inverted="no" name="div16:inst|clk_16"/>
        </setup_view>
      </presentation>
      <trigger global_temp="1" name="trigger: 2009/03/30 14:54:17  #1" position="pre" power_up_trigger_mode="false" segment_size="1" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
</session>
