
---------- Begin Simulation Statistics ----------
final_tick                               515935359500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65598                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726316                       # Number of bytes of host memory used
host_op_rate                                   121163                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1524.43                       # Real time elapsed on the host
host_tick_rate                              338444015                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184705555                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.515935                       # Number of seconds simulated
sim_ticks                                515935359500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184705555                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.318707                       # CPI: cycles per instruction
system.cpu.discardedOps                          4129                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       810026578                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.096911                       # IPC: instructions per cycle
system.cpu.numCycles                       1031870719                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                98412611     53.28%     53.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114661      0.06%     53.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::MemRead                1307944      0.71%     54.05% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84870338     45.95%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184705555                       # Class of committed instruction
system.cpu.tickCycles                       221844141                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5260921                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10555016                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5292745                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          521                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10586923                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            521                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                768                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5260593                       # Transaction distribution
system.membus.trans_dist::CleanEvict              326                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5293329                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5293329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           768                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15849113                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15849113                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    675500160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               675500160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5294097                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5294097    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5294097                       # Request fanout histogram
system.membus.reqLayer0.occupancy         31620824500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27846325500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 515935359500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               839                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10552953                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          204                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1028                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5293339                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5293338                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           612                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          227                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1428                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15879672                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15881100                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    677499200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              677551424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5261440                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336677952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10555618                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000052                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007231                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10555066     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    552      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10555618                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10586025500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7940350494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            918000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 515935359500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   41                       # number of demand (read+write) hits
system.l2.demand_hits::total                       74                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  33                       # number of overall hits
system.l2.overall_hits::.cpu.data                  41                       # number of overall hits
system.l2.overall_hits::total                      74                       # number of overall hits
system.l2.demand_misses::.cpu.inst                579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5293525                       # number of demand (read+write) misses
system.l2.demand_misses::total                5294104                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               579                       # number of overall misses
system.l2.overall_misses::.cpu.data           5293525                       # number of overall misses
system.l2.overall_misses::total               5294104                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46242000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 426212979000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     426259221000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46242000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 426212979000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    426259221000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5293566                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5294178                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5293566                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5294178                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.946078                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999992                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999986                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.946078                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999992                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999986                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79865.284974                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80515.909342                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80515.838185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79865.284974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80515.909342                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80515.838185                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5260593                       # number of writebacks
system.l2.writebacks::total                   5260593                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5293519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5294098                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5293519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5294098                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40452000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 373277392500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 373317844500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40452000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 373277392500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 373317844500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.946078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999985                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.946078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999985                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69865.284974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70515.925701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70515.854542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69865.284974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70515.925701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70515.854542                       # average overall mshr miss latency
system.l2.replacements                        5261440                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5292360                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5292360                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5292360                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5292360                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          203                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              203                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          203                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          203                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5293330                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5293330                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 426196827500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  426196827500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5293339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5293339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80515.824160                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80515.824160                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5293330                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5293330                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 373263537500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 373263537500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70515.826049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70515.826049                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46242000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46242000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.946078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.946078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79865.284974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79865.284974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40452000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40452000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.946078                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.946078                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69865.284974                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69865.284974                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16151500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16151500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.859031                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.859031                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82828.205128                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82828.205128                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          189                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          189                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     13855000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13855000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.832599                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.832599                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73306.878307                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73306.878307                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 515935359500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32546.850014                       # Cycle average of tags in use
system.l2.tags.total_refs                    10586885                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5294208                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999711                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.642005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.637916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32541.570093                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.993090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993251                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          926                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22476                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 682855296                       # Number of tag accesses
system.l2.tags.data_accesses                682855296                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 515935359500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples   5260593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5293518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000183148500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328718                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328718                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15640714                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4942591                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5294097                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5260593                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5294097                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5260593                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5294097                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5260593                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5293214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 326422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 331317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.105270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.005176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.955761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       328717    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328718                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.098780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328350     99.89%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              349      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328718                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               338822208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336677952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    656.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    652.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  515935328000                       # Total gap between requests
system.mem_ctrls.avgGap                      48882.09                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        37056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    338785152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336676544                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 71822.950913679335                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 656642631.217060446739                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 652555669.621632099152                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          579                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5293518                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5260593                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16729000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 157490827250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 12620576797750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28892.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29751.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2399078.73                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        37056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    338785152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     338822208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        37056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        37056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336677952                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336677952                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          579                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5293518                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5294097                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5260593                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5260593                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        71823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    656642631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        656714454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        71823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        71823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    652558399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       652558399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    652558399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        71823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    656642631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1309272853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5294097                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5260571                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       330853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       330877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       331021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       330919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       331021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       330985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       331005                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       330774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       330795                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       330787                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       330848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       330896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       330900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       330824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       330855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       330737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328920                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328837                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328782                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328620                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             58243237500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26470485000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       157507556250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11001.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29751.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4862645                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4883472                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       808550                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   835.444230                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   708.498459                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   314.383486                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        33918      4.19%      4.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        44692      5.53%      9.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        35393      4.38%     14.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        29796      3.69%     17.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        27837      3.44%     21.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        32274      3.99%     25.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        28692      3.55%     28.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        50976      6.30%     35.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       524972     64.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       808550                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             338822208                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336676544                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              656.714454                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              652.555670                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy      2886037980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1533961770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18897023880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13728396420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 40727275680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 125047852860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  92815723200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  295636271790                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   573.010294                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 237481101750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17228120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 261226137750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy      2887016160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1534485480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18902828700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13731784200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 40727275680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 125008484670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  92848875360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  295640750250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   573.018974                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 237566740250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17228120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 261140499250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 515935359500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 515935359500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     32340865                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32340865                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32340865                       # number of overall hits
system.cpu.icache.overall_hits::total        32340865                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          612                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            612                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          612                       # number of overall misses
system.cpu.icache.overall_misses::total           612                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     48124500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48124500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48124500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48124500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32341477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32341477                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32341477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32341477                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78634.803922                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78634.803922                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78634.803922                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78634.803922                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          204                       # number of writebacks
system.cpu.icache.writebacks::total               204                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          612                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          612                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          612                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          612                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47512500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47512500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77634.803922                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77634.803922                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77634.803922                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77634.803922                       # average overall mshr miss latency
system.cpu.icache.replacements                    204                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32340865                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32340865                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          612                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           612                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48124500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48124500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32341477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32341477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78634.803922                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78634.803922                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47512500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47512500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77634.803922                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77634.803922                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 515935359500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           369.343452                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32341477                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               612                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          52845.550654                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   369.343452                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.721374                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.721374                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64683566                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64683566                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 515935359500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184705555                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 515935359500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 515935359500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     75510624                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75510624                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75510642                       # number of overall hits
system.cpu.dcache.overall_hits::total        75510642                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10584416                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10584416                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10584449                       # number of overall misses
system.cpu.dcache.overall_misses::total      10584449                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 881303155499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 881303155499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 881303155499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 881303155499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86095040                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86095040                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86095091                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86095091                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122939                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122939                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122939                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122939                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83264.221238                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83264.221238                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83263.961638                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83263.961638                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          326                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    81.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5292360                       # number of writebacks
system.cpu.dcache.writebacks::total           5292360                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5290879                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5290879                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5290879                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5290879                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5293537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5293537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5293565                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5293565                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 434151544000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 434151544000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 434153711000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 434153711000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061485                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061485                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061485                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061485                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82015.398022                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82015.398022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82015.373571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82015.373571                       # average overall mshr miss latency
system.cpu.dcache.replacements                5292541                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1268796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1268796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          209                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           209                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15707500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15707500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1269005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1269005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75155.502392                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75155.502392                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          198                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          198                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14612500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14612500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73800.505051                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73800.505051                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     74241828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74241828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10584207                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10584207                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 881287447999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 881287447999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84826035                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84826035                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124775                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124775                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83264.381356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83264.381356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5290868                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5290868                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5293339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5293339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 434136931500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 434136931500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82015.705304                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82015.705304                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           51                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           51                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.647059                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.647059                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           28                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2167000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2167000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.549020                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.549020                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77392.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77392.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        74500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        74500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.019608                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019608                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        74500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        74500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.019608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.019608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 515935359500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.519865                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            80804308                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5293565                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.264629                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.519865                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          921                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         177483951                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        177483951                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 515935359500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 515935359500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                10718629                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10710447                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1366                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10711232                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10709892                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987490                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2654                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             140                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              133                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           92                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            45539277                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            1309355                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            171646                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 515935359500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 515935359500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
