---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 163
      num_constraints: 166
      at: e2f969e491a428da7914fefa9228e607ef3fe626f45b62eae0c5ac5edffad114
      bt: 9023713ed07ce1c28f365db74e84c2d0436a61fb54a365de5a3d79837072efa1
      ct: fe4a6235b72520058f0db4ed71df4d5d1fb6e29f7a51f1c184cc48b73d3cefde
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, v2"
      - "  repeat 2, &v4, false, 0, 3"
      - "    sub &v5, v3, 1"
      - "    store &v3, v5"
      - "  eq &v6, v3, 0"
      - "  retn v6"
      - "decl f1: <7>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f2: <8>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f3: <9>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f4: <10>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f5: <11>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f6: <12>"
      - "  retn false"
      - "decl f7: <13>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f8: <14>"
      - "  retn false"
      - "decl f9: <15>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f10: <16>"
      - "  retn 'a'"
      - "decl f11: <17>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f12: <18>"
      - "  retn 'a'"
      - "decl f13: <19>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f14: <20>"
      - "  retn []"
      - "decl f15: <21>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f16: <22>"
      - "  retn []"
      - "decl f17: <23>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f18: <24>"
      - "  retn []group"
      - "decl f19: <25>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f20: <26>"
      - "  retn []group"
      - "decl f21: <27>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f22: <28>"
      - "  retn 0"
      - "decl f23: <29>"
      - "  retn [0]"
      - "decl f24: <30>"
      - "  retn 0"
      - "decl f25: <31>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f26: <32>"
      - "  retn 0"
      - "decl f27: <33>"
      - "  retn [0, 0]"
      - "decl f28: <34>"
      - "  retn 0"
      - "decl f29: <35>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f30: <36>"
      - "  retn 0"
      - "decl f31: <37>"
      - "  retn [0, 0, 0, 0]"
      - "decl f32: <38>"
      - "  retn 0"
      - "decl f33: <39>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f34: <40>"
      - "  retn 0"
      - "decl f35: <41>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f36: <42>"
      - "  retn 0"
      - "decl f37: <43>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f38: <44>"
      - "  retn 0"
      - "decl f39: <45>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f40: <46>"
      - "  retn 0"
      - "decl f41: <47>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f42: <48>"
      - "  retn 0"
      - "decl f43: <49>"
      - "  retn [0]"
      - "decl f44: <50>"
      - "  retn 0"
      - "decl f45: <51>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f46: <52>"
      - "  retn 0"
      - "decl f47: <53>"
      - "  retn [0, 0]"
      - "decl f48: <54>"
      - "  retn 0"
      - "decl f49: <55>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f50: <56>"
      - "  retn 0"
      - "decl f51: <57>"
      - "  retn [0, 0, 0, 0]"
      - "decl f52: <58>"
      - "  retn 0"
      - "decl f53: <59>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f54: <60>"
      - "  retn 0"
      - "decl f55: <61>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f56: <62>"
      - "  retn 0"
      - "decl f57: <63>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f58: <64>"
      - "  retn 0"
      - "decl f59: <65>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f60: <66>"
      - "  retn 0"
      - ""
    output:
      - input_file: inputs/u32_3.in
        output:
          registers:
            a:
              type: bool
              value: "true"
    initial_ast: 3adc6eb5c5961a8d89830db643cf097a85bbbb2f15f5cf0942dcc5e0a6332330
    imports_resolved_ast: 7a93058cdb1402f34744c2dd9afdbe8fb6d403ff09135532deaa62b2838c39cc
    canonicalized_ast: 0a91fa96b020e74f2c6b601e708696feee47e6341ca0cb986abd381b4d575f18
    type_inferenced_ast: 785d702367c4c5a83fc7a61160e960fde89509445558b47566d916d098bc7aad
