Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jun 25 09:56:10 2025
| Host         : DESKTOP-SUFRKL5 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu2cg-sfvc784-1-e
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 1588 |     0 |          0 |     47232 |  3.36 |
|   LUT as Logic             | 1471 |     0 |          0 |     47232 |  3.11 |
|   LUT as Memory            |  117 |     0 |          0 |     28800 |  0.41 |
|     LUT as Distributed RAM |   20 |     0 |            |           |       |
|     LUT as Shift Register  |   97 |     0 |            |           |       |
| CLB Registers              | 2561 |     0 |          0 |     94464 |  2.71 |
|   Register as Flip Flop    | 2561 |     0 |          0 |     94464 |  2.71 |
|   Register as Latch        |    0 |     0 |          0 |     94464 |  0.00 |
| CARRY8                     |   42 |     0 |          0 |      8820 |  0.48 |
| F7 Muxes                   |    3 |     0 |          0 |     35280 | <0.01 |
| F8 Muxes                   |    0 |     0 |          0 |     17640 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 190   |          Yes |           - |        Reset |
| 20    |          Yes |         Set |            - |
| 2310  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  405 |     0 |          0 |      8820 |  4.59 |
|   CLBL                                     |  178 |     0 |            |           |       |
|   CLBM                                     |  227 |     0 |            |           |       |
| LUT as Logic                               | 1471 |     0 |          0 |     47232 |  3.11 |
|   using O5 output only                     |   50 |       |            |           |       |
|   using O6 output only                     | 1142 |       |            |           |       |
|   using O5 and O6                          |  279 |       |            |           |       |
| LUT as Memory                              |  117 |     0 |          0 |     28800 |  0.41 |
|   LUT as Distributed RAM                   |   20 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |   20 |       |            |           |       |
|   LUT as Shift Register                    |   97 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   37 |       |            |           |       |
|     using O5 and O6                        |   60 |       |            |           |       |
| CLB Registers                              | 2561 |     0 |          0 |     94464 |  2.71 |
|   Register driven from within the CLB      | 1190 |       |            |           |       |
|   Register driven from outside the CLB     | 1371 |       |            |           |       |
|     LUT in front of the register is unused | 1016 |       |            |           |       |
|     LUT in front of the register is used   |  355 |       |            |           |       |
| Unique Control Sets                        |  144 |       |          0 |     17640 |  0.82 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    1 |     0 |          0 |       150 |  0.67 |
|   RAMB36/FIFO*    |    1 |     0 |          0 |       150 |  0.67 |
|     RAMB36E2 only |    1 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       300 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       240 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    3 |     3 |          0 |       252 |  1.19 |
| HPIOB_M          |    1 |     1 |          0 |        72 |  1.39 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        72 |  1.39 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        48 |  0.00 |
| HDIOB_S          |    1 |     1 |          0 |        48 |  2.08 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        72 |  1.39 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       196 |  1.02 |
|   BUFGCE             |    2 |     0 |          0 |        88 |  2.27 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| PS8       |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+-----------+------+---------------------+
|  Ref Name | Used | Functional Category |
+-----------+------+---------------------+
| FDRE      | 2310 |            Register |
| LUT6      |  642 |                 CLB |
| LUT2      |  316 |                 CLB |
| LUT3      |  272 |                 CLB |
| LUT4      |  256 |                 CLB |
| LUT5      |  224 |                 CLB |
| FDCE      |  190 |            Register |
| SRLC32E   |   79 |                 CLB |
| SRL16E    |   76 |                 CLB |
| CARRY8    |   42 |                 CLB |
| FDPE      |   41 |            Register |
| LUT1      |   40 |                 CLB |
| RAMD32    |   36 |                 CLB |
| FDSE      |   20 |            Register |
| RAMS32    |    4 |                 CLB |
| MUXF7     |    3 |                 CLB |
| SRLC16E   |    2 |                 CLB |
| IBUFCTRL  |    2 |              Others |
| BUFGCE    |    2 |               Clock |
| RAMB36E2  |    1 |            BLOCKRAM |
| INBUF     |    1 |                 I/O |
| DIFFINBUF |    1 |                 I/O |
| BSCANE2   |    1 |       Configuration |
+-----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------+------+
|         Ref Name        | Used |
+-------------------------+------+
| design_1_vio_0_0        |    1 |
| design_1_ila_0_0        |    1 |
| design_1_UART_Tx_Rx_0_0 |    1 |
| design_1_Diff_Clk_0_0   |    1 |
| dbg_hub                 |    1 |
+-------------------------+------+


