#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug 31 17:24:57 2020
# Process ID: 16484
# Current directory: D:/Ex5_CPU/CPU/project_1.runs/design_1_instruction_memory_0_0_synth_1
# Command line: vivado.exe -log design_1_instruction_memory_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_instruction_memory_0_0.tcl
# Log file: D:/Ex5_CPU/CPU/project_1.runs/design_1_instruction_memory_0_0_synth_1/design_1_instruction_memory_0_0.vds
# Journal file: D:/Ex5_CPU/CPU/project_1.runs/design_1_instruction_memory_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_instruction_memory_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_ALU_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_ALU_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_PC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_Registers_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Ex5_CPU/CPU/xilinx.com_user_instruction_memory_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado18.3/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 350.465 ; gain = 31.695
Command: synth_design -top design_1_instruction_memory_0_0 -part xc7a35tftg256-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13768 
WARNING: [Synth 8-2611] redeclaration of ansi port op is not allowed [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port rs is not allowed [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port rt is not allowed [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port rd is not allowed [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port sign_extend is not allowed [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port func is not allowed [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v:38]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 478.875 ; gain = 111.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_instruction_memory_0_0' [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_instruction_memory_0_0/synth/design_1_instruction_memory_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v:23]
	Parameter INS0 bound to: 6424608 - type: integer 
	Parameter INS1 bound to: 8728609 - type: integer 
	Parameter INS2 bound to: 2170916 - type: integer 
	Parameter INS3 bound to: 2172965 - type: integer 
	Parameter INS4 bound to: 539557988 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v:47]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (1#1) [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/Ex5_CPU/Instruction memory/CPU_1/CPU_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_instruction_memory_0_0' (2#1) [d:/Ex5_CPU/CPU/project_1.srcs/sources_1/bd/design_1/ip/design_1_instruction_memory_0_0/synth/design_1_instruction_memory_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 511.688 ; gain = 144.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 511.688 ; gain = 144.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 511.688 ; gain = 144.465
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sign_extend" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 511.688 ; gain = 144.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module instruction_memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[0]' (FD) to 'inst/func_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[1]' (FD) to 'inst/func_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[2]' (FD) to 'inst/func_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[3]' (FD) to 'inst/func_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[4]' (FD) to 'inst/func_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[5]' (FD) to 'inst/func_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[16]' (FD) to 'inst/rt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[17]' (FD) to 'inst/rt_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[18]' (FD) to 'inst/rt_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[19]' (FD) to 'inst/rt_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[20]' (FD) to 'inst/rt_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[21]' (FD) to 'inst/rs_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[22]' (FD) to 'inst/rs_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[23]' (FD) to 'inst/rs_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[24]' (FD) to 'inst/rs_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[25]' (FD) to 'inst/rs_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[26]' (FD) to 'inst/op_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[27]' (FD) to 'inst/op_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[28]' (FD) to 'inst/op_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[29]' (FD) to 'inst/op_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[30]' (FD) to 'inst/op_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/instruction_reg[31]' (FD) to 'inst/op_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 659.812 ; gain = 292.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 659.812 ; gain = 292.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 660.281 ; gain = 293.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 660.281 ; gain = 293.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 660.281 ; gain = 293.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 660.281 ; gain = 293.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 660.281 ; gain = 293.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 660.281 ; gain = 293.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 660.281 ; gain = 293.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     1|
|4     |LUT5 |     2|
|5     |LUT6 |    16|
|6     |FDRE |    25|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |    46|
|2     |  inst   |instruction_memory |    46|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 660.281 ; gain = 293.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 660.281 ; gain = 293.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 660.281 ; gain = 293.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 761.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 761.035 ; gain = 405.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 761.035 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/Ex5_CPU/CPU/project_1.runs/design_1_instruction_memory_0_0_synth_1/design_1_instruction_memory_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1254.219 ; gain = 493.184
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_instruction_memory_0_0, cache-ID = 1926532fa8a9243f
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1258.227 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Ex5_CPU/CPU/project_1.runs/design_1_instruction_memory_0_0_synth_1/design_1_instruction_memory_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_instruction_memory_0_0_utilization_synth.rpt -pb design_1_instruction_memory_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 31 17:25:59 2020...
