/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set LED__0__MASK, 0x10
.set LED__0__PC, CYREG_PRT5_PC4
.set LED__0__PORT, 5
.set LED__0__SHIFT, 4
.set LED__AG, CYREG_PRT5_AG
.set LED__AMUX, CYREG_PRT5_AMUX
.set LED__BIE, CYREG_PRT5_BIE
.set LED__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED__BYP, CYREG_PRT5_BYP
.set LED__CTL, CYREG_PRT5_CTL
.set LED__DM0, CYREG_PRT5_DM0
.set LED__DM1, CYREG_PRT5_DM1
.set LED__DM2, CYREG_PRT5_DM2
.set LED__DR, CYREG_PRT5_DR
.set LED__INP_DIS, CYREG_PRT5_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LED__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT5_LCD_EN
.set LED__MASK, 0x10
.set LED__PORT, 5
.set LED__PRT, CYREG_PRT5_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED__PS, CYREG_PRT5_PS
.set LED__SHIFT, 4
.set LED__SLW, CYREG_PRT5_SLW

/* I2C1 */
.set I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set I2C1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set I2C1_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B1_UDB04_A0
.set I2C1_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B1_UDB04_A1
.set I2C1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set I2C1_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B1_UDB04_D0
.set I2C1_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B1_UDB04_D1
.set I2C1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set I2C1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set I2C1_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B1_UDB04_F0
.set I2C1_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B1_UDB04_F1
.set I2C1_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set I2C1_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set I2C1_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set I2C1_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set I2C1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set I2C1_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set I2C1_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set I2C1_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set I2C1_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set I2C1_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set I2C1_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set I2C1_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set I2C1_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set I2C1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set I2C1_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set I2C1_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set I2C1_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set I2C1_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C1_bI2C_UDB_StsReg__0__POS, 0
.set I2C1_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C1_bI2C_UDB_StsReg__1__POS, 1
.set I2C1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set I2C1_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set I2C1_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C1_bI2C_UDB_StsReg__2__POS, 2
.set I2C1_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C1_bI2C_UDB_StsReg__3__POS, 3
.set I2C1_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C1_bI2C_UDB_StsReg__4__POS, 4
.set I2C1_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C1_bI2C_UDB_StsReg__5__POS, 5
.set I2C1_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C1_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set I2C1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set I2C1_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB04_ST
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB06_CTL
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set I2C1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set I2C1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C1_I2C_IRQ__INTC_MASK, 0x01
.set I2C1_I2C_IRQ__INTC_NUMBER, 0
.set I2C1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set I2C1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* IO_2 */
.set IO_2__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set IO_2__0__MASK, 0x01
.set IO_2__0__PC, CYREG_PRT0_PC0
.set IO_2__0__PORT, 0
.set IO_2__0__SHIFT, 0
.set IO_2__AG, CYREG_PRT0_AG
.set IO_2__AMUX, CYREG_PRT0_AMUX
.set IO_2__BIE, CYREG_PRT0_BIE
.set IO_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IO_2__BYP, CYREG_PRT0_BYP
.set IO_2__CTL, CYREG_PRT0_CTL
.set IO_2__DM0, CYREG_PRT0_DM0
.set IO_2__DM1, CYREG_PRT0_DM1
.set IO_2__DM2, CYREG_PRT0_DM2
.set IO_2__DR, CYREG_PRT0_DR
.set IO_2__INP_DIS, CYREG_PRT0_INP_DIS
.set IO_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set IO_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IO_2__LCD_EN, CYREG_PRT0_LCD_EN
.set IO_2__MASK, 0x01
.set IO_2__PORT, 0
.set IO_2__PRT, CYREG_PRT0_PRT
.set IO_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IO_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IO_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IO_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IO_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IO_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IO_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IO_2__PS, CYREG_PRT0_PS
.set IO_2__SHIFT, 0
.set IO_2__SLW, CYREG_PRT0_SLW

/* IO_3 */
.set IO_3__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set IO_3__0__MASK, 0x02
.set IO_3__0__PC, CYREG_PRT0_PC1
.set IO_3__0__PORT, 0
.set IO_3__0__SHIFT, 1
.set IO_3__AG, CYREG_PRT0_AG
.set IO_3__AMUX, CYREG_PRT0_AMUX
.set IO_3__BIE, CYREG_PRT0_BIE
.set IO_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IO_3__BYP, CYREG_PRT0_BYP
.set IO_3__CTL, CYREG_PRT0_CTL
.set IO_3__DM0, CYREG_PRT0_DM0
.set IO_3__DM1, CYREG_PRT0_DM1
.set IO_3__DM2, CYREG_PRT0_DM2
.set IO_3__DR, CYREG_PRT0_DR
.set IO_3__INP_DIS, CYREG_PRT0_INP_DIS
.set IO_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set IO_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IO_3__LCD_EN, CYREG_PRT0_LCD_EN
.set IO_3__MASK, 0x02
.set IO_3__PORT, 0
.set IO_3__PRT, CYREG_PRT0_PRT
.set IO_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IO_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IO_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IO_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IO_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IO_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IO_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IO_3__PS, CYREG_PRT0_PS
.set IO_3__SHIFT, 1
.set IO_3__SLW, CYREG_PRT0_SLW

/* IO_4 */
.set IO_4__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set IO_4__0__MASK, 0x20
.set IO_4__0__PC, CYREG_PRT5_PC5
.set IO_4__0__PORT, 5
.set IO_4__0__SHIFT, 5
.set IO_4__AG, CYREG_PRT5_AG
.set IO_4__AMUX, CYREG_PRT5_AMUX
.set IO_4__BIE, CYREG_PRT5_BIE
.set IO_4__BIT_MASK, CYREG_PRT5_BIT_MASK
.set IO_4__BYP, CYREG_PRT5_BYP
.set IO_4__CTL, CYREG_PRT5_CTL
.set IO_4__DM0, CYREG_PRT5_DM0
.set IO_4__DM1, CYREG_PRT5_DM1
.set IO_4__DM2, CYREG_PRT5_DM2
.set IO_4__DR, CYREG_PRT5_DR
.set IO_4__INP_DIS, CYREG_PRT5_INP_DIS
.set IO_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set IO_4__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set IO_4__LCD_EN, CYREG_PRT5_LCD_EN
.set IO_4__MASK, 0x20
.set IO_4__PORT, 5
.set IO_4__PRT, CYREG_PRT5_PRT
.set IO_4__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set IO_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set IO_4__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set IO_4__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set IO_4__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set IO_4__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set IO_4__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set IO_4__PS, CYREG_PRT5_PS
.set IO_4__SHIFT, 5
.set IO_4__SLW, CYREG_PRT5_SLW

/* IO_5 */
.set IO_5__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set IO_5__0__MASK, 0x40
.set IO_5__0__PC, CYREG_PRT5_PC6
.set IO_5__0__PORT, 5
.set IO_5__0__SHIFT, 6
.set IO_5__AG, CYREG_PRT5_AG
.set IO_5__AMUX, CYREG_PRT5_AMUX
.set IO_5__BIE, CYREG_PRT5_BIE
.set IO_5__BIT_MASK, CYREG_PRT5_BIT_MASK
.set IO_5__BYP, CYREG_PRT5_BYP
.set IO_5__CTL, CYREG_PRT5_CTL
.set IO_5__DM0, CYREG_PRT5_DM0
.set IO_5__DM1, CYREG_PRT5_DM1
.set IO_5__DM2, CYREG_PRT5_DM2
.set IO_5__DR, CYREG_PRT5_DR
.set IO_5__INP_DIS, CYREG_PRT5_INP_DIS
.set IO_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set IO_5__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set IO_5__LCD_EN, CYREG_PRT5_LCD_EN
.set IO_5__MASK, 0x40
.set IO_5__PORT, 5
.set IO_5__PRT, CYREG_PRT5_PRT
.set IO_5__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set IO_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set IO_5__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set IO_5__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set IO_5__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set IO_5__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set IO_5__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set IO_5__PS, CYREG_PRT5_PS
.set IO_5__SHIFT, 6
.set IO_5__SLW, CYREG_PRT5_SLW

/* IO_6 */
.set IO_6__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set IO_6__0__MASK, 0x80
.set IO_6__0__PC, CYREG_PRT2_PC7
.set IO_6__0__PORT, 2
.set IO_6__0__SHIFT, 7
.set IO_6__AG, CYREG_PRT2_AG
.set IO_6__AMUX, CYREG_PRT2_AMUX
.set IO_6__BIE, CYREG_PRT2_BIE
.set IO_6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set IO_6__BYP, CYREG_PRT2_BYP
.set IO_6__CTL, CYREG_PRT2_CTL
.set IO_6__DM0, CYREG_PRT2_DM0
.set IO_6__DM1, CYREG_PRT2_DM1
.set IO_6__DM2, CYREG_PRT2_DM2
.set IO_6__DR, CYREG_PRT2_DR
.set IO_6__INP_DIS, CYREG_PRT2_INP_DIS
.set IO_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set IO_6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set IO_6__LCD_EN, CYREG_PRT2_LCD_EN
.set IO_6__MASK, 0x80
.set IO_6__PORT, 2
.set IO_6__PRT, CYREG_PRT2_PRT
.set IO_6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set IO_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set IO_6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set IO_6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set IO_6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set IO_6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set IO_6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set IO_6__PS, CYREG_PRT2_PS
.set IO_6__SHIFT, 7
.set IO_6__SLW, CYREG_PRT2_SLW

/* IO_7 */
.set IO_7__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set IO_7__0__MASK, 0x80
.set IO_7__0__PC, CYREG_PRT5_PC7
.set IO_7__0__PORT, 5
.set IO_7__0__SHIFT, 7
.set IO_7__AG, CYREG_PRT5_AG
.set IO_7__AMUX, CYREG_PRT5_AMUX
.set IO_7__BIE, CYREG_PRT5_BIE
.set IO_7__BIT_MASK, CYREG_PRT5_BIT_MASK
.set IO_7__BYP, CYREG_PRT5_BYP
.set IO_7__CTL, CYREG_PRT5_CTL
.set IO_7__DM0, CYREG_PRT5_DM0
.set IO_7__DM1, CYREG_PRT5_DM1
.set IO_7__DM2, CYREG_PRT5_DM2
.set IO_7__DR, CYREG_PRT5_DR
.set IO_7__INP_DIS, CYREG_PRT5_INP_DIS
.set IO_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set IO_7__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set IO_7__LCD_EN, CYREG_PRT5_LCD_EN
.set IO_7__MASK, 0x80
.set IO_7__PORT, 5
.set IO_7__PRT, CYREG_PRT5_PRT
.set IO_7__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set IO_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set IO_7__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set IO_7__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set IO_7__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set IO_7__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set IO_7__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set IO_7__PS, CYREG_PRT5_PS
.set IO_7__SHIFT, 7
.set IO_7__SLW, CYREG_PRT5_SLW

/* IO_8 */
.set IO_8__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set IO_8__0__MASK, 0x10
.set IO_8__0__PC, CYREG_PRT6_PC4
.set IO_8__0__PORT, 6
.set IO_8__0__SHIFT, 4
.set IO_8__AG, CYREG_PRT6_AG
.set IO_8__AMUX, CYREG_PRT6_AMUX
.set IO_8__BIE, CYREG_PRT6_BIE
.set IO_8__BIT_MASK, CYREG_PRT6_BIT_MASK
.set IO_8__BYP, CYREG_PRT6_BYP
.set IO_8__CTL, CYREG_PRT6_CTL
.set IO_8__DM0, CYREG_PRT6_DM0
.set IO_8__DM1, CYREG_PRT6_DM1
.set IO_8__DM2, CYREG_PRT6_DM2
.set IO_8__DR, CYREG_PRT6_DR
.set IO_8__INP_DIS, CYREG_PRT6_INP_DIS
.set IO_8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set IO_8__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set IO_8__LCD_EN, CYREG_PRT6_LCD_EN
.set IO_8__MASK, 0x10
.set IO_8__PORT, 6
.set IO_8__PRT, CYREG_PRT6_PRT
.set IO_8__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set IO_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set IO_8__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set IO_8__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set IO_8__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set IO_8__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set IO_8__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set IO_8__PS, CYREG_PRT6_PS
.set IO_8__SHIFT, 4
.set IO_8__SLW, CYREG_PRT6_SLW

/* IO_9 */
.set IO_9__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set IO_9__0__MASK, 0x40
.set IO_9__0__PC, CYREG_PRT6_PC6
.set IO_9__0__PORT, 6
.set IO_9__0__SHIFT, 6
.set IO_9__AG, CYREG_PRT6_AG
.set IO_9__AMUX, CYREG_PRT6_AMUX
.set IO_9__BIE, CYREG_PRT6_BIE
.set IO_9__BIT_MASK, CYREG_PRT6_BIT_MASK
.set IO_9__BYP, CYREG_PRT6_BYP
.set IO_9__CTL, CYREG_PRT6_CTL
.set IO_9__DM0, CYREG_PRT6_DM0
.set IO_9__DM1, CYREG_PRT6_DM1
.set IO_9__DM2, CYREG_PRT6_DM2
.set IO_9__DR, CYREG_PRT6_DR
.set IO_9__INP_DIS, CYREG_PRT6_INP_DIS
.set IO_9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set IO_9__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set IO_9__LCD_EN, CYREG_PRT6_LCD_EN
.set IO_9__MASK, 0x40
.set IO_9__PORT, 6
.set IO_9__PRT, CYREG_PRT6_PRT
.set IO_9__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set IO_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set IO_9__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set IO_9__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set IO_9__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set IO_9__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set IO_9__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set IO_9__PS, CYREG_PRT6_PS
.set IO_9__SHIFT, 6
.set IO_9__SLW, CYREG_PRT6_SLW

/* SCL0 */
.set SCL0__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL0__0__MASK, 0x10
.set SCL0__0__PC, CYREG_PRT12_PC4
.set SCL0__0__PORT, 12
.set SCL0__0__SHIFT, 4
.set SCL0__AG, CYREG_PRT12_AG
.set SCL0__BIE, CYREG_PRT12_BIE
.set SCL0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL0__BYP, CYREG_PRT12_BYP
.set SCL0__DM0, CYREG_PRT12_DM0
.set SCL0__DM1, CYREG_PRT12_DM1
.set SCL0__DM2, CYREG_PRT12_DM2
.set SCL0__DR, CYREG_PRT12_DR
.set SCL0__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL0__MASK, 0x10
.set SCL0__PORT, 12
.set SCL0__PRT, CYREG_PRT12_PRT
.set SCL0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL0__PS, CYREG_PRT12_PS
.set SCL0__SHIFT, 4
.set SCL0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL0__SLW, CYREG_PRT12_SLW

/* SCL1 */
.set SCL1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL1__0__MASK, 0x01
.set SCL1__0__PC, CYREG_PRT12_PC0
.set SCL1__0__PORT, 12
.set SCL1__0__SHIFT, 0
.set SCL1__AG, CYREG_PRT12_AG
.set SCL1__BIE, CYREG_PRT12_BIE
.set SCL1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL1__BYP, CYREG_PRT12_BYP
.set SCL1__DM0, CYREG_PRT12_DM0
.set SCL1__DM1, CYREG_PRT12_DM1
.set SCL1__DM2, CYREG_PRT12_DM2
.set SCL1__DR, CYREG_PRT12_DR
.set SCL1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL1__MASK, 0x01
.set SCL1__PORT, 12
.set SCL1__PRT, CYREG_PRT12_PRT
.set SCL1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL1__PS, CYREG_PRT12_PS
.set SCL1__SHIFT, 0
.set SCL1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL1__SLW, CYREG_PRT12_SLW

/* SDA0 */
.set SDA0__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA0__0__MASK, 0x20
.set SDA0__0__PC, CYREG_PRT12_PC5
.set SDA0__0__PORT, 12
.set SDA0__0__SHIFT, 5
.set SDA0__AG, CYREG_PRT12_AG
.set SDA0__BIE, CYREG_PRT12_BIE
.set SDA0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA0__BYP, CYREG_PRT12_BYP
.set SDA0__DM0, CYREG_PRT12_DM0
.set SDA0__DM1, CYREG_PRT12_DM1
.set SDA0__DM2, CYREG_PRT12_DM2
.set SDA0__DR, CYREG_PRT12_DR
.set SDA0__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA0__MASK, 0x20
.set SDA0__PORT, 12
.set SDA0__PRT, CYREG_PRT12_PRT
.set SDA0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA0__PS, CYREG_PRT12_PS
.set SDA0__SHIFT, 5
.set SDA0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA0__SLW, CYREG_PRT12_SLW

/* SDA1 */
.set SDA1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA1__0__MASK, 0x02
.set SDA1__0__PC, CYREG_PRT12_PC1
.set SDA1__0__PORT, 12
.set SDA1__0__SHIFT, 1
.set SDA1__AG, CYREG_PRT12_AG
.set SDA1__BIE, CYREG_PRT12_BIE
.set SDA1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA1__BYP, CYREG_PRT12_BYP
.set SDA1__DM0, CYREG_PRT12_DM0
.set SDA1__DM1, CYREG_PRT12_DM1
.set SDA1__DM2, CYREG_PRT12_DM2
.set SDA1__DR, CYREG_PRT12_DR
.set SDA1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA1__MASK, 0x02
.set SDA1__PORT, 12
.set SDA1__PRT, CYREG_PRT12_PRT
.set SDA1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA1__PS, CYREG_PRT12_PS
.set SDA1__SHIFT, 1
.set SDA1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA1__SLW, CYREG_PRT12_SLW

/* IO_10 */
.set IO_10__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set IO_10__0__MASK, 0x80
.set IO_10__0__PC, CYREG_PRT6_PC7
.set IO_10__0__PORT, 6
.set IO_10__0__SHIFT, 7
.set IO_10__AG, CYREG_PRT6_AG
.set IO_10__AMUX, CYREG_PRT6_AMUX
.set IO_10__BIE, CYREG_PRT6_BIE
.set IO_10__BIT_MASK, CYREG_PRT6_BIT_MASK
.set IO_10__BYP, CYREG_PRT6_BYP
.set IO_10__CTL, CYREG_PRT6_CTL
.set IO_10__DM0, CYREG_PRT6_DM0
.set IO_10__DM1, CYREG_PRT6_DM1
.set IO_10__DM2, CYREG_PRT6_DM2
.set IO_10__DR, CYREG_PRT6_DR
.set IO_10__INP_DIS, CYREG_PRT6_INP_DIS
.set IO_10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set IO_10__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set IO_10__LCD_EN, CYREG_PRT6_LCD_EN
.set IO_10__MASK, 0x80
.set IO_10__PORT, 6
.set IO_10__PRT, CYREG_PRT6_PRT
.set IO_10__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set IO_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set IO_10__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set IO_10__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set IO_10__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set IO_10__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set IO_10__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set IO_10__PS, CYREG_PRT6_PS
.set IO_10__SHIFT, 7
.set IO_10__SLW, CYREG_PRT6_SLW

/* IO_11 */
.set IO_11__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set IO_11__0__MASK, 0x20
.set IO_11__0__PC, CYREG_PRT6_PC5
.set IO_11__0__PORT, 6
.set IO_11__0__SHIFT, 5
.set IO_11__AG, CYREG_PRT6_AG
.set IO_11__AMUX, CYREG_PRT6_AMUX
.set IO_11__BIE, CYREG_PRT6_BIE
.set IO_11__BIT_MASK, CYREG_PRT6_BIT_MASK
.set IO_11__BYP, CYREG_PRT6_BYP
.set IO_11__CTL, CYREG_PRT6_CTL
.set IO_11__DM0, CYREG_PRT6_DM0
.set IO_11__DM1, CYREG_PRT6_DM1
.set IO_11__DM2, CYREG_PRT6_DM2
.set IO_11__DR, CYREG_PRT6_DR
.set IO_11__INP_DIS, CYREG_PRT6_INP_DIS
.set IO_11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set IO_11__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set IO_11__LCD_EN, CYREG_PRT6_LCD_EN
.set IO_11__MASK, 0x20
.set IO_11__PORT, 6
.set IO_11__PRT, CYREG_PRT6_PRT
.set IO_11__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set IO_11__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set IO_11__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set IO_11__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set IO_11__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set IO_11__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set IO_11__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set IO_11__PS, CYREG_PRT6_PS
.set IO_11__SHIFT, 5
.set IO_11__SLW, CYREG_PRT6_SLW

/* IO_12 */
.set IO_12__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set IO_12__0__MASK, 0x40
.set IO_12__0__PC, CYREG_PRT2_PC6
.set IO_12__0__PORT, 2
.set IO_12__0__SHIFT, 6
.set IO_12__AG, CYREG_PRT2_AG
.set IO_12__AMUX, CYREG_PRT2_AMUX
.set IO_12__BIE, CYREG_PRT2_BIE
.set IO_12__BIT_MASK, CYREG_PRT2_BIT_MASK
.set IO_12__BYP, CYREG_PRT2_BYP
.set IO_12__CTL, CYREG_PRT2_CTL
.set IO_12__DM0, CYREG_PRT2_DM0
.set IO_12__DM1, CYREG_PRT2_DM1
.set IO_12__DM2, CYREG_PRT2_DM2
.set IO_12__DR, CYREG_PRT2_DR
.set IO_12__INP_DIS, CYREG_PRT2_INP_DIS
.set IO_12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set IO_12__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set IO_12__LCD_EN, CYREG_PRT2_LCD_EN
.set IO_12__MASK, 0x40
.set IO_12__PORT, 2
.set IO_12__PRT, CYREG_PRT2_PRT
.set IO_12__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set IO_12__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set IO_12__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set IO_12__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set IO_12__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set IO_12__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set IO_12__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set IO_12__PS, CYREG_PRT2_PS
.set IO_12__SHIFT, 6
.set IO_12__SLW, CYREG_PRT2_SLW

/* IO_13 */
.set IO_13__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set IO_13__0__MASK, 0x20
.set IO_13__0__PC, CYREG_PRT2_PC5
.set IO_13__0__PORT, 2
.set IO_13__0__SHIFT, 5
.set IO_13__AG, CYREG_PRT2_AG
.set IO_13__AMUX, CYREG_PRT2_AMUX
.set IO_13__BIE, CYREG_PRT2_BIE
.set IO_13__BIT_MASK, CYREG_PRT2_BIT_MASK
.set IO_13__BYP, CYREG_PRT2_BYP
.set IO_13__CTL, CYREG_PRT2_CTL
.set IO_13__DM0, CYREG_PRT2_DM0
.set IO_13__DM1, CYREG_PRT2_DM1
.set IO_13__DM2, CYREG_PRT2_DM2
.set IO_13__DR, CYREG_PRT2_DR
.set IO_13__INP_DIS, CYREG_PRT2_INP_DIS
.set IO_13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set IO_13__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set IO_13__LCD_EN, CYREG_PRT2_LCD_EN
.set IO_13__MASK, 0x20
.set IO_13__PORT, 2
.set IO_13__PRT, CYREG_PRT2_PRT
.set IO_13__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set IO_13__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set IO_13__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set IO_13__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set IO_13__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set IO_13__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set IO_13__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set IO_13__PS, CYREG_PRT2_PS
.set IO_13__SHIFT, 5
.set IO_13__SLW, CYREG_PRT2_SLW

/* IO_14 */
.set IO_14__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set IO_14__0__MASK, 0x80
.set IO_14__0__PC, CYREG_PRT12_PC7
.set IO_14__0__PORT, 12
.set IO_14__0__SHIFT, 7
.set IO_14__AG, CYREG_PRT12_AG
.set IO_14__BIE, CYREG_PRT12_BIE
.set IO_14__BIT_MASK, CYREG_PRT12_BIT_MASK
.set IO_14__BYP, CYREG_PRT12_BYP
.set IO_14__DM0, CYREG_PRT12_DM0
.set IO_14__DM1, CYREG_PRT12_DM1
.set IO_14__DM2, CYREG_PRT12_DM2
.set IO_14__DR, CYREG_PRT12_DR
.set IO_14__INP_DIS, CYREG_PRT12_INP_DIS
.set IO_14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set IO_14__MASK, 0x80
.set IO_14__PORT, 12
.set IO_14__PRT, CYREG_PRT12_PRT
.set IO_14__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set IO_14__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set IO_14__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set IO_14__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set IO_14__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set IO_14__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set IO_14__PS, CYREG_PRT12_PS
.set IO_14__SHIFT, 7
.set IO_14__SIO_CFG, CYREG_PRT12_SIO_CFG
.set IO_14__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set IO_14__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set IO_14__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set IO_14__SLW, CYREG_PRT12_SLW

/* IO_15 */
.set IO_15__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set IO_15__0__MASK, 0x40
.set IO_15__0__PC, CYREG_PRT12_PC6
.set IO_15__0__PORT, 12
.set IO_15__0__SHIFT, 6
.set IO_15__AG, CYREG_PRT12_AG
.set IO_15__BIE, CYREG_PRT12_BIE
.set IO_15__BIT_MASK, CYREG_PRT12_BIT_MASK
.set IO_15__BYP, CYREG_PRT12_BYP
.set IO_15__DM0, CYREG_PRT12_DM0
.set IO_15__DM1, CYREG_PRT12_DM1
.set IO_15__DM2, CYREG_PRT12_DM2
.set IO_15__DR, CYREG_PRT12_DR
.set IO_15__INP_DIS, CYREG_PRT12_INP_DIS
.set IO_15__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set IO_15__MASK, 0x40
.set IO_15__PORT, 12
.set IO_15__PRT, CYREG_PRT12_PRT
.set IO_15__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set IO_15__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set IO_15__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set IO_15__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set IO_15__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set IO_15__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set IO_15__PS, CYREG_PRT12_PS
.set IO_15__SHIFT, 6
.set IO_15__SIO_CFG, CYREG_PRT12_SIO_CFG
.set IO_15__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set IO_15__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set IO_15__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set IO_15__SLW, CYREG_PRT12_SLW

/* IO_16 */
.set IO_16__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set IO_16__0__MASK, 0x10
.set IO_16__0__PC, CYREG_PRT2_PC4
.set IO_16__0__PORT, 2
.set IO_16__0__SHIFT, 4
.set IO_16__AG, CYREG_PRT2_AG
.set IO_16__AMUX, CYREG_PRT2_AMUX
.set IO_16__BIE, CYREG_PRT2_BIE
.set IO_16__BIT_MASK, CYREG_PRT2_BIT_MASK
.set IO_16__BYP, CYREG_PRT2_BYP
.set IO_16__CTL, CYREG_PRT2_CTL
.set IO_16__DM0, CYREG_PRT2_DM0
.set IO_16__DM1, CYREG_PRT2_DM1
.set IO_16__DM2, CYREG_PRT2_DM2
.set IO_16__DR, CYREG_PRT2_DR
.set IO_16__INP_DIS, CYREG_PRT2_INP_DIS
.set IO_16__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set IO_16__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set IO_16__LCD_EN, CYREG_PRT2_LCD_EN
.set IO_16__MASK, 0x10
.set IO_16__PORT, 2
.set IO_16__PRT, CYREG_PRT2_PRT
.set IO_16__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set IO_16__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set IO_16__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set IO_16__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set IO_16__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set IO_16__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set IO_16__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set IO_16__PS, CYREG_PRT2_PS
.set IO_16__SHIFT, 4
.set IO_16__SLW, CYREG_PRT2_SLW

/* IO_17 */
.set IO_17__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set IO_17__0__MASK, 0x80
.set IO_17__0__PC, CYREG_PRT1_PC7
.set IO_17__0__PORT, 1
.set IO_17__0__SHIFT, 7
.set IO_17__AG, CYREG_PRT1_AG
.set IO_17__AMUX, CYREG_PRT1_AMUX
.set IO_17__BIE, CYREG_PRT1_BIE
.set IO_17__BIT_MASK, CYREG_PRT1_BIT_MASK
.set IO_17__BYP, CYREG_PRT1_BYP
.set IO_17__CTL, CYREG_PRT1_CTL
.set IO_17__DM0, CYREG_PRT1_DM0
.set IO_17__DM1, CYREG_PRT1_DM1
.set IO_17__DM2, CYREG_PRT1_DM2
.set IO_17__DR, CYREG_PRT1_DR
.set IO_17__INP_DIS, CYREG_PRT1_INP_DIS
.set IO_17__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set IO_17__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set IO_17__LCD_EN, CYREG_PRT1_LCD_EN
.set IO_17__MASK, 0x80
.set IO_17__PORT, 1
.set IO_17__PRT, CYREG_PRT1_PRT
.set IO_17__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set IO_17__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set IO_17__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set IO_17__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set IO_17__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set IO_17__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set IO_17__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set IO_17__PS, CYREG_PRT1_PS
.set IO_17__SHIFT, 7
.set IO_17__SLW, CYREG_PRT1_SLW

/* IO_18 */
.set IO_18__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set IO_18__0__MASK, 0x40
.set IO_18__0__PC, CYREG_PRT1_PC6
.set IO_18__0__PORT, 1
.set IO_18__0__SHIFT, 6
.set IO_18__AG, CYREG_PRT1_AG
.set IO_18__AMUX, CYREG_PRT1_AMUX
.set IO_18__BIE, CYREG_PRT1_BIE
.set IO_18__BIT_MASK, CYREG_PRT1_BIT_MASK
.set IO_18__BYP, CYREG_PRT1_BYP
.set IO_18__CTL, CYREG_PRT1_CTL
.set IO_18__DM0, CYREG_PRT1_DM0
.set IO_18__DM1, CYREG_PRT1_DM1
.set IO_18__DM2, CYREG_PRT1_DM2
.set IO_18__DR, CYREG_PRT1_DR
.set IO_18__INP_DIS, CYREG_PRT1_INP_DIS
.set IO_18__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set IO_18__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set IO_18__LCD_EN, CYREG_PRT1_LCD_EN
.set IO_18__MASK, 0x40
.set IO_18__PORT, 1
.set IO_18__PRT, CYREG_PRT1_PRT
.set IO_18__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set IO_18__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set IO_18__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set IO_18__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set IO_18__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set IO_18__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set IO_18__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set IO_18__PS, CYREG_PRT1_PS
.set IO_18__SHIFT, 6
.set IO_18__SLW, CYREG_PRT1_SLW

/* IO_19 */
.set IO_19__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set IO_19__0__MASK, 0x08
.set IO_19__0__PC, CYREG_PRT2_PC3
.set IO_19__0__PORT, 2
.set IO_19__0__SHIFT, 3
.set IO_19__AG, CYREG_PRT2_AG
.set IO_19__AMUX, CYREG_PRT2_AMUX
.set IO_19__BIE, CYREG_PRT2_BIE
.set IO_19__BIT_MASK, CYREG_PRT2_BIT_MASK
.set IO_19__BYP, CYREG_PRT2_BYP
.set IO_19__CTL, CYREG_PRT2_CTL
.set IO_19__DM0, CYREG_PRT2_DM0
.set IO_19__DM1, CYREG_PRT2_DM1
.set IO_19__DM2, CYREG_PRT2_DM2
.set IO_19__DR, CYREG_PRT2_DR
.set IO_19__INP_DIS, CYREG_PRT2_INP_DIS
.set IO_19__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set IO_19__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set IO_19__LCD_EN, CYREG_PRT2_LCD_EN
.set IO_19__MASK, 0x08
.set IO_19__PORT, 2
.set IO_19__PRT, CYREG_PRT2_PRT
.set IO_19__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set IO_19__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set IO_19__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set IO_19__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set IO_19__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set IO_19__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set IO_19__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set IO_19__PS, CYREG_PRT2_PS
.set IO_19__SHIFT, 3
.set IO_19__SLW, CYREG_PRT2_SLW

/* IO_20 */
.set IO_20__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set IO_20__0__MASK, 0x04
.set IO_20__0__PC, CYREG_PRT2_PC2
.set IO_20__0__PORT, 2
.set IO_20__0__SHIFT, 2
.set IO_20__AG, CYREG_PRT2_AG
.set IO_20__AMUX, CYREG_PRT2_AMUX
.set IO_20__BIE, CYREG_PRT2_BIE
.set IO_20__BIT_MASK, CYREG_PRT2_BIT_MASK
.set IO_20__BYP, CYREG_PRT2_BYP
.set IO_20__CTL, CYREG_PRT2_CTL
.set IO_20__DM0, CYREG_PRT2_DM0
.set IO_20__DM1, CYREG_PRT2_DM1
.set IO_20__DM2, CYREG_PRT2_DM2
.set IO_20__DR, CYREG_PRT2_DR
.set IO_20__INP_DIS, CYREG_PRT2_INP_DIS
.set IO_20__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set IO_20__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set IO_20__LCD_EN, CYREG_PRT2_LCD_EN
.set IO_20__MASK, 0x04
.set IO_20__PORT, 2
.set IO_20__PRT, CYREG_PRT2_PRT
.set IO_20__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set IO_20__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set IO_20__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set IO_20__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set IO_20__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set IO_20__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set IO_20__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set IO_20__PS, CYREG_PRT2_PS
.set IO_20__SHIFT, 2
.set IO_20__SLW, CYREG_PRT2_SLW

/* IO_21 */
.set IO_21__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set IO_21__0__MASK, 0x01
.set IO_21__0__PC, CYREG_PRT2_PC0
.set IO_21__0__PORT, 2
.set IO_21__0__SHIFT, 0
.set IO_21__AG, CYREG_PRT2_AG
.set IO_21__AMUX, CYREG_PRT2_AMUX
.set IO_21__BIE, CYREG_PRT2_BIE
.set IO_21__BIT_MASK, CYREG_PRT2_BIT_MASK
.set IO_21__BYP, CYREG_PRT2_BYP
.set IO_21__CTL, CYREG_PRT2_CTL
.set IO_21__DM0, CYREG_PRT2_DM0
.set IO_21__DM1, CYREG_PRT2_DM1
.set IO_21__DM2, CYREG_PRT2_DM2
.set IO_21__DR, CYREG_PRT2_DR
.set IO_21__INP_DIS, CYREG_PRT2_INP_DIS
.set IO_21__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set IO_21__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set IO_21__LCD_EN, CYREG_PRT2_LCD_EN
.set IO_21__MASK, 0x01
.set IO_21__PORT, 2
.set IO_21__PRT, CYREG_PRT2_PRT
.set IO_21__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set IO_21__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set IO_21__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set IO_21__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set IO_21__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set IO_21__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set IO_21__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set IO_21__PS, CYREG_PRT2_PS
.set IO_21__SHIFT, 0
.set IO_21__SLW, CYREG_PRT2_SLW

/* IO_22 */
.set IO_22__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set IO_22__0__MASK, 0x10
.set IO_22__0__PC, CYREG_PRT1_PC4
.set IO_22__0__PORT, 1
.set IO_22__0__SHIFT, 4
.set IO_22__AG, CYREG_PRT1_AG
.set IO_22__AMUX, CYREG_PRT1_AMUX
.set IO_22__BIE, CYREG_PRT1_BIE
.set IO_22__BIT_MASK, CYREG_PRT1_BIT_MASK
.set IO_22__BYP, CYREG_PRT1_BYP
.set IO_22__CTL, CYREG_PRT1_CTL
.set IO_22__DM0, CYREG_PRT1_DM0
.set IO_22__DM1, CYREG_PRT1_DM1
.set IO_22__DM2, CYREG_PRT1_DM2
.set IO_22__DR, CYREG_PRT1_DR
.set IO_22__INP_DIS, CYREG_PRT1_INP_DIS
.set IO_22__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set IO_22__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set IO_22__LCD_EN, CYREG_PRT1_LCD_EN
.set IO_22__MASK, 0x10
.set IO_22__PORT, 1
.set IO_22__PRT, CYREG_PRT1_PRT
.set IO_22__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set IO_22__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set IO_22__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set IO_22__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set IO_22__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set IO_22__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set IO_22__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set IO_22__PS, CYREG_PRT1_PS
.set IO_22__SHIFT, 4
.set IO_22__SLW, CYREG_PRT1_SLW

/* IO_23 */
.set IO_23__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set IO_23__0__MASK, 0x08
.set IO_23__0__PC, CYREG_PRT1_PC3
.set IO_23__0__PORT, 1
.set IO_23__0__SHIFT, 3
.set IO_23__AG, CYREG_PRT1_AG
.set IO_23__AMUX, CYREG_PRT1_AMUX
.set IO_23__BIE, CYREG_PRT1_BIE
.set IO_23__BIT_MASK, CYREG_PRT1_BIT_MASK
.set IO_23__BYP, CYREG_PRT1_BYP
.set IO_23__CTL, CYREG_PRT1_CTL
.set IO_23__DM0, CYREG_PRT1_DM0
.set IO_23__DM1, CYREG_PRT1_DM1
.set IO_23__DM2, CYREG_PRT1_DM2
.set IO_23__DR, CYREG_PRT1_DR
.set IO_23__INP_DIS, CYREG_PRT1_INP_DIS
.set IO_23__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set IO_23__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set IO_23__LCD_EN, CYREG_PRT1_LCD_EN
.set IO_23__MASK, 0x08
.set IO_23__PORT, 1
.set IO_23__PRT, CYREG_PRT1_PRT
.set IO_23__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set IO_23__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set IO_23__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set IO_23__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set IO_23__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set IO_23__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set IO_23__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set IO_23__PS, CYREG_PRT1_PS
.set IO_23__SHIFT, 3
.set IO_23__SLW, CYREG_PRT1_SLW

/* IO_24 */
.set IO_24__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set IO_24__0__MASK, 0x04
.set IO_24__0__PC, CYREG_PRT1_PC2
.set IO_24__0__PORT, 1
.set IO_24__0__SHIFT, 2
.set IO_24__AG, CYREG_PRT1_AG
.set IO_24__AMUX, CYREG_PRT1_AMUX
.set IO_24__BIE, CYREG_PRT1_BIE
.set IO_24__BIT_MASK, CYREG_PRT1_BIT_MASK
.set IO_24__BYP, CYREG_PRT1_BYP
.set IO_24__CTL, CYREG_PRT1_CTL
.set IO_24__DM0, CYREG_PRT1_DM0
.set IO_24__DM1, CYREG_PRT1_DM1
.set IO_24__DM2, CYREG_PRT1_DM2
.set IO_24__DR, CYREG_PRT1_DR
.set IO_24__INP_DIS, CYREG_PRT1_INP_DIS
.set IO_24__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set IO_24__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set IO_24__LCD_EN, CYREG_PRT1_LCD_EN
.set IO_24__MASK, 0x04
.set IO_24__PORT, 1
.set IO_24__PRT, CYREG_PRT1_PRT
.set IO_24__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set IO_24__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set IO_24__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set IO_24__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set IO_24__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set IO_24__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set IO_24__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set IO_24__PS, CYREG_PRT1_PS
.set IO_24__SHIFT, 2
.set IO_24__SLW, CYREG_PRT1_SLW

/* IO_25 */
.set IO_25__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set IO_25__0__MASK, 0x01
.set IO_25__0__PC, CYREG_PRT5_PC0
.set IO_25__0__PORT, 5
.set IO_25__0__SHIFT, 0
.set IO_25__AG, CYREG_PRT5_AG
.set IO_25__AMUX, CYREG_PRT5_AMUX
.set IO_25__BIE, CYREG_PRT5_BIE
.set IO_25__BIT_MASK, CYREG_PRT5_BIT_MASK
.set IO_25__BYP, CYREG_PRT5_BYP
.set IO_25__CTL, CYREG_PRT5_CTL
.set IO_25__DM0, CYREG_PRT5_DM0
.set IO_25__DM1, CYREG_PRT5_DM1
.set IO_25__DM2, CYREG_PRT5_DM2
.set IO_25__DR, CYREG_PRT5_DR
.set IO_25__INP_DIS, CYREG_PRT5_INP_DIS
.set IO_25__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set IO_25__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set IO_25__LCD_EN, CYREG_PRT5_LCD_EN
.set IO_25__MASK, 0x01
.set IO_25__PORT, 5
.set IO_25__PRT, CYREG_PRT5_PRT
.set IO_25__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set IO_25__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set IO_25__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set IO_25__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set IO_25__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set IO_25__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set IO_25__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set IO_25__PS, CYREG_PRT5_PS
.set IO_25__SHIFT, 0
.set IO_25__SLW, CYREG_PRT5_SLW

/* IO_26 */
.set IO_26__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set IO_26__0__MASK, 0x02
.set IO_26__0__PC, CYREG_PRT2_PC1
.set IO_26__0__PORT, 2
.set IO_26__0__SHIFT, 1
.set IO_26__AG, CYREG_PRT2_AG
.set IO_26__AMUX, CYREG_PRT2_AMUX
.set IO_26__BIE, CYREG_PRT2_BIE
.set IO_26__BIT_MASK, CYREG_PRT2_BIT_MASK
.set IO_26__BYP, CYREG_PRT2_BYP
.set IO_26__CTL, CYREG_PRT2_CTL
.set IO_26__DM0, CYREG_PRT2_DM0
.set IO_26__DM1, CYREG_PRT2_DM1
.set IO_26__DM2, CYREG_PRT2_DM2
.set IO_26__DR, CYREG_PRT2_DR
.set IO_26__INP_DIS, CYREG_PRT2_INP_DIS
.set IO_26__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set IO_26__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set IO_26__LCD_EN, CYREG_PRT2_LCD_EN
.set IO_26__MASK, 0x02
.set IO_26__PORT, 2
.set IO_26__PRT, CYREG_PRT2_PRT
.set IO_26__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set IO_26__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set IO_26__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set IO_26__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set IO_26__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set IO_26__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set IO_26__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set IO_26__PS, CYREG_PRT2_PS
.set IO_26__SHIFT, 1
.set IO_26__SLW, CYREG_PRT2_SLW

/* IO_27 */
.set IO_27__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set IO_27__0__MASK, 0x20
.set IO_27__0__PC, CYREG_PRT1_PC5
.set IO_27__0__PORT, 1
.set IO_27__0__SHIFT, 5
.set IO_27__AG, CYREG_PRT1_AG
.set IO_27__AMUX, CYREG_PRT1_AMUX
.set IO_27__BIE, CYREG_PRT1_BIE
.set IO_27__BIT_MASK, CYREG_PRT1_BIT_MASK
.set IO_27__BYP, CYREG_PRT1_BYP
.set IO_27__CTL, CYREG_PRT1_CTL
.set IO_27__DM0, CYREG_PRT1_DM0
.set IO_27__DM1, CYREG_PRT1_DM1
.set IO_27__DM2, CYREG_PRT1_DM2
.set IO_27__DR, CYREG_PRT1_DR
.set IO_27__INP_DIS, CYREG_PRT1_INP_DIS
.set IO_27__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set IO_27__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set IO_27__LCD_EN, CYREG_PRT1_LCD_EN
.set IO_27__MASK, 0x20
.set IO_27__PORT, 1
.set IO_27__PRT, CYREG_PRT1_PRT
.set IO_27__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set IO_27__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set IO_27__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set IO_27__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set IO_27__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set IO_27__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set IO_27__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set IO_27__PS, CYREG_PRT1_PS
.set IO_27__SHIFT, 5
.set IO_27__SLW, CYREG_PRT1_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* USBUART */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x02
.set USBUART_ep_1__INTC_NUMBER, 1
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x04
.set USBUART_ep_2__INTC_NUMBER, 2
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x08
.set USBUART_ep_3__INTC_NUMBER, 3
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ord_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ord_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ord_int__INTC_MASK, 0x2000000
.set USBUART_ord_int__INTC_NUMBER, 25
.set USBUART_ord_int__INTC_PRIOR_NUM, 7
.set USBUART_ord_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set USBUART_ord_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ord_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* I2C_EEPROM */
.set I2C_EEPROM_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_EEPROM_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_EEPROM_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_EEPROM_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_EEPROM_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_EEPROM_I2C_FF__D, CYREG_I2C_D
.set I2C_EEPROM_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_EEPROM_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_EEPROM_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_EEPROM_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_EEPROM_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_EEPROM_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_EEPROM_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_EEPROM_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_EEPROM_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_EEPROM_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_EEPROM_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_EEPROM_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_EEPROM_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_EEPROM_I2C_IRQ__INTC_NUMBER, 15
.set I2C_EEPROM_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_EEPROM_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_EEPROM_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_EEPROM_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 64000000
.set BCLK__BUS_CLK__KHZ, 64000
.set BCLK__BUS_CLK__MHZ, 64
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E133069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 0
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x00008001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set CyScBoostClk__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set CyScBoostClk__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set CyScBoostClk__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set CyScBoostClk__CFG2_SRC_SEL_MASK, 0x07
.set CyScBoostClk__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set CyScBoostClk__CFG3_PHASE_DLY_MASK, 0x0F
.set CyScBoostClk__INDEX, 0x00
.set CyScBoostClk__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set CyScBoostClk__PM_ACT_MSK, 0x01
.set CyScBoostClk__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set CyScBoostClk__PM_STBY_MSK, 0x01
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
