
*** Running vivado
    with args -log design_1_image_filter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_image_filter_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_image_filter_0_0.tcl -notrace
Command: synth_design -top design_1_image_filter_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 305.543 ; gain = 95.832
---------------------------------------------------------------------------------
WARNING: [Synth 8-1090] 'floating_point_v7_1_9' is not compiled in library floating_point_v7_1_9 [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/ip/image_filter_ap_dadd_4_full_dsp_64.vhd:57]
WARNING: [Synth 8-1090] 'floating_point_v7_1_9' is not compiled in library floating_point_v7_1_9 [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/ip/image_filter_ap_dmul_4_max_dsp_64.vhd:57]
WARNING: [Synth 8-1090] 'floating_point_v7_1_9' is not compiled in library floating_point_v7_1_9 [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/ip/image_filter_ap_uitodp_4_no_dsp_32.vhd:57]
INFO: [Synth 8-638] synthesizing module 'design_1_image_filter_0_0' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/synth/design_1_image_filter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'image_filter' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter.v:12]
INFO: [Synth 8-638] synthesizing module 'Block_proc' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Block_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Block_proc.v:71]
INFO: [Synth 8-256] done synthesizing module 'Block_proc' (1#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-638] synthesizing module 'AXIvideo2Mat' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AXIvideo2Mat.v:118]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibuf' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ibuf' (2#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-638] synthesizing module 'obuf' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'obuf' (3#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized0' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibuf__parameterized0' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ibuf__parameterized0' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-638] synthesizing module 'obuf__parameterized0' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'obuf__parameterized0' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized0' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized1' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibuf__parameterized1' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ibuf__parameterized1' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-638] synthesizing module 'obuf__parameterized1' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'obuf__parameterized1' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized1' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized2' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibuf__parameterized2' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ibuf__parameterized2' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-638] synthesizing module 'obuf__parameterized2' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'obuf__parameterized2' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized2' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized3' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibuf__parameterized3' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ibuf__parameterized3' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-638] synthesizing module 'obuf__parameterized3' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'obuf__parameterized3' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized3' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized4' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibuf__parameterized4' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ibuf__parameterized4' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-638] synthesizing module 'obuf__parameterized4' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'obuf__parameterized4' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized4' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized5' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibuf__parameterized5' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ibuf__parameterized5' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-638] synthesizing module 'obuf__parameterized5' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'obuf__parameterized5' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized5' (4#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-256] done synthesizing module 'AXIvideo2Mat' (5#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-638] synthesizing module 'CvtColor_1' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/CvtColor_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/CvtColor_1.v:88]
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_bkb' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mul_bkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_bkb_DSP48_0' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mul_bkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_bkb_DSP48_0' (6#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mul_bkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_bkb' (7#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mul_bkb.v:13]
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_cud' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_cud_DSP48_1' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_cud.v:7]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_cud_DSP48_1' (8#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_cud.v:7]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_cud' (9#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_cud.v:30]
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_dEe' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_dEe.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_dEe_DSP48_2' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_dEe.v:7]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_dEe_DSP48_2' (10#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_dEe.v:7]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_dEe' (11#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_dEe.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/CvtColor_1.v:642]
INFO: [Synth 8-256] done synthesizing module 'CvtColor_1' (12#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/CvtColor_1.v:10]
INFO: [Synth 8-638] synthesizing module 'GaussianBlur' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/GaussianBlur.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/GaussianBlur.v:58]
INFO: [Synth 8-638] synthesizing module 'Filter2D_1' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:49]
INFO: [Synth 8-638] synthesizing module 'Filter2D_1_k_buf_eOg' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1_k_buf_eOg.v:50]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1280 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Filter2D_1_k_buf_eOg_ram' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1_k_buf_eOg.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1280 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1_k_buf_eOg.v:23]
INFO: [Synth 8-256] done synthesizing module 'Filter2D_1_k_buf_eOg_ram' (13#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1_k_buf_eOg.v:6]
INFO: [Synth 8-256] done synthesizing module 'Filter2D_1_k_buf_eOg' (14#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1_k_buf_eOg.v:50]
INFO: [Synth 8-638] synthesizing module 'image_filter_mux_hbi' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mux_hbi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_filter_mux_hbi' (15#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mux_hbi.v:8]
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_ibs' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mul_ibs.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_mul_ibs_DSP48_3' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mul_ibs.v:4]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_ibs_DSP48_3' (16#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mul_ibs.v:4]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mul_ibs' (17#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mul_ibs.v:13]
INFO: [Synth 8-638] synthesizing module 'image_filter_ama_jbC' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_ama_jbC.v:36]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter din3_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_ama_jbC_DSP48_4' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_ama_jbC.v:7]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ama_jbC_DSP48_4' (18#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_ama_jbC.v:7]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ama_jbC' (19#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_ama_jbC.v:36]
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_kbM' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_kbM.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_kbM_DSP48_5' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_kbM.v:7]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_kbM_DSP48_5' (20#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_kbM.v:7]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_kbM' (21#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_kbM.v:30]
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_lbW' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_lbW.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_mac_lbW_DSP48_6' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_lbW.v:7]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_lbW_DSP48_6' (22#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_lbW.v:7]
INFO: [Synth 8-256] done synthesizing module 'image_filter_mac_lbW' (23#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_mac_lbW.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1144]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1148]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1238]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1240]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1242]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1244]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1246]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1248]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1252]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1254]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1256]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1286]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1288]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1290]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1348]
INFO: [Synth 8-256] done synthesizing module 'Filter2D_1' (24#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:10]
INFO: [Synth 8-256] done synthesizing module 'GaussianBlur' (25#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/GaussianBlur.v:10]
INFO: [Synth 8-638] synthesizing module 'Duplicate' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Duplicate.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Duplicate.v:67]
INFO: [Synth 8-256] done synthesizing module 'Duplicate' (26#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Duplicate.v:10]
INFO: [Synth 8-638] synthesizing module 'Sobel' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Sobel.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Sobel.v:50]
INFO: [Synth 8-638] synthesizing module 'Filter2D' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:61]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1107]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1109]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1217]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1221]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1223]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1225]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1227]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1229]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1231]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1233]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1235]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1263]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1265]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1267]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1329]
INFO: [Synth 8-256] done synthesizing module 'Filter2D' (27#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:10]
INFO: [Synth 8-256] done synthesizing module 'Sobel' (28#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Sobel.v:10]
INFO: [Synth 8-638] synthesizing module 'Sobel_1' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Sobel_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Sobel_1.v:50]
INFO: [Synth 8-256] done synthesizing module 'Sobel_1' (29#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Sobel_1.v:10]
INFO: [Synth 8-638] synthesizing module 'AddWeighted' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state33 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:95]
INFO: [Synth 8-638] synthesizing module 'image_filter_daddpcA' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_daddpcA.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_dadd_4_full_dsp_64' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/ip/image_filter_ap_dadd_4_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'U0' of component 'floating_point_v7_1_9' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/ip/image_filter_ap_dadd_4_full_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_dadd_4_full_dsp_64' (30#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/ip/image_filter_ap_dadd_4_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'image_filter_daddpcA' (31#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_daddpcA.v:8]
INFO: [Synth 8-638] synthesizing module 'image_filter_dmulqcK' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_dmulqcK.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_dmul_4_max_dsp_64' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/ip/image_filter_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'U0' of component 'floating_point_v7_1_9' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/ip/image_filter_ap_dmul_4_max_dsp_64.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_dmul_4_max_dsp_64' (32#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/ip/image_filter_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'image_filter_dmulqcK' (33#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_dmulqcK.v:8]
INFO: [Synth 8-638] synthesizing module 'image_filter_uitorcU' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_uitorcU.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_filter_ap_uitodp_4_no_dsp_32' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/ip/image_filter_ap_uitodp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'U0' of component 'floating_point_v7_1_9' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/ip/image_filter_ap_uitodp_4_no_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'image_filter_ap_uitodp_4_no_dsp_32' (34#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/ip/image_filter_ap_uitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'image_filter_uitorcU' (35#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter_uitorcU.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1265]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1425]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1429]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1507]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1509]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1515]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1523]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1525]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1527]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1531]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1533]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1535]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1537]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1541]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1543]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:1579]
INFO: [Synth 8-256] done synthesizing module 'AddWeighted' (36#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/AddWeighted.v:10]
INFO: [Synth 8-638] synthesizing module 'CvtColor' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/CvtColor.v:88]
INFO: [Synth 8-256] done synthesizing module 'CvtColor' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-638] synthesizing module 'Mat2AXIvideo' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Mat2AXIvideo.v:77]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized6' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibuf__parameterized6' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ibuf__parameterized6' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-638] synthesizing module 'obuf__parameterized6' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'obuf__parameterized6' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized6' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized7' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibuf__parameterized7' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ibuf__parameterized7' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-638] synthesizing module 'obuf__parameterized7' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'obuf__parameterized7' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized7' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized8' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibuf__parameterized8' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ibuf__parameterized8' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-638] synthesizing module 'obuf__parameterized8' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'obuf__parameterized8' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized8' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized9' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibuf__parameterized9' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ibuf__parameterized9' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-638] synthesizing module 'obuf__parameterized9' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'obuf__parameterized9' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized9' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized10' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibuf__parameterized10' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ibuf__parameterized10' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-638] synthesizing module 'obuf__parameterized10' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'obuf__parameterized10' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized10' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized11' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ibuf__parameterized11' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ibuf__parameterized11' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-638] synthesizing module 'obuf__parameterized11' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'obuf__parameterized11' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized11' (37#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-256] done synthesizing module 'Mat2AXIvideo' (38#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d2_A' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w11_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d2_A_shiftReg' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w11_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d2_A_shiftReg' (39#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w11_d2_A.v:8]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d2_A' (40#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w11_d2_A.v:42]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w12_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d2_A_shiftReg' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w12_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A_shiftReg' (41#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w12_d2_A.v:8]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d2_A' (42#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w12_d2_A.v:42]
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d7_A' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w11_d7_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-638] synthesizing module 'fifo_w11_d7_A_shiftReg' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w11_d7_A.v:8]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d7_A_shiftReg' (43#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w11_d7_A.v:8]
INFO: [Synth 8-256] done synthesizing module 'fifo_w11_d7_A' (44#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w11_d7_A.v:42]
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d7_A' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w12_d7_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-638] synthesizing module 'fifo_w12_d7_A_shiftReg' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w12_d7_A.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d7_A_shiftReg' (45#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w12_d7_A.v:8]
INFO: [Synth 8-256] done synthesizing module 'fifo_w12_d7_A' (46#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w12_d7_A.v:42]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w8_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_shiftReg' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w8_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_shiftReg' (47#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w8_d2_A.v:8]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A' (48#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w8_d2_A.v:42]
INFO: [Synth 8-638] synthesizing module 'start_for_AddWeigsc4' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_AddWeigsc4.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-638] synthesizing module 'start_for_AddWeigsc4_shiftReg' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_AddWeigsc4.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-256] done synthesizing module 'start_for_AddWeigsc4_shiftReg' (49#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_AddWeigsc4.v:8]
INFO: [Synth 8-256] done synthesizing module 'start_for_AddWeigsc4' (50#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_AddWeigsc4.v:42]
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColotde' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_CvtColotde.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColotde_shiftReg' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_CvtColotde.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColotde_shiftReg' (51#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_CvtColotde.v:8]
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColotde' (52#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_CvtColotde.v:42]
INFO: [Synth 8-638] synthesizing module 'start_for_Gaussiaudo' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Gaussiaudo.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'start_for_Gaussiaudo_shiftReg' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Gaussiaudo.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'start_for_Gaussiaudo_shiftReg' (53#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Gaussiaudo.v:8]
INFO: [Synth 8-256] done synthesizing module 'start_for_Gaussiaudo' (54#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Gaussiaudo.v:42]
INFO: [Synth 8-638] synthesizing module 'start_for_Duplicavdy' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Duplicavdy.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'start_for_Duplicavdy_shiftReg' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Duplicavdy.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'start_for_Duplicavdy_shiftReg' (55#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Duplicavdy.v:8]
INFO: [Synth 8-256] done synthesizing module 'start_for_Duplicavdy' (56#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Duplicavdy.v:42]
INFO: [Synth 8-638] synthesizing module 'start_for_Sobel_U0' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Sobel_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'start_for_Sobel_U0_shiftReg' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Sobel_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'start_for_Sobel_U0_shiftReg' (57#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Sobel_U0.v:8]
INFO: [Synth 8-256] done synthesizing module 'start_for_Sobel_U0' (58#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Sobel_U0.v:42]
INFO: [Synth 8-638] synthesizing module 'start_for_Sobel_1wdI' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Sobel_1wdI.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'start_for_Sobel_1wdI_shiftReg' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Sobel_1wdI.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'start_for_Sobel_1wdI_shiftReg' (59#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Sobel_1wdI.v:8]
INFO: [Synth 8-256] done synthesizing module 'start_for_Sobel_1wdI' (60#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Sobel_1wdI.v:42]
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColoxdS' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_CvtColoxdS.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'start_for_CvtColoxdS_shiftReg' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_CvtColoxdS.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColoxdS_shiftReg' (61#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_CvtColoxdS.v:8]
INFO: [Synth 8-256] done synthesizing module 'start_for_CvtColoxdS' (62#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_CvtColoxdS.v:42]
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIyd2' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Mat2AXIyd2.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIyd2_shiftReg' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Mat2AXIyd2.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIyd2_shiftReg' (63#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Mat2AXIyd2.v:8]
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIyd2' (64#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_Mat2AXIyd2.v:42]
INFO: [Synth 8-256] done synthesizing module 'image_filter' (65#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/image_filter.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_image_filter_0_0' (66#1) [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/synth/design_1_image_filter_0_0.v:57]
WARNING: [Synth 8-3331] design image_filter_uitorcU has unconnected port reset
WARNING: [Synth 8-3331] design image_filter_dmulqcK has unconnected port reset
WARNING: [Synth 8-3331] design image_filter_daddpcA has unconnected port reset
WARNING: [Synth 8-3331] design Filter2D_1_k_buf_eOg has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 406.426 ; gain = 196.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 406.426 ; gain = 196.715
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'floating_point_v7_1_9' instantiated as 'inst/AddWeighted_U0/image_filter_daddpcA_U73/image_filter_ap_dadd_4_full_dsp_64_u/U0'. 6 instances of this cell are unresolved black boxes. [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/ip/image_filter_ap_dadd_4_full_dsp_64.vhd:210]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/constraints/image_filter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/constraints/image_filter_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/design_1_image_filter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/gotowiec/gotowiec.runs/design_1_image_filter_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 714.824 ; gain = 0.063
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 714.824 ; gain = 505.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 714.824 ; gain = 505.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 714.824 ; gain = 505.113
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1502_reg[10:0]' into 'k_buf_0_val_4_addr_reg_1496_reg[10:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:711]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1002]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1002]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_s_reg_1547_reg' and it is trimmed from '27' to '22' bits. [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:725]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1002]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln443_fu_320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Range1_all_zeros_fu_1234_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln444_fu_612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln879_1_fu_366_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln879_fu_360_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln1557_fu_140_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln1558_fu_152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1509_reg[10:0]' into 'k_buf_0_val_4_addr_reg_1503_reg[10:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:675]
INFO: [Synth 8-4471] merging register 'zext_ln1118_8_reg_1393_reg[10:3]' into 'zext_ln1118_4_reg_1383_reg[11:4]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:1187]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln443_fu_374_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln444_fu_666_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln879_1_fu_420_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln879_fu_414_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "icmp_ln571_fu_403_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln582_fu_435_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln603_fu_451_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln833_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_662_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln641_fu_832_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln571_fu_403_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln582_fu_435_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln603_fu_451_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln833_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_662_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_ln641_fu_832_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_ln125_fu_204_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln126_fu_216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_228_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w11_d7_A.v:90]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/fifo_w12_d7_A.v:90]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/start_for_AddWeigsc4.v:90]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 714.824 ; gain = 505.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 13    
	   2 Input     11 Bit       Adders := 21    
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 38    
+---XORs : 
	   2 Input      2 Bit         XORs := 18    
	   2 Input      1 Bit         XORs := 36    
+---Registers : 
	               64 Bit    Registers := 21    
	               54 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 5     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 20    
	               10 Bit    Registers := 22    
	                8 Bit    Registers := 96    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 76    
	                1 Bit    Registers := 298   
+---RAMs : 
	              10K Bit         RAMs := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input     11 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 80    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 45    
	   4 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 287   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
Module CvtColor_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Filter2D_1_k_buf_eOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module image_filter_mux_hbi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Filter2D_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               25 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module GaussianBlur 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Duplicate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module Filter2D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               48 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
Module Sobel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Sobel_1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module image_filter_daddpcA 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module image_filter_dmulqcK 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module image_filter_uitorcU 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module AddWeighted 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               64 Bit    Registers := 7     
	               54 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 89    
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module CvtColor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ibuf__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ibuf__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module obuf__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_w11_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fifo_w11_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w12_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w11_d7_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w12_d7_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_AddWeigsc4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_CvtColotde_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_CvtColotde 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Gaussiaudo_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Gaussiaudo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Duplicavdy_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Duplicavdy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Sobel_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Sobel_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Sobel_1wdI_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Sobel_1wdI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_CvtColoxdS_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_CvtColoxdS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Mat2AXIyd2_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Mat2AXIyd2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module image_filter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_ln703_1_reg_392_reg, operation Mode is: ((A:0x1322d0)*B2)'.
DSP Report: register tmp_47_reg_387_reg is absorbed into DSP mul_ln703_1_reg_392_reg.
DSP Report: register mul_ln703_1_reg_392_reg is absorbed into DSP mul_ln703_1_reg_392_reg.
DSP Report: operator image_filter_mul_bkb_U20/image_filter_mul_bkb_DSP48_0_U/p is absorbed into DSP mul_ln703_1_reg_392_reg.
DSP Report: Generating DSP image_filter_mac_cud_U21/image_filter_mac_cud_DSP48_1_U/p, operation Mode is: PCIN+(A:0x74bc6)*B''.
DSP Report: register B is absorbed into DSP image_filter_mac_cud_U21/image_filter_mac_cud_DSP48_1_U/p.
DSP Report: register B is absorbed into DSP image_filter_mac_cud_U21/image_filter_mac_cud_DSP48_1_U/p.
DSP Report: operator image_filter_mac_cud_U21/image_filter_mac_cud_DSP48_1_U/p is absorbed into DSP image_filter_mac_cud_U21/image_filter_mac_cud_DSP48_1_U/p.
DSP Report: operator image_filter_mac_cud_U21/image_filter_mac_cud_DSP48_1_U/m is absorbed into DSP image_filter_mac_cud_U21/image_filter_mac_cud_DSP48_1_U/p.
DSP Report: Generating DSP image_filter_mac_dEe_U22/image_filter_mac_dEe_DSP48_2_U/p, operation Mode is: C+(A:0x259168)*B''.
DSP Report: register B is absorbed into DSP image_filter_mac_dEe_U22/image_filter_mac_dEe_DSP48_2_U/p.
DSP Report: register B is absorbed into DSP image_filter_mac_dEe_U22/image_filter_mac_dEe_DSP48_2_U/p.
DSP Report: operator image_filter_mac_dEe_U22/image_filter_mac_dEe_DSP48_2_U/p is absorbed into DSP image_filter_mac_dEe_U22/image_filter_mac_dEe_DSP48_2_U/p.
DSP Report: operator image_filter_mac_dEe_U22/image_filter_mac_dEe_DSP48_2_U/m is absorbed into DSP image_filter_mac_dEe_U22/image_filter_mac_dEe_DSP48_2_U/p.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1000]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D_1.v:1236]
INFO: [Synth 8-5546] ROM "grp_Filter2D_1_fu_40/icmp_ln443_fu_320_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_1_fu_40/icmp_ln444_fu_612_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_1_fu_40/icmp_ln879_1_fu_366_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_1_fu_40/icmp_ln879_fu_360_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP grp_Filter2D_1_fu_40/add_ln703_1_reg_1532_reg, operation Mode is: C+(D'+A'')*(B:0x3a8).
DSP Report: register A is absorbed into DSP grp_Filter2D_1_fu_40/add_ln703_1_reg_1532_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_1_fu_40/add_ln703_1_reg_1532_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_1_fu_40/add_ln703_1_reg_1532_reg.
DSP Report: register grp_Filter2D_1_fu_40/add_ln703_1_reg_1532_reg is absorbed into DSP grp_Filter2D_1_fu_40/add_ln703_1_reg_1532_reg.
DSP Report: operator grp_Filter2D_1_fu_40/image_filter_ama_jbC_U39/image_filter_ama_jbC_DSP48_4_U/p is absorbed into DSP grp_Filter2D_1_fu_40/add_ln703_1_reg_1532_reg.
DSP Report: operator grp_Filter2D_1_fu_40/image_filter_ama_jbC_U39/image_filter_ama_jbC_DSP48_4_U/m is absorbed into DSP grp_Filter2D_1_fu_40/add_ln703_1_reg_1532_reg.
DSP Report: operator grp_Filter2D_1_fu_40/image_filter_ama_jbC_U39/image_filter_ama_jbC_DSP48_4_U/ad is absorbed into DSP grp_Filter2D_1_fu_40/add_ln703_1_reg_1532_reg.
DSP Report: Generating DSP grp_Filter2D_1_fu_40/mul_ln1118_reg_1527_reg, operation Mode is: ((A:0x1171)*B)'.
DSP Report: register grp_Filter2D_1_fu_40/mul_ln1118_reg_1527_reg is absorbed into DSP grp_Filter2D_1_fu_40/mul_ln1118_reg_1527_reg.
DSP Report: operator grp_Filter2D_1_fu_40/image_filter_mul_ibs_U38/image_filter_mul_ibs_DSP48_3_U/p is absorbed into DSP grp_Filter2D_1_fu_40/mul_ln1118_reg_1527_reg.
DSP Report: Generating DSP grp_Filter2D_1_fu_40/image_filter_mac_kbM_U40/image_filter_mac_kbM_DSP48_5_U/p, operation Mode is: PCIN+(A:0x3a8)*B.
DSP Report: operator grp_Filter2D_1_fu_40/image_filter_mac_kbM_U40/image_filter_mac_kbM_DSP48_5_U/p is absorbed into DSP grp_Filter2D_1_fu_40/image_filter_mac_kbM_U40/image_filter_mac_kbM_DSP48_5_U/p.
DSP Report: operator grp_Filter2D_1_fu_40/image_filter_mac_kbM_U40/image_filter_mac_kbM_DSP48_5_U/m is absorbed into DSP grp_Filter2D_1_fu_40/image_filter_mac_kbM_U40/image_filter_mac_kbM_DSP48_5_U/p.
DSP Report: Generating DSP grp_Filter2D_1_fu_40/image_filter_mac_lbW_U41/image_filter_mac_lbW_DSP48_6_U/p, operation Mode is: C+(A:0x3a8)*B''.
DSP Report: register B is absorbed into DSP grp_Filter2D_1_fu_40/image_filter_mac_lbW_U41/image_filter_mac_lbW_DSP48_6_U/p.
DSP Report: register B is absorbed into DSP grp_Filter2D_1_fu_40/image_filter_mac_lbW_U41/image_filter_mac_lbW_DSP48_6_U/p.
DSP Report: operator grp_Filter2D_1_fu_40/image_filter_mac_lbW_U41/image_filter_mac_lbW_DSP48_6_U/p is absorbed into DSP grp_Filter2D_1_fu_40/image_filter_mac_lbW_U41/image_filter_mac_lbW_DSP48_6_U/p.
DSP Report: operator grp_Filter2D_1_fu_40/image_filter_mac_lbW_U41/image_filter_mac_lbW_DSP48_6_U/m is absorbed into DSP grp_Filter2D_1_fu_40/image_filter_mac_lbW_U41/image_filter_mac_lbW_DSP48_6_U/p.
INFO: [Synth 8-5546] ROM "icmp_ln1557_fu_140_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln1558_fu_152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[3:0]' into 'grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[3:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:705]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/sext_ln1118_reg_1368_reg[9:0]' into 'grp_Filter2D_fu_52/sext_ln1118_reg_1368_reg[9:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:704]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/zext_ln1118_8_reg_1393_reg[2:0]' into 'grp_Filter2D_fu_52/zext_ln1118_8_reg_1393_reg[2:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:706]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1522_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1522_reg[7:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:647]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1515_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1515_reg[7:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:645]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1522_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1522_reg[7:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:647]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1515_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1515_reg[7:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:645]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1515_pp0_iter3_reg_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1515_pp0_iter3_reg_reg[7:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:646]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[7:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:712]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_22_fu_180_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_22_fu_180_reg[7:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:716]
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/icmp_ln443_fu_374_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/icmp_ln444_fu_666_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/icmp_ln879_1_fu_420_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/icmp_ln879_fu_414_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[3:0]' into 'grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[3:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:705]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/sext_ln1118_reg_1368_reg[9:0]' into 'grp_Filter2D_fu_52/sext_ln1118_reg_1368_reg[9:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:704]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/zext_ln1118_8_reg_1393_reg[2:0]' into 'grp_Filter2D_fu_52/zext_ln1118_8_reg_1393_reg[2:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:706]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1522_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1522_reg[7:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:647]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1515_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1515_reg[7:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:645]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1522_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1522_reg[7:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:647]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1515_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1515_reg[7:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:645]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1515_pp0_iter3_reg_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_23_reg_1515_pp0_iter3_reg_reg[7:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:646]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[7:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:712]
INFO: [Synth 8-4471] merging register 'grp_Filter2D_fu_52/src_kernel_win_0_va_22_fu_180_reg[7:0]' into 'grp_Filter2D_fu_52/src_kernel_win_0_va_22_fu_180_reg[7:0]' [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ipshared/c94c/hdl/verilog/Filter2D.v:716]
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/icmp_ln443_fu_374_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/icmp_ln444_fu_666_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/icmp_ln879_1_fu_420_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_52/icmp_ln879_fu_414_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln833_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln571_fu_403_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln582_fu_435_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln603_fu_451_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_ln641_fu_832_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_662_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_ln126_fu_216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_ln125_fu_204_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_228_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design image_filter_uitorcU has unconnected port reset
WARNING: [Synth 8-3331] design image_filter_dmulqcK has unconnected port reset
WARNING: [Synth 8-3331] design image_filter_daddpcA has unconnected port reset
CRITICAL WARNING: [Synth 8-5796] RAM (inst/GaussianBlur_U0/i_1_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (inst/Sobel_U0/i_1_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg was recognized as a true dual port RAM template.
CRITICAL WARNING: [Synth 8-5796] RAM (inst/Sobel_1_U0/i_1_0) has conflicting writes using multiple ports with same address
INFO: [Synth 8-3971] The signal grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[6]' (FDE) to 'inst/Sobel_U0/A[6]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[5]' (FDE) to 'inst/Sobel_U0/A[5]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[4]' (FDE) to 'inst/Sobel_U0/A[4]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[3]' (FDE) to 'inst/Sobel_U0/A[3]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[2]' (FDE) to 'inst/Sobel_U0/A[2]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[1]' (FDE) to 'inst/Sobel_U0/A[1]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[0]' (FDE) to 'inst/Sobel_U0/A[0]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[7]' (FDE) to 'inst/Sobel_U0/A[7]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/x_reg_1464_reg[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/trunc_ln458_reg_1469_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/x_reg_1464_reg[1]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/trunc_ln458_reg_1469_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[6]' (FDE) to 'inst/Sobel_1_U0/A[6]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[5]' (FDE) to 'inst/Sobel_1_U0/A[5]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[4]' (FDE) to 'inst/Sobel_1_U0/A[4]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[3]' (FDE) to 'inst/Sobel_1_U0/A[3]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[2]' (FDE) to 'inst/Sobel_1_U0/A[2]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[1]' (FDE) to 'inst/Sobel_1_U0/A[1]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[0]' (FDE) to 'inst/Sobel_1_U0/A[0]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_25_reg_1528_reg[7]' (FDE) to 'inst/Sobel_1_U0/A[7]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/x_reg_1464_reg[0]' (FDE) to 'inst/Sobel_1_U0/grp_Filter2D_fu_52/trunc_ln458_reg_1469_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/x_reg_1464_reg[1]' (FDE) to 'inst/Sobel_1_U0/grp_Filter2D_fu_52/trunc_ln458_reg_1469_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/x_reg_1457_reg[0]' (FDE) to 'inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/trunc_ln458_reg_1462_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/x_reg_1457_reg[1]' (FDE) to 'inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/trunc_ln458_reg_1462_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[6]' (FDE) to 'inst/Sobel_U0/A[6]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[5]' (FDE) to 'inst/Sobel_U0/A[5]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[4]' (FDE) to 'inst/Sobel_U0/A[4]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[3]' (FDE) to 'inst/Sobel_U0/A[3]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[2]' (FDE) to 'inst/Sobel_U0/A[2]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[1]' (FDE) to 'inst/Sobel_U0/A[1]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[0]' (FDE) to 'inst/Sobel_U0/A[0]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[7]' (FDE) to 'inst/Sobel_U0/A[7]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/A[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/A[1]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/A[2]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/A[3]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/A[4]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/A[5]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/A[7]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/A[6]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[6]' (FDE) to 'inst/Sobel_1_U0/A[6]__4'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[5]' (FDE) to 'inst/Sobel_1_U0/A[5]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[4]' (FDE) to 'inst/Sobel_1_U0/A[4]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[3]' (FDE) to 'inst/Sobel_1_U0/A[3]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[2]' (FDE) to 'inst/Sobel_1_U0/A[2]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[1]' (FDE) to 'inst/Sobel_1_U0/A[1]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[0]' (FDE) to 'inst/Sobel_1_U0/A[0]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_21_fu_176_reg[7]' (FDE) to 'inst/Sobel_1_U0/A[7]__5'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/A[0]' (FDE) to 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/A[1]' (FDE) to 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/A[2]' (FDE) to 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/A[3]' (FDE) to 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/A[4]' (FDE) to 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/A[5]' (FDE) to 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/A[7]' (FDE) to 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_1_U0/A[6]' (FDE) to 'inst/Sobel_1_U0/grp_Filter2D_fu_52/src_kernel_win_0_va_fu_160_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_2_reg_1378_reg[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[2]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[3]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[4]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[5]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[6]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[7]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[8]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[9]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_reg_1368_reg[2]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_reg_1368_reg[3]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_reg_1368_reg[4]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_reg_1368_reg[5]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_reg_1368_reg[6]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_reg_1368_reg[7]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_reg_1368_reg[8]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_reg_1368_reg[9]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_2_reg_1378_reg[1]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_2_reg_1378_reg[3]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_2_reg_1378_reg[4]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_2_reg_1378_reg[5]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_2_reg_1378_reg[6]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_2_reg_1378_reg[7]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_2_reg_1378_reg[8]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_2_reg_1378_reg[9]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_2_reg_1378_reg[10]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_3_reg_1388_reg[2]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_3_reg_1388_reg[3]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_3_reg_1388_reg[4]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_3_reg_1388_reg[5]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_3_reg_1388_reg[6]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_3_reg_1388_reg[7]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_3_reg_1388_reg[8]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_3_reg_1388_reg[9]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_2_reg_1378_reg[2]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/zext_ln1118_8_reg_1393_reg[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/zext_ln1118_8_reg_1393_reg[1]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/zext_ln1118_8_reg_1393_reg[2]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_reg_1368_reg[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_reg_1368_reg[1]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_1_reg_1373_reg[1]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_3_reg_1388_reg[0]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/sext_ln1118_3_reg_1388_reg[1]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Sobel_U0/\grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[2]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Sobel_U0/grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[3]' (FDE) to 'inst/Sobel_U0/grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_U0/\grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Sobel_1_U0/\grp_Filter2D_fu_52/sext_ln1118_3_reg_1388_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_1_U0/\grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/GaussianBlur_U0/\grp_Filter2D_1_fu_40/sub_ln1118_1_reg_1537_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AddWeighted_U0/\p_Result_8_reg_1134_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AddWeighted_U0/\man_V_1_reg_1139_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\zext_ln635_reg_1240_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/GaussianBlur_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Duplicate_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Mat2AXIvideo_U0/\regslice_both_AXI_video_strm_V_dest_V_U/ibuf_inst/ireg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Mat2AXIvideo_U0/\regslice_both_AXI_video_strm_V_id_V_U/ibuf_inst/ireg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Mat2AXIvideo_U0/\regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Mat2AXIvideo_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_U0/\grp_Filter2D_fu_52/trunc_ln703_6_reg_1559_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_1_U0/\grp_Filter2D_fu_52/trunc_ln703_3_reg_1549_reg[7] )
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_data_V_U/count_reg[1]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_data_V_U/count_reg[0]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg_reg[3]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg_reg[2]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg_reg[1]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_keep_V_U/ibuf_inst/ireg_reg[0]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_reg[3]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_reg[2]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_reg[1]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_keep_V_U/obuf_inst/odata_reg[0]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_keep_V_U/count_reg[1]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_keep_V_U/count_reg[0]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[3]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[2]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[1]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_strb_V_U/ibuf_inst/ireg_reg[0]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_strb_V_U/obuf_inst/odata_reg[3]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_strb_V_U/obuf_inst/odata_reg[2]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_strb_V_U/obuf_inst/odata_reg[1]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_strb_V_U/obuf_inst/odata_reg[0]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_strb_V_U/count_reg[1]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_strb_V_U/count_reg[0]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_user_V_U/count_reg[1]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_user_V_U/count_reg[0]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_last_V_U/count_reg[1]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_last_V_U/count_reg[0]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_id_V_U/ibuf_inst/ireg_reg[1]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_id_V_U/ibuf_inst/ireg_reg[0]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_id_V_U/obuf_inst/odata_reg[1]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_id_V_U/obuf_inst/odata_reg[0]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_id_V_U/count_reg[1]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_id_V_U/count_reg[0]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_dest_V_U/ibuf_inst/ireg_reg[1]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_dest_V_U/ibuf_inst/ireg_reg[0]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_dest_V_U/obuf_inst/odata_reg[1]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_dest_V_U/obuf_inst/odata_reg[0]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_dest_V_U/count_reg[1]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (regslice_both_AXI_video_strm_V_dest_V_U/count_reg[0]) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AXIvideo2Mat.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[28]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[27]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[26]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[25]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[24]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[23]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[22]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[21]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[20]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[19]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[18]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[17]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[16]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[15]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[14]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[13]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[12]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[11]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[10]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[9]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[8]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[7]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[6]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[5]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[4]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[3]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[2]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[1]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (ret_V_1_reg_397_reg[0]) is unused and will be removed from module CvtColor_1.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/sub_ln1118_1_reg_1537_reg[1]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/p_Val2_s_reg_1547_reg[12]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/p_Val2_s_reg_1547_reg[11]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/p_Val2_s_reg_1547_reg[10]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/p_Val2_s_reg_1547_reg[9]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/p_Val2_s_reg_1547_reg[8]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/p_Val2_s_reg_1547_reg[7]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/p_Val2_s_reg_1547_reg[6]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/p_Val2_s_reg_1547_reg[5]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/p_Val2_s_reg_1547_reg[4]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/p_Val2_s_reg_1547_reg[3]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/p_Val2_s_reg_1547_reg[2]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/p_Val2_s_reg_1547_reg[1]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/p_Val2_s_reg_1547_reg[0]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/x_reg_1457_reg[12]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_1_fu_40/x_reg_1457_reg[11]) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module GaussianBlur.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Duplicate.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_52/x_reg_1464_reg[12]) is unused and will be removed from module Sobel.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_52/x_reg_1464_reg[11]) is unused and will be removed from module Sobel.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Sobel.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[1]) is unused and will be removed from module Sobel.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_52/zext_ln1118_4_reg_1383_reg[0]) is unused and will be removed from module Sobel.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_52/trunc_ln703_6_reg_1559_reg[7]) is unused and will be removed from module Sobel.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_52/xor_ln493_2_reg_1441_reg[1]) is unused and will be removed from module Sobel_1.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_52/xor_ln493_2_reg_1441_reg[0]) is unused and will be removed from module Sobel_1.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1522_reg[7]) is unused and will be removed from module Sobel_1.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1522_reg[6]) is unused and will be removed from module Sobel_1.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1522_reg[5]) is unused and will be removed from module Sobel_1.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1522_reg[4]) is unused and will be removed from module Sobel_1.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_52/src_kernel_win_0_va_24_reg_1522_reg[3]) is unused and will be removed from module Sobel_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_U0/\grp_Filter2D_fu_52/trunc_ln703_6_reg_1559_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Sobel_1_U0/\grp_Filter2D_fu_52/trunc_ln703_6_reg_1559_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/image_filter_uitorcU_U78/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/image_filter_uitorcU_U77/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AddWeighted_U0/image_filter_dmulqcK_U76/\din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/image_filter_dmulqcK_U76/\din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AddWeighted_U0/image_filter_dmulqcK_U75/\din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/image_filter_dmulqcK_U75/\din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/image_filter_daddpcA_U74/\din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/img_5_cols_V_c25_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/img_5_rows_V_c24_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/img_0_cols_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/img_0_cols_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AddWeighted_U0/\rows_V_reg_1030_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/img_0_rows_V_c_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/img_0_rows_V_c_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/img_5_cols_V_c25_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/img_5_rows_V_c24_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/img_0_cols_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/img_0_cols_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/img_0_rows_V_c_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/img_0_rows_V_c_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/img_0_cols_V_c23_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/img_0_cols_V_c23_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/img_0_rows_V_c22_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/img_0_rows_V_c22_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_U0/\p_src_rows_V_read_reg_239_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AXIvideo2Mat_U0/\rows_V_reg_469_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2Mat_U0/\rows_V_reg_469_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/img_0_cols_V_c23_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/img_0_cols_V_c23_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/img_0_rows_V_c22_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/img_0_rows_V_c22_U/\U_fifo_w11_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/CvtColor_1_U0/\p_src_rows_V_read_reg_354_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/CvtColor_1_U0/\p_src_rows_V_read_reg_354_reg[10] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 714.824 ; gain = 505.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Filter2D_1_k_buf_eOg_ram | ram_reg    | 2 K x 8(READ_FIRST)    | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|Filter2D_1_k_buf_eOg_ram | ram_reg    | 2 K x 8(READ_FIRST)    | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|Filter2D_1_k_buf_eOg_ram | ram_reg    | 2 K x 8(READ_FIRST)    | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|Filter2D_1_k_buf_eOg_ram | ram_reg    | 2 K x 8(READ_FIRST)    | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|Filter2D_1_k_buf_eOg_ram | ram_reg    | 2 K x 8(READ_FIRST)    | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|Filter2D_1_k_buf_eOg_ram | ram_reg    | 2 K x 8(READ_FIRST)    | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|Filter2D_1_k_buf_eOg_ram | ram_reg    | 2 K x 8(READ_FIRST)    | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|Filter2D_1_k_buf_eOg_ram | ram_reg    | 2 K x 8(READ_FIRST)    | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|Filter2D_1_k_buf_eOg_ram | ram_reg    | 2 K x 8(READ_FIRST)    | W | R | 2 K x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CvtColor_1                   | ((A:0x1322d0)*B2)'   | 21     | 8      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|CvtColor_1                   | PCIN+(A:0x74bc6)*B'' | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|CvtColor_1                   | C+(A:0x259168)*B''   | 23     | 9      | 30     | -      | 30     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|GaussianBlur                 | C+(D'+A'')*(B:0x3a8) | 9      | 11     | 25     | 9      | 25     | 2    | 0    | 0    | 1    | 0     | 0    | 1    | 
|GaussianBlur                 | ((A:0x1171)*B)'      | 8      | 13     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|image_filter_mac_kbM_DSP48_5 | PCIN+(A:0x3a8)*B     | 11     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|GaussianBlur                 | C+(A:0x3a8)*B''      | 9      | 11     | 25     | -      | 25     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 861.465 ; gain = 651.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 894.082 ; gain = 684.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0/grp_Filter2D_1_fu_40/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_3_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_4_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Sobel_1_U0/grp_Filter2D_fu_52/k_buf_0_val_5_U/Filter2D_1_k_buf_eOg_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 934.914 ; gain = 725.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 934.914 ; gain = 725.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 934.914 ; gain = 725.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:26 . Memory (MB): peak = 934.914 ; gain = 725.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:26 . Memory (MB): peak = 934.914 ; gain = 725.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 934.914 ; gain = 725.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 934.914 ; gain = 725.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|image_filter | AddWeighted_U0/icmp_ln355_reg_1049_pp0_iter6_reg_reg[0]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|image_filter | AddWeighted_U0/icmp_ln355_reg_1049_pp0_iter12_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|image_filter | AddWeighted_U0/icmp_ln355_reg_1049_pp0_iter18_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|image_filter | AddWeighted_U0/icmp_ln355_reg_1049_pp0_iter24_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[6] | 8      | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[6] | 8      | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[6] | 8      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |floating_point_v7_1_9 |         6|
+------+----------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |floating_point_v7_1_9_bbox      |     1|
|2     |floating_point_v7_1_9_bbox_0    |     1|
|3     |floating_point_v7_1_9_bbox_0__1 |     1|
|4     |floating_point_v7_1_9_bbox_1    |     1|
|5     |floating_point_v7_1_9_bbox_1__1 |     1|
|6     |floating_point_v7_1_9_bbox__1   |     1|
|7     |CARRY4                          |   194|
|8     |DSP48E1                         |     1|
|9     |DSP48E1_1                       |     1|
|10    |DSP48E1_2                       |     1|
|11    |DSP48E1_3                       |     1|
|12    |DSP48E1_4                       |     1|
|13    |DSP48E1_5                       |     1|
|14    |DSP48E1_6                       |     1|
|15    |LUT1                            |   346|
|16    |LUT2                            |   329|
|17    |LUT3                            |   828|
|18    |LUT4                            |   497|
|19    |LUT5                            |   359|
|20    |LUT6                            |   866|
|21    |MUXF7                           |     2|
|22    |MUXF8                           |     1|
|23    |RAMB18E1                        |     9|
|24    |SRL16E                          |    10|
|25    |FDRE                            |  3173|
|26    |FDSE                            |   100|
+------+--------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------+--------------------------------------+------+
|      |Instance                                      |Module                                |Cells |
+------+----------------------------------------------+--------------------------------------+------+
|1     |top                                           |                                      |  7147|
|2     |  inst                                        |image_filter                          |  7147|
|3     |    AXIvideo2Mat_U0                           |AXIvideo2Mat                          |   627|
|4     |      regslice_both_AXI_video_strm_V_data_V_U |regslice_both_51                      |   215|
|5     |        ibuf_inst                             |ibuf_52                               |    68|
|6     |        obuf_inst                             |obuf_53                               |   147|
|7     |      regslice_both_AXI_video_strm_V_last_V_U |regslice_both__parameterized3         |    11|
|8     |        ibuf_inst                             |ibuf__parameterized3                  |     4|
|9     |        obuf_inst                             |obuf__parameterized3                  |     7|
|10    |      regslice_both_AXI_video_strm_V_user_V_U |regslice_both__parameterized2         |    10|
|11    |        ibuf_inst                             |ibuf__parameterized2                  |     4|
|12    |        obuf_inst                             |obuf__parameterized2                  |     6|
|13    |    AddWeighted_U0                            |AddWeighted                           |  3292|
|14    |      image_filter_daddpcA_U73                |image_filter_daddpcA                  |   330|
|15    |        image_filter_ap_dadd_4_full_dsp_64_u  |image_filter_ap_dadd_4_full_dsp_64_50 |    71|
|16    |      image_filter_daddpcA_U74                |image_filter_daddpcA_45               |   264|
|17    |        image_filter_ap_dadd_4_full_dsp_64_u  |image_filter_ap_dadd_4_full_dsp_64    |    71|
|18    |      image_filter_dmulqcK_U75                |image_filter_dmulqcK                  |   263|
|19    |        image_filter_ap_dmul_4_max_dsp_64_u   |image_filter_ap_dmul_4_max_dsp_64_49  |    71|
|20    |      image_filter_dmulqcK_U76                |image_filter_dmulqcK_46               |   263|
|21    |        image_filter_ap_dmul_4_max_dsp_64_u   |image_filter_ap_dmul_4_max_dsp_64     |    71|
|22    |      image_filter_uitorcU_U77                |image_filter_uitorcU                  |   207|
|23    |        image_filter_ap_uitodp_4_no_dsp_32_u  |image_filter_ap_uitodp_4_no_dsp_32_48 |    71|
|24    |      image_filter_uitorcU_U78                |image_filter_uitorcU_47               |   207|
|25    |        image_filter_ap_uitodp_4_no_dsp_32_u  |image_filter_ap_uitodp_4_no_dsp_32    |    71|
|26    |    Block_proc_U0                             |Block_proc                            |     2|
|27    |    CvtColor_1_U0                             |CvtColor_1                            |   141|
|28    |      image_filter_mac_cud_U21                |image_filter_mac_cud                  |     1|
|29    |        image_filter_mac_cud_DSP48_1_U        |image_filter_mac_cud_DSP48_1          |     1|
|30    |      image_filter_mac_dEe_U22                |image_filter_mac_dEe                  |     6|
|31    |        image_filter_mac_dEe_DSP48_2_U        |image_filter_mac_dEe_DSP48_2          |     6|
|32    |    CvtColor_U0                               |CvtColor                              |    97|
|33    |    Duplicate_U0                              |Duplicate                             |    90|
|34    |    GaussianBlur_U0                           |GaussianBlur                          |   719|
|35    |      grp_Filter2D_1_fu_40                    |Filter2D_1                            |   713|
|36    |        image_filter_mac_kbM_U40              |image_filter_mac_kbM                  |    30|
|37    |          image_filter_mac_kbM_DSP48_5_U      |image_filter_mac_kbM_DSP48_5          |    30|
|38    |        image_filter_mac_lbW_U41              |image_filter_mac_lbW                  |    19|
|39    |          image_filter_mac_lbW_DSP48_6_U      |image_filter_mac_lbW_DSP48_6          |    19|
|40    |        k_buf_0_val_3_U                       |Filter2D_1_k_buf_eOg_39               |    28|
|41    |          Filter2D_1_k_buf_eOg_ram_U          |Filter2D_1_k_buf_eOg_ram_44           |    28|
|42    |        k_buf_0_val_4_U                       |Filter2D_1_k_buf_eOg_40               |    19|
|43    |          Filter2D_1_k_buf_eOg_ram_U          |Filter2D_1_k_buf_eOg_ram_43           |    19|
|44    |        k_buf_0_val_5_U                       |Filter2D_1_k_buf_eOg_41               |    24|
|45    |          Filter2D_1_k_buf_eOg_ram_U          |Filter2D_1_k_buf_eOg_ram_42           |    24|
|46    |    Mat2AXIvideo_U0                           |Mat2AXIvideo                          |   179|
|47    |      regslice_both_AXI_video_strm_V_data_V_U |regslice_both                         |    80|
|48    |        ibuf_inst                             |ibuf                                  |    43|
|49    |        obuf_inst                             |obuf                                  |    28|
|50    |      regslice_both_AXI_video_strm_V_keep_V_U |regslice_both__parameterized6         |     8|
|51    |        ibuf_inst                             |ibuf__parameterized6                  |     4|
|52    |        obuf_inst                             |obuf__parameterized6                  |     4|
|53    |      regslice_both_AXI_video_strm_V_last_V_U |regslice_both__parameterized9         |     9|
|54    |        ibuf_inst                             |ibuf__parameterized9                  |     4|
|55    |        obuf_inst                             |obuf__parameterized9                  |     5|
|56    |      regslice_both_AXI_video_strm_V_user_V_U |regslice_both__parameterized8         |     9|
|57    |        ibuf_inst                             |ibuf__parameterized8                  |     4|
|58    |        obuf_inst                             |obuf__parameterized8                  |     5|
|59    |    Sobel_1_U0                                |Sobel_1                               |   631|
|60    |      grp_Filter2D_fu_52                      |Filter2D_32                           |   591|
|61    |        k_buf_0_val_3_U                       |Filter2D_1_k_buf_eOg_33               |    20|
|62    |          Filter2D_1_k_buf_eOg_ram_U          |Filter2D_1_k_buf_eOg_ram_38           |    20|
|63    |        k_buf_0_val_4_U                       |Filter2D_1_k_buf_eOg_34               |    11|
|64    |          Filter2D_1_k_buf_eOg_ram_U          |Filter2D_1_k_buf_eOg_ram_37           |    11|
|65    |        k_buf_0_val_5_U                       |Filter2D_1_k_buf_eOg_35               |    31|
|66    |          Filter2D_1_k_buf_eOg_ram_U          |Filter2D_1_k_buf_eOg_ram_36           |    31|
|67    |    Sobel_U0                                  |Sobel                                 |   687|
|68    |      grp_Filter2D_fu_52                      |Filter2D                              |   627|
|69    |        k_buf_0_val_3_U                       |Filter2D_1_k_buf_eOg                  |    20|
|70    |          Filter2D_1_k_buf_eOg_ram_U          |Filter2D_1_k_buf_eOg_ram_31           |    20|
|71    |        k_buf_0_val_4_U                       |Filter2D_1_k_buf_eOg_28               |    19|
|72    |          Filter2D_1_k_buf_eOg_ram_U          |Filter2D_1_k_buf_eOg_ram_30           |    19|
|73    |        k_buf_0_val_5_U                       |Filter2D_1_k_buf_eOg_29               |    31|
|74    |          Filter2D_1_k_buf_eOg_ram_U          |Filter2D_1_k_buf_eOg_ram              |    31|
|75    |    img_0_cols_V_c23_U                        |fifo_w12_d2_A                         |    10|
|76    |    img_0_cols_V_c_U                          |fifo_w12_d2_A_0                       |    11|
|77    |    img_0_data_stream_0_U                     |fifo_w8_d2_A                          |    35|
|78    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_27              |    25|
|79    |    img_0_data_stream_1_U                     |fifo_w8_d2_A_1                        |    35|
|80    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_26              |    25|
|81    |    img_0_data_stream_2_U                     |fifo_w8_d2_A_2                        |    35|
|82    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_25              |    25|
|83    |    img_0_rows_V_c22_U                        |fifo_w11_d2_A                         |    10|
|84    |    img_0_rows_V_c_U                          |fifo_w11_d2_A_3                       |    10|
|85    |    img_1_data_stream_0_U                     |fifo_w8_d2_A_4                        |    31|
|86    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_24              |    24|
|87    |    img_2_data_stream_0_U                     |fifo_w8_d2_A_5                        |    33|
|88    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_23              |    24|
|89    |    img_2a_data_stream_0_U                    |fifo_w8_d2_A_6                        |    34|
|90    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_22              |    24|
|91    |    img_2b_data_stream_0_U                    |fifo_w8_d2_A_7                        |    34|
|92    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_21              |    24|
|93    |    img_3_data_stream_0_U                     |fifo_w8_d2_A_8                        |    31|
|94    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_20              |    24|
|95    |    img_4_data_stream_0_U                     |fifo_w8_d2_A_9                        |    31|
|96    |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_19              |    24|
|97    |    img_5_cols_V_c25_U                        |fifo_w12_d2_A_10                      |    17|
|98    |      U_fifo_w12_d2_A_ram                     |fifo_w12_d2_A_shiftReg                |     7|
|99    |    img_5_cols_V_c_U                          |fifo_w12_d7_A                         |    22|
|100   |      U_fifo_w12_d7_A_ram                     |fifo_w12_d7_A_shiftReg                |     6|
|101   |    img_5_data_stream_0_U                     |fifo_w8_d2_A_11                       |    31|
|102   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_18              |    24|
|103   |    img_5_rows_V_c24_U                        |fifo_w11_d2_A_12                      |    23|
|104   |      U_fifo_w11_d2_A_ram                     |fifo_w11_d2_A_shiftReg                |    13|
|105   |    img_5_rows_V_c_U                          |fifo_w11_d7_A                         |    26|
|106   |      U_fifo_w11_d7_A_ram                     |fifo_w11_d7_A_shiftReg                |     8|
|107   |    img_6_data_stream_0_U                     |fifo_w8_d2_A_13                       |    44|
|108   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_17              |    33|
|109   |    img_6_data_stream_1_U                     |fifo_w8_d2_A_14                       |    43|
|110   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg_16              |    33|
|111   |    img_6_data_stream_2_U                     |fifo_w8_d2_A_15                       |    43|
|112   |      U_fifo_w8_d2_A_ram                      |fifo_w8_d2_A_shiftReg                 |    33|
|113   |    start_for_AddWeigsc4_U                    |start_for_AddWeigsc4                  |    22|
|114   |    start_for_CvtColotde_U                    |start_for_CvtColotde                  |    11|
|115   |    start_for_CvtColoxdS_U                    |start_for_CvtColoxdS                  |    10|
|116   |    start_for_Duplicavdy_U                    |start_for_Duplicavdy                  |    11|
|117   |    start_for_Gaussiaudo_U                    |start_for_Gaussiaudo                  |    10|
|118   |    start_for_Mat2AXIyd2_U                    |start_for_Mat2AXIyd2                  |    10|
|119   |    start_for_Sobel_1wdI_U                    |start_for_Sobel_1wdI                  |     8|
|120   |    start_for_Sobel_U0_U                      |start_for_Sobel_U0                    |     9|
+------+----------------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 934.914 ; gain = 725.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 216 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 934.914 ; gain = 403.852
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 934.914 ; gain = 725.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/constraints/image_filter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/gotowiec/gotowiec.srcs/sources_1/bd/design_1/ip/design_1_image_filter_0_0/constraints/image_filter_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
522 Infos, 167 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 934.914 ; gain = 712.250
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/gotowiec/gotowiec.runs/design_1_image_filter_0_0_synth_1/design_1_image_filter_0_0.dcp' has been generated.
