Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 22:54:14 2024
| Host         : SureWin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 204 register/latch pins with no clock driven by root clock pin: flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 811 register/latch pins with no clock driven by root clock pin: flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: flexible_clock_module_6p25m/my_clk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: game/flexible_clock_1000/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line121/flexible_clock_module_1/my_clk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: nolabel_line121/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nolabel_line127/flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line127/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: nolabel_line155/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line155/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_100Hz/my_clk_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10Hz/my_clk_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10kHz/my_clk_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_25m/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2929 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.322        0.000                      0                 2037        0.054        0.000                      0                 2037        4.500        0.000                       0                  1341  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.322        0.000                      0                 2037        0.054        0.000                      0                 2037        4.500        0.000                       0                  1341  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_y_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 1.622ns (20.734%)  route 6.201ns (79.266%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.737     5.258    nolabel_line86/clk_IBUF_BUFG
    SLICE_X12Y138        FDRE                                         r  nolabel_line86/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_fdre_C_Q)         0.518     5.776 r  nolabel_line86/xpos_reg[2]/Q
                         net (fo=23, routed)          1.571     7.347    nolabel_line86/click_mole[2]3__0[2]
    SLICE_X29Y126        LUT5 (Prop_lut5_I1_O)        0.152     7.499 r  nolabel_line86/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.342     7.841    nolabel_line86/rectangle_border_x[6]_i_9_n_0
    SLICE_X29Y126        LUT5 (Prop_lut5_I0_O)        0.332     8.173 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.671     8.844    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.968 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.190    10.157    nolabel_line86/rectangle_border_x_reg[6]_1
    SLICE_X29Y101        LUT4 (Prop_lut4_I0_O)        0.124    10.281 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.416    10.697    nolabel_line121/btn_out_reg
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  nolabel_line121/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.470    11.291    nolabel_line121/rectangle_border_x[5]_i_4_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.415 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.645    12.061    nolabel_line121/rectangle_border_x_reg[0]_0
    SLICE_X25Y100        LUT4 (Prop_lut4_I0_O)        0.124    12.185 r  nolabel_line121/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.896    13.081    nolabel_line121/rectangle_border_y[7]_i_1__1_n_0
    SLICE_X34Y98         FDSE                                         r  nolabel_line121/rectangle_border_y_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.435    14.776    nolabel_line121/clk_IBUF_BUFG
    SLICE_X34Y98         FDSE                                         r  nolabel_line121/rectangle_border_y_reg[7]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X34Y98         FDSE (Setup_fdse_C_S)       -0.524    14.403    nolabel_line121/rectangle_border_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -13.081    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_a_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 1.622ns (20.763%)  route 6.190ns (79.237%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.737     5.258    nolabel_line86/clk_IBUF_BUFG
    SLICE_X12Y138        FDRE                                         r  nolabel_line86/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_fdre_C_Q)         0.518     5.776 r  nolabel_line86/xpos_reg[2]/Q
                         net (fo=23, routed)          1.571     7.347    nolabel_line86/click_mole[2]3__0[2]
    SLICE_X29Y126        LUT5 (Prop_lut5_I1_O)        0.152     7.499 r  nolabel_line86/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.342     7.841    nolabel_line86/rectangle_border_x[6]_i_9_n_0
    SLICE_X29Y126        LUT5 (Prop_lut5_I0_O)        0.332     8.173 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.671     8.844    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.968 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.190    10.157    nolabel_line86/rectangle_border_x_reg[6]_1
    SLICE_X29Y101        LUT4 (Prop_lut4_I0_O)        0.124    10.281 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.416    10.697    nolabel_line121/btn_out_reg
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  nolabel_line121/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.470    11.291    nolabel_line121/rectangle_border_x[5]_i_4_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.415 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.918    12.333    nolabel_line121/rectangle_border_x_reg[0]_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.457 r  nolabel_line121/rectangle_border_a[3]_i_1__1/O
                         net (fo=4, routed)           0.613    13.070    nolabel_line121/b0
    SLICE_X34Y99         FDRE                                         r  nolabel_line121/rectangle_border_a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.435    14.776    nolabel_line121/clk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  nolabel_line121/rectangle_border_a_reg[3]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X34Y99         FDRE (Setup_fdre_C_CE)      -0.169    14.758    nolabel_line121/rectangle_border_a_reg[3]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -13.070    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 1.622ns (20.763%)  route 6.190ns (79.237%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.737     5.258    nolabel_line86/clk_IBUF_BUFG
    SLICE_X12Y138        FDRE                                         r  nolabel_line86/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_fdre_C_Q)         0.518     5.776 r  nolabel_line86/xpos_reg[2]/Q
                         net (fo=23, routed)          1.571     7.347    nolabel_line86/click_mole[2]3__0[2]
    SLICE_X29Y126        LUT5 (Prop_lut5_I1_O)        0.152     7.499 r  nolabel_line86/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.342     7.841    nolabel_line86/rectangle_border_x[6]_i_9_n_0
    SLICE_X29Y126        LUT5 (Prop_lut5_I0_O)        0.332     8.173 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.671     8.844    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.968 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.190    10.157    nolabel_line86/rectangle_border_x_reg[6]_1
    SLICE_X29Y101        LUT4 (Prop_lut4_I0_O)        0.124    10.281 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.416    10.697    nolabel_line121/btn_out_reg
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  nolabel_line121/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.470    11.291    nolabel_line121/rectangle_border_x[5]_i_4_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.415 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.918    12.333    nolabel_line121/rectangle_border_x_reg[0]_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.457 r  nolabel_line121/rectangle_border_a[3]_i_1__1/O
                         net (fo=4, routed)           0.613    13.070    nolabel_line121/b0
    SLICE_X34Y99         FDRE                                         r  nolabel_line121/rectangle_border_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.435    14.776    nolabel_line121/clk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  nolabel_line121/rectangle_border_b_reg[1]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X34Y99         FDRE (Setup_fdre_C_CE)      -0.169    14.758    nolabel_line121/rectangle_border_b_reg[1]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -13.070    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 1.622ns (20.763%)  route 6.190ns (79.237%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.737     5.258    nolabel_line86/clk_IBUF_BUFG
    SLICE_X12Y138        FDRE                                         r  nolabel_line86/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_fdre_C_Q)         0.518     5.776 r  nolabel_line86/xpos_reg[2]/Q
                         net (fo=23, routed)          1.571     7.347    nolabel_line86/click_mole[2]3__0[2]
    SLICE_X29Y126        LUT5 (Prop_lut5_I1_O)        0.152     7.499 r  nolabel_line86/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.342     7.841    nolabel_line86/rectangle_border_x[6]_i_9_n_0
    SLICE_X29Y126        LUT5 (Prop_lut5_I0_O)        0.332     8.173 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.671     8.844    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.968 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.190    10.157    nolabel_line86/rectangle_border_x_reg[6]_1
    SLICE_X29Y101        LUT4 (Prop_lut4_I0_O)        0.124    10.281 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.416    10.697    nolabel_line121/btn_out_reg
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  nolabel_line121/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.470    11.291    nolabel_line121/rectangle_border_x[5]_i_4_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.415 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.918    12.333    nolabel_line121/rectangle_border_x_reg[0]_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.457 r  nolabel_line121/rectangle_border_a[3]_i_1__1/O
                         net (fo=4, routed)           0.613    13.070    nolabel_line121/b0
    SLICE_X34Y99         FDRE                                         r  nolabel_line121/rectangle_border_b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.435    14.776    nolabel_line121/clk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  nolabel_line121/rectangle_border_b_reg[2]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X34Y99         FDRE (Setup_fdre_C_CE)      -0.169    14.758    nolabel_line121/rectangle_border_b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -13.070    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_b_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 1.622ns (20.763%)  route 6.190ns (79.237%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.737     5.258    nolabel_line86/clk_IBUF_BUFG
    SLICE_X12Y138        FDRE                                         r  nolabel_line86/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_fdre_C_Q)         0.518     5.776 r  nolabel_line86/xpos_reg[2]/Q
                         net (fo=23, routed)          1.571     7.347    nolabel_line86/click_mole[2]3__0[2]
    SLICE_X29Y126        LUT5 (Prop_lut5_I1_O)        0.152     7.499 r  nolabel_line86/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.342     7.841    nolabel_line86/rectangle_border_x[6]_i_9_n_0
    SLICE_X29Y126        LUT5 (Prop_lut5_I0_O)        0.332     8.173 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.671     8.844    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.968 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.190    10.157    nolabel_line86/rectangle_border_x_reg[6]_1
    SLICE_X29Y101        LUT4 (Prop_lut4_I0_O)        0.124    10.281 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.416    10.697    nolabel_line121/btn_out_reg
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  nolabel_line121/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.470    11.291    nolabel_line121/rectangle_border_x[5]_i_4_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.415 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.918    12.333    nolabel_line121/rectangle_border_x_reg[0]_0
    SLICE_X34Y99         LUT5 (Prop_lut5_I0_O)        0.124    12.457 r  nolabel_line121/rectangle_border_a[3]_i_1__1/O
                         net (fo=4, routed)           0.613    13.070    nolabel_line121/b0
    SLICE_X34Y99         FDRE                                         r  nolabel_line121/rectangle_border_b_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.435    14.776    nolabel_line121/clk_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  nolabel_line121/rectangle_border_b_reg[7]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X34Y99         FDRE (Setup_fdre_C_CE)      -0.169    14.758    nolabel_line121/rectangle_border_b_reg[7]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -13.070    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 1.622ns (21.350%)  route 5.975ns (78.650%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.737     5.258    nolabel_line86/clk_IBUF_BUFG
    SLICE_X12Y138        FDRE                                         r  nolabel_line86/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_fdre_C_Q)         0.518     5.776 r  nolabel_line86/xpos_reg[2]/Q
                         net (fo=23, routed)          1.571     7.347    nolabel_line86/click_mole[2]3__0[2]
    SLICE_X29Y126        LUT5 (Prop_lut5_I1_O)        0.152     7.499 r  nolabel_line86/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.342     7.841    nolabel_line86/rectangle_border_x[6]_i_9_n_0
    SLICE_X29Y126        LUT5 (Prop_lut5_I0_O)        0.332     8.173 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.671     8.844    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.968 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.190    10.157    nolabel_line86/rectangle_border_x_reg[6]_1
    SLICE_X29Y101        LUT4 (Prop_lut4_I0_O)        0.124    10.281 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.416    10.697    nolabel_line121/btn_out_reg
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  nolabel_line121/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.470    11.291    nolabel_line121/rectangle_border_x[5]_i_4_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.415 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.645    12.061    nolabel_line121/rectangle_border_x_reg[0]_0
    SLICE_X25Y100        LUT4 (Prop_lut4_I0_O)        0.124    12.185 r  nolabel_line121/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.671    12.856    nolabel_line121/rectangle_border_y[7]_i_1__1_n_0
    SLICE_X29Y101        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.612    14.953    nolabel_line121/clk_IBUF_BUFG
    SLICE_X29Y101        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[6]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X29Y101        FDRE (Setup_fdre_C_R)       -0.429    14.756    nolabel_line121/rectangle_border_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 1.622ns (21.350%)  route 5.975ns (78.650%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.737     5.258    nolabel_line86/clk_IBUF_BUFG
    SLICE_X12Y138        FDRE                                         r  nolabel_line86/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_fdre_C_Q)         0.518     5.776 r  nolabel_line86/xpos_reg[2]/Q
                         net (fo=23, routed)          1.571     7.347    nolabel_line86/click_mole[2]3__0[2]
    SLICE_X29Y126        LUT5 (Prop_lut5_I1_O)        0.152     7.499 r  nolabel_line86/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.342     7.841    nolabel_line86/rectangle_border_x[6]_i_9_n_0
    SLICE_X29Y126        LUT5 (Prop_lut5_I0_O)        0.332     8.173 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.671     8.844    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.968 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.190    10.157    nolabel_line86/rectangle_border_x_reg[6]_1
    SLICE_X29Y101        LUT4 (Prop_lut4_I0_O)        0.124    10.281 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.416    10.697    nolabel_line121/btn_out_reg
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  nolabel_line121/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.470    11.291    nolabel_line121/rectangle_border_x[5]_i_4_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.415 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.645    12.061    nolabel_line121/rectangle_border_x_reg[0]_0
    SLICE_X25Y100        LUT4 (Prop_lut4_I0_O)        0.124    12.185 r  nolabel_line121/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.671    12.856    nolabel_line121/rectangle_border_y[7]_i_1__1_n_0
    SLICE_X29Y101        FDSE                                         r  nolabel_line121/rectangle_border_x_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.612    14.953    nolabel_line121/clk_IBUF_BUFG
    SLICE_X29Y101        FDSE                                         r  nolabel_line121/rectangle_border_x_reg[7]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X29Y101        FDSE (Setup_fdse_C_S)       -0.429    14.756    nolabel_line121/rectangle_border_x_reg[7]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -12.856    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 1.622ns (21.387%)  route 5.962ns (78.613%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.737     5.258    nolabel_line86/clk_IBUF_BUFG
    SLICE_X12Y138        FDRE                                         r  nolabel_line86/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_fdre_C_Q)         0.518     5.776 r  nolabel_line86/xpos_reg[2]/Q
                         net (fo=23, routed)          1.571     7.347    nolabel_line86/click_mole[2]3__0[2]
    SLICE_X29Y126        LUT5 (Prop_lut5_I1_O)        0.152     7.499 r  nolabel_line86/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.342     7.841    nolabel_line86/rectangle_border_x[6]_i_9_n_0
    SLICE_X29Y126        LUT5 (Prop_lut5_I0_O)        0.332     8.173 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.671     8.844    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.968 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.190    10.157    nolabel_line86/rectangle_border_x_reg[6]_1
    SLICE_X29Y101        LUT4 (Prop_lut4_I0_O)        0.124    10.281 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.416    10.697    nolabel_line121/btn_out_reg
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  nolabel_line121/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.470    11.291    nolabel_line121/rectangle_border_x[5]_i_4_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.415 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.645    12.061    nolabel_line121/rectangle_border_x_reg[0]_0
    SLICE_X25Y100        LUT4 (Prop_lut4_I0_O)        0.124    12.185 r  nolabel_line121/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.658    12.842    nolabel_line121/rectangle_border_y[7]_i_1__1_n_0
    SLICE_X29Y100        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.612    14.953    nolabel_line121/clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[0]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X29Y100        FDRE (Setup_fdre_C_R)       -0.429    14.756    nolabel_line121/rectangle_border_x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -12.842    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 1.622ns (21.387%)  route 5.962ns (78.613%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.737     5.258    nolabel_line86/clk_IBUF_BUFG
    SLICE_X12Y138        FDRE                                         r  nolabel_line86/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_fdre_C_Q)         0.518     5.776 r  nolabel_line86/xpos_reg[2]/Q
                         net (fo=23, routed)          1.571     7.347    nolabel_line86/click_mole[2]3__0[2]
    SLICE_X29Y126        LUT5 (Prop_lut5_I1_O)        0.152     7.499 r  nolabel_line86/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.342     7.841    nolabel_line86/rectangle_border_x[6]_i_9_n_0
    SLICE_X29Y126        LUT5 (Prop_lut5_I0_O)        0.332     8.173 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.671     8.844    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.968 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.190    10.157    nolabel_line86/rectangle_border_x_reg[6]_1
    SLICE_X29Y101        LUT4 (Prop_lut4_I0_O)        0.124    10.281 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.416    10.697    nolabel_line121/btn_out_reg
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  nolabel_line121/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.470    11.291    nolabel_line121/rectangle_border_x[5]_i_4_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.415 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.645    12.061    nolabel_line121/rectangle_border_x_reg[0]_0
    SLICE_X25Y100        LUT4 (Prop_lut4_I0_O)        0.124    12.185 r  nolabel_line121/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.658    12.842    nolabel_line121/rectangle_border_y[7]_i_1__1_n_0
    SLICE_X29Y100        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.612    14.953    nolabel_line121/clk_IBUF_BUFG
    SLICE_X29Y100        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[5]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X29Y100        FDRE (Setup_fdre_C_R)       -0.429    14.756    nolabel_line121/rectangle_border_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -12.842    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 nolabel_line86/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 1.622ns (21.650%)  route 5.870ns (78.350%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.737     5.258    nolabel_line86/clk_IBUF_BUFG
    SLICE_X12Y138        FDRE                                         r  nolabel_line86/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_fdre_C_Q)         0.518     5.776 r  nolabel_line86/xpos_reg[2]/Q
                         net (fo=23, routed)          1.571     7.347    nolabel_line86/click_mole[2]3__0[2]
    SLICE_X29Y126        LUT5 (Prop_lut5_I1_O)        0.152     7.499 r  nolabel_line86/rectangle_border_x[6]_i_9/O
                         net (fo=1, routed)           0.342     7.841    nolabel_line86/rectangle_border_x[6]_i_9_n_0
    SLICE_X29Y126        LUT5 (Prop_lut5_I0_O)        0.332     8.173 r  nolabel_line86/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.671     8.844    nolabel_line86/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I0_O)        0.124     8.968 f  nolabel_line86/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           1.190    10.157    nolabel_line86/rectangle_border_x_reg[6]_1
    SLICE_X29Y101        LUT4 (Prop_lut4_I0_O)        0.124    10.281 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.416    10.697    nolabel_line121/btn_out_reg
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  nolabel_line121/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.470    11.291    nolabel_line121/rectangle_border_x[5]_i_4_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I5_O)        0.124    11.415 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.645    12.061    nolabel_line121/rectangle_border_x_reg[0]_0
    SLICE_X25Y100        LUT4 (Prop_lut4_I0_O)        0.124    12.185 r  nolabel_line121/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.566    12.750    nolabel_line121/rectangle_border_y[7]_i_1__1_n_0
    SLICE_X25Y101        FDRE                                         r  nolabel_line121/rectangle_border_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        1.613    14.954    nolabel_line121/clk_IBUF_BUFG
    SLICE_X25Y101        FDRE                                         r  nolabel_line121/rectangle_border_y_reg[5]/C
                         clock pessimism              0.267    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X25Y101        FDRE (Setup_fdre_C_R)       -0.429    14.757    nolabel_line121/rectangle_border_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                         -12.750    
  -------------------------------------------------------------------
                         slack                                  2.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.594     1.477    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  game_over_win_menu/flexible_clock_module_25m/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.768    game_over_win_menu/flexible_clock_module_25m/count_reg[18]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  game_over_win_menu/flexible_clock_module_25m/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.924    game_over_win_menu/flexible_clock_module_25m/count_reg[16]_i_1__0_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.964 r  game_over_win_menu/flexible_clock_module_25m/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.964    game_over_win_menu/flexible_clock_module_25m/count_reg[20]_i_1__0_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.017 r  game_over_win_menu/flexible_clock_module_25m/count_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.017    game_over_win_menu/flexible_clock_module_25m/count_reg[24]_i_1__0_n_7
    SLICE_X2Y100         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.951     2.079    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[24]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    game_over_win_menu/flexible_clock_module_25m/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.594     1.477    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  game_over_win_menu/flexible_clock_module_25m/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.768    game_over_win_menu/flexible_clock_module_25m/count_reg[18]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  game_over_win_menu/flexible_clock_module_25m/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.924    game_over_win_menu/flexible_clock_module_25m/count_reg[16]_i_1__0_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.964 r  game_over_win_menu/flexible_clock_module_25m/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.964    game_over_win_menu/flexible_clock_module_25m/count_reg[20]_i_1__0_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.030 r  game_over_win_menu/flexible_clock_module_25m/count_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.030    game_over_win_menu/flexible_clock_module_25m/count_reg[24]_i_1__0_n_5
    SLICE_X2Y100         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.951     2.079    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[26]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    game_over_win_menu/flexible_clock_module_25m/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.594     1.477    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  game_over_win_menu/flexible_clock_module_25m/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.768    game_over_win_menu/flexible_clock_module_25m/count_reg[18]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  game_over_win_menu/flexible_clock_module_25m/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.924    game_over_win_menu/flexible_clock_module_25m/count_reg[16]_i_1__0_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.964 r  game_over_win_menu/flexible_clock_module_25m/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.964    game_over_win_menu/flexible_clock_module_25m/count_reg[20]_i_1__0_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.053 r  game_over_win_menu/flexible_clock_module_25m/count_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.053    game_over_win_menu/flexible_clock_module_25m/count_reg[24]_i_1__0_n_6
    SLICE_X2Y100         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.951     2.079    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[25]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    game_over_win_menu/flexible_clock_module_25m/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.594     1.477    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  game_over_win_menu/flexible_clock_module_25m/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.768    game_over_win_menu/flexible_clock_module_25m/count_reg[18]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  game_over_win_menu/flexible_clock_module_25m/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.924    game_over_win_menu/flexible_clock_module_25m/count_reg[16]_i_1__0_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.964 r  game_over_win_menu/flexible_clock_module_25m/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.964    game_over_win_menu/flexible_clock_module_25m/count_reg[20]_i_1__0_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.055 r  game_over_win_menu/flexible_clock_module_25m/count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.055    game_over_win_menu/flexible_clock_module_25m/count_reg[24]_i_1__0_n_4
    SLICE_X2Y100         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.951     2.079    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[27]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    game_over_win_menu/flexible_clock_module_25m/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.594     1.477    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  game_over_win_menu/flexible_clock_module_25m/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.768    game_over_win_menu/flexible_clock_module_25m/count_reg[18]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  game_over_win_menu/flexible_clock_module_25m/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.924    game_over_win_menu/flexible_clock_module_25m/count_reg[16]_i_1__0_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.964 r  game_over_win_menu/flexible_clock_module_25m/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.964    game_over_win_menu/flexible_clock_module_25m/count_reg[20]_i_1__0_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  game_over_win_menu/flexible_clock_module_25m/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.004    game_over_win_menu/flexible_clock_module_25m/count_reg[24]_i_1__0_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.057 r  game_over_win_menu/flexible_clock_module_25m/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.057    game_over_win_menu/flexible_clock_module_25m/count_reg[28]_i_1__0_n_7
    SLICE_X2Y101         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.951     2.079    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[28]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.964    game_over_win_menu/flexible_clock_module_25m/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 flexible_clock_module_6p25m/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flexible_clock_module_6p25m/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.594     1.477    flexible_clock_module_6p25m/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  flexible_clock_module_6p25m/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  flexible_clock_module_6p25m/count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.768    flexible_clock_module_6p25m/count_reg[6]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  flexible_clock_module_6p25m/count_reg[4]_i_1__18/CO[3]
                         net (fo=1, routed)           0.001     1.924    flexible_clock_module_6p25m/count_reg[4]_i_1__18_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.977 r  flexible_clock_module_6p25m/count_reg[8]_i_1__18/O[0]
                         net (fo=1, routed)           0.000     1.977    flexible_clock_module_6p25m/count_reg[8]_i_1__18_n_7
    SLICE_X6Y50          FDRE                                         r  flexible_clock_module_6p25m/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.863     1.990    flexible_clock_module_6p25m/clk_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  flexible_clock_module_6p25m/count_reg[8]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.880    flexible_clock_module_6p25m/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nolabel_line127/flexible_clock_module_1000/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line127/flexible_clock_module_1000/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.569     1.452    nolabel_line127/flexible_clock_module_1000/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  nolabel_line127/flexible_clock_module_1000/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  nolabel_line127/flexible_clock_module_1000/count_reg[19]/Q
                         net (fo=3, routed)           0.118     1.711    nolabel_line127/flexible_clock_module_1000/count_reg[19]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  nolabel_line127/flexible_clock_module_1000/count_reg[16]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.872    nolabel_line127/flexible_clock_module_1000/count_reg[16]_i_1__10_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  nolabel_line127/flexible_clock_module_1000/count_reg[20]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.926    nolabel_line127/flexible_clock_module_1000/count_reg[20]_i_1__10_n_7
    SLICE_X57Y50         FDRE                                         r  nolabel_line127/flexible_clock_module_1000/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.835     1.963    nolabel_line127/flexible_clock_module_1000/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  nolabel_line127/flexible_clock_module_1000/count_reg[20]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.824    nolabel_line127/flexible_clock_module_1000/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 flexible_clock_module_25m/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flexible_clock_module_25m/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.301%)  route 0.276ns (59.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.563     1.446    flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  flexible_clock_module_25m/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  flexible_clock_module_25m/count_reg[1]/Q
                         net (fo=3, routed)           0.276     1.863    flexible_clock_module_25m/count_reg[1]
    SLICE_X33Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.908 r  flexible_clock_module_25m/my_clk_i_1__11/O
                         net (fo=1, routed)           0.000     1.908    flexible_clock_module_25m/my_clk_i_1__11_n_0
    SLICE_X33Y50         FDRE                                         r  flexible_clock_module_25m/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.830     1.958    flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  flexible_clock_module_25m/my_clk_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.091     1.805    flexible_clock_module_25m/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 game_over_win_menu/flexible_clock_module_25m/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/flexible_clock_module_25m/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.594     1.477    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  game_over_win_menu/flexible_clock_module_25m/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.768    game_over_win_menu/flexible_clock_module_25m/count_reg[18]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  game_over_win_menu/flexible_clock_module_25m/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.924    game_over_win_menu/flexible_clock_module_25m/count_reg[16]_i_1__0_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.964 r  game_over_win_menu/flexible_clock_module_25m/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.964    game_over_win_menu/flexible_clock_module_25m/count_reg[20]_i_1__0_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.004 r  game_over_win_menu/flexible_clock_module_25m/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.004    game_over_win_menu/flexible_clock_module_25m/count_reg[24]_i_1__0_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.070 r  game_over_win_menu/flexible_clock_module_25m/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.070    game_over_win_menu/flexible_clock_module_25m/count_reg[28]_i_1__0_n_5
    SLICE_X2Y101         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.951     2.079    game_over_win_menu/flexible_clock_module_25m/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  game_over_win_menu/flexible_clock_module_25m/count_reg[30]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.964    game_over_win_menu/flexible_clock_module_25m/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 flexible_clock_module_6p25m/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flexible_clock_module_6p25m/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.594     1.477    flexible_clock_module_6p25m/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  flexible_clock_module_6p25m/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  flexible_clock_module_6p25m/count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.768    flexible_clock_module_6p25m/count_reg[6]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.924 r  flexible_clock_module_6p25m/count_reg[4]_i_1__18/CO[3]
                         net (fo=1, routed)           0.001     1.924    flexible_clock_module_6p25m/count_reg[4]_i_1__18_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.990 r  flexible_clock_module_6p25m/count_reg[8]_i_1__18/O[2]
                         net (fo=1, routed)           0.000     1.990    flexible_clock_module_6p25m/count_reg[8]_i_1__18_n_5
    SLICE_X6Y50          FDRE                                         r  flexible_clock_module_6p25m/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1340, routed)        0.863     1.990    flexible_clock_module_6p25m/clk_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  flexible_clock_module_6p25m/count_reg[10]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.880    flexible_clock_module_6p25m/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y64   wipe_main_settings_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y62   fade_win_main_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y38   flexible_clock_module_1000/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y40   flexible_clock_module_1000/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y40   flexible_clock_module_1000/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y41   flexible_clock_module_1000/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y41   flexible_clock_module_1000/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y41   flexible_clock_module_1000/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y41   flexible_clock_module_1000/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y138  nolabel_line86/ypos_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y129  nolabel_line86/ypos_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   flexible_clock_module_1000/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   flexible_clock_module_1000/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   flexible_clock_module_1000/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   flexible_clock_module_1000/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y42   flexible_clock_module_1000/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y42   flexible_clock_module_1000/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y42   flexible_clock_module_1000/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y42   flexible_clock_module_1000/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   wipe_settings_main/flexible_clock_module_10/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   wipe_settings_main/flexible_clock_module_10/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   wipe_settings_main/flexible_clock_module_10/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   wipe_settings_main/flexible_clock_module_10/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   wipe_settings_main/flexible_clock_module_10/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   wipe_settings_main/flexible_clock_module_10/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   wipe_settings_main/flexible_clock_module_10/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36   wipe_settings_main/flexible_clock_module_10/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   flexible_clock_module_25m/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   flexible_clock_module_25m/count_reg[21]/C



