//----------------------------------------------------------------------
//----------------------------------------------------------------------
// Created by      : giuseppe
// Creation Date   : 2019 Dec 04
// Created with uvmf_gen version 2019.1
//----------------------------------------------------------------------
//
//----------------------------------------------------------------------
// Project         : mnist_mlp_bench Simulation Bench 
// Unit            : DUT Verilog Source
//----------------------------------------------------------------------
//                                          
// DESCRIPTION: This folder can be used to hold verilog source for the DUT.
//----------------------------------------------------------------------
//

