# 2022 NYCU ICLAB
> All the patterns & designs are given above, but sram files are not given, including:
* testbed.v
* pattern.v
* design.v
* syn.tcl
* chip_shell.v
* chip.io
* chip.sdc

<br> </br>

> course outline
* lab1  &emsp;&thinsp;&nbsp; &rarr;  ***combinational circuit***
* lab2  &emsp;&thinsp;&nbsp; &rarr;  ***sequential circuit***
* lab3  &emsp;&thinsp;&nbsp; &rarr;  ***testbench & pattern***
* lab4  &emsp;&thinsp;&nbsp; &rarr;  ***IP***
* lab5  &emsp;&thinsp;&nbsp; &rarr;  ***SRAM***
* lab6  &emsp;&thinsp;&nbsp; &rarr;  ***synthesis, design compiler***
* lab7  &emsp;&thinsp;&nbsp; &rarr;  ***STA, CDC, cross clk domain***
* lab8  &emsp;&thinsp;&nbsp; &rarr;  ***low power***
* lab9  &emsp;&thinsp;&nbsp; &rarr;  ***SystemVerilog design***
* lab10 &emsp;&thinsp;&rarr;         ***SystemVerilog verification***
* lab11 &emsp;&thinsp;&rarr;         ***APR1***
* lab12 &emsp;&thinsp;&rarr;         ***APR2, with IR drop*** <br> </br>
* bonus &emsp;&rarr;                 ***formal verification***
<br> </br>

pdf file password: ***ç§‹å¤©å¹´åˆ†é€™å ‚èª²çš„è‹±æ–‡å°å¯«***
### If anything bother, please contact: <holyuming.ee12@nycu.edu.tw>
ğŸ‘ğŸ‘ğŸ‘
