<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="Assignment4" solutionName="solution1" date="2023-03-24T16:53:23.888+0530" type="Warning"/>
        <logs message="WARNING: [COSIM 212-75] Fifo port 'd_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.&#xA;   Build using &quot;/tools/Xilinx/Vivado/2018.3/tps/lnx64/gcc-6.2.0/bin/g++&quot;&#xA;   Compiling a4.cpp_pre.cpp.tb.cpp&#xA;   Compiling a4_tb.cpp_pre.cpp.tb.cpp&#xA;   Compiling apatb_cal.cpp&#xA;   Generating cosim.tv.exe" projectName="Assignment4" solutionName="solution1" date="2023-03-24T16:53:22.616+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
