/*
 * Jailhouse, a Linux-based partitioning hypervisor
 *
 * Copyright (c) Siemens AG, 2013
 *
 * Authors:
 *  Jan Kiszka <jan.kiszka@siemens.com>
 *
 * This work is licensed under the terms of the GNU GPL, version 2.  See
 * the COPYING file in the top-level directory.
 */

#include <jailhouse/control.h>
#include <jailhouse/printk.h>
#include <jailhouse/processor.h>
#include <asm/apic.h>
#include <asm/cat.h>
#include <asm/control.h>
#include <asm/ioapic.h>
#include <asm/iommu.h>
#include <asm/vcpu.h>

struct exception_frame {
	u64 vector;
	u64 error;
	u64 rip;
	u64 cs;
	u64 flags;
	u64 rsp;
	u64 ss;
};

int arch_cell_create(struct cell *cell)
{
	int err;

	err = vcpu_cell_init(cell);
	if (err)
		return err;

	return 0;
}

int arch_map_memory_region(struct cell *cell,
			   const struct jailhouse_memory *mem)
{
	int err;

	err = vcpu_map_memory_region(cell, mem);
	if (err)
		return err;

	err = iommu_map_memory_region(cell, mem);
	if (err)
		vcpu_unmap_memory_region(cell, mem);
	return err;
}

int arch_unmap_memory_region(struct cell *cell,
			     const struct jailhouse_memory *mem)
{
	int err;

	err = iommu_unmap_memory_region(cell, mem);
	if (err)
		return err;

	return vcpu_unmap_memory_region(cell, mem);
}

void arch_flush_cell_vcpu_caches(struct cell *cell)
{
	unsigned int cpu;

	for_each_cpu(cpu, cell->cpu_set)
		if (cpu == this_cpu_id()) {
			vcpu_tlb_flush();
		} else {
			public_per_cpu(cpu)->flush_vcpu_caches = true;
			/* make sure the value is written before we kick
			 * the remote core */
			memory_barrier();
			apic_send_nmi_ipi(public_per_cpu(cpu));
		}
}

void arch_cell_destroy(struct cell *cell)
{
	vcpu_cell_exit(cell);
}

void arch_cell_reset(struct cell *cell)
{
	struct jailhouse_comm_region *comm_region = &cell->comm_page.comm_region;
	unsigned int cpu;

	comm_region->pm_timer_address =
		system_config->platform_info.x86.pm_timer_address;
	/* comm_region, and hence num_cpus, is zero-initialised */
	for_each_cpu(cpu, cell->cpu_set)
		comm_region->num_cpus++;
	comm_region->tsc_khz = system_config->platform_info.x86.tsc_khz;
	comm_region->apic_khz = system_config->platform_info.x86.apic_khz;

	ioapic_cell_reset(cell);
}

void arch_config_commit(struct cell *cell_added_removed)
{
	iommu_config_commit(cell_added_removed);
	ioapic_config_commit(cell_added_removed);
}

void arch_prepare_shutdown(void)
{
	ioapic_prepare_handover();
	iommu_prepare_shutdown();
}

void arch_reset_cpu(unsigned int cpu_id)
{
	public_per_cpu(cpu_id)->sipi_vector = APIC_BSP_PSEUDO_SIPI;

	resume_cpu(cpu_id);
}

void arch_park_cpu(unsigned int cpu_id)
{
	public_per_cpu(cpu_id)->init_signaled = true;

	resume_cpu(cpu_id);
}

void x86_send_init_sipi(unsigned int cpu_id, enum x86_init_sipi type,
			int sipi_vector)
{
	struct public_per_cpu *target_data = public_per_cpu(cpu_id);
	bool send_nmi = false;

	spin_lock(&target_data->control_lock);

	if (type == X86_INIT) {
		if (!target_data->wait_for_sipi &&
		    !target_data->init_signaled) {
			target_data->init_signaled = true;
			send_nmi = true;
		}
	} else if (target_data->wait_for_sipi) {
		target_data->sipi_vector = sipi_vector;
		send_nmi = true;
	}

	spin_unlock(&target_data->control_lock);

	if (send_nmi)
		apic_send_nmi_ipi(target_data);

	/*
	 * On real hardware, the Delivery Status flag signals that the
	 * INIT request has not yet arrived. But we can't easily associate that
	 * flag on the sender side with the target state. Therefore, emulate
	 * this feedback channel by delaying the requester during submission.
	 */
	if (type == X86_INIT) {
		while (target_data->init_signaled) {
			x86_check_events();
			cpu_relax();
		}
	}
}

/* control_lock has to be held */
static void x86_enter_wait_for_sipi(struct public_per_cpu *cpu_public)
{
	cpu_public->init_signaled = false;
	cpu_public->wait_for_sipi = true;
}

void __attribute__((weak)) cat_update(void)
{
}

void x86_check_events(void)
{
	struct public_per_cpu *cpu_public = this_cpu_public();
	int sipi_vector = -1;

	spin_lock(&cpu_public->control_lock);

	while (cpu_public->suspend_cpu) {
		cpu_public->cpu_suspended = true;

		spin_unlock(&cpu_public->control_lock);

		while (cpu_public->suspend_cpu)
			cpu_relax();

		spin_lock(&cpu_public->control_lock);
	}

	cpu_public->cpu_suspended = false;

	if (cpu_public->init_signaled) {
		x86_enter_wait_for_sipi(cpu_public);
	} else if (cpu_public->sipi_vector >= 0) {
		if (!cpu_public->failed) {
			cpu_public->wait_for_sipi = false;
			sipi_vector = cpu_public->sipi_vector;
		}
		cpu_public->sipi_vector = -1;
	}

	if (cpu_public->flush_vcpu_caches) {
		cpu_public->flush_vcpu_caches = false;
		vcpu_tlb_flush();
	}

	if (cpu_public->update_cat) {
		cpu_public->update_cat = false;
		cat_update();
	}

	spin_unlock(&cpu_public->control_lock);

	/* wait_for_sipi is only modified on this CPU, so checking outside of
	 * control_lock is fine */
	if (cpu_public->wait_for_sipi) {
		vcpu_park();
	} else if (sipi_vector >= 0) {
		printk("CPU %d received SIPI, vector %x\n", this_cpu_id(),
		       sipi_vector);
		apic_clear();
		vcpu_reset(sipi_vector);
	}

	iommu_check_pending_faults();
}

void __attribute__((noreturn))
x86_exception_handler(struct exception_frame *frame)
{
	panic_printk("FATAL: Jailhouse triggered exception #%lld\n",
		     frame->vector);
	if (frame->error != -1)
		panic_printk("Error code: %llx\n", frame->error);
	panic_printk("Physical CPU ID: %lu\n", phys_processor_id());
	panic_printk("RIP: 0x%016llx RSP: 0x%016llx FLAGS: %llx\n", frame->rip,
		     frame->rsp, frame->flags);
	if (frame->vector == PF_VECTOR)
		panic_printk("CR2: 0x%016lx\n", read_cr2());

	panic_stop();
}

void __attribute__((noreturn)) arch_panic_stop(void)
{
	/* no lock required here as we won't change to false anymore */
	this_cpu_public()->cpu_suspended = true;
	asm volatile("1: hlt; jmp 1b");
	__builtin_unreachable();
}

void arch_panic_park(void)
{
	struct public_per_cpu *cpu_public = this_cpu_public();

	spin_lock(&cpu_public->control_lock);
	x86_enter_wait_for_sipi(cpu_public);
	spin_unlock(&cpu_public->control_lock);

	vcpu_park();
}
