// Seed: 2588785587
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_6(
      .id_0(id_4), .id_1(id_3), .id_2(1), .id_3(id_1), .id_4(id_2), .id_5(id_1), .id_6(id_2)
  );
  wire id_7, id_8, id_9, id_10;
  supply0 id_11 = 1;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    input wor id_5,
    output tri id_6,
    output tri id_7,
    input uwire id_8
    , id_10
);
  integer id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  wire id_12;
  uwire id_13, id_14, id_15;
  assign id_15 = id_11 << 1;
  assign id_14 = 1;
endmodule
