// Seed: 1368671916
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wor id_2
);
  reg [-1 : -1 'b0] id_4;
  always begin : LABEL_0
    id_4 = -1;
  end
  assign module_1._id_5 = 0;
  logic id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd28,
    parameter id_5 = 32'd71
) (
    output tri0 id_0,
    output wand _id_1,
    output wire id_2,
    output tri0 id_3,
    output wire id_4,
    input supply0 _id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri0 id_8
);
  parameter id_10 = 1'b0;
  wire id_11;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_7
  );
  logic [id_1 : id_5  ==  (  -1  )] id_12;
  wire id_13;
endmodule
