set ::env(PDK) {sky130A}
set ::env(PDKPATH) {/Users/timothylee/.volare/sky130A}
set ::env(STD_CELL_LIBRARY) {sky130_fd_sc_hd}
set ::env(SCLPATH) {/Users/timothylee/.volare/sky130A/sky130_fd_sc_hd}
set ::env(DESIGN_DIR) {/openlane/designs/core_regfile}
set ::env(DESIGN_NAME) {reg_file}
set ::env(VERILOG_FILES) {/openlane/designs/core_regfile/src/reg_file.sv}
set ::env(CLOCK_PORT) {clk_i}
set ::env(CLOCK_PERIOD) {10}
set ::env(GRT_ESTIMATE_PARASITICS) {1}
set ::env(CLOCK_NET) {clk_i}
set ::env(FP_PIN_ORDER_CFG) {/openlane/designs/core_regfile/pin_order.cfg}
set ::env(FP_PDN_SKIPTRIM) {1}
set ::env(FP_PDN_AUTO_ADJUST) {1}
set ::env(PL_RESIZER_ALLOW_SETUP_VIOS) {1}
set ::env(GLB_RESIZER_ALLOW_SETUP_VIOS) {1}
set ::env(ROUTING_CORES) {1}
set ::env(SYNTH_MAX_FANOUT) {30}
set ::env(CLOCK_BUFFER_FANOUT) {30}
set ::env(FP_CORE_UTIL) {50}
