<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v</a>
defines: 
time_elapsed: 2.228s
ram usage: 44636 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpo502unai/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v:3</a>: No timescale set for &#34;main&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v:33</a>: No timescale set for &#34;ram_rw&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v:60</a>: No timescale set for &#34;clk_reset_gen&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v:60</a>: Compile module &#34;work@clk_reset_gen&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v:3</a>: Compile module &#34;work@main&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v:33</a>: Compile module &#34;work@ram_rw&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v:33</a>: Implicit port type (wire) for &#34;rdata&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v:3</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpo502unai/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_main
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpo502unai/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpo502unai/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@clk_reset_gen, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v</a>, line:60, parent:work@main
   |vpiDefName:work@clk_reset_gen
   |vpiFullName:work@clk_reset_gen
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:65
       |vpiFullName:work@clk_reset_gen
       |vpiStmt:
       \_assignment: , line:66
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (reset), line:66
           |vpiName:reset
           |vpiFullName:work@clk_reset_gen.reset
         |vpiRhs:
         \_constant: , line:66
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:67
         |#5
       |vpiStmt:
       \_assignment: , line:68
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:68
           |vpiName:clk
           |vpiFullName:work@clk_reset_gen.clk
         |vpiRhs:
         \_constant: , line:68
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:69
         |#5
       |vpiStmt:
       \_assignment: , line:70
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:70
           |vpiName:clk
           |vpiFullName:work@clk_reset_gen.clk
         |vpiRhs:
         \_constant: , line:70
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:71
         |#5
       |vpiStmt:
       \_assignment: , line:72
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (reset), line:72
           |vpiName:reset
           |vpiFullName:work@clk_reset_gen.reset
         |vpiRhs:
         \_constant: , line:72
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:73
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:73
           |vpiName:clk
           |vpiFullName:work@clk_reset_gen.clk
         |vpiRhs:
         \_constant: , line:73
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_forever_stmt: , line:74
         |vpiStmt:
         \_delay_control: , line:74
           |#5
           |vpiStmt:
           \_assignment: , line:74
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (clk), line:74
               |vpiName:clk
               |vpiFullName:work@clk_reset_gen.clk
             |vpiRhs:
             \_operation: , line:74
               |vpiOpType:4
               |vpiOperand:
               \_ref_obj: (clk), line:74
                 |vpiName:clk
                 |vpiFullName:work@clk_reset_gen.clk
   |vpiPort:
   \_port: (clk), line:60
     |vpiName:clk
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:63
         |vpiName:clk
         |vpiFullName:work@clk_reset_gen.clk
         |vpiNetType:48
   |vpiPort:
   \_port: (reset), line:60
     |vpiName:reset
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:64
         |vpiName:reset
         |vpiFullName:work@clk_reset_gen.reset
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:63
   |vpiNet:
   \_logic_net: (reset), line:64
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v</a>, line:3, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:14
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:15
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (waddr), line:15
           |vpiName:waddr
           |vpiFullName:work@main.waddr
         |vpiRhs:
         \_constant: , line:15
           |vpiConstType:3
           |vpiDecompile:4&#39;d0
           |BIN:4&#39;d0
       |vpiStmt:
       \_assignment: , line:16
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (raddr), line:16
           |vpiName:raddr
           |vpiFullName:work@main.raddr
         |vpiRhs:
         \_constant: , line:16
           |vpiConstType:3
           |vpiDecompile:4&#39;d14
           |BIN:4&#39;d14
       |vpiStmt:
       \_assignment: , line:17
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (wdata), line:17
           |vpiName:wdata
           |vpiFullName:work@main.wdata
         |vpiRhs:
         \_constant: , line:17
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:18
         |#3001
       |vpiStmt:
       \_sys_func_call: ($finish), line:19
         |vpiName:$finish
   |vpiProcess:
   \_always: , line:22
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:22
       |vpiCondition:
       \_operation: , line:22
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:22
           |vpiName:clk
           |vpiFullName:work@main.clk
       |vpiStmt:
       \_begin: , line:22
         |vpiFullName:work@main
         |vpiStmt:
         \_assignment: , line:23
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (waddr), line:23
             |vpiName:waddr
             |vpiFullName:work@main.waddr
           |vpiRhs:
           \_operation: , line:23
             |vpiOpType:2
             |vpiOperand:
             \_constant: , line:23
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiStmt:
         \_assignment: , line:24
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (raddr), line:24
             |vpiName:raddr
             |vpiFullName:work@main.raddr
           |vpiRhs:
           \_operation: , line:24
             |vpiOpType:2
             |vpiOperand:
             \_constant: , line:24
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiStmt:
         \_assignment: , line:25
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (wdata), line:25
             |vpiName:wdata
             |vpiFullName:work@main.wdata
           |vpiRhs:
           \_operation: , line:25
             |vpiOpType:2
             |vpiOperand:
             \_constant: , line:25
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
   |vpiProcess:
   \_always: , line:28
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:28
       |vpiCondition:
       \_operation: , line:28
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:28
           |vpiName:clk
           |vpiFullName:work@main.clk
       |vpiStmt:
       \_sys_func_call: ($display), line:29
         |vpiName:$display
         |vpiArgument:
         \_sys_func_call: ($time), line:29
           |vpiName:$time
         |vpiArgument:
         \_constant: , line:29
           |vpiConstType:6
           |vpiDecompile:&#34;waddr wdata %d %d    raddr rdata %d %d&#34;
           |vpiSize:40
           |STRING:&#34;waddr wdata %d %d    raddr rdata %d %d&#34;
         |vpiArgument:
         \_ref_obj: (waddr), line:29
           |vpiName:waddr
         |vpiArgument:
         \_ref_obj: (wdata), line:29
           |vpiName:wdata
         |vpiArgument:
         \_ref_obj: (raddr), line:29
           |vpiName:raddr
         |vpiArgument:
         \_ref_obj: (rdata), line:29
           |vpiName:rdata
   |vpiNet:
   \_logic_net: (clk), line:4
     |vpiName:clk
     |vpiFullName:work@main.clk
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (reset), line:5
     |vpiName:reset
     |vpiFullName:work@main.reset
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (waddr), line:6
     |vpiName:waddr
     |vpiFullName:work@main.waddr
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (raddr), line:6
     |vpiName:raddr
     |vpiFullName:work@main.raddr
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (wdata), line:7
     |vpiName:wdata
     |vpiFullName:work@main.wdata
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (rdata), line:8
     |vpiName:rdata
     |vpiFullName:work@main.rdata
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@ram_rw, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v</a>, line:33, parent:work@main
   |vpiDefName:work@ram_rw
   |vpiFullName:work@ram_rw
   |vpiProcess:
   \_always: , line:50
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:50
       |vpiCondition:
       \_operation: , line:50
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:50
           |vpiName:clk
           |vpiFullName:work@ram_rw.clk
       |vpiStmt:
       \_begin: , line:50
         |vpiFullName:work@ram_rw
         |vpiStmt:
         \_assignment: , line:51
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (qraddr), line:51
             |vpiName:qraddr
             |vpiFullName:work@ram_rw.qraddr
           |vpiRhs:
           \_ref_obj: (raddr), line:51
             |vpiName:raddr
             |vpiFullName:work@ram_rw.raddr
         |vpiStmt:
         \_if_stmt: , line:52
           |vpiCondition:
           \_ref_obj: (we), line:52
             |vpiName:we
             |vpiFullName:work@ram_rw.we
           |vpiStmt:
           \_assignment: , line:53
             |vpiOpType:82
             |vpiLhs:
             \_bit_select: (mem), line:53
               |vpiName:mem
               |vpiFullName:work@ram_rw.mem
               |vpiIndex:
               \_ref_obj: (waddr), line:53
                 |vpiName:waddr
             |vpiRhs:
             \_ref_obj: (wdata), line:53
               |vpiName:wdata
               |vpiFullName:work@ram_rw.wdata
   |vpiPort:
   \_port: (clk), line:33
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:33
         |vpiName:clk
         |vpiFullName:work@ram_rw.clk
   |vpiPort:
   \_port: (waddr), line:33
     |vpiName:waddr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (waddr), line:33
         |vpiName:waddr
         |vpiFullName:work@ram_rw.waddr
   |vpiPort:
   \_port: (wdata), line:33
     |vpiName:wdata
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wdata), line:33
         |vpiName:wdata
         |vpiFullName:work@ram_rw.wdata
   |vpiPort:
   \_port: (we), line:33
     |vpiName:we
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (we), line:33
         |vpiName:we
         |vpiFullName:work@ram_rw.we
   |vpiPort:
   \_port: (raddr), line:33
     |vpiName:raddr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (raddr), line:33
         |vpiName:raddr
         |vpiFullName:work@ram_rw.raddr
   |vpiPort:
   \_port: (rdata), line:33
     |vpiName:rdata
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rdata), line:33
         |vpiName:rdata
         |vpiFullName:work@ram_rw.rdata
   |vpiContAssign:
   \_cont_assign: , line:56
     |vpiRhs:
     \_bit_select: (mem), line:56
       |vpiName:mem
       |vpiFullName:work@ram_rw.mem
       |vpiIndex:
       \_ref_obj: (qraddr), line:56
         |vpiName:qraddr
     |vpiLhs:
     \_ref_obj: (rdata), line:56
       |vpiName:rdata
       |vpiFullName:work@ram_rw.rdata
   |vpiNet:
   \_logic_net: (mem), line:47
     |vpiName:mem
     |vpiFullName:work@ram_rw.mem
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (qraddr), line:48
     |vpiName:qraddr
     |vpiFullName:work@ram_rw.qraddr
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:33
   |vpiNet:
   \_logic_net: (waddr), line:33
   |vpiNet:
   \_logic_net: (wdata), line:33
   |vpiNet:
   \_logic_net: (we), line:33
   |vpiNet:
   \_logic_net: (raddr), line:33
   |vpiNet:
   \_logic_net: (rdata), line:33
   |vpiParamAssign:
   \_param_assign: , line:34
     |vpiRhs:
     \_constant: , line:34
       |vpiConstType:7
       |vpiDecompile:8
       |vpiSize:32
       |INT:8
     |vpiLhs:
     \_parameter: (WDATA), line:34
       |vpiName:WDATA
   |vpiParamAssign:
   \_param_assign: , line:35
     |vpiRhs:
     \_constant: , line:35
       |vpiConstType:7
       |vpiDecompile:11
       |vpiSize:32
       |INT:11
     |vpiLhs:
     \_parameter: (WADDR), line:35
       |vpiName:WADDR
   |vpiParameter:
   \_parameter: (WDATA), line:34
   |vpiParameter:
   \_parameter: (WADDR), line:35
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v</a>, line:3
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiModule:
   \_module: work@clk_reset_gen (cg), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v</a>, line:10, parent:work@main
     |vpiDefName:work@clk_reset_gen
     |vpiName:cg
     |vpiFullName:work@main.cg
     |vpiPort:
     \_port: (clk), line:60, parent:cg
       |vpiName:clk
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:4, parent:work@main
           |vpiName:clk
           |vpiFullName:work@main.clk
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:63, parent:cg
           |vpiName:clk
           |vpiFullName:work@main.cg.clk
           |vpiNetType:48
     |vpiPort:
     \_port: (reset), line:60, parent:cg
       |vpiName:reset
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (reset)
         |vpiName:reset
         |vpiActual:
         \_logic_net: (reset), line:5, parent:work@main
           |vpiName:reset
           |vpiFullName:work@main.reset
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (reset), line:64, parent:cg
           |vpiName:reset
           |vpiFullName:work@main.cg.reset
           |vpiNetType:48
     |vpiNet:
     \_logic_net: (clk), line:63, parent:cg
     |vpiNet:
     \_logic_net: (reset), line:64, parent:cg
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v</a>, line:3
   |vpiModule:
   \_module: work@ram_rw (r), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v</a>, line:12, parent:work@main
     |vpiDefName:work@ram_rw
     |vpiName:r
     |vpiFullName:work@main.r
     |vpiPort:
     \_port: (clk), line:33, parent:r
       |vpiName:clk
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:33, parent:r
           |vpiName:clk
           |vpiFullName:work@main.r.clk
     |vpiPort:
     \_port: (waddr), line:33, parent:r
       |vpiName:waddr
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (waddr), line:33, parent:r
           |vpiName:waddr
           |vpiFullName:work@main.r.waddr
           |vpiRange:
           \_range: , line:39
             |vpiLeftRange:
             \_constant: , line:39
               |vpiConstType:7
               |vpiDecompile:10
               |vpiSize:32
               |INT:10
             |vpiRightRange:
             \_constant: , line:39
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (wdata), line:33, parent:r
       |vpiName:wdata
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (wdata), line:33, parent:r
           |vpiName:wdata
           |vpiFullName:work@main.r.wdata
           |vpiRange:
           \_range: , line:40
             |vpiLeftRange:
             \_constant: , line:40
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:40
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (we), line:33, parent:r
       |vpiName:we
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (we), line:33, parent:r
           |vpiName:we
           |vpiFullName:work@main.r.we
     |vpiPort:
     \_port: (raddr), line:33, parent:r
       |vpiName:raddr
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (raddr), line:33, parent:r
           |vpiName:raddr
           |vpiFullName:work@main.r.raddr
           |vpiRange:
           \_range: , line:43
             |vpiLeftRange:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:10
               |vpiSize:32
               |INT:10
             |vpiRightRange:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (rdata), line:33, parent:r
       |vpiName:rdata
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (rdata), line:33, parent:r
           |vpiName:rdata
           |vpiFullName:work@main.r.rdata
           |vpiRange:
           \_range: , line:44
             |vpiLeftRange:
             \_constant: , line:44
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:44
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (qraddr), line:48, parent:r
       |vpiName:qraddr
       |vpiFullName:work@main.r.qraddr
       |vpiNetType:48
       |vpiRange:
       \_range: , line:48
         |vpiLeftRange:
         \_constant: , line:48
           |vpiConstType:7
           |vpiDecompile:10
           |vpiSize:32
           |INT:10
         |vpiRightRange:
         \_constant: , line:48
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (clk), line:33, parent:r
     |vpiNet:
     \_logic_net: (waddr), line:33, parent:r
     |vpiNet:
     \_logic_net: (wdata), line:33, parent:r
     |vpiNet:
     \_logic_net: (we), line:33, parent:r
     |vpiNet:
     \_logic_net: (raddr), line:33, parent:r
     |vpiNet:
     \_logic_net: (rdata), line:33, parent:r
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr820.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr820.v</a>, line:3
     |vpiArrayNet:
     \_array_net: (mem), line:47, parent:r
       |vpiName:mem
       |vpiFullName:work@main.r.mem
       |vpiSize:2048
       |vpiNet:
       \_logic_net: , parent:mem
         |vpiFullName:work@main.r.mem
         |vpiNetType:48
         |vpiRange:
         \_range: , line:47
           |vpiLeftRange:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiRange:
       \_range: , line:47
         |vpiLeftRange:
         \_constant: , line:47
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
         |vpiRightRange:
         \_constant: , line:47
           |vpiConstType:7
           |vpiDecompile:2047
           |vpiSize:32
           |INT:2047
     |vpiParameter:
     \_parameter: (WADDR), line:35
       |vpiName:WADDR
       |INT:11
     |vpiParameter:
     \_parameter: (WDATA), line:34
       |vpiName:WDATA
       |INT:8
   |vpiNet:
   \_logic_net: (clk), line:4, parent:work@main
   |vpiNet:
   \_logic_net: (reset), line:5, parent:work@main
   |vpiNet:
   \_logic_net: (waddr), line:6, parent:work@main
     |vpiName:waddr
     |vpiFullName:work@main.waddr
     |vpiNetType:48
     |vpiRange:
     \_range: , line:6
       |vpiLeftRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (raddr), line:6, parent:work@main
     |vpiName:raddr
     |vpiFullName:work@main.raddr
     |vpiNetType:48
     |vpiRange:
     \_range: , line:6
       |vpiLeftRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:6
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (wdata), line:7, parent:work@main
     |vpiName:wdata
     |vpiFullName:work@main.wdata
     |vpiNetType:48
     |vpiRange:
     \_range: , line:7
       |vpiLeftRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (rdata), line:8, parent:work@main
     |vpiName:rdata
     |vpiFullName:work@main.rdata
     |vpiNetType:1
     |vpiRange:
     \_range: , line:8
       |vpiLeftRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \cg of type 32
Object: \clk of type 44
Object: \reset of type 44
Object: \clk of type 36
Object: \reset of type 36
Object: \r of type 32
Object: \clk of type 44
Object: \waddr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wdata of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \we of type 44
Object: \raddr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rdata of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \WADDR of type 41
Object: \WDATA of type 41
Object: \qraddr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \waddr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wdata of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \we of type 36
Object: \raddr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rdata of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \mem of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \reset of type 36
Object: \waddr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \raddr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wdata of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rdata of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_clk_reset_gen of type 32
Object: \clk of type 44
Object: \reset of type 44
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \reset of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>