# Verilog

## This repo includes some basic codes of common Digital Circuits synthesis and simulation with Test bench
- Full Adder
- Adders & Subtractors
- Multiplexers & Demultiplexers
- Encoders & Decoders
- Flip-flops & Counters
- Shift Registers & Comparator
- Parity Generator, Checker & ALU
- Carry Look Ahead Adder
- Multiplier
- Random Access Memory



![image](https://user-images.githubusercontent.com/49076977/121264205-6d75f100-c8d4-11eb-9dbc-4b69923da8d8.png)


![image](https://user-images.githubusercontent.com/49076977/121264221-76ff5900-c8d4-11eb-979c-bf4491848250.png)
![image](https://user-images.githubusercontent.com/49076977/121341339-30dedf80-c93e-11eb-9f08-ec5aca7b9a3c.png)
