v 20130925 2
C 31200 47700 1 0 0 HMC890.sym
{
T 34800 54600 5 10 1 1 0 6 1
refdes=U4
T 33000 51500 5 10 0 0 0 0 1
device=HMC890LP5E
T 33000 51700 5 10 0 0 0 0 1
footprint=QFN32_5_EP
}
C 43700 52900 1 0 0 ADL5602.sym
{
T 45500 54200 5 10 1 1 0 6 1
refdes=U6
T 44100 54400 5 10 0 0 0 0 1
device=ADL5602ARKZ
T 44100 54600 5 10 0 0 0 0 1
footprint=SOT89
}
C 41600 29800 1 0 0 TPS61080.sym
{
T 43400 32300 5 10 1 1 0 6 1
refdes=U17
T 42000 32500 5 10 0 0 0 0 1
device=TPS61080DRC
T 42000 32700 5 10 0 0 0 0 1
footprint=QFN10_3_EP
}
C 35400 37200 1 0 1 jumper2.sym
{
T 34400 37000 5 8 0 0 0 6 1
device=JUMPER2
T 35000 38100 5 10 1 1 0 6 1
refdes=J1
T 34400 36800 5 8 0 0 0 6 1
footprint=PWL2
}
C 29800 53800 1 90 0 agnd.sym
C 33100 47300 1 0 0 agnd.sym
N 32600 47800 32600 47500 4
N 32600 47500 33800 47500 4
N 33800 47500 33800 47800 4
N 33000 47800 33000 47500 4
N 38100 47800 38100 47500 4
N 38100 47500 40900 47500 4
N 40900 47500 40900 47800 4
N 38500 47800 38500 47500 4
N 38900 47800 38900 47500 4
N 39300 47800 39300 47500 4
N 39700 47800 39700 47500 4
N 40100 47800 40100 47500 4
N 40500 47800 40500 47500 4
C 39400 47300 1 0 0 agnd.sym
C 44700 52500 1 0 0 agnd.sym
N 44600 53000 44600 52700 4
N 44600 52700 45000 52700 4
N 45000 52700 45000 53000 4
N 57200 47400 57200 47100 4
N 57200 47100 60800 47100 4
N 60800 47100 60800 47400 4
N 57600 47400 57600 47100 4
N 58000 47400 58000 47100 4
N 58400 47400 58400 47100 4
N 58800 47400 58800 47100 4
N 59200 47400 59200 47100 4
N 59600 47400 59600 47100 4
N 60000 47400 60000 47100 4
N 60400 47400 60400 47100 4
C 58900 46900 1 0 0 agnd.sym
N 68200 48600 68200 48300 4
N 68200 48300 71800 48300 4
N 71800 48300 71800 48600 4
N 68600 48600 68600 48300 4
N 69000 48600 69000 48300 4
N 69400 48600 69400 48300 4
N 69800 48600 69800 48300 4
N 70200 48600 70200 48300 4
N 71000 48600 71000 48300 4
C 35600 36600 1 0 0 BNX016.sym
{
T 37400 38300 5 10 1 1 0 6 1
refdes=U10
T 36000 38500 5 10 0 0 0 0 1
device=BNX016
T 36000 38700 5 10 0 0 0 0 1
footprint=BNX016
}
N 35400 37400 35700 37400 4
N 35400 37800 35700 37800 4
C 37900 37400 1 0 0 testpt-1.sym
{
T 38300 38300 5 10 0 0 0 0 1
device=TESTPOINT
T 38300 38100 5 10 0 0 0 0 1
footprint=JUMPER1
T 38100 37500 5 10 1 1 0 0 1
refdes=TP1
T 37900 37400 5 10 0 0 0 0 1
value=TESTPOINT
}
N 37700 37400 38000 37400 4
C 37900 36200 1 0 0 agnd.sym
N 36500 36700 36500 36400 4
N 36500 36400 38000 36400 4
N 38000 36400 38000 37400 4
N 36900 36700 36900 36400 4
N 74500 54100 72300 54100 4
N 72300 54500 74300 54500 4
N 74300 54500 74300 54900 4
N 74300 54900 74500 54900 4
N 72300 53300 74500 53300 4
N 74500 52500 74300 52500 4
N 74300 52500 74300 52900 4
N 74300 52900 72300 52900 4
N 61300 54500 67700 54500 4
N 61300 54100 67700 54100 4
N 61300 53300 67700 53300 4
N 61300 52900 67700 52900 4
N 35500 53700 35500 54100 4
N 35500 54100 35100 54100 4
C 56700 36600 1 90 0 agnd.sym
N 56500 36700 56200 36700 4
N 68600 32400 68600 32100 4
N 68600 32100 70200 32100 4
N 70200 32100 70200 32400 4
N 69000 32400 69000 32100 4
N 69400 32400 69400 32100 4
C 69300 31900 1 0 0 agnd.sym
C 68700 41400 1 0 1 vcc.sym
{
T 68700 43100 5 8 0 0 0 6 1
footprint=none
T 68700 42900 5 8 0 0 0 6 1
symversion=1.0
T 68700 41400 5 10 0 1 0 6 1
net=5V_2:1
T 68500 41500 5 10 1 1 0 6 1
value=5V_2
}
C 69500 41400 1 0 1 vcc.sym
{
T 69500 43100 5 8 0 0 0 6 1
footprint=none
T 69500 42900 5 8 0 0 0 6 1
symversion=1.0
T 69500 41400 5 10 0 1 0 6 1
net=3V3:1
T 69800 41500 5 10 1 1 0 6 1
value=3V3
}
C 70300 41400 1 0 1 vcc.sym
{
T 70300 43100 5 8 0 0 0 6 1
footprint=none
T 70300 42900 5 8 0 0 0 6 1
symversion=1.0
T 70300 41400 5 10 0 1 0 6 1
net=3V3:1
T 70600 41500 5 10 1 1 0 6 1
value=3V3
}
C 39600 55300 1 0 1 vcc.sym
{
T 39600 57000 5 8 0 0 0 6 1
footprint=none
T 39600 56800 5 8 0 0 0 6 1
symversion=1.0
T 39600 55300 5 10 0 1 0 6 1
net=5V:1
T 39400 55500 5 10 1 1 0 6 1
value=5V
}
N 32800 54800 32800 56200 4
N 33600 54800 33600 58600 4
C 39000 55800 1 0 0 capacitor-1.sym
{
T 39200 56500 5 10 0 0 0 0 1
device=CAPACITOR
T 39300 56200 5 10 1 1 0 6 1
refdes=C8
T 39200 56700 5 10 0 0 0 0 1
symversion=0.1
T 39600 56200 5 10 1 1 0 0 1
value=100p
T 39000 55800 5 10 0 0 0 0 1
footprint=0603
}
N 37600 54100 37200 54100 4
N 37200 54100 37200 56000 4
N 37200 56000 39000 56000 4
N 41400 54100 41800 54100 4
N 41800 54100 41800 56000 4
N 41800 56000 39900 56000 4
N 37300 52900 37600 52900 4
C 36500 52200 1 180 1 input-1.sym
{
T 36500 51900 5 10 0 0 180 6 1
device=INPUT
T 36500 52200 5 10 0 0 180 6 1
net=SPI_MOSI:1
T 36400 52000 5 10 1 1 0 6 1
value=SPI_MOSI
}
N 37300 52100 37600 52100 4
C 55500 51000 1 180 1 input-1.sym
{
T 55500 50700 5 10 0 0 180 6 1
device=INPUT
T 55500 51000 5 10 0 0 180 6 1
net=SPI_CLK:1
T 55400 50800 5 10 1 1 0 6 1
value=SPI_CLK
}
C 66500 50200 1 180 1 input-1.sym
{
T 66500 49900 5 10 0 0 180 6 1
device=INPUT
T 66500 50200 5 10 0 0 180 6 1
net=SPI_CLK:1
T 66400 50000 5 10 1 1 0 6 1
value=SPI_CLK
}
N 67300 50100 67700 50100 4
C 66500 49800 1 180 1 input-1.sym
{
T 66500 49500 5 10 0 0 180 6 1
device=INPUT
T 66500 49800 5 10 0 0 180 6 1
net=SPI_MOSI:1
T 66400 49600 5 10 1 1 0 6 1
value=SPI_MOSI
}
N 67300 49700 67700 49700 4
C 67300 49200 1 0 1 output-1.sym
{
T 67200 49500 5 10 0 0 0 6 1
device=OUTPUT
T 67300 49200 5 10 0 0 0 6 1
net=SPI_MISO:1
T 66400 49200 5 10 1 1 0 6 1
value=SPI_MISO
}
N 67300 49300 67700 49300 4
N 58400 55500 58400 55200 4
N 57600 55200 57600 55500 4
N 57600 55500 59200 55500 4
N 59200 55500 59200 55200 4
N 58800 55200 58800 55500 4
N 58000 55200 58000 55500 4
N 60000 55200 60000 55500 4
N 60000 55500 60400 55500 4
N 60400 55500 60400 55200 4
N 68800 55200 68800 55500 4
N 68800 55500 70400 55500 4
N 70400 55500 70400 55200 4
N 70000 55200 70000 55500 4
N 69600 55200 69600 55500 4
N 69200 55200 69200 55500 4
C 71300 56400 1 0 1 vcc.sym
{
T 71300 58100 5 8 0 0 0 6 1
footprint=none
T 71300 57900 5 8 0 0 0 6 1
symversion=1.0
T 71300 56400 5 10 0 1 0 6 1
net=3V3_3:1
T 71100 56500 5 10 1 1 0 6 1
value=3V3_3
}
N 71200 56400 71200 55200 4
N 61300 52100 67700 52100 4
C 55200 52100 1 0 1 vcc.sym
{
T 55200 53800 5 8 0 0 0 6 1
footprint=none
T 55200 53600 5 8 0 0 0 6 1
symversion=1.0
T 55200 52100 5 10 0 1 0 6 1
net=3V3:1
T 55000 52200 5 10 1 1 0 6 1
value=3V3
}
N 55100 52100 56700 52100 4
C 66300 51300 1 0 1 vcc.sym
{
T 66300 53000 5 8 0 0 0 6 1
footprint=none
T 66300 52800 5 8 0 0 0 6 1
symversion=1.0
T 66300 51300 5 10 0 1 0 6 1
net=3V3_3:1
T 66100 51400 5 10 1 1 0 6 1
value=3V3_3
}
N 66200 51300 67700 51300 4
N 56300 50900 56700 50900 4
C 37300 51600 1 0 1 output-1.sym
{
T 37200 51900 5 10 0 0 0 6 1
device=OUTPUT
T 37300 51600 5 10 0 0 0 6 1
net=SPI_MISO:1
T 36400 51600 5 10 1 1 0 6 1
value=SPI_MISO
}
N 37300 51700 37600 51700 4
C 36500 53000 1 180 1 input-1.sym
{
T 36500 52700 5 10 0 0 180 6 1
device=INPUT
T 36500 53000 5 10 0 0 180 6 1
net=SPI_CS0:1
T 36400 52800 5 10 1 1 0 6 1
value=SPI_CS0
}
C 55500 51400 1 180 1 input-1.sym
{
T 55500 51100 5 10 0 0 180 6 1
device=INPUT
T 55500 51400 5 10 0 0 180 6 1
net=SPI_CS1:1
T 55400 51200 5 10 1 1 0 6 1
value=SPI_CS1
}
N 56300 51300 56700 51300 4
C 60300 39300 1 180 1 NFA31G.sym
{
T 62100 36800 5 10 1 1 180 0 1
refdes=U23
T 60700 36600 5 10 0 0 180 6 1
device=NFA31G
T 60700 36400 5 10 0 0 180 6 1
footprint=NFA31G
}
C 60300 35500 1 180 1 NFA31G.sym
{
T 62100 33000 5 10 1 1 180 0 1
refdes=U25
T 60700 32800 5 10 0 0 180 6 1
device=NFA31G
T 60700 32600 5 10 0 0 180 6 1
footprint=NFA31G
}
C 41600 33200 1 0 0 ADP7104.sym
{
T 43400 35300 5 10 1 1 0 6 1
refdes=U15
T 42000 35500 5 10 0 0 0 0 1
device=ADP7104ACPZ-R7
T 42000 35700 5 10 0 0 0 0 1
footprint=LFCSP_WD8_3_EP
}
C 49900 30200 1 0 0 ADP7104.sym
{
T 51700 32000 5 10 1 1 0 6 1
refdes=U22
T 50300 32500 5 10 0 0 0 0 1
device=ADP7104ACPZ-R7
T 50300 32700 5 10 0 0 0 0 1
footprint=LFCSP_WD8_3_EP
}
N 37700 37800 41700 37800 4
C 42600 32800 1 0 0 agnd.sym
N 42300 33300 42300 33000 4
N 42300 33000 43100 33000 4
N 43100 33300 43100 33000 4
N 42700 33300 42700 33000 4
C 42600 29400 1 0 0 agnd.sym
N 42300 29900 42300 29600 4
N 42300 29600 43100 29600 4
N 43100 29900 43100 29600 4
N 42700 29900 42700 29600 4
C 50900 29800 1 0 0 agnd.sym
N 50600 30300 50600 30000 4
N 50600 30000 51400 30000 4
N 51400 30300 51400 30000 4
N 51000 30300 51000 30000 4
C 40700 33900 1 90 0 capacitor-1.sym
{
T 40000 34100 5 10 0 0 90 0 1
device=CAPACITOR
T 39800 34100 5 10 0 0 90 0 1
symversion=0.1
T 40700 33900 5 10 0 1 0 0 1
footprint=0603
T 40400 34500 5 10 1 1 0 6 1
refdes=C55
T 40400 34200 5 10 1 1 180 0 1
value=1u
}
C 40400 33700 1 0 0 agnd.sym
N 41700 34800 39500 34800 4
N 39500 37800 39500 41200 4
C 40700 30900 1 90 0 capacitor-1.sym
{
T 40000 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 39800 31100 5 10 0 0 90 0 1
symversion=0.1
T 40700 30900 5 10 0 1 0 0 1
footprint=0603
T 40400 31500 5 10 1 1 0 6 1
refdes=C63
T 40400 31200 5 10 1 1 180 0 1
value=4.7u
}
C 40400 30700 1 0 0 agnd.sym
N 41700 31800 39500 31800 4
N 41700 34400 41400 34400 4
N 41400 34400 41400 34800 4
N 43700 31800 50000 31800 4
C 48200 30900 1 90 0 capacitor-1.sym
{
T 47500 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 47300 31100 5 10 0 0 90 0 1
symversion=0.1
T 48200 30900 5 10 0 1 0 0 1
footprint=0603
T 47900 31500 5 10 1 1 0 6 1
refdes=C93
T 47900 31200 5 10 1 1 180 0 1
value=4.7u
}
C 47900 30700 1 0 0 agnd.sym
N 50000 31400 49700 31400 4
N 49700 31400 49700 31800 4
C 47800 33900 1 90 0 capacitor-1.sym
{
T 47100 34100 5 10 0 0 90 0 1
device=CAPACITOR
T 46900 34100 5 10 0 0 90 0 1
symversion=0.1
T 47800 33900 5 10 0 1 0 0 1
footprint=0603
T 47500 34500 5 10 1 1 0 6 1
refdes=C78
T 47500 34200 5 10 1 1 180 0 1
value=1u
}
C 47500 33700 1 0 0 agnd.sym
C 56000 30900 1 90 0 capacitor-1.sym
{
T 55300 31100 5 10 0 0 90 0 1
device=CAPACITOR
T 55100 31100 5 10 0 0 90 0 1
symversion=0.1
T 56000 30900 5 10 0 1 0 0 1
footprint=0603
T 55700 31500 5 10 1 1 0 6 1
refdes=C100
T 55700 31200 5 10 1 1 180 0 1
value=1u
}
C 55700 30700 1 0 0 agnd.sym
C 47500 34800 1 0 0 vcc.sym
{
T 47500 36500 5 8 0 0 0 0 1
footprint=none
T 47500 36300 5 8 0 0 0 0 1
symversion=1.0
T 47500 34800 5 10 0 1 0 0 1
net=3V3:1
T 47700 34900 5 10 1 1 0 0 1
value=3V3
}
C 55700 31800 1 0 0 vcc.sym
{
T 55700 33500 5 8 0 0 0 0 1
footprint=none
T 55700 33300 5 8 0 0 0 0 1
symversion=1.0
T 55700 31800 5 10 0 1 0 0 1
net=14V:1
T 55900 31900 5 10 1 1 0 0 1
value=14V
}
N 55800 31800 52000 31800 4
N 47600 34800 43700 34800 4
C 47900 31800 1 0 0 vcc.sym
{
T 47900 33500 5 8 0 0 0 0 1
footprint=none
T 47900 33300 5 8 0 0 0 0 1
symversion=1.0
T 47900 31800 5 10 0 1 0 0 1
net=15V:1
T 48100 31900 5 10 1 1 0 0 1
value=15V
}
C 45400 34800 1 0 0 testpt-1.sym
{
T 45800 35700 5 10 0 0 0 0 1
device=TESTPOINT
T 45800 35500 5 10 0 0 0 0 1
footprint=JUMPER1
T 45600 34900 5 10 1 1 0 0 1
refdes=TP6
T 45400 34800 5 10 0 0 0 0 1
value=TESTPOINT
}
C 44400 31800 1 0 0 testpt-1.sym
{
T 44800 32700 5 10 0 0 0 0 1
device=TESTPOINT
T 44800 32500 5 10 0 0 0 0 1
footprint=JUMPER1
T 44600 31900 5 10 1 1 0 0 1
refdes=TP8
T 44400 31800 5 10 0 0 0 0 1
value=TESTPOINT
}
C 53200 31800 1 0 0 testpt-1.sym
{
T 53600 32700 5 10 0 0 0 0 1
device=TESTPOINT
T 53600 32500 5 10 0 0 0 0 1
footprint=JUMPER1
T 53400 31900 5 10 1 1 0 0 1
refdes=TP11
T 53200 31800 5 10 0 0 0 0 1
value=TESTPOINT
}
C 45600 33900 1 90 0 resistor-2.sym
{
T 45250 34300 5 10 0 0 90 0 1
device=RESISTOR
T 45300 34400 5 10 1 1 0 6 1
refdes=R22
T 45300 34200 5 10 1 1 180 0 1
value=14k
T 45600 33900 5 10 0 1 0 0 1
footprint=0603
}
C 45600 33000 1 90 0 resistor-2.sym
{
T 45250 33400 5 10 0 0 90 0 1
device=RESISTOR
T 45300 33500 5 10 1 1 0 6 1
refdes=R24
T 45300 33300 5 10 1 1 180 0 1
value=8.2k
T 45600 33000 5 10 0 1 0 0 1
footprint=0603
}
C 45400 32800 1 0 0 agnd.sym
N 43700 34400 44800 34400 4
N 44800 34400 44800 33900 4
N 44800 33900 45500 33900 4
N 41700 31400 41300 31400 4
N 41300 31000 41300 31800 4
N 41700 31000 41300 31000 4
C 44000 30900 1 0 0 inductor-1.sym
{
T 44200 31400 5 10 0 0 0 0 1
device=INDUCTOR
T 44100 30800 5 10 1 1 0 0 1
refdes=L4
T 44200 31600 5 10 0 0 0 0 1
symversion=0.1
T 44400 30800 5 10 1 1 0 0 1
value=10uH
T 44000 30900 5 10 0 1 0 0 1
footprint=CDRH6D
}
N 43700 31000 44000 31000 4
N 44900 31000 45000 31000 4
N 45000 31000 45000 30600 4
N 45000 30600 43700 30600 4
C 44900 31500 1 180 0 resistor-2.sym
{
T 44500 31150 5 10 0 0 180 0 1
device=RESISTOR
T 44400 31700 5 10 1 1 180 0 1
refdes=R26
T 44500 31700 5 10 1 1 0 2 1
value=100
T 44900 31500 5 10 0 1 0 0 1
footprint=0603
}
N 43700 31400 44000 31400 4
C 46300 31800 1 270 0 resistor-2.sym
{
T 46650 31400 5 10 0 0 270 0 1
device=RESISTOR
T 46200 31400 5 10 1 1 0 6 1
refdes=R27
T 46200 31300 5 10 1 1 0 8 1
value=560k
T 46300 31800 5 10 0 1 0 0 1
footprint=0603
}
C 46300 30900 1 270 0 resistor-2.sym
{
T 46650 30500 5 10 0 0 270 0 1
device=RESISTOR
T 46200 30500 5 10 1 1 0 6 1
refdes=R28
T 46200 30400 5 10 1 1 0 8 1
value=49.9k
T 46300 30900 5 10 0 1 0 0 1
footprint=0603
}
C 46300 29800 1 0 0 agnd.sym
N 45500 30900 47000 30900 4
N 45500 30900 45500 31400 4
N 45500 31400 44900 31400 4
C 46800 30900 1 270 1 capacitor-1.sym
{
T 47500 31100 5 10 0 0 90 2 1
device=CAPACITOR
T 47700 31100 5 10 0 0 90 2 1
symversion=0.1
T 46800 30900 5 10 0 1 0 6 1
footprint=0603
T 47100 31500 5 10 1 1 0 0 1
refdes=C90
T 47100 31200 5 10 1 1 180 6 1
value=42p
}
C 41500 29600 1 90 0 capacitor-1.sym
{
T 40800 29800 5 10 0 0 90 0 1
device=CAPACITOR
T 40600 29800 5 10 0 0 90 0 1
symversion=0.1
T 41500 29600 5 10 0 1 0 0 1
footprint=0603
T 41200 30200 5 10 1 1 0 6 1
refdes=C69
T 41200 29900 5 10 1 1 180 0 1
value=47n
}
C 41200 29400 1 0 0 agnd.sym
N 41700 30600 41300 30600 4
N 41300 30600 41300 30500 4
C 61500 35900 1 180 0 agnd.sym
N 61600 35400 61600 35700 4
N 61600 35700 61200 35700 4
N 61200 35400 61200 35700 4
N 61600 39200 61600 39500 4
N 61600 39500 61200 39500 4
N 61200 39500 61200 39200 4
C 61500 39700 1 180 0 agnd.sym
C 46600 33900 1 90 0 resistor-2.sym
{
T 46250 34300 5 10 0 0 90 0 1
device=RESISTOR
T 46300 34400 5 10 1 1 0 6 1
refdes=R25
T 46300 34200 5 10 1 1 180 0 1
value=100k
T 46600 33900 5 10 0 1 0 0 1
footprint=0603
}
N 43700 34000 44300 34000 4
N 44300 34000 44300 32500 4
N 44300 32500 46500 32500 4
N 46500 32500 46500 33900 4
C 63900 38600 1 180 0 resistor-2.sym
{
T 63500 38250 5 10 0 0 180 0 1
device=RESISTOR
T 63400 38600 5 10 1 1 0 6 1
refdes=R38
T 63500 38600 5 10 1 1 180 8 1
value=DNI
T 63900 38600 5 10 0 1 0 0 1
footprint=0603
}
C 63900 38200 1 180 0 resistor-2.sym
{
T 63500 37850 5 10 0 0 180 0 1
device=RESISTOR
T 63400 38200 5 10 1 1 0 6 1
refdes=R39
T 63500 38200 5 10 1 1 180 8 1
value=DNI
T 63900 38200 5 10 0 1 0 0 1
footprint=0603
}
C 63900 37800 1 180 0 resistor-2.sym
{
T 63500 37450 5 10 0 0 180 0 1
device=RESISTOR
T 63400 37800 5 10 1 1 0 6 1
refdes=R40
T 63500 37800 5 10 1 1 180 8 1
value=DNI
T 63900 37800 5 10 0 1 0 0 1
footprint=0603
}
C 63900 37400 1 180 0 resistor-2.sym
{
T 63500 37050 5 10 0 0 180 0 1
device=RESISTOR
T 63400 37400 5 10 1 1 0 6 1
refdes=R43
T 63500 37400 5 10 1 1 180 8 1
value=DNI
T 63900 37400 5 10 0 1 0 0 1
footprint=0603
}
N 62400 38500 63000 38500 4
N 62400 38100 63000 38100 4
N 62400 37700 63000 37700 4
N 62400 37300 63000 37300 4
N 62400 34700 62700 34700 4
N 63900 38500 64200 38500 4
N 64200 35100 64200 38500 4
N 63900 38100 64200 38100 4
N 63900 37700 64200 37700 4
N 63900 37300 64200 37300 4
C 56200 33300 1 0 1 jumper10.sym
{
T 55200 34300 5 8 0 0 0 6 1
device=JUMPER10
T 55800 37400 5 10 1 1 0 6 1
refdes=J2
T 55200 34100 5 8 0 0 0 6 1
footprint=HEADER10_2
}
T 56300 34700 9 10 1 0 0 0 1
SPI_MISO
T 56300 34300 9 10 1 0 0 0 1
SPI_MOSI
T 56300 33900 9 10 1 0 0 0 1
SPI_CLK
N 56200 33900 60400 33900 4
N 56200 34300 60400 34300 4
N 56200 34700 60400 34700 4
N 60400 33500 56200 33500 4
N 56200 36300 57200 36300 4
N 56200 35900 57200 35900 4
N 56200 35500 57200 35500 4
N 56200 35100 57200 35100 4
N 57200 35100 59500 37300 4
N 57200 35500 59500 37700 4
N 57200 35900 59500 38100 4
N 57200 36300 59500 38500 4
N 62700 33900 62400 33900 4
N 62700 33500 62400 33500 4
N 62700 34300 62400 34300 4
C 65500 34800 1 180 1 input-1.sym
{
T 65500 34500 5 10 0 0 180 6 1
device=INPUT
T 65500 34800 5 10 0 0 180 6 1
net=SPI_CLK:1
T 65400 34600 5 10 1 1 0 6 1
value=SPI_CLK
}
C 65500 34400 1 180 1 input-1.sym
{
T 65500 34100 5 10 0 0 180 6 1
device=INPUT
T 65500 34400 5 10 0 0 180 6 1
net=SPI_MOSI:1
T 65400 34200 5 10 1 1 0 6 1
value=SPI_MOSI
}
C 66300 33800 1 0 1 output-1.sym
{
T 66200 34100 5 10 0 0 0 6 1
device=OUTPUT
T 66300 33800 5 10 0 0 0 6 1
net=SPI_MISO:1
T 65400 33800 5 10 1 1 0 6 1
value=SPI_MISO
}
C 53900 30900 1 90 0 resistor-2.sym
{
T 53550 31300 5 10 0 0 90 0 1
device=RESISTOR
T 53900 30900 5 10 0 1 0 0 1
footprint=0603
T 53600 31400 5 10 1 1 0 6 1
refdes=R33
T 53600 31200 5 10 1 1 180 0 1
value=XXX
}
C 53900 30000 1 90 0 resistor-2.sym
{
T 53550 30400 5 10 0 0 90 0 1
device=RESISTOR
T 53900 30000 5 10 0 1 0 0 1
footprint=0603
T 53600 30500 5 10 1 1 0 6 1
refdes=R35
T 53600 30300 5 10 1 1 180 0 1
value=XXX
}
C 53700 29800 1 0 0 agnd.sym
N 53100 31400 53100 30900 4
N 53100 30900 53800 30900 4
C 54900 30900 1 90 0 resistor-2.sym
{
T 54550 31300 5 10 0 0 90 0 1
device=RESISTOR
T 54900 30900 5 10 0 1 0 0 1
footprint=0603
T 54600 31400 5 10 1 1 0 6 1
refdes=R36
T 54600 31200 5 10 1 1 180 0 1
value=100k
}
N 52600 31000 52600 29500 4
N 52600 29500 54800 29500 4
N 54800 29500 54800 30900 4
N 52000 31000 52600 31000 4
N 53100 31400 52000 31400 4
C 50000 55300 1 180 0 agnd.sym
N 50500 54800 50500 55100 4
N 50500 55100 49300 55100 4
N 49300 54800 49300 55100 4
N 50100 54800 50100 55100 4
N 49700 54800 49700 55100 4
C 48300 53400 1 270 0 agnd.sym
N 48500 53300 48600 53300 4
C 48300 54200 1 270 0 agnd.sym
N 48500 54100 48600 54100 4
C 49800 52100 1 0 0 agnd.sym
N 50300 52600 50300 52300 4
N 50300 52300 49500 52300 4
N 49500 52300 49500 52600 4
N 49900 52600 49900 52300 4
C 51500 53600 1 90 0 agnd.sym
N 51300 53700 51200 53700 4
N 51500 53300 51200 53300 4
C 41600 39100 1 0 0 LP2985.sym
{
T 43400 40800 5 10 1 1 0 6 1
refdes=U11
T 42000 41000 5 10 0 0 0 0 1
device=LP2985AIM5-2.5
T 42000 41200 5 10 0 0 0 0 1
footprint=SOT25_12345
}
C 42600 39000 1 0 0 agnd.sym
C 40700 39400 1 90 0 capacitor-1.sym
{
T 40000 39600 5 10 0 0 90 0 1
device=CAPACITOR
T 39800 39600 5 10 0 0 90 0 1
symversion=0.1
T 40700 39400 5 10 0 1 0 0 1
footprint=0603
T 40400 40000 5 10 1 1 0 6 1
refdes=C40
T 40400 39700 5 10 1 1 180 0 1
value=1u
}
C 40400 39200 1 0 0 agnd.sym
N 39500 40300 41700 40300 4
C 45700 39400 1 90 0 capacitor-1.sym
{
T 45000 39600 5 10 0 0 90 0 1
device=CAPACITOR
T 44800 39600 5 10 0 0 90 0 1
symversion=0.1
T 45700 39400 5 10 0 1 0 0 1
footprint=0603
T 45400 40000 5 10 1 1 0 6 1
refdes=C52
T 45400 39700 5 10 1 1 180 0 1
value=1u
}
C 45400 39200 1 0 0 agnd.sym
C 45400 40300 1 0 0 vcc.sym
{
T 45400 42000 5 8 0 0 0 0 1
footprint=none
T 45400 41800 5 8 0 0 0 0 1
symversion=1.0
T 45400 40300 5 10 0 1 0 0 1
net=2V5:1
T 45600 40400 5 10 1 1 0 0 1
value=2V5
}
N 45500 40300 43700 40300 4
N 41700 39900 41300 39900 4
N 41300 39900 41300 40300 4
C 43900 39000 1 270 1 capacitor-1.sym
{
T 44600 39200 5 10 0 0 90 2 1
device=CAPACITOR
T 44800 39200 5 10 0 0 90 2 1
symversion=0.1
T 43900 39000 5 10 0 1 0 6 1
footprint=0603
T 44200 39600 5 10 1 1 0 0 1
refdes=C49
T 44200 39300 5 10 1 1 180 6 1
value=0.01u
}
C 44000 38800 1 0 0 agnd.sym
N 44100 39900 43700 39900 4
C 58900 41100 1 0 0 agnd.sym
N 57000 41600 57000 41300 4
N 57000 41300 61000 41300 4
N 61000 41300 61000 41600 4
N 57400 41600 57400 41300 4
N 57800 41600 57800 41300 4
N 58200 41600 58200 41300 4
N 58600 41600 58600 41300 4
N 59000 41600 59000 41300 4
N 59400 41600 59400 41300 4
N 59800 41600 59800 41300 4
N 60200 41600 60200 41300 4
N 60600 41600 60600 41300 4
C 58900 45400 1 0 0 vcc.sym
{
T 58900 47100 5 8 0 0 0 0 1
footprint=none
T 58900 46900 5 8 0 0 0 0 1
symversion=1.0
T 58900 45400 5 10 0 1 0 0 1
net=2V5:1
T 59100 45500 5 10 1 1 0 0 1
value=2V5
}
C 56000 42400 1 270 0 agnd.sym
N 56200 42300 56500 42300 4
C 37500 42700 1 0 0 NT3225SA.sym
{
T 39300 44400 5 10 1 1 0 6 1
refdes=U7
T 38400 43900 5 10 0 0 0 0 1
device=NT3225SA
T 38400 44100 5 10 0 0 0 0 1
footprint=NT3225SA
}
C 35500 44400 1 90 0 resistor-2.sym
{
T 35150 44800 5 10 0 0 90 0 1
device=RESISTOR
T 35200 44800 5 10 1 1 0 6 1
refdes=R10
T 35500 44400 5 10 0 0 0 0 1
footprint=0603
}
C 35500 42600 1 90 0 resistor-2.sym
{
T 35150 43000 5 10 0 0 90 0 1
device=RESISTOR
T 35200 43000 5 10 1 1 0 6 1
refdes=R11
T 35500 42600 5 10 0 0 0 0 1
footprint=0603
}
C 38500 42600 1 0 0 agnd.sym
C 35300 42400 1 0 0 agnd.sym
N 35900 43900 37600 43900 4
C 38700 45300 1 0 1 vcc.sym
{
T 38700 47000 5 8 0 0 0 6 1
footprint=none
T 38700 46800 5 8 0 0 0 6 1
symversion=1.0
T 38700 45300 5 10 0 1 0 6 1
net=3V3_2:1
T 38500 45400 5 10 1 1 0 6 1
value=3V3_2
}
C 38500 45100 1 180 0 capacitor-1.sym
{
T 38300 44400 5 10 0 0 180 0 1
device=CAPACITOR
T 38300 44200 5 10 0 0 180 0 1
symversion=0.1
T 38500 45100 5 10 0 1 90 0 1
footprint=0603
T 37900 45000 5 10 1 1 0 6 1
refdes=C19
T 38200 45000 5 10 1 1 0 0 1
value=1u
}
N 38600 45300 38600 44600 4
C 37300 45000 1 270 0 agnd.sym
N 37500 44900 37600 44900 4
C 39600 45100 1 180 0 capacitor-1.sym
{
T 39400 44400 5 10 0 0 180 0 1
device=CAPACITOR
T 39400 44200 5 10 0 0 180 0 1
symversion=0.1
T 39600 45100 5 10 0 1 90 0 1
footprint=0603
T 39000 45000 5 10 1 1 0 6 1
refdes=C25
T 39300 45000 5 10 1 1 0 0 1
value=0.1u
}
C 39900 44800 1 90 0 agnd.sym
N 39700 44900 39600 44900 4
C 40800 44100 1 180 0 capacitor-1.sym
{
T 40600 43400 5 10 0 0 180 0 1
device=CAPACITOR
T 40600 43200 5 10 0 0 180 0 1
symversion=0.1
T 40800 44100 5 10 0 1 90 0 1
footprint=0603
T 40200 44000 5 10 1 1 0 6 1
refdes=C29
T 40500 44000 5 10 1 1 0 0 1
value=10n
}
N 39900 43900 39600 43900 4
C 42100 44000 1 90 0 resistor-2.sym
{
T 41750 44400 5 10 0 0 90 0 1
device=RESISTOR
T 41800 44500 5 10 1 1 0 6 1
refdes=R13
T 42100 44000 5 10 0 0 0 0 1
footprint=0603
}
C 42100 42900 1 90 0 resistor-2.sym
{
T 41750 43300 5 10 0 0 90 0 1
device=RESISTOR
T 41800 43400 5 10 1 1 0 6 1
refdes=R15
T 42100 42900 5 10 0 0 0 0 1
footprint=0603
}
C 41900 44000 1 180 0 resistor-2.sym
{
T 41500 43650 5 10 0 0 180 0 1
device=RESISTOR
T 41500 44100 5 10 1 1 0 6 1
refdes=R14
T 41900 44000 5 10 0 0 0 0 1
footprint=0603
}
N 41000 43900 40800 43900 4
C 43000 44000 1 180 0 resistor-2.sym
{
T 42600 43650 5 10 0 0 180 0 1
device=RESISTOR
T 42600 44100 5 10 1 1 0 6 1
refdes=R16
T 43000 44000 5 10 0 0 0 0 1
footprint=0603
}
N 42000 44000 42000 43800 4
N 42100 43900 42000 43900 4
N 42000 43900 41900 43900 4
C 44100 44100 1 180 0 capacitor-1.sym
{
T 43900 43400 5 10 0 0 180 0 1
device=CAPACITOR
T 43900 43200 5 10 0 0 180 0 1
symversion=0.1
T 44100 44100 5 10 0 1 90 0 1
footprint=0603
T 43500 44000 5 10 1 1 0 6 1
refdes=C37
T 43800 44000 5 10 1 1 0 0 1
value=10n
}
N 43200 43900 43000 43900 4
C 44200 42700 1 0 0 MAX2470.sym
{
T 46600 44400 5 10 1 1 0 6 1
refdes=U12
T 45400 43900 5 10 0 0 0 0 1
device=MAX2470
T 45400 44100 5 10 0 0 0 0 1
footprint=SOT26
}
N 44300 43900 44100 43900 4
C 41900 42700 1 0 0 agnd.sym
C 45500 42400 1 0 0 agnd.sym
C 41100 45400 1 0 0 agnd.sym
N 42000 45800 41500 45800 4
C 45700 45300 1 0 1 vcc.sym
{
T 45700 47000 5 8 0 0 0 6 1
footprint=none
T 45700 46800 5 8 0 0 0 6 1
symversion=1.0
T 45700 45300 5 10 0 1 0 6 1
net=3V3_2:1
T 45500 45400 5 10 1 1 0 6 1
value=3V3_2
}
N 44100 43500 44100 42700 4
N 44100 42700 45600 42700 4
N 45600 42600 45600 42800 4
N 44300 43500 44100 43500 4
C 55500 52800 1 180 1 input-1.sym
{
T 55500 52500 5 10 0 0 180 6 1
device=INPUT
T 55500 52800 5 10 0 0 180 6 1
net=REFIN:1
T 55400 52600 5 10 1 1 0 6 1
value=REFIN
}
N 56500 52900 56700 52900 4
C 45500 45100 1 180 0 capacitor-1.sym
{
T 45300 44400 5 10 0 0 180 0 1
device=CAPACITOR
T 45300 44200 5 10 0 0 180 0 1
symversion=0.1
T 45500 45100 5 10 0 1 90 0 1
footprint=0603
T 44900 45000 5 10 1 1 0 6 1
refdes=C39
T 45200 45000 5 10 1 1 0 0 1
value=1u
}
C 46600 45100 1 180 0 capacitor-1.sym
{
T 46400 44400 5 10 0 0 180 0 1
device=CAPACITOR
T 46400 44200 5 10 0 0 180 0 1
symversion=0.1
T 46600 45100 5 10 0 1 90 0 1
footprint=0603
T 46000 45000 5 10 1 1 0 6 1
refdes=C42
T 46300 45000 5 10 1 1 0 0 1
value=0.1u
}
N 45600 45300 45600 44600 4
C 44300 45000 1 270 0 agnd.sym
C 46900 44800 1 90 0 agnd.sym
N 45500 44900 45600 44900 4
N 45700 44900 45600 44900 4
N 44500 44900 44600 44900 4
N 46700 44900 46600 44900 4
N 38600 45300 35400 45300 4
N 38500 44900 38600 44900 4
N 38600 44900 38700 44900 4
C 55300 44100 1 180 0 capacitor-1.sym
{
T 55100 43400 5 10 0 0 180 0 1
device=CAPACITOR
T 55100 43200 5 10 0 0 180 0 1
symversion=0.1
T 55300 44100 5 10 0 1 90 0 1
footprint=0603
T 54700 44000 5 10 1 1 0 6 1
refdes=C66
T 55000 44000 5 10 1 1 0 0 1
value=1n
}
C 62700 42800 1 180 0 input-1.sym
{
T 62700 42500 5 10 0 0 180 0 1
device=INPUT
T 62700 42800 5 10 0 0 180 0 1
net=TESTSEL0:1
T 62800 42600 5 10 1 1 0 0 1
value=TESTSEL0
}
C 56400 41500 1 0 0 ADG904.sym
{
T 61200 44800 5 10 1 1 0 6 1
refdes=U20
T 58800 43500 5 10 0 0 0 0 1
device=ADG904BRUZ
T 58800 43700 5 10 0 0 0 0 1
footprint=TSSOP20
}
N 61900 42700 61500 42700 4
C 62700 42400 1 180 0 input-1.sym
{
T 62700 42100 5 10 0 0 180 0 1
device=INPUT
T 62700 42400 5 10 0 0 180 0 1
net=TESTSEL1:1
T 62800 42200 5 10 1 1 0 0 1
value=TESTSEL1
}
N 61900 42300 61500 42300 4
N 59000 45400 59000 45000 4
C 58900 45300 1 180 0 capacitor-1.sym
{
T 58700 44600 5 10 0 0 180 0 1
device=CAPACITOR
T 58700 44400 5 10 0 0 180 0 1
symversion=0.1
T 58900 45300 5 10 0 1 90 0 1
footprint=0805
T 58300 45200 5 10 1 1 0 6 1
refdes=C79
T 58600 45200 5 10 1 1 0 0 1
value=10u
}
C 57700 45200 1 270 0 agnd.sym
N 57900 45100 58000 45100 4
N 58900 45100 59000 45100 4
N 71400 37500 71200 37500 4
N 71400 37100 71200 37100 4
N 71400 35500 71200 35500 4
N 71400 35100 71200 35100 4
N 71400 34700 71200 34700 4
C 66500 50600 1 180 1 input-1.sym
{
T 66500 50300 5 10 0 0 180 6 1
device=INPUT
T 66500 50600 5 10 0 0 180 6 1
net=SPI_CS2:1
T 66400 50400 5 10 1 1 0 6 1
value=SPI_CS2
}
N 67300 50500 67700 50500 4
C 54700 53300 1 0 0 agnd.sym
N 39500 37800 39500 31800 4
C 41800 44900 1 270 1 capacitor-1.sym
{
T 42500 45100 5 10 0 0 90 2 1
device=CAPACITOR
T 42700 45100 5 10 0 0 90 2 1
symversion=0.1
T 41800 44900 5 10 0 1 0 6 1
footprint=0603
T 42100 45500 5 10 1 1 0 0 1
refdes=C30
T 42100 45200 5 10 1 1 180 6 1
value=1u
}
C 43600 49200 1 270 1 capacitor-1.sym
{
T 44300 49400 5 10 0 0 90 2 1
device=CAPACITOR
T 44500 49400 5 10 0 0 90 2 1
symversion=0.1
T 43600 49200 5 10 0 1 0 6 1
footprint=0603
T 43900 49800 5 10 1 1 0 0 1
refdes=C24
T 43900 49500 5 10 1 1 180 6 1
value=330p
}
C 43700 49000 1 0 0 agnd.sym
N 43800 50100 41400 50100 4
N 41400 50500 43800 50500 4
N 43800 50100 43800 50900 4
N 41400 50900 43800 50900 4
C 42900 48800 1 270 1 capacitor-1.sym
{
T 43600 49000 5 10 0 0 90 2 1
device=CAPACITOR
T 43800 49000 5 10 0 0 90 2 1
symversion=0.1
T 42900 48800 5 10 0 1 0 6 1
footprint=0603
T 43200 49400 5 10 1 1 0 0 1
refdes=C22
T 43200 49100 5 10 1 1 180 6 1
value=330p
}
C 43000 48600 1 0 0 agnd.sym
N 41400 49700 43100 49700 4
C 42200 48400 1 270 1 capacitor-1.sym
{
T 42900 48600 5 10 0 0 90 2 1
device=CAPACITOR
T 43100 48600 5 10 0 0 90 2 1
symversion=0.1
T 42200 48400 5 10 0 1 0 6 1
footprint=0603
T 42500 49000 5 10 1 1 0 0 1
refdes=C20
T 42500 48700 5 10 1 1 180 6 1
value=330p
}
N 42400 49300 41400 49300 4
C 41500 48000 1 270 1 capacitor-1.sym
{
T 42200 48200 5 10 0 0 90 2 1
device=CAPACITOR
T 42400 48200 5 10 0 0 90 2 1
symversion=0.1
T 41500 48000 5 10 0 1 0 6 1
footprint=0603
T 41800 48600 5 10 1 1 0 0 1
refdes=C17
T 41800 48300 5 10 1 1 180 6 1
value=330p
}
N 41400 48900 41700 48900 4
C 42300 48200 1 0 0 agnd.sym
C 41600 47800 1 0 0 agnd.sym
C 36900 53900 1 180 0 capacitor-1.sym
{
T 36700 53200 5 10 0 0 180 0 1
device=CAPACITOR
T 36700 53000 5 10 0 0 180 0 1
symversion=0.1
T 36900 53900 5 10 0 1 90 0 1
footprint=0603
T 36300 53800 5 10 1 1 0 6 1
refdes=C7
T 36600 53800 5 10 1 1 0 0 1
value=100p
}
N 37600 53700 36900 53700 4
N 36000 53700 35500 53700 4
C 36200 51300 1 0 1 vcc.sym
{
T 36200 53000 5 8 0 0 0 6 1
footprint=none
T 36200 52800 5 8 0 0 0 6 1
symversion=1.0
T 36200 51300 5 10 0 1 0 6 1
net=5V:1
T 36000 51300 5 10 1 1 0 6 1
value=5V
}
C 37200 48700 1 0 0 agnd.sym
N 37600 50900 37300 50900 4
N 37300 50900 37300 48900 4
N 37600 48900 37300 48900 4
N 37600 49300 37300 49300 4
N 37600 49700 37300 49700 4
N 37600 50100 37300 50100 4
N 37600 50500 37300 50500 4
C 37500 47700 1 0 0 HMC625.sym
{
T 41100 54600 5 10 1 1 0 6 1
refdes=U5
T 39300 51500 5 10 0 0 0 0 1
device=HMC625LP5E
T 39300 51700 5 10 0 0 0 0 1
footprint=QFN32_5_EP
}
C 36500 52600 1 180 1 input-1.sym
{
T 36500 52300 5 10 0 0 180 6 1
device=INPUT
T 36500 52600 5 10 0 0 180 6 1
net=SPI_CLK:1
T 36400 52400 5 10 1 1 0 6 1
value=SPI_CLK
}
N 37300 52500 37600 52500 4
C 37300 53400 1 180 0 resistor-2.sym
{
T 36900 53050 5 10 0 0 180 0 1
device=RESISTOR
T 36800 53200 5 10 1 1 180 0 1
refdes=R7
T 36900 53200 5 10 1 1 180 6 1
value=10k
T 37300 53400 5 10 0 0 0 0 1
footprint=0603
}
N 37400 52900 37400 53300 4
N 37400 53300 37300 53300 4
C 36200 53300 1 0 1 vcc.sym
{
T 36200 55000 5 8 0 0 0 6 1
footprint=none
T 36200 54800 5 8 0 0 0 6 1
symversion=1.0
T 36200 53300 5 10 0 1 0 6 1
net=5V:1
T 36000 53300 5 10 1 1 0 6 1
value=5V
}
N 36100 53300 36400 53300 4
C 41900 52800 1 90 0 agnd.sym
C 41900 52400 1 90 0 agnd.sym
N 41700 52900 41400 52900 4
N 41700 52500 41400 52500 4
C 56300 54600 1 180 0 resistor-2.sym
{
T 55900 54250 5 10 0 0 180 0 1
device=RESISTOR
T 55800 54400 5 10 1 1 180 0 1
refdes=R17
T 55900 54400 5 10 1 1 180 6 1
value=10k
T 56300 54600 5 10 0 0 0 0 1
footprint=0603
}
N 56700 54500 56300 54500 4
C 55200 54600 1 270 0 agnd.sym
C 55500 55100 1 180 1 input-1.sym
{
T 55500 54800 5 10 0 0 180 6 1
device=INPUT
T 55500 55100 5 10 0 0 180 6 1
net=RFSW:1
T 55400 54900 5 10 1 1 0 6 1
value=RFSW
}
N 56500 54500 56500 55000 4
N 56500 55000 56300 55000 4
N 72300 52100 74300 52100 4
N 74300 52100 74300 51700 4
N 74300 51700 74500 51700 4
C 73500 51400 1 180 0 input-1.sym
{
T 73500 51100 5 10 0 0 180 0 1
device=INPUT
T 73500 51400 5 10 0 0 180 0 1
net=GAIN:1
T 73600 51400 5 10 1 1 180 6 1
value=GAIN
}
N 72700 51300 72300 51300 4
N 71400 36300 71200 36300 4
C 73500 50600 1 180 0 input-1.sym
{
T 73500 50300 5 10 0 0 180 0 1
device=INPUT
T 73500 50600 5 10 0 0 180 0 1
net=OFDS:1
T 73600 50400 5 10 1 1 0 0 1
value=OFDS
}
N 72700 50500 72300 50500 4
C 73600 51000 1 180 0 resistor-2.sym
{
T 73200 50650 5 10 0 0 180 0 1
device=RESISTOR
T 73100 50800 5 10 1 1 180 0 1
refdes=R34
T 73200 50800 5 10 1 1 180 6 1
value=10k
T 73600 51000 5 10 0 0 0 0 1
footprint=0603
}
N 72700 50900 72500 50900 4
N 72500 50900 72500 50500 4
C 73700 50900 1 0 0 vcc.sym
{
T 73700 52600 5 8 0 0 0 0 1
footprint=none
T 73700 52400 5 8 0 0 0 0 1
symversion=1.0
T 73700 50900 5 10 0 1 0 0 1
net=3V3_3:1
T 73900 51000 5 10 1 1 0 0 1
value=3V3_3
}
N 73800 50900 73600 50900 4
C 73600 50300 1 180 0 capacitor-1.sym
{
T 73400 49600 5 10 0 0 180 0 1
device=CAPACITOR
T 73400 49400 5 10 0 0 180 0 1
symversion=0.1
T 73600 50300 5 10 0 1 90 0 1
footprint=0603
T 73000 49900 5 10 1 1 0 6 1
refdes=C98
T 73300 49900 5 10 1 1 0 0 1
value=1n
}
N 72700 50100 72300 50100 4
C 73600 49900 1 180 0 capacitor-1.sym
{
T 73400 49200 5 10 0 0 180 0 1
device=CAPACITOR
T 73400 49000 5 10 0 0 180 0 1
symversion=0.1
T 73600 49900 5 10 0 1 90 0 1
footprint=0603
T 73000 49500 5 10 1 1 0 6 1
refdes=C99
T 73300 49500 5 10 1 1 0 0 1
value=1n
}
C 74000 50000 1 90 0 agnd.sym
C 74000 49600 1 90 0 agnd.sym
N 72700 49700 72300 49700 4
N 73800 50100 73600 50100 4
N 73800 49700 73600 49700 4
C 54700 48400 1 90 0 capacitor-1.sym
{
T 54000 48600 5 10 0 0 90 0 1
device=CAPACITOR
T 53800 48600 5 10 0 0 90 0 1
symversion=0.1
T 54700 48400 5 10 0 1 0 0 1
footprint=0603
T 54400 49000 5 10 1 1 0 6 1
refdes=C53
T 54400 48700 5 10 1 1 180 0 1
value=22p
}
C 53900 48400 1 90 0 resistor-2.sym
{
T 53550 48800 5 10 0 0 90 0 1
device=RESISTOR
T 53600 48900 5 10 1 1 0 6 1
refdes=R21
T 53600 48800 5 10 1 1 180 0 1
value=3k
T 53900 48400 5 10 0 0 0 0 1
footprint=0603
}
C 54000 47500 1 90 0 capacitor-1.sym
{
T 53300 47700 5 10 0 0 90 0 1
device=CAPACITOR
T 53100 47700 5 10 0 0 90 0 1
symversion=0.1
T 54000 47500 5 10 0 1 0 0 1
footprint=0603
T 53700 48100 5 10 1 1 0 6 1
refdes=C54
T 53700 47800 5 10 1 1 180 0 1
value=2.7n
}
C 53100 48400 1 90 0 capacitor-1.sym
{
T 52400 48600 5 10 0 0 90 0 1
device=CAPACITOR
T 52200 48600 5 10 0 0 90 0 1
symversion=0.1
T 53100 48400 5 10 0 1 0 0 1
footprint=0603
T 52800 49000 5 10 1 1 0 6 1
refdes=C46
T 52800 48700 5 10 1 1 180 0 1
value=6.8p
}
C 52200 48400 1 90 0 capacitor-1.sym
{
T 51500 48600 5 10 0 0 90 0 1
device=CAPACITOR
T 51300 48600 5 10 0 0 90 0 1
symversion=0.1
T 52200 48400 5 10 0 1 0 0 1
footprint=0603
T 51900 49000 5 10 1 1 0 6 1
refdes=C44
T 51900 48700 5 10 1 1 180 0 1
value=22p
}
C 52900 49200 1 0 1 resistor-2.sym
{
T 52500 49550 5 10 0 0 0 6 1
device=RESISTOR
T 52400 49400 5 10 1 1 0 6 1
refdes=R18
T 52500 49400 5 10 1 1 0 0 1
value=10k
T 52900 49200 5 10 0 0 0 0 1
footprint=0603
}
C 53800 49200 1 0 1 resistor-2.sym
{
T 53400 49550 5 10 0 0 0 6 1
device=RESISTOR
T 53300 49400 5 10 1 1 0 6 1
refdes=R20
T 53400 49400 5 10 1 1 0 0 1
value=10k
T 53800 49200 5 10 0 0 0 0 1
footprint=0603
}
N 56700 49300 53800 49300 4
N 52000 47500 54500 47500 4
N 52000 47500 52000 48400 4
N 52900 48400 52900 47500 4
N 54500 47500 54500 48400 4
C 52800 47300 1 0 0 agnd.sym
N 56700 49700 52000 49700 4
N 52000 49700 52000 49300 4
N 51500 43900 51500 53300 4
C 67300 36000 1 0 0 testpt-1.sym
{
T 67700 36900 5 10 0 0 0 0 1
device=TESTPOINT
T 67700 36700 5 10 0 0 0 0 1
footprint=JUMPER1
T 67200 36400 5 10 1 1 0 0 1
refdes=TP12
T 67300 36000 5 10 0 0 0 0 1
value=TESTPOINT
}
C 56300 50400 1 0 1 io-1.sym
{
T 55400 50600 5 10 0 0 0 6 1
net=SPI_SDIO:1
T 56100 51000 5 10 0 0 0 6 1
device=none
T 55400 50500 5 10 1 1 0 7 1
value=SPI_SDIO
}
N 56300 50500 56700 50500 4
C 55500 47600 1 90 0 capacitor-1.sym
{
T 54800 47800 5 10 0 0 90 0 1
device=CAPACITOR
T 54600 47800 5 10 0 0 90 0 1
symversion=0.1
T 55500 47600 5 10 0 1 0 0 1
footprint=0402
T 55200 48200 5 10 1 1 0 6 1
refdes=C58
T 55200 47900 5 10 1 1 180 0 1
value=100p
}
C 56200 47200 1 90 0 capacitor-1.sym
{
T 55500 47400 5 10 0 0 90 0 1
device=CAPACITOR
T 55300 47400 5 10 0 0 90 0 1
symversion=0.1
T 56200 47200 5 10 0 1 0 0 1
footprint=0402
T 55900 47800 5 10 1 1 0 6 1
refdes=C61
T 55900 47500 5 10 1 1 180 0 1
value=100p
}
C 55900 47000 1 0 0 agnd.sym
C 55200 47400 1 0 0 agnd.sym
N 56000 48100 56700 48100 4
N 55300 48500 56700 48500 4
C 63100 48100 1 180 0 capacitor-1.sym
{
T 62900 47400 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 47200 5 10 0 0 180 0 1
symversion=0.1
T 63100 48100 5 10 0 1 90 0 1
footprint=0603
T 62500 48000 5 10 1 1 0 6 1
refdes=C86
T 62800 48000 5 10 1 1 0 0 1
value=100p
}
N 63200 47900 63100 47900 4
C 63100 47500 1 180 0 capacitor-1.sym
{
T 62900 46800 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 46600 5 10 0 0 180 0 1
symversion=0.1
T 63100 47500 5 10 0 1 90 0 1
footprint=0603
T 62500 47400 5 10 1 1 0 6 1
refdes=C88
T 62800 47400 5 10 1 1 0 0 1
value=100p
}
N 61400 47300 62200 47300 4
N 63100 47300 63200 47300 4
C 64300 47200 1 90 0 agnd.sym
N 64500 46000 64500 47900 4
N 64500 47900 64200 47900 4
N 56500 43900 55300 43900 4
N 54400 43900 51500 43900 4
N 56500 44300 55500 44300 4
N 55500 44300 55500 46000 4
N 55500 43100 56500 43100 4
C 63100 51100 1 180 0 capacitor-1.sym
{
T 62900 50400 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 50200 5 10 0 0 180 0 1
symversion=0.1
T 63100 51100 5 10 0 1 90 0 1
footprint=0603
T 62500 51000 5 10 1 1 0 6 1
refdes=C70
T 62800 51000 5 10 1 1 0 0 1
value=0.22u
}
C 63400 50800 1 90 0 agnd.sym
N 63200 50900 63100 50900 4
C 63100 50700 1 180 0 capacitor-1.sym
{
T 62900 50000 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 49800 5 10 0 0 180 0 1
symversion=0.1
T 63100 50700 5 10 0 1 90 0 1
footprint=0603
T 62500 50600 5 10 1 1 0 6 1
refdes=C72
T 62800 50600 5 10 1 1 0 0 1
value=100p
}
C 63400 50400 1 90 0 agnd.sym
N 63200 50500 63100 50500 4
N 61300 50500 61400 50500 4
N 61400 50500 61400 50900 4
N 61400 50900 62200 50900 4
C 63100 50300 1 180 0 capacitor-1.sym
{
T 62900 49600 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 49400 5 10 0 0 180 0 1
symversion=0.1
T 63100 50300 5 10 0 1 90 0 1
footprint=0805
T 62500 50200 5 10 1 1 0 6 1
refdes=C75
T 62800 50200 5 10 1 1 0 0 1
value=10u
}
C 63400 50000 1 90 0 agnd.sym
N 63200 50100 63100 50100 4
N 61300 50100 62200 50100 4
N 62000 50100 62000 50500 4
N 62000 50500 62200 50500 4
C 63100 49500 1 180 0 capacitor-1.sym
{
T 62900 48800 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 48600 5 10 0 0 180 0 1
symversion=0.1
T 63100 49500 5 10 0 1 90 0 1
footprint=0805
T 62500 49400 5 10 1 1 0 6 1
refdes=C80
T 62800 49400 5 10 1 1 0 0 1
value=10u
}
C 63100 49900 1 180 0 capacitor-1.sym
{
T 62900 49200 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 49000 5 10 0 0 180 0 1
symversion=0.1
T 63100 49900 5 10 0 1 90 0 1
footprint=0603
T 62500 49800 5 10 1 1 0 6 1
refdes=C76
T 62800 49800 5 10 1 1 0 0 1
value=100p
}
N 62000 49700 62000 49300 4
N 62000 49300 62200 49300 4
N 61300 49700 62200 49700 4
C 63400 49600 1 90 0 agnd.sym
N 63200 49700 63100 49700 4
C 63400 49200 1 90 0 agnd.sym
N 63200 49300 63100 49300 4
C 63100 49100 1 180 0 capacitor-1.sym
{
T 62900 48400 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 48200 5 10 0 0 180 0 1
symversion=0.1
T 63100 49100 5 10 0 1 90 0 1
footprint=0603
T 62500 49000 5 10 1 1 0 6 1
refdes=C82
T 62800 49000 5 10 1 1 0 0 1
value=100p
}
C 63100 48700 1 180 0 capacitor-1.sym
{
T 62900 48000 5 10 0 0 180 0 1
device=CAPACITOR
T 62900 47800 5 10 0 0 180 0 1
symversion=0.1
T 63100 48700 5 10 0 1 90 0 1
footprint=0805
T 62500 48600 5 10 1 1 0 6 1
refdes=C84
T 62800 48600 5 10 1 1 0 0 1
value=10u
}
N 61300 48100 61400 48100 4
N 61400 48100 61400 47300 4
N 61300 48500 61600 48500 4
N 61600 48500 61600 47900 4
N 61600 47900 62200 47900 4
N 61300 49300 61800 49300 4
N 61800 48500 61800 49300 4
N 61800 48900 62200 48900 4
N 62200 48500 61800 48500 4
C 63400 48800 1 90 0 agnd.sym
N 63200 48900 63100 48900 4
C 63400 48400 1 90 0 agnd.sym
N 63200 48500 63100 48500 4
N 61300 51300 62200 51300 4
N 55500 42900 55500 43100 4
N 68600 40200 68600 41400 4
N 69400 40200 69400 41400 4
N 70200 40200 70200 41400 4
C 39400 55200 1 180 0 capacitor-1.sym
{
T 39200 54500 5 10 0 0 180 0 1
device=CAPACITOR
T 39200 54300 5 10 0 0 180 0 1
symversion=0.1
T 39400 55200 5 10 0 1 90 0 1
footprint=0603
T 38800 55100 5 10 1 1 0 6 1
refdes=C9
T 39100 55100 5 10 1 1 0 0 1
value=1n
}
N 39500 55300 39500 54800 4
C 40500 55200 1 180 0 capacitor-1.sym
{
T 40300 54500 5 10 0 0 180 0 1
device=CAPACITOR
T 40300 54300 5 10 0 0 180 0 1
symversion=0.1
T 40500 55200 5 10 0 1 90 0 1
footprint=0603
T 39900 55100 5 10 1 1 0 6 1
refdes=C10
T 40200 55100 5 10 1 1 0 0 1
value=100p
}
N 39400 55000 39500 55000 4
N 39500 55000 39600 55000 4
C 38300 55100 1 270 0 agnd.sym
C 40700 54900 1 90 0 agnd.sym
C 51200 55500 1 270 1 capacitor-1.sym
{
T 51900 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 52100 55700 5 10 0 0 90 2 1
symversion=0.1
T 51200 55500 5 10 0 1 0 6 1
footprint=0402
T 51400 56100 5 10 1 1 0 0 1
refdes=C26
T 51400 55800 5 10 1 1 180 6 1
value=100p
}
C 51800 55500 1 270 1 capacitor-1.sym
{
T 52500 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 52700 55700 5 10 0 0 90 2 1
symversion=0.1
T 51800 55500 5 10 0 1 0 6 1
footprint=0402
T 52000 56100 5 10 1 1 0 0 1
refdes=C27
T 52000 55800 5 10 1 1 180 6 1
value=0.1u
}
C 52400 55500 1 270 1 capacitor-1.sym
{
T 53100 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 53300 55700 5 10 0 0 90 2 1
symversion=0.1
T 52400 55500 5 10 0 1 0 6 1
footprint=0402
T 52600 56100 5 10 1 1 0 0 1
refdes=C28
T 52600 55800 5 10 1 1 180 6 1
value=100p
}
C 53000 55500 1 270 1 capacitor-1.sym
{
T 53700 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 53900 55700 5 10 0 0 90 2 1
symversion=0.1
T 53000 55500 5 10 0 1 0 6 1
footprint=0402
T 53200 56100 5 10 1 1 0 0 1
refdes=C31
T 53200 55800 5 10 1 1 180 6 1
value=0.1u
}
C 53600 55500 1 270 1 capacitor-1.sym
{
T 54300 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 54500 55700 5 10 0 0 90 2 1
symversion=0.1
T 53600 55500 5 10 0 1 0 6 1
footprint=0402
T 53800 56100 5 10 1 1 0 0 1
refdes=C32
T 53800 55800 5 10 1 1 180 6 1
value=100p
}
C 54200 55500 1 270 1 capacitor-1.sym
{
T 54900 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 55100 55700 5 10 0 0 90 2 1
symversion=0.1
T 54200 55500 5 10 0 1 0 6 1
footprint=0402
T 54400 56100 5 10 1 1 0 0 1
refdes=C33
T 54400 55800 5 10 1 1 180 6 1
value=0.1u
}
C 54800 55500 1 270 1 capacitor-1.sym
{
T 55500 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 55700 55700 5 10 0 0 90 2 1
symversion=0.1
T 54800 55500 5 10 0 1 0 6 1
footprint=0402
T 55000 56100 5 10 1 1 0 0 1
refdes=C35
T 55000 55800 5 10 1 1 180 6 1
value=100p
}
C 55400 55500 1 270 1 capacitor-1.sym
{
T 56100 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 56300 55700 5 10 0 0 90 2 1
symversion=0.1
T 55400 55500 5 10 0 1 0 6 1
footprint=0402
T 55600 56100 5 10 1 1 0 0 1
refdes=C36
T 55600 55800 5 10 1 1 180 6 1
value=0.1u
}
N 51400 55500 56800 55500 4
C 58500 56400 1 0 1 vcc.sym
{
T 58500 58100 5 8 0 0 0 6 1
footprint=none
T 58500 57900 5 8 0 0 0 6 1
symversion=1.0
T 58500 56400 5 10 0 1 0 6 1
net=3V3:1
T 58300 56500 5 10 1 1 0 6 1
value=3V3
}
N 51400 56400 58400 56400 4
N 58400 56400 58400 55500 4
C 56000 55500 1 270 1 capacitor-1.sym
{
T 56700 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 56900 55700 5 10 0 0 90 2 1
symversion=0.1
T 56000 55500 5 10 0 1 0 6 1
footprint=0402
T 56200 56100 5 10 1 1 0 0 1
refdes=C38
T 56200 55800 5 10 1 1 180 6 1
value=100p
}
C 56600 55500 1 270 1 capacitor-1.sym
{
T 57300 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 57500 55700 5 10 0 0 90 2 1
symversion=0.1
T 56600 55500 5 10 0 1 0 6 1
footprint=0402
T 56800 56100 5 10 1 1 0 0 1
refdes=C41
T 56800 55800 5 10 1 1 180 6 1
value=0.1u
}
C 60300 56400 1 0 1 vcc.sym
{
T 60300 58100 5 8 0 0 0 6 1
footprint=none
T 60300 57900 5 8 0 0 0 6 1
symversion=1.0
T 60300 56400 5 10 0 1 0 6 1
net=5V_2:1
T 60100 56500 5 10 1 1 0 6 1
value=5V_2
}
C 60600 55500 1 270 1 capacitor-1.sym
{
T 61300 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 61500 55700 5 10 0 0 90 2 1
symversion=0.1
T 60600 55500 5 10 0 1 0 6 1
footprint=0402
T 60800 56100 5 10 1 1 0 0 1
refdes=C50
T 60800 55800 5 10 1 1 180 6 1
value=100p
}
C 61200 55500 1 270 1 capacitor-1.sym
{
T 61900 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 62100 55700 5 10 0 0 90 2 1
symversion=0.1
T 61200 55500 5 10 0 1 0 6 1
footprint=0402
T 61400 56100 5 10 1 1 0 0 1
refdes=C51
T 61400 55800 5 10 1 1 180 6 1
value=0.1u
}
C 61800 55500 1 270 1 capacitor-1.sym
{
T 62500 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 62700 55700 5 10 0 0 90 2 1
symversion=0.1
T 61800 55500 5 10 0 1 0 6 1
footprint=0402
T 62000 56100 5 10 1 1 0 0 1
refdes=C56
T 62000 55800 5 10 1 1 180 6 1
value=100p
}
C 62400 55500 1 270 1 capacitor-1.sym
{
T 63100 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 63300 55700 5 10 0 0 90 2 1
symversion=0.1
T 62400 55500 5 10 0 1 0 6 1
footprint=0402
T 62600 56100 5 10 1 1 0 0 1
refdes=C57
T 62600 55800 5 10 1 1 180 6 1
value=0.1u
}
N 60800 55500 62600 55500 4
N 62600 56400 60200 56400 4
N 60200 55500 60200 56400 4
C 65600 55500 1 270 1 capacitor-1.sym
{
T 66300 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 66500 55700 5 10 0 0 90 2 1
symversion=0.1
T 65600 55500 5 10 0 1 0 6 1
footprint=0402
T 65800 56100 5 10 1 1 0 0 1
refdes=C64
T 65800 55800 5 10 1 1 180 6 1
value=0.1u
}
C 66200 55500 1 270 1 capacitor-1.sym
{
T 66900 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 67100 55700 5 10 0 0 90 2 1
symversion=0.1
T 66200 55500 5 10 0 1 0 6 1
footprint=0402
T 66400 56100 5 10 1 1 0 0 1
refdes=C65
T 66400 55800 5 10 1 1 180 6 1
value=0.1u
}
C 66800 55500 1 270 1 capacitor-1.sym
{
T 67500 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 67700 55700 5 10 0 0 90 2 1
symversion=0.1
T 66800 55500 5 10 0 1 0 6 1
footprint=0402
T 67000 56100 5 10 1 1 0 0 1
refdes=C68
T 67000 55800 5 10 1 1 180 6 1
value=0.1u
}
C 67400 55500 1 270 1 capacitor-1.sym
{
T 68100 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 68300 55700 5 10 0 0 90 2 1
symversion=0.1
T 67400 55500 5 10 0 1 0 6 1
footprint=0402
T 67600 56100 5 10 1 1 0 0 1
refdes=C71
T 67600 55800 5 10 1 1 180 6 1
value=0.1u
}
C 68000 55500 1 270 1 capacitor-1.sym
{
T 68700 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 68900 55700 5 10 0 0 90 2 1
symversion=0.1
T 68000 55500 5 10 0 1 0 6 1
footprint=0402
T 68200 56100 5 10 1 1 0 0 1
refdes=C74
T 68200 55800 5 10 1 1 180 6 1
value=0.1u
}
C 69700 56400 1 0 1 vcc.sym
{
T 69700 58100 5 8 0 0 0 6 1
footprint=none
T 69700 57900 5 8 0 0 0 6 1
symversion=1.0
T 69700 56400 5 10 0 1 0 6 1
net=3V3_3:1
T 69500 56500 5 10 1 1 0 6 1
value=3V3_3
}
N 65800 56400 69600 56400 4
N 65800 55500 68200 55500 4
N 69600 56400 69600 55500 4
C 71500 55500 1 270 1 capacitor-1.sym
{
T 72200 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 72400 55700 5 10 0 0 90 2 1
symversion=0.1
T 71500 55500 5 10 0 1 0 6 1
footprint=0402
T 71700 56100 5 10 1 1 0 0 1
refdes=C91
T 71700 55800 5 10 1 1 180 6 1
value=0.1u
}
N 71700 56400 71200 56400 4
C 73600 51900 1 180 0 capacitor-1.sym
{
T 73400 51200 5 10 0 0 180 0 1
device=CAPACITOR
T 73400 51000 5 10 0 0 180 0 1
symversion=0.1
T 73600 51900 5 10 0 1 90 0 1
footprint=0603
T 73000 51500 5 10 1 1 0 6 1
refdes=C96
T 73300 51500 5 10 1 1 0 0 1
value=0.1u
}
C 74000 51600 1 90 0 agnd.sym
N 72700 51700 72500 51700 4
N 72500 51700 72500 51300 4
N 73800 51700 73600 51700 4
C 66600 40500 1 270 1 capacitor-1.sym
{
T 67300 40700 5 10 0 0 90 2 1
device=CAPACITOR
T 67500 40700 5 10 0 0 90 2 1
symversion=0.1
T 66600 40500 5 10 0 1 0 6 1
footprint=0603
T 66800 41100 5 10 1 1 0 0 1
refdes=C101
T 66800 40800 5 10 1 1 180 6 1
value=0.01u
}
C 67200 40500 1 270 1 capacitor-1.sym
{
T 67900 40700 5 10 0 0 90 2 1
device=CAPACITOR
T 68100 40700 5 10 0 0 90 2 1
symversion=0.1
T 67200 40500 5 10 0 1 0 6 1
footprint=0603
T 67400 41100 5 10 1 1 0 0 1
refdes=C102
T 67400 40800 5 10 1 1 180 6 1
value=0.1u
}
C 67800 40500 1 270 1 capacitor-1.sym
{
T 68500 40700 5 10 0 0 90 2 1
device=CAPACITOR
T 68700 40700 5 10 0 0 90 2 1
symversion=0.1
T 67800 40500 5 10 0 1 0 6 1
footprint=0805
T 68000 41100 5 10 1 1 0 0 1
refdes=C103
T 68000 40800 5 10 1 1 180 6 1
value=10u
}
N 66800 40500 68000 40500 4
N 66800 41400 68600 41400 4
C 67300 40300 1 0 0 agnd.sym
C 69500 40500 1 270 1 capacitor-1.sym
{
T 70200 40700 5 10 0 0 90 2 1
device=CAPACITOR
T 70400 40700 5 10 0 0 90 2 1
symversion=0.1
T 69500 40500 5 10 0 1 0 6 1
footprint=0603
T 69700 41100 5 10 1 1 0 0 1
refdes=C104
T 69700 40800 5 10 1 1 180 6 1
value=1u
}
C 69600 40300 1 0 0 agnd.sym
N 69700 41400 69400 41400 4
C 70300 40500 1 270 1 capacitor-1.sym
{
T 71000 40700 5 10 0 0 90 2 1
device=CAPACITOR
T 71200 40700 5 10 0 0 90 2 1
symversion=0.1
T 70300 40500 5 10 0 1 0 6 1
footprint=0603
T 70500 41100 5 10 1 1 0 0 1
refdes=C105
T 70500 40800 5 10 1 1 180 6 1
value=1u
}
C 70400 40300 1 0 0 agnd.sym
N 70500 41400 70200 41400 4
C 67300 33200 1 180 0 resistor-2.sym
{
T 66900 32850 5 10 0 0 180 0 1
device=RESISTOR
T 66800 33000 5 10 1 1 180 0 1
refdes=R65
T 66900 33000 5 10 1 1 180 6 1
value=10k
T 67300 33200 5 10 0 0 0 0 1
footprint=0603
}
N 67300 33100 67600 33100 4
C 66200 33100 1 0 0 vcc.sym
{
T 66200 34800 5 8 0 0 0 0 1
footprint=none
T 66200 34600 5 8 0 0 0 0 1
symversion=1.0
T 66200 33100 5 10 0 1 0 0 1
net=3V3:1
T 65900 33200 5 10 1 1 0 0 1
value=3V3
}
C 67500 32300 1 0 0 LMP92018.sym
{
T 70900 40000 5 10 1 1 0 6 1
refdes=U26
T 69200 36500 5 10 0 0 0 0 1
device=LMP92018SQ
T 69200 36700 5 10 0 0 0 0 1
footprint=QFN36_6_EP
}
C 67500 33100 1 0 1 testpt-1.sym
{
T 67100 34000 5 10 0 0 0 6 1
device=TESTPOINT
T 67100 33800 5 10 0 0 0 6 1
footprint=JUMPER1
T 67600 33500 5 10 1 1 0 6 1
refdes=TP14
T 67500 33100 5 10 0 0 0 6 1
value=TESTPOINT
}
N 66300 33100 66400 33100 4
C 69000 43800 1 0 0 NC7WZ07.sym
{
T 70800 45500 5 10 1 1 0 6 1
refdes=U24
T 69900 45000 5 10 0 0 0 0 1
device=NC7WZ07P6X
T 69900 45200 5 10 0 0 0 0 1
footprint=SC70_6
}
C 72700 45100 1 180 0 resistor-2.sym
{
T 72300 44750 5 10 0 0 180 0 1
device=RESISTOR
T 72200 44900 5 10 1 1 180 0 1
refdes=R46
T 72300 44900 5 10 1 1 180 6 1
value=1k
T 72700 45100 5 10 0 0 0 0 1
footprint=0603
}
C 71700 45000 1 90 0 resistor-2.sym
{
T 71350 45400 5 10 0 0 90 0 1
device=RESISTOR
T 71400 45500 5 10 1 1 0 6 1
refdes=R42
T 71400 45300 5 10 1 1 180 0 1
value=1k
T 71700 45000 5 10 0 1 0 0 1
footprint=0603
}
C 73100 44900 1 0 0 io-1.sym
{
T 74000 45100 5 10 0 0 0 0 1
net=SPI_SDIO:1
T 73300 45500 5 10 0 0 0 0 1
device=none
T 74000 45000 5 10 1 1 0 1 1
value=SPI_SDIO
}
N 73100 45000 72700 45000 4
N 71100 45000 71800 45000 4
N 71100 44600 72900 44600 4
N 72900 44600 72900 45000 4
C 67900 45100 1 180 1 input-1.sym
{
T 67900 44800 5 10 0 0 180 6 1
device=INPUT
T 67900 45100 5 10 0 0 180 6 1
net=SPI_MOSI:1
T 67800 44900 5 10 1 1 0 6 1
value=SPI_MOSI
}
N 68700 45000 69100 45000 4
C 68700 44500 1 0 1 output-1.sym
{
T 68600 44800 5 10 0 0 0 6 1
device=OUTPUT
T 68700 44500 5 10 0 0 0 6 1
net=SPI_MISO:1
T 67800 44500 5 10 1 1 0 6 1
value=SPI_MISO
}
N 68700 44600 69100 44600 4
C 70200 46600 1 0 1 vcc.sym
{
T 70200 48300 5 8 0 0 0 6 1
footprint=none
T 70200 48100 5 8 0 0 0 6 1
symversion=1.0
T 70200 46600 5 10 0 1 0 6 1
net=3V3:1
T 70000 46700 5 10 1 1 0 6 1
value=3V3
}
C 67700 44200 1 0 1 vcc.sym
{
T 67700 45900 5 8 0 0 0 6 1
footprint=none
T 67700 45700 5 8 0 0 0 6 1
symversion=1.0
T 67700 44200 5 10 0 1 0 6 1
net=3V3:1
T 67500 44200 5 10 1 1 0 6 1
value=3V3
}
C 68700 44300 1 180 0 resistor-2.sym
{
T 68300 43950 5 10 0 0 180 0 1
device=RESISTOR
T 68200 44100 5 10 1 1 180 0 1
refdes=R37
T 68300 44100 5 10 1 1 180 6 1
value=1k
T 68700 44300 5 10 0 0 0 0 1
footprint=0603
}
N 67600 44200 67800 44200 4
N 68900 44600 68900 44200 4
N 68900 44200 68700 44200 4
N 70100 46600 70100 45700 4
C 68700 45700 1 270 1 capacitor-1.sym
{
T 69400 45900 5 10 0 0 90 2 1
device=CAPACITOR
T 69600 45900 5 10 0 0 90 2 1
symversion=0.1
T 68700 45700 5 10 0 1 0 6 1
footprint=0402
T 68900 46300 5 10 1 1 0 0 1
refdes=C97
T 68900 46000 5 10 1 1 180 6 1
value=0.1u
}
N 68900 46600 71600 46600 4
N 71600 46600 71600 45900 4
C 68800 45500 1 0 0 agnd.sym
C 70000 43700 1 0 0 agnd.sym
C 30900 58100 1 180 0 capacitor-1.sym
{
T 30700 57400 5 10 0 0 180 0 1
device=CAPACITOR
T 30700 57200 5 10 0 0 180 0 1
symversion=0.1
T 30900 58100 5 10 0 1 90 0 1
footprint=0603
T 30300 58000 5 10 1 1 0 6 1
refdes=C1
T 30600 58000 5 10 1 1 0 0 1
value=1u
}
C 32000 58100 1 180 0 capacitor-1.sym
{
T 31800 57400 5 10 0 0 180 0 1
device=CAPACITOR
T 31800 57200 5 10 0 0 180 0 1
symversion=0.1
T 32000 58100 5 10 0 1 90 0 1
footprint=0603
T 31400 58000 5 10 1 1 0 6 1
refdes=C2
T 31700 58000 5 10 1 1 0 0 1
value=0.1u
}
N 30900 57900 31100 57900 4
N 31000 57600 31000 57900 4
C 30900 58200 1 0 0 vcc.sym
{
T 30900 59900 5 8 0 0 0 0 1
footprint=none
T 30900 59700 5 8 0 0 0 0 1
symversion=1.0
T 30900 58200 5 10 0 1 0 0 1
net=14V:1
T 31100 58300 5 10 1 1 0 0 1
value=14V
}
N 31000 58200 31000 57900 4
C 29800 58000 1 270 0 agnd.sym
C 32200 57800 1 90 0 agnd.sym
C 30900 56600 1 0 0 agnd.sym
C 32800 58500 1 0 1 resistor-2.sym
{
T 32400 58850 5 10 0 0 0 6 1
device=RESISTOR
T 32300 58700 5 10 1 1 0 6 1
refdes=R4
T 32400 58700 5 10 1 1 0 0 1
value=2.7k
T 32800 58500 5 10 0 0 0 0 1
footprint=0603
}
N 31500 57200 33600 57200 4
N 32800 58600 33600 58600 4
N 31900 58600 29300 58600 4
C 29300 58500 1 0 1 resistor-2.sym
{
T 28900 58850 5 10 0 0 0 6 1
device=RESISTOR
T 28800 58700 5 10 1 1 0 6 1
refdes=R1
T 28900 58700 5 10 1 1 0 0 1
value=1.5k
T 29300 58500 5 10 0 0 0 0 1
footprint=0603
}
N 28200 58600 28400 58600 4
N 29500 58600 29500 57400 4
N 29500 57400 30500 57400 4
N 71400 39100 71200 39100 4
N 71400 38700 71200 38700 4
C 28400 57100 1 180 1 input-1.sym
{
T 28400 56800 5 10 0 0 180 6 1
device=INPUT
T 28400 57100 5 10 0 0 180 6 1
net=VBWCTL:1
T 28300 56900 5 10 1 1 0 6 1
value=VBWCTL
}
C 28400 55400 1 180 1 input-1.sym
{
T 28400 55100 5 10 0 0 180 6 1
device=INPUT
T 28400 55400 5 10 0 0 180 6 1
net=VFCTL:1
T 28300 55200 5 10 1 1 0 6 1
value=VFCTL
}
N 31500 55500 32800 55500 4
C 32800 56100 1 0 1 resistor-2.sym
{
T 32400 56450 5 10 0 0 0 6 1
device=RESISTOR
T 32300 56300 5 10 1 1 0 6 1
refdes=R6
T 32400 56300 5 10 1 1 0 0 1
value=2.7k
T 32800 56100 5 10 0 0 0 0 1
footprint=0603
}
C 29500 56100 1 0 1 resistor-2.sym
{
T 29100 56450 5 10 0 0 0 6 1
device=RESISTOR
T 29000 56300 5 10 1 1 0 6 1
refdes=R2
T 29100 56300 5 10 1 1 0 0 1
value=1.5k
T 29500 56100 5 10 0 0 0 0 1
footprint=0603
}
N 28400 56200 28600 56200 4
N 29500 56200 31900 56200 4
N 30500 55700 29500 55700 4
N 29500 55700 29500 56200 4
C 35300 44400 1 270 0 3314J1.sym
{
T 35200 43900 5 10 1 1 0 6 1
refdes=VR1
T 36300 43600 5 10 0 1 270 0 1
device=3314J-1-503E
T 36100 43600 5 10 0 1 270 0 1
value=50k
T 35300 44400 5 10 0 0 0 0 1
footprint=3314J1
}
C 56600 47300 1 0 0 ADRF6820.sym
{
T 61000 55000 5 10 1 1 0 6 1
refdes=U14
T 58800 51500 5 10 0 0 0 0 1
device=ADRF6820ACPZ
T 58800 51700 5 10 0 0 0 0 1
footprint=QFN40_6_EP
}
C 44300 40300 1 0 0 testpt-1.sym
{
T 44700 41200 5 10 0 0 0 0 1
device=TESTPOINT
T 44700 41000 5 10 0 0 0 0 1
footprint=JUMPER1
T 44500 40400 5 10 1 1 0 0 1
refdes=TP3
T 44300 40300 5 10 0 0 0 0 1
value=TESTPOINT
}
C 38500 37800 1 0 0 testpt-1.sym
{
T 38900 38700 5 10 0 0 0 0 1
device=TESTPOINT
T 38900 38500 5 10 0 0 0 0 1
footprint=JUMPER1
T 38700 37900 5 10 1 1 0 0 1
refdes=TP2
T 38500 37800 5 10 0 0 0 0 1
value=TESTPOINT
}
C 67600 48500 1 0 0 ADRF6516.sym
{
T 72000 55000 5 10 1 1 0 6 1
refdes=U21
T 69800 52100 5 10 0 0 0 0 1
device=ADRF6516ACPZ
T 69800 52300 5 10 0 0 0 0 1
footprint=QFN32_5_EP
}
N 47100 43900 46900 43900 4
C 27500 53200 1 180 0 capacitor-1.sym
{
T 27300 52500 5 10 0 0 180 0 1
device=CAPACITOR
T 27300 52300 5 10 0 0 180 0 1
symversion=0.1
T 27500 53200 5 10 0 1 90 0 1
footprint=0603
T 26900 53100 5 10 1 1 0 6 1
refdes=C3
T 27200 53100 5 10 1 1 0 0 1
value=1n
}
C 27200 54000 1 270 0 agnd.sym
C 31000 53200 1 180 0 capacitor-1.sym
{
T 30800 52500 5 10 0 0 180 0 1
device=CAPACITOR
T 30800 52300 5 10 0 0 180 0 1
symversion=0.1
T 31000 53200 5 10 0 1 90 0 1
footprint=0603
T 30400 53100 5 10 1 1 0 6 1
refdes=C6
T 30700 53100 5 10 1 1 0 0 1
value=1n
}
N 29500 53000 30100 53000 4
N 31000 54100 31300 54100 4
C 46900 49100 1 0 0 BMIS107.sym
{
T 48700 49700 5 10 1 1 0 6 1
refdes=U9
T 47300 49900 5 10 0 0 0 0 1
device=BMIS107
T 47300 50100 5 10 0 0 0 0 1
footprint=BMIS107
}
C 30500 56800 1 0 0 AD8666_1.sym
{
T 31200 57600 5 10 0 0 0 0 1
device=AD8666ARZ
T 31200 57500 5 10 1 1 0 0 1
refdes=U1
T 31200 58200 5 10 0 0 0 0 1
symversion=0.1
T 31195 58395 5 10 0 0 0 0 1
footprint=SO8
}
C 30500 55100 1 0 0 AD8666_2.sym
{
T 31200 55900 5 10 0 0 0 0 1
device=AD8666ARZ
T 31200 55800 5 10 1 1 0 0 1
refdes=U1
T 31200 56500 5 10 0 0 0 0 1
symversion=0.1
T 31195 56695 5 10 0 0 0 0 1
footprint=SO8
}
C 28000 58700 1 270 0 agnd.sym
C 30300 56900 1 0 1 resistor-2.sym
{
T 29900 57250 5 10 0 0 0 6 1
device=RESISTOR
T 29800 57100 5 10 1 1 0 6 1
refdes=R3
T 29900 57100 5 10 1 1 0 0 1
value=3.3k
T 30300 56900 5 10 0 0 0 0 1
footprint=0603
}
N 29200 57000 29400 57000 4
N 30300 57000 30500 57000 4
C 28200 56300 1 270 0 agnd.sym
C 30300 55200 1 0 1 resistor-2.sym
{
T 29900 55550 5 10 0 0 0 6 1
device=RESISTOR
T 29800 55400 5 10 1 1 0 6 1
refdes=R5
T 29900 55400 5 10 1 1 0 0 1
value=3.3k
T 30300 55200 5 10 0 0 0 0 1
footprint=0603
}
N 30300 55300 30500 55300 4
N 29200 55300 29400 55300 4
C 28600 54400 1 0 0 inductor-1.sym
{
T 28800 54900 5 10 0 0 0 0 1
device=INDUCTOR
T 29000 54600 5 10 1 1 0 6 1
refdes=L1
T 28800 55100 5 10 0 0 0 0 1
symversion=0.1
T 29100 54600 5 10 1 1 0 0 1
value=33nH
T 28600 54400 5 10 0 0 0 0 1
footprint=0603
}
N 30000 54500 30000 53000 4
N 28600 54500 28500 54500 4
N 28100 51900 28100 51700 4
N 28100 51700 28900 51700 4
N 28900 51900 28900 51700 4
N 28500 51900 28500 51700 4
C 29500 53700 1 0 1 capacitor-1.sym
{
T 29300 54400 5 10 0 0 180 2 1
device=CAPACITOR
T 29300 54600 5 10 0 0 180 2 1
symversion=0.1
T 29500 53700 5 10 0 1 90 6 1
footprint=0603
T 29000 54200 5 10 1 1 0 6 1
refdes=C5
T 29100 54200 5 10 1 1 0 0 1
value=1000p
}
C 28400 54100 1 180 0 capacitor-1.sym
{
T 28200 53400 5 10 0 0 180 0 1
device=CAPACITOR
T 28200 53200 5 10 0 0 180 0 1
symversion=0.1
T 28400 54100 5 10 0 1 90 0 1
footprint=0603
T 27900 54200 5 10 1 1 0 6 1
refdes=C4
T 28000 54200 5 10 1 1 0 0 1
value=100p
}
N 29500 54500 30000 54500 4
C 28600 54600 1 0 1 vcc.sym
{
T 28600 56300 5 8 0 0 0 6 1
footprint=none
T 28600 56100 5 8 0 0 0 6 1
symversion=1.0
T 28600 54600 5 10 0 1 0 6 1
net=5V:1
T 28400 54600 5 10 1 1 0 6 1
value=5V
}
N 28500 54600 28500 53700 4
N 28400 53900 28500 53900 4
N 28500 53900 28600 53900 4
N 29600 53900 29500 53900 4
N 27400 53900 27500 53900 4
C 37300 51400 1 180 0 resistor-2.sym
{
T 36900 51050 5 10 0 0 180 0 1
device=RESISTOR
T 36800 51200 5 10 1 1 180 0 1
refdes=R8
T 36900 51200 5 10 1 1 180 6 1
value=10k
T 37300 51400 5 10 0 0 0 0 1
footprint=0603
}
N 37300 51300 37600 51300 4
N 36100 51300 36400 51300 4
C 43700 53900 1 180 0 capacitor-1.sym
{
T 43500 53200 5 10 0 0 180 0 1
device=CAPACITOR
T 43500 53000 5 10 0 0 180 0 1
symversion=0.1
T 43700 53900 5 10 0 1 90 0 1
footprint=0603
T 43100 53800 5 10 1 1 0 6 1
refdes=C14
T 43400 53800 5 10 1 1 0 0 1
value=100p
}
N 41400 53700 42800 53700 4
N 43700 53700 43800 53700 4
C 48100 53900 1 180 0 capacitor-1.sym
{
T 47900 53200 5 10 0 0 180 0 1
device=CAPACITOR
T 47900 53000 5 10 0 0 180 0 1
symversion=0.1
T 48100 53900 5 10 0 1 90 0 1
footprint=0603
T 47500 53800 5 10 1 1 0 6 1
refdes=C21
T 47800 53800 5 10 1 1 0 0 1
value=1n
}
N 47200 53700 45800 53700 4
N 48100 53700 48600 53700 4
C 42400 55800 1 0 0 inductor-1.sym
{
T 42600 56300 5 10 0 0 0 0 1
device=INDUCTOR
T 42800 56000 5 10 1 1 0 6 1
refdes=L2
T 42600 56500 5 10 0 0 0 0 1
symversion=0.1
T 42900 56000 5 10 1 1 0 0 1
value=33nH
T 42400 55800 5 10 0 0 0 0 1
footprint=0603
}
C 43200 54900 1 270 1 capacitor-1.sym
{
T 43900 55100 5 10 0 0 90 2 1
device=CAPACITOR
T 44100 55100 5 10 0 0 90 2 1
symversion=0.1
T 43200 54900 5 10 0 1 0 6 1
footprint=0603
T 43500 55500 5 10 1 1 0 0 1
refdes=C11
T 43500 55200 5 10 1 1 180 6 1
value=100p
}
C 43800 54900 1 270 1 capacitor-1.sym
{
T 44500 55100 5 10 0 0 90 2 1
device=CAPACITOR
T 44700 55100 5 10 0 0 90 2 1
symversion=0.1
T 43800 54900 5 10 0 1 0 6 1
footprint=0603
T 44100 55500 5 10 1 1 0 0 1
refdes=C12
T 44100 55200 5 10 1 1 180 6 1
value=1n
}
C 44400 54900 1 270 1 capacitor-1.sym
{
T 45100 55100 5 10 0 0 90 2 1
device=CAPACITOR
T 45300 55100 5 10 0 0 90 2 1
symversion=0.1
T 44400 54900 5 10 0 1 0 6 1
footprint=0603
T 44700 55500 5 10 1 1 0 0 1
refdes=C13
T 44700 55200 5 10 1 1 180 6 1
value=2.2u
}
C 43900 54500 1 0 0 agnd.sym
N 43400 54700 44600 54700 4
N 43400 54900 43400 54700 4
N 44000 54900 44000 54700 4
N 44600 54900 44600 54700 4
N 43300 55900 44700 55900 4
N 43400 55900 43400 55800 4
N 44000 55900 44000 55800 4
N 44600 55900 44600 55800 4
C 45600 56000 1 180 0 resistor-2.sym
{
T 45200 55650 5 10 0 0 180 0 1
device=RESISTOR
T 45100 56000 5 10 1 1 0 6 1
refdes=R9
T 45200 56000 5 10 1 1 0 0 1
value=1.8
T 45600 56000 5 10 0 0 0 0 1
footprint=0603
}
C 45900 55900 1 0 1 vcc.sym
{
T 45900 57600 5 8 0 0 0 6 1
footprint=none
T 45900 57400 5 8 0 0 0 6 1
symversion=1.0
T 45900 55900 5 10 0 1 0 6 1
net=5V:1
T 45900 56000 5 10 1 1 0 0 1
value=5V
}
N 45800 55900 45600 55900 4
N 42200 55900 42200 53700 4
N 42400 55900 42200 55900 4
C 46400 55800 1 0 0 inductor-1.sym
{
T 46600 56300 5 10 0 0 0 0 1
device=INDUCTOR
T 46600 56500 5 10 0 0 0 0 1
symversion=0.1
T 46400 55800 5 10 0 0 0 0 1
footprint=0603
T 46800 56000 5 10 1 1 0 6 1
refdes=L3
T 46900 56000 5 10 1 1 0 0 1
value=470nH
}
C 47200 54900 1 270 1 capacitor-1.sym
{
T 47900 55100 5 10 0 0 90 2 1
device=CAPACITOR
T 48100 55100 5 10 0 0 90 2 1
symversion=0.1
T 47200 54900 5 10 0 1 0 6 1
footprint=0603
T 47500 55500 5 10 1 1 0 0 1
refdes=C15
T 47500 55200 5 10 1 1 180 6 1
value=100p
}
C 47800 54900 1 270 1 capacitor-1.sym
{
T 48500 55100 5 10 0 0 90 2 1
device=CAPACITOR
T 48700 55100 5 10 0 0 90 2 1
symversion=0.1
T 47800 54900 5 10 0 1 0 6 1
footprint=0603
T 48100 55500 5 10 1 1 0 0 1
refdes=C16
T 48100 55200 5 10 1 1 180 6 1
value=1n
}
C 48400 54900 1 270 1 capacitor-1.sym
{
T 49100 55100 5 10 0 0 90 2 1
device=CAPACITOR
T 49300 55100 5 10 0 0 90 2 1
symversion=0.1
T 48400 54900 5 10 0 1 0 6 1
footprint=0603
T 48700 55500 5 10 1 1 0 0 1
refdes=C18
T 48700 55200 5 10 1 1 180 6 1
value=2.2u
}
C 47900 54500 1 0 0 agnd.sym
N 47400 54700 48600 54700 4
N 47400 54900 47400 54700 4
N 48000 54900 48000 54700 4
N 48600 54900 48600 54700 4
N 47300 55900 48700 55900 4
N 47400 55900 47400 55800 4
N 48000 55900 48000 55800 4
N 48600 55900 48600 55800 4
C 49600 56000 1 180 0 resistor-2.sym
{
T 49200 55650 5 10 0 0 180 0 1
device=RESISTOR
T 49600 56000 5 10 0 0 0 0 1
footprint=0603
T 49100 56000 5 10 1 1 0 6 1
refdes=R12
T 49200 56000 5 10 1 1 0 0 1
value=1.8
}
C 49900 55900 1 0 1 vcc.sym
{
T 49900 57600 5 8 0 0 0 6 1
footprint=none
T 49900 57400 5 8 0 0 0 6 1
symversion=1.0
T 49900 55900 5 10 0 1 0 6 1
net=5V:1
T 49900 56000 5 10 1 1 0 0 1
value=5V
}
N 49800 55900 49600 55900 4
N 46400 55900 46200 55900 4
N 46200 55900 46200 53700 4
C 36300 42600 1 270 1 capacitor-1.sym
{
T 37000 42800 5 10 0 0 90 2 1
device=CAPACITOR
T 37200 42800 5 10 0 0 90 2 1
symversion=0.1
T 36300 42600 5 10 0 1 0 6 1
footprint=0603
T 36600 43200 5 10 1 1 0 0 1
refdes=C23
T 36600 42900 5 10 1 1 180 6 1
value=2.2u
}
C 36400 42400 1 0 0 agnd.sym
N 36500 43900 36500 43500 4
C 48000 44100 1 180 0 capacitor-1.sym
{
T 47800 43400 5 10 0 0 180 0 1
device=CAPACITOR
T 47800 43200 5 10 0 0 180 0 1
symversion=0.1
T 48000 44100 5 10 0 1 90 0 1
footprint=0603
T 47400 44000 5 10 1 1 0 6 1
refdes=C47
T 47700 44000 5 10 1 1 0 0 1
value=10n
}
C 48000 43700 1 180 0 capacitor-1.sym
{
T 47800 43000 5 10 0 0 180 0 1
device=CAPACITOR
T 47800 42800 5 10 0 0 180 0 1
symversion=0.1
T 48000 43700 5 10 0 1 90 0 1
footprint=0603
T 47400 43600 5 10 1 1 0 6 1
refdes=C48
T 47700 43600 5 10 1 1 0 0 1
value=10n
}
N 46900 43500 47100 43500 4
N 48000 43500 56500 43500 4
C 62200 51200 1 0 0 output-1.sym
{
T 62300 51500 5 10 0 0 0 0 1
device=OUTPUT
T 62200 51200 5 10 0 0 0 0 1
net=MUXOUT:1
T 63100 51200 5 10 1 1 0 0 1
value=MUXOUT
}
N 71400 34300 71200 34300 4
N 71400 38300 71200 38300 4
C 64400 35100 1 270 1 resistor-2.sym
{
T 64750 35500 5 10 0 0 90 2 1
device=RESISTOR
T 64400 35100 5 10 0 1 0 6 1
footprint=0603
T 64700 35600 5 10 1 1 0 0 1
refdes=R50
T 64700 35500 5 10 1 1 180 6 1
value=10k
}
C 64600 36100 1 0 1 vcc.sym
{
T 64600 37800 5 8 0 0 0 6 1
footprint=none
T 64600 37600 5 8 0 0 0 6 1
symversion=1.0
T 64600 36100 5 10 0 1 0 6 1
net=3V3:1
T 64900 36200 5 10 1 1 0 6 1
value=3V3
}
C 66100 36100 1 270 0 agnd.sym
C 67300 36200 1 180 0 capacitor-1.sym
{
T 67100 35500 5 10 0 0 180 0 1
device=CAPACITOR
T 67100 35300 5 10 0 0 180 0 1
symversion=0.1
T 67300 36200 5 10 0 1 90 0 1
footprint=0603
T 66800 36200 5 10 1 1 0 6 1
refdes=C106
T 66900 36200 5 10 1 1 0 0 1
value=100p
}
C 67300 35700 1 180 0 capacitor-1.sym
{
T 67100 35000 5 10 0 0 180 0 1
device=CAPACITOR
T 67100 34800 5 10 0 0 180 0 1
symversion=0.1
T 67300 35700 5 10 0 1 90 0 1
footprint=0603
T 66800 35600 5 10 1 1 0 6 1
refdes=C107
T 66900 35600 5 10 1 1 0 0 1
value=0.1u
}
N 66400 36000 66300 36000 4
N 66300 36000 66300 35500 4
N 66300 35500 66400 35500 4
N 67400 35900 67600 35900 4
N 67400 36000 67400 35500 4
N 67400 35500 67300 35500 4
C 67300 35200 1 180 0 resistor-2.sym
{
T 66900 34850 5 10 0 0 180 0 1
device=RESISTOR
T 66800 35000 5 10 1 1 180 0 1
refdes=R56
T 66900 35000 5 10 1 1 180 6 1
value=100
T 67300 35200 5 10 0 0 0 0 1
footprint=0603
}
N 64500 36100 64500 36000 4
N 67300 35100 67600 35100 4
C 67300 34800 1 180 0 resistor-2.sym
{
T 66900 34450 5 10 0 0 180 0 1
device=RESISTOR
T 66800 34600 5 10 1 1 180 0 1
refdes=R58
T 66900 34600 5 10 1 1 180 6 1
value=100
T 67300 34800 5 10 0 0 0 0 1
footprint=0603
}
C 67300 34400 1 180 0 resistor-2.sym
{
T 66900 34050 5 10 0 0 180 0 1
device=RESISTOR
T 66800 34200 5 10 1 1 180 0 1
refdes=R61
T 66900 34200 5 10 1 1 180 6 1
value=100
T 67300 34400 5 10 0 0 0 0 1
footprint=0603
}
C 67300 34000 1 180 0 resistor-2.sym
{
T 66900 33650 5 10 0 0 180 0 1
device=RESISTOR
T 66800 33800 5 10 1 1 180 0 1
refdes=R62
T 66900 33800 5 10 1 1 180 6 1
value=100
T 67300 34000 5 10 0 0 0 0 1
footprint=0603
}
N 67300 34700 67600 34700 4
N 67300 34300 67600 34300 4
N 67300 33900 67600 33900 4
N 66400 33900 66300 33900 4
N 66400 34300 66300 34300 4
N 66400 34700 66300 34700 4
N 64200 35100 66400 35100 4
N 67300 36000 67400 36000 4
N 71400 39500 71200 39500 4
C 55700 42000 1 90 0 capacitor-1.sym
{
T 55000 42200 5 10 0 0 90 0 1
device=CAPACITOR
T 54800 42200 5 10 0 0 90 0 1
symversion=0.1
T 55700 42000 5 10 0 1 0 0 1
footprint=0603
T 55400 42600 5 10 1 1 0 6 1
refdes=C77
T 55400 42300 5 10 1 1 180 0 1
value=1n
}
C 55400 41600 1 0 0 agnd.sym
N 55500 42000 55500 41800 4
C 60000 45300 1 180 0 capacitor-1.sym
{
T 59800 44600 5 10 0 0 180 0 1
device=CAPACITOR
T 59800 44400 5 10 0 0 180 0 1
symversion=0.1
T 60000 45300 5 10 0 1 90 0 1
footprint=0603
T 59400 45200 5 10 1 1 0 6 1
refdes=C85
T 59700 45200 5 10 1 1 0 0 1
value=100p
}
C 60300 45000 1 90 0 agnd.sym
N 60100 45100 60000 45100 4
N 59100 45100 59000 45100 4
C 62900 46200 1 180 0 capacitor-1.sym
{
T 62700 45500 5 10 0 0 180 0 1
device=CAPACITOR
T 62700 45300 5 10 0 0 180 0 1
symversion=0.1
T 62900 46200 5 10 0 1 90 0 1
footprint=0603
T 62300 46100 5 10 1 1 0 6 1
refdes=C92
T 62600 46100 5 10 1 1 0 0 1
value=100p
}
N 64500 46000 62900 46000 4
N 62000 46000 55500 46000 4
C 61600 51300 1 0 0 testpt-1.sym
{
T 62000 52200 5 10 0 0 0 0 1
device=TESTPOINT
T 62000 52000 5 10 0 0 0 0 1
footprint=JUMPER1
T 61800 51500 5 10 1 1 0 0 1
refdes=TP5
T 61600 51300 5 10 0 0 0 0 1
value=TESTPOINT
}
C 62600 44500 1 180 0 capacitor-1.sym
{
T 62400 43800 5 10 0 0 180 0 1
device=CAPACITOR
T 62400 43600 5 10 0 0 180 0 1
symversion=0.1
T 62600 44500 5 10 0 1 90 0 1
footprint=0603
T 62000 44400 5 10 1 1 0 6 1
refdes=C94
T 62300 44400 5 10 1 1 0 0 1
value=10n
}
N 62600 44300 62900 44300 4
N 61700 44300 61500 44300 4
C 62900 43200 1 180 0 resistor-2.sym
{
T 62500 42850 5 10 0 0 180 0 1
device=RESISTOR
T 62400 43300 5 10 1 1 0 6 1
refdes=R31
T 62500 43300 5 10 1 1 0 0 1
value=10k
T 62900 43200 5 10 0 0 0 0 1
footprint=0603
}
C 63200 43100 1 0 1 vcc.sym
{
T 63200 44800 5 8 0 0 0 6 1
footprint=none
T 63200 44600 5 8 0 0 0 6 1
symversion=1.0
T 63200 43100 5 10 0 1 0 6 1
net=3V3:1
T 63500 43200 5 10 1 1 0 6 1
value=3V3
}
N 63100 43100 62900 43100 4
N 61700 42700 61700 43100 4
N 61700 43100 62000 43100 4
C 62800 41800 1 180 0 resistor-2.sym
{
T 62400 41450 5 10 0 0 180 0 1
device=RESISTOR
T 62300 41900 5 10 1 1 0 6 1
refdes=R32
T 62400 41900 5 10 1 1 0 0 1
value=10k
T 62800 41800 5 10 0 0 0 0 1
footprint=0603
}
N 61700 42300 61700 41700 4
N 61700 41700 61900 41700 4
C 63100 41700 1 0 1 vcc.sym
{
T 63100 43400 5 8 0 0 0 6 1
footprint=none
T 63100 43200 5 8 0 0 0 6 1
symversion=1.0
T 63100 41700 5 10 0 1 0 6 1
net=3V3:1
T 63400 41800 5 10 1 1 0 6 1
value=3V3
}
N 63000 41700 62800 41700 4
C 67300 51000 1 180 0 resistor-2.sym
{
T 66900 50650 5 10 0 0 180 0 1
device=RESISTOR
T 66800 51100 5 10 1 1 0 6 1
refdes=R29
T 66900 51100 5 10 1 1 0 0 1
value=10k
T 67300 51000 5 10 0 0 0 0 1
footprint=0603
}
N 67500 50500 67500 50900 4
N 67500 50900 67300 50900 4
N 66200 51300 66200 50900 4
N 66200 50900 66400 50900 4
C 56300 53900 1 180 0 capacitor-1.sym
{
T 56100 53200 5 10 0 0 180 0 1
device=CAPACITOR
T 56100 53000 5 10 0 0 180 0 1
symversion=0.1
T 56300 53900 5 10 0 1 90 0 1
footprint=0603
T 55700 53800 5 10 1 1 0 6 1
refdes=C43
T 56000 53800 5 10 1 1 0 0 1
value=DNI
}
N 56300 53700 56700 53700 4
N 55100 53700 55400 53700 4
C 56200 51800 1 180 0 resistor-2.sym
{
T 55800 51450 5 10 0 0 180 0 1
device=RESISTOR
T 55700 51900 5 10 1 1 0 6 1
refdes=R19
T 55800 51900 5 10 1 1 0 0 1
value=10k
T 56200 51800 5 10 0 0 0 0 1
footprint=0603
}
N 55100 52100 55100 51700 4
N 55100 51700 55300 51700 4
N 56200 51700 56500 51700 4
N 56500 51700 56500 51300 4
N 49700 40100 49200 40100 4
N 49200 40000 49200 40200 4
N 50000 40800 49700 40800 4
N 49700 40800 49700 41200 4
C 49000 41100 1 270 0 capacitor-1.sym
{
T 49700 40900 5 10 0 1 270 0 1
device=CAPACITOR
T 49000 41100 5 10 0 1 0 0 1
footprint=0603
T 49100 40900 5 10 1 1 180 0 1
refdes=C62
T 49100 40500 5 10 1 1 180 0 1
value=470n
}
N 49200 41100 49200 41200 4
N 52000 41200 54400 41200 4
C 53100 40600 1 180 0 capacitor-1.sym
{
T 52900 39900 5 10 0 1 180 0 1
device=CAPACITOR
T 53100 40600 5 10 0 1 270 0 1
footprint=0603
T 52200 40200 5 10 1 1 0 0 1
refdes=C73
T 53200 40200 5 10 1 1 0 6 1
value=470p
}
N 53400 40400 53400 41200 4
C 53800 41100 1 270 0 capacitor-1.sym
{
T 54500 40900 5 10 0 1 270 0 1
device=CAPACITOR
T 53800 41100 5 10 0 1 0 0 1
footprint=0603
T 54100 40900 5 10 1 1 180 6 1
refdes=C81
T 54100 40500 5 10 1 1 180 6 1
value=1u
}
N 54000 41200 54000 41100 4
N 39500 41200 50000 41200 4
C 54300 41200 1 0 0 vcc.sym
{
T 54300 42900 5 8 0 0 0 0 1
footprint=none
T 54300 42700 5 8 0 0 0 0 1
symversion=1.0
T 54300 41200 5 10 0 0 0 0 1
net=3V3_2:1
T 54500 41200 5 10 1 1 0 0 1
value=3V3_2
}
C 49900 39900 1 0 0 ADP3330.sym
{
T 50300 41900 5 10 0 0 0 0 1
device=LDO
T 50300 42100 5 10 0 0 0 0 1
footprint=SOT26
T 49900 39900 5 10 0 0 0 0 1
value=ADP3330ARTZ-3.3
T 51700 41700 5 10 1 1 0 6 1
refdes=U16
}
N 49700 40100 49700 40400 4
N 49700 40400 50000 40400 4
C 52200 40700 1 0 0 resistor-2.sym
{
T 52600 41050 5 10 0 1 0 0 1
device=RESISTOR
T 52200 40700 5 10 0 1 0 0 1
footprint=0603
T 52200 41100 5 10 1 1 180 6 1
refdes=R23
T 53200 41100 5 10 1 1 180 0 1
value=330k
}
C 53900 41200 1 0 0 testpt-1.sym
{
T 54300 42100 5 10 0 0 0 0 1
device=TESTPOINT
T 54300 41900 5 10 0 0 0 0 1
footprint=JUMPER1
T 53900 41200 5 10 0 0 0 0 1
value=TESTPOINT
T 54000 41600 5 10 1 1 0 0 1
refdes=TP7
}
N 52000 40400 52200 40400 4
N 53100 40400 53400 40400 4
N 53100 40800 53400 40800 4
N 52000 40800 52200 40800 4
N 48100 35800 48100 41200 4
C 49900 37100 1 0 0 ADP3335.sym
{
T 50300 39500 5 10 0 1 0 0 1
device=LDO
T 50300 39700 5 10 0 1 0 0 1
footprint=MSOP8
T 49900 37100 5 10 0 0 0 0 1
value=ADP3335ARMZ-3.3
T 51700 39300 5 10 1 1 0 6 1
refdes=U18
}
N 50000 37600 49200 37600 4
N 49200 37500 49200 37700 4
N 52000 38800 54500 38800 4
N 52300 38000 52300 38800 4
N 52300 38400 52000 38400 4
N 52300 38000 52000 38000 4
C 52600 38600 1 270 0 capacitor-1.sym
{
T 53300 38400 5 10 0 1 270 0 1
device=CAPACITOR
T 52600 38600 5 10 0 1 0 0 1
footprint=0603
T 52900 38400 5 10 1 1 180 6 1
refdes=C87
T 52900 38000 5 10 1 1 180 6 1
value=470p
}
N 52000 37600 52800 37600 4
N 52800 37600 52800 37700 4
N 52800 38800 52800 38600 4
C 53400 38600 1 270 0 capacitor-1.sym
{
T 54100 38400 5 10 0 1 270 0 1
device=CAPACITOR
T 53400 38600 5 10 0 1 0 0 1
footprint=0603
T 53700 38400 5 10 1 1 180 6 1
refdes=C89
T 53700 38000 5 10 1 1 180 6 1
value=1u
}
N 53600 38800 53600 38600 4
N 53600 37700 53600 37600 4
N 50000 38400 49700 38400 4
N 49700 38000 49700 38800 4
C 49000 38600 1 270 0 capacitor-1.sym
{
T 49700 38400 5 10 0 1 270 0 1
device=CAPACITOR
T 49000 38600 5 10 0 1 0 0 1
footprint=0603
T 49100 38400 5 10 1 1 180 0 1
refdes=C67
T 49100 38000 5 10 1 1 180 0 1
value=1u
}
N 50000 38000 49700 38000 4
N 49200 38600 49200 38800 4
C 54400 38800 1 0 0 vcc.sym
{
T 54400 40500 5 8 0 0 0 0 1
footprint=none
T 54400 40300 5 8 0 0 0 0 1
symversion=1.0
T 54400 38800 5 10 0 1 0 0 1
net=3V3_3:1
T 54600 38800 5 10 1 1 0 0 1
value=3V3_3
}
C 53500 37400 1 0 0 agnd.sym
C 49100 37300 1 0 0 agnd.sym
C 53500 38800 1 0 0 testpt-1.sym
{
T 53900 39700 5 10 0 0 0 0 1
device=TESTPOINT
T 53900 39500 5 10 0 0 0 0 1
footprint=JUMPER1
T 53500 38800 5 10 0 0 0 0 1
value=TESTPOINT
T 53600 39200 5 10 1 1 0 0 1
refdes=TP9
}
N 48100 38800 50000 38800 4
N 48100 35800 50000 35800 4
C 49900 34200 1 0 0 ADP7104.sym
{
T 50300 36500 5 10 0 1 0 0 1
device=ADP7104ACPZ-5.0-R7
T 50300 36700 5 10 0 0 0 0 1
footprint=LFCSP_WD8_3_EP
T 51700 36300 5 10 1 1 0 6 1
refdes=U19
}
C 49400 34900 1 90 0 capacitor-1.sym
{
T 48700 35100 5 10 0 0 90 0 1
device=CAPACITOR
T 48500 35100 5 10 0 0 90 0 1
symversion=0.1
T 49400 34900 5 10 0 1 0 0 1
footprint=0603
T 49100 35500 5 10 1 1 0 6 1
refdes=C83
T 49100 35200 5 10 1 1 180 0 1
value=1u
}
C 49100 34700 1 0 0 agnd.sym
N 50000 35400 49700 35400 4
N 49700 35400 49700 35800 4
C 50900 33800 1 0 0 agnd.sym
N 50600 34300 50600 34000 4
N 50600 34000 51400 34000 4
N 51400 34300 51400 34000 4
N 51000 34300 51000 34000 4
C 53400 34900 1 90 0 resistor-2.sym
{
T 53050 35300 5 10 0 0 90 0 1
device=RESISTOR
T 53400 34900 5 10 0 1 0 0 1
footprint=0603
T 53100 35400 5 10 1 1 0 6 1
refdes=R30
T 53100 35200 5 10 1 1 180 0 1
value=100k
}
C 54500 34900 1 90 0 capacitor-1.sym
{
T 53800 35100 5 10 0 0 90 0 1
device=CAPACITOR
T 53600 35100 5 10 0 0 90 0 1
symversion=0.1
T 54500 34900 5 10 0 1 0 0 1
footprint=0603
T 54200 35500 5 10 1 1 0 6 1
refdes=C95
T 54200 35200 5 10 1 1 180 0 1
value=1u
}
C 54200 34700 1 0 0 agnd.sym
N 54300 35800 52000 35800 4
N 52300 34600 53300 34600 4
N 53300 34600 53300 34900 4
N 52000 35000 52300 35000 4
N 52300 35000 52300 34600 4
N 52000 35400 52300 35400 4
N 52300 35400 52300 35800 4
C 54200 35800 1 0 0 vcc.sym
{
T 54200 37500 5 8 0 0 0 0 1
footprint=none
T 54200 37300 5 8 0 0 0 0 1
symversion=1.0
T 54200 35800 5 10 0 1 0 0 1
net=5V_2:1
T 54400 35900 5 10 1 1 0 0 1
value=5V_2
}
C 53200 35800 1 0 0 testpt-1.sym
{
T 53600 36700 5 10 0 0 0 0 1
device=TESTPOINT
T 53600 36500 5 10 0 0 0 0 1
footprint=JUMPER1
T 53200 35800 5 10 0 0 0 0 1
value=TESTPOINT
T 53400 35900 5 10 1 1 0 0 1
refdes=TP10
}
C 41600 36100 1 0 0 ADP3335.sym
{
T 42000 38500 5 10 0 1 0 0 1
device=LDO
T 42000 38700 5 10 0 1 0 0 1
footprint=MSOP8
T 41600 36100 5 10 0 0 0 0 1
value=ADP3335ARMZ-5.0
T 43400 38300 5 10 1 1 0 6 1
refdes=U13
}
N 41700 36600 40900 36600 4
N 40900 36500 40900 36700 4
N 43700 37800 46200 37800 4
N 44000 37000 44000 37800 4
N 44000 37400 43700 37400 4
N 44000 37000 43700 37000 4
C 44300 37600 1 270 0 capacitor-1.sym
{
T 45000 37400 5 10 0 1 270 0 1
device=CAPACITOR
T 44300 37600 5 10 0 1 0 0 1
footprint=0603
T 44600 37400 5 10 1 1 180 6 1
refdes=C59
T 44600 37000 5 10 1 1 180 6 1
value=470p
}
N 43700 36600 44500 36600 4
N 44500 36600 44500 36700 4
N 44500 37800 44500 37600 4
C 45100 37600 1 270 0 capacitor-1.sym
{
T 45800 37400 5 10 0 1 270 0 1
device=CAPACITOR
T 45100 37600 5 10 0 1 0 0 1
footprint=0603
T 45400 37400 5 10 1 1 180 6 1
refdes=C60
T 45400 37000 5 10 1 1 180 6 1
value=1u
}
N 45300 37800 45300 37600 4
N 45300 36700 45300 36600 4
N 41700 37400 41400 37400 4
N 41400 37000 41400 37800 4
C 40700 37600 1 270 0 capacitor-1.sym
{
T 41400 37400 5 10 0 1 270 0 1
device=CAPACITOR
T 40700 37600 5 10 0 1 0 0 1
footprint=0603
T 40800 37400 5 10 1 1 180 0 1
refdes=C45
T 40800 37000 5 10 1 1 180 0 1
value=1u
}
N 41700 37000 41400 37000 4
N 40900 37600 40900 37800 4
C 46100 37800 1 0 0 vcc.sym
{
T 46100 39500 5 8 0 0 0 0 1
footprint=none
T 46100 39300 5 8 0 0 0 0 1
symversion=1.0
T 46100 37800 5 10 0 1 0 0 1
net=5V:1
T 46300 37800 5 10 1 1 0 0 1
value=5V
}
C 45200 36400 1 0 0 agnd.sym
C 40800 36300 1 0 0 agnd.sym
C 45200 37800 1 0 0 testpt-1.sym
{
T 45600 38700 5 10 0 0 0 0 1
device=TESTPOINT
T 45600 38500 5 10 0 0 0 0 1
footprint=JUMPER1
T 45200 37800 5 10 0 0 0 0 1
value=TESTPOINT
T 45300 38200 5 10 1 1 0 0 1
refdes=TP4
}
N 31000 53000 31000 54100 4
C 65800 32000 1 0 0 led-2.sym
{
T 65900 32600 5 10 0 0 0 0 1
device=LED
T 65800 32000 5 10 0 1 90 0 1
footprint=0603
T 65800 32000 5 10 0 0 0 6 1
value=GREEN
T 66400 31900 5 10 1 1 180 8 1
refdes=D1
}
C 64600 32200 1 180 1 resistor-2.sym
{
T 65000 31850 5 10 0 0 180 6 1
device=RESISTOR
T 64600 32200 5 10 0 1 90 2 1
footprint=0603
T 65100 32000 5 10 1 1 180 6 1
refdes=R63
T 64700 32000 5 10 1 1 180 6 1
value=3k3
}
N 65500 32100 65800 32100 4
N 64300 32100 64600 32100 4
C 64200 32100 1 0 0 vcc.sym
{
T 64200 33800 5 8 0 0 0 0 1
footprint=none
T 64200 33600 5 8 0 0 0 0 1
symversion=1.0
T 64200 32100 5 10 0 0 0 0 1
net=3V3_2:1
T 64200 32100 5 10 1 1 0 6 1
value=3V3_2
}
N 67000 32100 66700 32100 4
C 67200 32000 1 90 0 agnd.sym
C 66500 39600 1 180 1 input-1.sym
{
T 66500 39300 5 10 0 0 180 6 1
device=INPUT
T 66500 39600 5 10 0 0 180 6 1
net=IN0:1
T 66400 39400 5 10 1 1 0 6 1
value=IN0
}
N 67300 39500 67600 39500 4
C 66500 39200 1 180 1 input-1.sym
{
T 66500 38900 5 10 0 0 180 6 1
device=INPUT
T 66500 39200 5 10 0 0 180 6 1
net=IN1:1
T 66400 39000 5 10 1 1 0 6 1
value=IN1
}
N 67300 39100 67600 39100 4
C 66500 38800 1 180 1 input-1.sym
{
T 66500 38500 5 10 0 0 180 6 1
device=INPUT
T 66500 38800 5 10 0 0 180 6 1
net=IN2:1
T 66400 38600 5 10 1 1 0 6 1
value=IN2
}
N 67300 38700 67600 38700 4
C 66500 38400 1 180 1 input-1.sym
{
T 66500 38100 5 10 0 0 180 6 1
device=INPUT
T 66500 38400 5 10 0 0 180 6 1
net=IN3:1
T 66400 38200 5 10 1 1 0 6 1
value=IN3
}
N 67300 38300 67600 38300 4
C 66500 38000 1 180 1 input-1.sym
{
T 66500 37700 5 10 0 0 180 6 1
device=INPUT
T 66500 38000 5 10 0 0 180 6 1
net=IN4:1
T 66400 37800 5 10 1 1 0 6 1
value=IN4
}
N 67300 37900 67600 37900 4
C 66500 37600 1 180 1 input-1.sym
{
T 66500 37300 5 10 0 0 180 6 1
device=INPUT
T 66500 37600 5 10 0 0 180 6 1
net=IN5:1
T 66400 37400 5 10 1 1 0 6 1
value=IN5
}
N 67300 37500 67600 37500 4
C 66500 37200 1 180 1 input-1.sym
{
T 66500 36900 5 10 0 0 180 6 1
device=INPUT
T 66500 37200 5 10 0 0 180 6 1
net=IN6:1
T 66400 37000 5 10 1 1 0 6 1
value=IN6
}
N 67300 37100 67600 37100 4
C 66500 36800 1 180 1 input-1.sym
{
T 66500 36500 5 10 0 0 180 6 1
device=INPUT
T 66500 36800 5 10 0 0 180 6 1
net=IN7:1
T 66400 36600 5 10 1 1 0 6 1
value=IN7
}
N 67300 36700 67600 36700 4
C 57600 32200 1 180 1 resistor-2.sym
{
T 58000 31850 5 10 0 0 180 6 1
device=RESISTOR
T 57600 32200 5 10 0 1 90 2 1
footprint=0603
T 58000 32300 5 10 1 1 0 6 1
refdes=R41
T 58100 32300 5 10 1 1 0 0 1
value=XXX
}
C 57500 32100 1 0 1 vcc.sym
{
T 57500 33800 5 8 0 0 0 6 1
footprint=none
T 57500 33600 5 8 0 0 0 6 1
symversion=1.0
T 57500 32100 5 10 0 1 0 6 1
net=2V5:1
T 57300 32200 5 10 1 1 0 6 1
value=2V5
}
N 57400 32100 57600 32100 4
N 58500 32100 58900 32100 4
C 57600 31600 1 180 1 resistor-2.sym
{
T 58000 31250 5 10 0 0 180 6 1
device=RESISTOR
T 57600 31600 5 10 0 1 90 2 1
footprint=0603
T 58000 31700 5 10 1 1 0 6 1
refdes=R44
T 58100 31700 5 10 1 1 0 0 1
value=XXX
}
C 57200 31600 1 270 0 agnd.sym
N 57400 31500 57600 31500 4
N 58700 32100 58700 31500 4
N 58700 31500 58500 31500 4
C 57600 30800 1 180 1 resistor-2.sym
{
T 58000 30450 5 10 0 0 180 6 1
device=RESISTOR
T 57600 30800 5 10 0 1 90 2 1
footprint=0603
T 58000 30900 5 10 1 1 0 6 1
refdes=R45
T 58100 30900 5 10 1 1 0 0 1
value=XXX
}
C 57500 30700 1 0 1 vcc.sym
{
T 57500 32400 5 8 0 0 0 6 1
footprint=none
T 57500 32200 5 8 0 0 0 6 1
symversion=1.0
T 57500 30700 5 10 0 1 0 6 1
net=5V:1
T 57300 30800 5 10 1 1 0 6 1
value=5V
}
N 57400 30700 57600 30700 4
N 58500 30700 58900 30700 4
C 57600 30200 1 180 1 resistor-2.sym
{
T 58000 29850 5 10 0 0 180 6 1
device=RESISTOR
T 57600 30200 5 10 0 1 90 2 1
footprint=0603
T 58000 30300 5 10 1 1 0 6 1
refdes=R47
T 58100 30300 5 10 1 1 0 0 1
value=XXX
}
C 57200 30200 1 270 0 agnd.sym
N 57400 30100 57600 30100 4
N 58700 30700 58700 30100 4
N 58700 30100 58500 30100 4
C 57600 29400 1 180 1 resistor-2.sym
{
T 58000 29050 5 10 0 0 180 6 1
device=RESISTOR
T 57600 29400 5 10 0 1 90 2 1
footprint=0603
T 58000 29500 5 10 1 1 0 6 1
refdes=R49
T 58100 29500 5 10 1 1 0 0 1
value=XXX
}
C 57500 29300 1 0 1 vcc.sym
{
T 57500 31000 5 8 0 0 0 6 1
footprint=none
T 57500 30800 5 8 0 0 0 6 1
symversion=1.0
T 57500 29300 5 10 0 1 0 6 1
net=5V_2:1
T 57300 29400 5 10 1 1 0 6 1
value=5V_2
}
N 57400 29300 57600 29300 4
N 58500 29300 58900 29300 4
C 57600 28800 1 180 1 resistor-2.sym
{
T 58000 28450 5 10 0 0 180 6 1
device=RESISTOR
T 57600 28800 5 10 0 1 90 2 1
footprint=0603
T 58000 28900 5 10 1 1 0 6 1
refdes=R51
T 58100 28900 5 10 1 1 0 0 1
value=XXX
}
C 57200 28800 1 270 0 agnd.sym
N 57400 28700 57600 28700 4
N 58700 29300 58700 28700 4
N 58700 28700 58500 28700 4
C 61000 32200 1 180 1 resistor-2.sym
{
T 61400 31850 5 10 0 0 180 6 1
device=RESISTOR
T 61000 32200 5 10 0 1 90 2 1
footprint=0603
T 61400 32300 5 10 1 1 0 6 1
refdes=R52
T 61500 32300 5 10 1 1 0 0 1
value=XXX
}
C 60900 32100 1 0 1 vcc.sym
{
T 60900 33800 5 8 0 0 0 6 1
footprint=none
T 60900 33600 5 8 0 0 0 6 1
symversion=1.0
T 60900 32100 5 10 0 1 0 6 1
net=3V3:1
T 60700 32200 5 10 1 1 0 6 1
value=3V3
}
N 60800 32100 61000 32100 4
N 61900 32100 62300 32100 4
C 61000 31600 1 180 1 resistor-2.sym
{
T 61400 31250 5 10 0 0 180 6 1
device=RESISTOR
T 61000 31600 5 10 0 1 90 2 1
footprint=0603
T 61400 31700 5 10 1 1 0 6 1
refdes=R53
T 61500 31700 5 10 1 1 0 0 1
value=XXX
}
C 60600 31600 1 270 0 agnd.sym
N 60800 31500 61000 31500 4
N 62100 32100 62100 31500 4
N 62100 31500 61900 31500 4
C 61000 30800 1 180 1 resistor-2.sym
{
T 61400 30450 5 10 0 0 180 6 1
device=RESISTOR
T 61000 30800 5 10 0 1 90 2 1
footprint=0603
T 61400 30900 5 10 1 1 0 6 1
refdes=R54
T 61500 30900 5 10 1 1 0 0 1
value=XXX
}
C 60900 30700 1 0 1 vcc.sym
{
T 60900 32400 5 8 0 0 0 6 1
footprint=none
T 60900 32200 5 8 0 0 0 6 1
symversion=1.0
T 60900 30700 5 10 0 1 0 6 1
net=3V3_2:1
T 60700 30800 5 10 1 1 0 6 1
value=3V3_2
}
N 60800 30700 61000 30700 4
N 61900 30700 62300 30700 4
C 61000 30200 1 180 1 resistor-2.sym
{
T 61400 29850 5 10 0 0 180 6 1
device=RESISTOR
T 61000 30200 5 10 0 1 90 2 1
footprint=0603
T 61400 30300 5 10 1 1 0 6 1
refdes=R55
T 61500 30300 5 10 1 1 0 0 1
value=XXX
}
C 60600 30200 1 270 0 agnd.sym
N 60800 30100 61000 30100 4
N 62100 30700 62100 30100 4
N 62100 30100 61900 30100 4
C 61000 29400 1 180 1 resistor-2.sym
{
T 61400 29050 5 10 0 0 180 6 1
device=RESISTOR
T 61000 29400 5 10 0 1 90 2 1
footprint=0603
T 61400 29500 5 10 1 1 0 6 1
refdes=R57
T 61500 29500 5 10 1 1 0 0 1
value=XXX
}
C 60900 29300 1 0 1 vcc.sym
{
T 60900 31000 5 8 0 0 0 6 1
footprint=none
T 60900 30800 5 8 0 0 0 6 1
symversion=1.0
T 60900 29300 5 10 0 1 0 6 1
net=3V3_3:1
T 60700 29400 5 10 1 1 0 6 1
value=3V3_3
}
N 60800 29300 61000 29300 4
N 61900 29300 62300 29300 4
C 61000 28800 1 180 1 resistor-2.sym
{
T 61400 28450 5 10 0 0 180 6 1
device=RESISTOR
T 61000 28800 5 10 0 1 90 2 1
footprint=0603
T 61400 28900 5 10 1 1 0 6 1
refdes=R60
T 61500 28900 5 10 1 1 0 0 1
value=XXX
}
C 60600 28800 1 270 0 agnd.sym
N 60800 28700 61000 28700 4
N 62100 29300 62100 28700 4
N 62100 28700 61900 28700 4
C 64500 30800 1 180 1 resistor-2.sym
{
T 64900 30450 5 10 0 0 180 6 1
device=RESISTOR
T 64500 30800 5 10 0 1 90 2 1
footprint=0603
T 64900 30900 5 10 1 1 0 6 1
refdes=R66
T 65000 30900 5 10 1 1 0 0 1
value=XXX
}
C 64400 30700 1 0 1 vcc.sym
{
T 64400 32400 5 8 0 0 0 6 1
footprint=none
T 64400 32200 5 8 0 0 0 6 1
symversion=1.0
T 64400 30700 5 10 0 1 0 6 1
net=14V:1
T 64200 30800 5 10 1 1 0 6 1
value=14V
}
N 64300 30700 64500 30700 4
N 65400 30700 65800 30700 4
C 64500 30200 1 180 1 resistor-2.sym
{
T 64900 29850 5 10 0 0 180 6 1
device=RESISTOR
T 64500 30200 5 10 0 1 90 2 1
footprint=0603
T 64900 30300 5 10 1 1 0 6 1
refdes=R67
T 65000 30300 5 10 1 1 0 0 1
value=XXX
}
C 64100 30200 1 270 0 agnd.sym
N 64300 30100 64500 30100 4
N 65600 30700 65600 30100 4
N 65600 30100 65400 30100 4
C 64300 29300 1 180 1 input-1.sym
{
T 64300 29000 5 10 0 0 180 6 1
device=INPUT
T 64300 29300 5 10 0 0 180 6 1
net=VCM:1
T 64200 29100 5 10 1 1 0 6 1
value=VCM
}
C 64500 52400 1 0 0 output-1.sym
{
T 64600 52700 5 10 0 0 0 0 1
device=OUTPUT
T 64500 52400 5 10 0 0 0 0 1
net=VCM:1
T 65400 52400 5 10 1 1 0 0 1
value=VCM
}
N 64500 52500 64000 52500 4
N 64000 52500 64000 52100 4
C 28400 51500 1 0 0 agnd.sym
C 65800 31400 1 0 0 led-2.sym
{
T 65900 32000 5 10 0 0 0 0 1
device=LED
T 65800 31400 5 10 0 1 90 0 1
footprint=0603
T 65800 31400 5 10 0 0 0 6 1
value=GREEN
T 66400 31300 5 10 1 1 180 8 1
refdes=D2
}
C 64600 31600 1 180 1 resistor-2.sym
{
T 65000 31250 5 10 0 0 180 6 1
device=RESISTOR
T 64600 31600 5 10 0 1 90 2 1
footprint=0603
T 65100 31400 5 10 1 1 180 6 1
refdes=R64
T 64700 31400 5 10 1 1 180 6 1
value=3k3
}
N 65500 31500 65800 31500 4
N 64300 31500 64600 31500 4
N 67000 31500 66700 31500 4
C 67200 31400 1 90 0 agnd.sym
C 63500 31600 1 180 1 input-1.sym
{
T 63500 31300 5 10 0 0 180 6 1
device=INPUT
T 63500 31600 5 10 0 0 180 6 1
net=MUXOUT:1
T 63400 31400 5 10 1 1 0 6 1
value=MUXOUT
}
C 53500 54300 1 180 0 capacitor-1.sym
{
T 53300 53600 5 10 0 0 180 0 1
device=CAPACITOR
T 53300 53400 5 10 0 0 180 0 1
symversion=0.1
T 53500 54300 5 10 0 1 90 0 1
footprint=0603
T 52900 54200 5 10 1 1 0 6 1
refdes=C34
T 53200 54200 5 10 1 1 0 0 1
value=1n
}
N 51200 54100 52600 54100 4
N 53500 54100 56700 54100 4
C 74700 54500 1 0 0 agnd.sym
C 74700 53700 1 0 0 agnd.sym
C 74700 52900 1 0 0 agnd.sym
C 74700 52100 1 0 0 agnd.sym
C 74700 51300 1 0 0 agnd.sym
C 71600 55300 1 0 0 agnd.sym
C 66900 55300 1 0 0 agnd.sym
C 61600 55300 1 0 0 agnd.sym
C 54300 55300 1 0 0 agnd.sym
C 69900 48100 1 0 0 agnd.sym
C 26100 52800 1 0 0 IPX.sym
{
T 26075 53125 5 10 1 1 0 0 1
refdes=IPX1
T 26191 53395 5 10 0 0 0 0 1
footprint=IPX
T 26191 53595 5 10 0 0 0 0 1
device=CONNECTOR
}
C 41000 45600 1 0 0 IPX.sym
{
T 40975 45925 5 10 1 1 0 0 1
refdes=IPX2
T 41091 46195 5 10 0 0 0 0 1
footprint=IPX
T 41091 46395 5 10 0 0 0 0 1
device=CONNECTOR
}
C 54600 53500 1 0 0 IPX.sym
{
T 54575 53825 5 10 1 1 0 0 1
refdes=IPX3
T 54691 54095 5 10 0 0 0 0 1
footprint=IPX
T 54691 54295 5 10 0 0 0 0 1
device=CONNECTOR
}
C 63400 44100 1 0 1 IPX.sym
{
T 63425 44425 5 10 1 1 0 6 1
refdes=IPX4
T 63309 44695 5 10 0 0 0 6 1
footprint=IPX
T 63309 44895 5 10 0 0 0 6 1
device=CONNECTOR
}
C 75000 54700 1 0 1 IPX.sym
{
T 75025 55025 5 10 1 1 0 6 1
refdes=IPX5
T 74909 55295 5 10 0 0 0 6 1
footprint=IPX
T 74909 55495 5 10 0 0 0 6 1
device=CONNECTOR
}
C 75000 53900 1 0 1 IPX.sym
{
T 75025 54225 5 10 1 1 0 6 1
refdes=IPX6
T 74909 54495 5 10 0 0 0 6 1
footprint=IPX
T 74909 54695 5 10 0 0 0 6 1
device=CONNECTOR
}
C 75000 53100 1 0 1 IPX.sym
{
T 75025 53425 5 10 1 1 0 6 1
refdes=IPX7
T 74909 53695 5 10 0 0 0 6 1
footprint=IPX
T 74909 53895 5 10 0 0 0 6 1
device=CONNECTOR
}
C 75000 52300 1 0 1 IPX.sym
{
T 75025 52625 5 10 1 1 0 6 1
refdes=IPX8
T 74909 52895 5 10 0 0 0 6 1
footprint=IPX
T 74909 53095 5 10 0 0 0 6 1
device=CONNECTOR
}
C 75000 51500 1 0 1 IPX.sym
{
T 75025 51825 5 10 1 1 0 6 1
refdes=IPX9
T 74909 52095 5 10 0 0 0 6 1
footprint=IPX
T 74909 52295 5 10 0 0 0 6 1
device=CONNECTOR
}
C 63100 43900 1 0 0 agnd.sym
C 26200 52600 1 0 0 agnd.sym
N 52900 47500 53800 47500 4
C 63200 47300 1 0 0 MABA007159.sym
{
T 63400 48200 5 10 1 1 0 2 1
refdes=T1
T 63400 48575 5 10 0 0 0 0 1
device=TRANSFORMER
T 63395 48350 5 10 0 0 0 0 1
footprint=MABA007159
}
N 64200 47300 64100 47300 4
C 49100 39800 1 0 0 agnd.sym
C 53900 40000 1 0 0 agnd.sym
C 27400 51800 1 0 0 ABA54563.sym
{
T 29200 53500 5 10 1 1 0 6 1
refdes=U3
T 28300 53000 5 10 0 0 0 0 1
device=ABA-54563-BLKG
T 28300 53200 5 10 0 0 0 0 1
footprint=SC70_6
}
C 48500 54900 1 180 1 GP2S+.sym
{
T 50900 52800 5 10 1 1 180 0 1
refdes=U8
T 49700 53500 5 10 0 0 180 6 1
device=GP2S+
T 49700 53300 5 10 0 0 180 6 1
footprint=QFN12_3_EP
}
C 48200 43800 1 0 0 output-1.sym
{
T 48300 44100 5 10 0 0 0 0 1
device=OUTPUT
T 48200 43800 5 10 0 0 0 0 1
net=REFIN:1
T 49100 43800 5 10 1 1 0 0 1
value=REFIN
}
N 48200 43900 48000 43900 4
C 56300 53400 1 180 0 capacitor-1.sym
{
T 56100 52700 5 10 0 0 180 0 1
device=CAPACITOR
T 56100 52500 5 10 0 0 180 0 1
symversion=0.1
T 56300 53400 5 10 0 1 90 0 1
footprint=0603
T 55700 53300 5 10 1 1 0 6 1
refdes=C108
T 56000 53300 5 10 1 1 0 0 1
value=0.1u
}
N 56300 52700 56500 52700 4
N 56500 52700 56500 52900 4
N 56500 53700 56500 53200 4
N 56500 53200 56300 53200 4
C 54900 53300 1 270 0 agnd.sym
N 55100 53200 55400 53200 4
C 53600 53200 1 270 1 capacitor-1.sym
{
T 54300 53400 5 10 0 0 90 2 1
device=CAPACITOR
T 54500 53400 5 10 0 0 90 2 1
symversion=0.1
T 53600 53200 5 10 0 1 0 6 1
footprint=0603
T 53800 53800 5 10 1 1 0 0 1
refdes=C109
T 53800 53500 5 10 1 1 180 6 1
value=DNI
}
C 53700 53000 1 0 0 agnd.sym
C 65300 29300 1 180 1 resistor-2.sym
{
T 65700 28950 5 10 0 0 180 6 1
device=RESISTOR
T 65300 29300 5 10 0 1 90 2 1
footprint=0603
T 65700 29400 5 10 1 1 0 6 1
refdes=R68
T 65800 29400 5 10 1 1 0 0 1
value=0
}
N 65300 29200 65100 29200 4
N 66400 29200 66200 29200 4
C 62300 32000 1 0 0 output-1.sym
{
T 62400 32300 5 10 0 0 0 0 1
device=OUTPUT
T 62300 32000 5 10 0 0 0 0 1
net=IN0:1
T 63200 32000 5 10 1 1 0 0 1
value=IN0
}
C 58900 29200 1 0 0 output-1.sym
{
T 59000 29500 5 10 0 0 0 0 1
device=OUTPUT
T 58900 29200 5 10 0 0 0 0 1
net=IN7:1
T 59800 29200 5 10 1 1 0 0 1
value=IN7
}
C 58900 32000 1 0 0 output-1.sym
{
T 59000 32300 5 10 0 0 0 0 1
device=OUTPUT
T 58900 32000 5 10 0 0 0 0 1
net=IN4:1
T 59800 32000 5 10 1 1 0 0 1
value=IN4
}
C 58900 30600 1 0 0 output-1.sym
{
T 59000 30900 5 10 0 0 0 0 1
device=OUTPUT
T 58900 30600 5 10 0 0 0 0 1
net=IN3:1
T 59800 30600 5 10 1 1 0 0 1
value=IN3
}
C 66400 29100 1 0 0 output-1.sym
{
T 66500 29400 5 10 0 0 0 0 1
device=OUTPUT
T 66400 29100 5 10 0 0 0 0 1
net=IN1:1
T 67300 29100 5 10 1 1 0 0 1
value=IN1
}
C 65800 30600 1 0 0 output-1.sym
{
T 65900 30900 5 10 0 0 0 0 1
device=OUTPUT
T 65800 30600 5 10 0 0 0 0 1
net=IN2:1
T 66700 30600 5 10 1 1 0 0 1
value=IN2
}
C 62300 29200 1 0 0 output-1.sym
{
T 62400 29500 5 10 0 0 0 0 1
device=OUTPUT
T 62300 29200 5 10 0 0 0 0 1
net=IN6:1
T 63200 29200 5 10 1 1 0 0 1
value=IN6
}
C 62300 30600 1 0 0 output-1.sym
{
T 62400 30900 5 10 0 0 0 0 1
device=OUTPUT
T 62300 30600 5 10 0 0 0 0 1
net=IN5:1
T 63200 30600 5 10 1 1 0 0 1
value=IN5
}
N 71400 35900 71200 35900 4
C 71400 36600 1 0 0 output-1.sym
{
T 71500 36900 5 10 0 0 0 0 1
device=OUTPUT
T 71400 36600 5 10 0 0 0 0 1
net=TESTSEL1:1
T 72300 36600 5 10 1 1 0 0 1
value=TESTSEL1
}
N 71400 36700 71200 36700 4
C 71400 37000 1 0 0 output-1.sym
{
T 71500 37300 5 10 0 0 0 0 1
device=OUTPUT
T 71400 37000 5 10 0 0 0 0 1
net=TESTSEL0:1
T 72300 37000 5 10 1 1 0 0 1
value=TESTSEL0
}
C 71400 37400 1 0 0 output-1.sym
{
T 71500 37700 5 10 0 0 0 0 1
device=OUTPUT
T 71400 37400 5 10 0 0 0 0 1
net=OFDS:1
T 72300 37400 5 10 1 1 0 0 1
value=OFDS
}
C 71400 35800 1 0 0 output-1.sym
{
T 71500 36100 5 10 0 0 0 0 1
device=OUTPUT
T 71400 35800 5 10 0 0 0 0 1
net=SPI_CS1:1
T 72300 35800 5 10 1 1 0 0 1
value=SPI_CS1
}
N 59500 38500 60400 38500 4
N 59500 38100 60400 38100 4
N 59500 37700 60400 37700 4
N 59500 37300 60400 37300 4
C 63500 34800 1 180 0 input-1.sym
{
T 63500 34500 5 10 0 0 180 0 1
device=INPUT
T 63500 34800 5 10 0 0 180 0 1
net=SPI_MISO:1
T 63600 34600 5 10 1 1 0 0 1
value=SPI_MISO
}
C 62700 34200 1 0 0 output-1.sym
{
T 62800 34500 5 10 0 0 0 0 1
device=OUTPUT
T 62700 34200 5 10 0 0 0 0 1
net=SPI_MOSI:1
T 63600 34200 5 10 1 1 0 0 1
value=SPI_MOSI
}
C 62700 33800 1 0 0 output-1.sym
{
T 62800 34100 5 10 0 0 0 0 1
device=OUTPUT
T 62700 33800 5 10 0 0 0 0 1
net=SPI_CLK:1
T 63600 33800 5 10 1 1 0 0 1
value=SPI_CLK
}
N 64500 35100 64500 33500 4
N 64500 33500 63600 33500 4
C 63600 33600 1 180 0 resistor-2.sym
{
T 63200 33250 5 10 0 0 180 0 1
device=RESISTOR
T 63100 33600 5 10 1 1 0 6 1
refdes=R48
T 63200 33600 5 10 1 1 180 8 1
value=0
T 63600 33600 5 10 0 1 0 0 1
footprint=0603
}
C 72500 38200 1 0 0 output-1.sym
{
T 72600 38500 5 10 0 0 0 0 1
device=OUTPUT
T 72500 38200 5 10 0 0 0 0 1
net=GAIN:1
T 73400 38200 5 10 1 1 0 0 1
value=GAIN
}
N 72500 38300 72300 38300 4
C 72300 38400 1 180 0 resistor-2.sym
{
T 71900 38050 5 10 0 0 180 0 1
device=RESISTOR
T 71800 38200 5 10 1 1 180 0 1
refdes=R59
T 71900 38200 5 10 1 1 180 6 1
value=100
T 72300 38400 5 10 0 0 0 0 1
footprint=0603
}
C 71400 33000 1 0 0 output-1.sym
{
T 71500 33300 5 10 0 0 0 0 1
device=OUTPUT
T 71400 33000 5 10 0 0 0 0 1
net=SPI_CS2:1
T 72300 33000 5 10 1 1 0 0 1
value=SPI_CS2
}
N 71400 33100 71200 33100 4
C 71400 39400 1 0 0 output-1.sym
{
T 71500 39700 5 10 0 0 0 0 1
device=OUTPUT
T 71400 39400 5 10 0 0 0 0 1
net=VBWCTL:1
T 72300 39400 5 10 1 1 0 0 1
value=VBWCTL
}
C 71400 39000 1 0 0 output-1.sym
{
T 71500 39300 5 10 0 0 0 0 1
device=OUTPUT
T 71400 39000 5 10 0 0 0 0 1
net=VFCTL:1
T 72300 39000 5 10 1 1 0 0 1
value=VFCTL
}
C 71300 38700 1 0 0 testpt-1.sym
{
T 71700 39600 5 10 0 0 0 0 1
device=TESTPOINT
T 71700 39400 5 10 0 0 0 0 1
footprint=JUMPER1
T 71500 38700 5 10 1 1 0 0 1
refdes=TP13
T 71300 38700 5 10 0 0 0 0 1
value=TESTPOINT
}
C 71400 35000 1 0 0 output-1.sym
{
T 71500 35300 5 10 0 0 0 0 1
device=OUTPUT
T 71400 35000 5 10 0 0 0 0 1
net=RFSW:1
T 72300 35000 5 10 1 1 0 0 1
value=RFSW
}
C 72200 35600 1 180 0 input-1.sym
{
T 72200 35300 5 10 0 0 180 0 1
device=INPUT
T 72200 35600 5 10 0 0 180 0 1
net=MUXOUT:1
T 72300 35400 5 10 1 1 0 0 1
value=MUXOUT
}
C 71400 33400 1 0 0 output-1.sym
{
T 71500 33700 5 10 0 0 0 0 1
device=OUTPUT
T 71400 33400 5 10 0 0 0 0 1
net=SPI_CS0:1
T 72300 33400 5 10 1 1 0 0 1
value=SPI_CS0
}
N 71400 33500 71200 33500 4
