$date
	Thu Jul 17 13:08:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fir_filter_tb $end
$var wire 16 ! y_out [15:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 8 $ x_in [7:0] $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 8 ' x_in [7:0] $end
$var reg 16 ( acc [15:0] $end
$var integer 32 ) i [31:0] $end
$var reg 16 * y_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b100 )
bx (
b0 '
1&
0%
b0 $
1#
0"
b0 !
$end
#5000
b100 )
1"
1%
#10000
0"
0%
0#
0&
#15000
b0 (
b100 )
1"
1%
#20000
0"
0%
b101 $
b101 '
#25000
b100 )
1"
1%
#30000
0"
0%
b100 $
b100 '
#35000
b101 *
b101 !
b101 (
b100 )
1"
1%
#40000
0"
0%
b11 $
b11 '
#45000
b1110 *
b1110 !
b1110 (
b100 )
1"
1%
#50000
0"
0%
b10 $
b10 '
#55000
b11010 *
b11010 !
b11010 (
b100 )
1"
1%
#60000
0"
0%
b1 $
b1 '
#65000
b101000 *
b101000 !
b101000 (
b100 )
1"
1%
#70000
0"
0%
b0 $
b0 '
#75000
b11110 *
b11110 !
b11110 (
b100 )
1"
1%
#80000
0"
0%
#85000
b10100 *
b10100 !
b10100 (
b100 )
1"
1%
#90000
0"
0%
#95000
b1011 *
b1011 !
b1011 (
b100 )
1"
1%
#100000
0"
0%
#105000
b100 *
b100 !
b100 (
b100 )
1"
1%
#110000
0"
0%
#115000
b0 *
b0 !
b0 (
b100 )
1"
1%
#120000
0"
0%
