From 01575157a750255598c30850772f14487b5b0236 Mon Sep 17 00:00:00 2001
From: Jianqun Xu <jay.xu@rock-chips.com>
Date: Thu, 2 Jul 2020 16:33:26 +0800
Subject: [PATCH] ARM: dts: rv1126-pinctrl.dtsi update nodes by newest grf.rxbb

Change-Id: Ibe188cbf861e4aba72a569729db0e37d5103c0f5
Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
---
 arch/arm/boot/dts/rv1126-ai-cam-ddr3-v1.dts   |   2 +-
 arch/arm/boot/dts/rv1126-ipc2-ddr3-v10.dts    |   2 +-
 arch/arm/boot/dts/rv1126-pinctrl.dtsi         | 140 ++++++++++--------
 .../boot/dts/rv1126-sphericalipc-ddr3-v10.dts |   2 +-
 arch/arm/boot/dts/rv11xx-evb-v10.dtsi         |   6 +-
 5 files changed, 81 insertions(+), 71 deletions(-)

diff --git a/arch/arm/boot/dts/rv1126-ai-cam-ddr3-v1.dts b/arch/arm/boot/dts/rv1126-ai-cam-ddr3-v1.dts
index 9885dd778814..16ee0fa265c1 100644
--- a/arch/arm/boot/dts/rv1126-ai-cam-ddr3-v1.dts
+++ b/arch/arm/boot/dts/rv1126-ai-cam-ddr3-v1.dts
@@ -54,7 +54,7 @@
 		clock-names = "xvclk";
 		power-domains = <&power RV1126_PD_VI>;
 		pinctrl-names = "rockchip,camera_default";
-		pinctrl-0 = <&mipi_csi_clk0>;
+		pinctrl-0 = <&mipicsi_clk0>;
 		pwren-gpios= <&gpio2 RK_PD2 GPIO_ACTIVE_HIGH>;
 		pwdn-gpios = <&gpio1 RK_PD4 GPIO_ACTIVE_HIGH>;
 		reset-gpios = <&gpio1 RK_PD5 GPIO_ACTIVE_HIGH>;
diff --git a/arch/arm/boot/dts/rv1126-ipc2-ddr3-v10.dts b/arch/arm/boot/dts/rv1126-ipc2-ddr3-v10.dts
index 12649e64c169..864985c6c324 100644
--- a/arch/arm/boot/dts/rv1126-ipc2-ddr3-v10.dts
+++ b/arch/arm/boot/dts/rv1126-ipc2-ddr3-v10.dts
@@ -368,7 +368,7 @@
 		clock-names = "xvclk";
 		power-domains = <&power RV1126_PD_VI>;
 		pinctrl-names = "rockchip,camera_default";
-		pinctrl-0 = <&mipi_csi_clk0>;
+		pinctrl-0 = <&mipicsi_clk0>;
 		avdd-supply = <&vcc_avdd>;
 		dovdd-supply = <&vcc_dovdd>;
 		dvdd-supply = <&vcc_dvdd>;
diff --git a/arch/arm/boot/dts/rv1126-pinctrl.dtsi b/arch/arm/boot/dts/rv1126-pinctrl.dtsi
index 39182941fb47..abad9bfce702 100644
--- a/arch/arm/boot/dts/rv1126-pinctrl.dtsi
+++ b/arch/arm/boot/dts/rv1126-pinctrl.dtsi
@@ -6,6 +6,10 @@
 #include <dt-bindings/pinctrl/rockchip.h>
 #include "rockchip-pinconf.dtsi"
 
+/*
+ * This file is auto generated by pin2dts tool, please keep these code
+ * by adding changes at end of this file.
+ */
 &pinctrl {
 	a7 {
 		/omit-if-no-ref/
@@ -239,7 +243,7 @@
 		/omit-if-no-ref/
 		emmc_clk: emmc-clk {
 			rockchip,pins =
-				/* emmc_clk */
+				/* emmc_clko */
 				<0 RK_PD7 2 &pcfg_pull_up_drv_level_2>;
 		};
 		/omit-if-no-ref/
@@ -642,11 +646,12 @@
 				<2 RK_PA7 2 &pcfg_pull_none>;
 		};
 	};
-
 	lcdc {
 		/omit-if-no-ref/
 		lcdc_ctl: lcdc-ctl {
 			rockchip,pins =
+				/* lcdc_clk */
+				<2 RK_PD7 1 &pcfg_pull_none_drv_level_8>,
 				/* lcdc_d0 */
 				<2 RK_PA4 1 &pcfg_pull_none_drv_level_2>,
 				/* lcdc_d1 */
@@ -655,7 +660,6 @@
 				<2 RK_PA6 1 &pcfg_pull_none_drv_level_2>,
 				/* lcdc_d3 */
 				<2 RK_PA7 1 &pcfg_pull_none_drv_level_2>,
-
 				/* lcdc_d4 */
 				<2 RK_PB0 1 &pcfg_pull_none_drv_level_2>,
 				/* lcdc_d5 */
@@ -672,7 +676,6 @@
 				<2 RK_PB6 1 &pcfg_pull_none_drv_level_2>,
 				/* lcdc_d11 */
 				<2 RK_PB7 1 &pcfg_pull_none_drv_level_2>,
-
 				/* lcdc_d12 */
 				<2 RK_PC0 1 &pcfg_pull_none_drv_level_2>,
 				/* lcdc_d13 */
@@ -689,7 +692,6 @@
 				<2 RK_PC6 1 &pcfg_pull_none_drv_level_2>,
 				/* lcdc_d19 */
 				<2 RK_PC7 1 &pcfg_pull_none_drv_level_2>,
-
 				/* lcdc_d20 */
 				<2 RK_PD0 1 &pcfg_pull_none_drv_level_2>,
 				/* lcdc_d21 */
@@ -703,12 +705,9 @@
 				/* lcdc_hsync */
 				<2 RK_PD5 1 &pcfg_pull_none_drv_level_2>,
 				/* lcdc_vsync */
-				<2 RK_PD6 1 &pcfg_pull_none_drv_level_2>,
-				/* lcdc_clk */
-				<2 RK_PD7 1 &pcfg_pull_none_drv_level_8>;
+				<2 RK_PD6 1 &pcfg_pull_none_drv_level_2>;
 		};
 	};
-
 	mcu {
 		/omit-if-no-ref/
 		mcu_pins: mcu-pins {
@@ -725,16 +724,17 @@
 				<1 RK_PA5 4 &pcfg_pull_none>;
 		};
 	};
-	mipi {
+	mipicsi {
 		/omit-if-no-ref/
-		mipim1_pins: mipim1-pins {
+		mipicsi_clk1: mipi-csi-clk1 {
 			rockchip,pins =
-				/* mipi_csi_clk1_m1 */
+				/* mipicsi_clk1 */
 				<2 RK_PA2 1 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
-		mipi_csi_clk0: mipi-csi-clk0 {
+		mipicsi_clk0: mipi-csi-clk0 {
 			rockchip,pins =
+				/* mipicsi_clk0 */
 				<2 RK_PA3 1 &pcfg_pull_none>;
 		};
 	};
@@ -832,25 +832,25 @@
 		/omit-if-no-ref/
 		pwm0m0_pins: pwm0m0-pins {
 			rockchip,pins =
-				/* pwm0_m0 */
+				/* pwm0_pin_m0 */
 				<0 RK_PB6 3 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm0m0_pins_pull_down: pwm0m0-pins-pull-down {
 			rockchip,pins =
-				/* pwm0_m0 */
+				/* pwm0_pin_m0 */
 				<0 RK_PB6 3 &pcfg_pull_down>;
 		};
 		/omit-if-no-ref/
 		pwm0m1_pins: pwm0m1-pins {
 			rockchip,pins =
-				/* pwm0_m1 */
+				/* pwm0_pin_m1 */
 				<2 RK_PB3 5 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm0m1_pins_pull_down: pwm0m1-pins-pull-down {
 			rockchip,pins =
-				/* pwm0_m1 */
+				/* pwm0_pin_m1 */
 				<2 RK_PB3 5 &pcfg_pull_down>;
 		};
 	};
@@ -858,25 +858,25 @@
 		/omit-if-no-ref/
 		pwm1m0_pins: pwm1m0-pins {
 			rockchip,pins =
-				/* pwm1_m0 */
+				/* pwm1_pin_m0 */
 				<0 RK_PB7 3 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm1m0_pins_pull_down: pwm1m0-pins-pull-down {
 			rockchip,pins =
-				/* pwm1_m0 */
+				/* pwm1_pin_m0 */
 				<0 RK_PB7 3 &pcfg_pull_down>;
 		};
 		/omit-if-no-ref/
 		pwm1m1_pins: pwm1m1-pins {
 			rockchip,pins =
-				/* pwm1_m1 */
+				/* pwm1_pin_m1 */
 				<2 RK_PB2 5 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm1m1_pins_pull_down: pwm1m1-pins-pull-down {
 			rockchip,pins =
-				/* pwm1_m1 */
+				/* pwm1_pin_m1 */
 				<2 RK_PB2 5 &pcfg_pull_down>;
 		};
 	};
@@ -884,25 +884,25 @@
 		/omit-if-no-ref/
 		pwm10m0_pins: pwm10m0-pins {
 			rockchip,pins =
-				/* pwm10_m0 */
+				/* pwm10_pin_m0 */
 				<3 RK_PA6 6 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm10m0_pins_pull_down: pwm10m0-pins-pull-down {
 			rockchip,pins =
-				/* pwm10_m0 */
+				/* pwm10_pin_m0 */
 				<3 RK_PA6 6 &pcfg_pull_down>;
 		};
 		/omit-if-no-ref/
 		pwm10m1_pins: pwm10m1-pins {
 			rockchip,pins =
-				/* pwm10_m1 */
+				/* pwm10_pin_m1 */
 				<2 RK_PD5 5 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm10m1_pins_pull_down: pwm10m1-pins-pull-down {
 			rockchip,pins =
-				/* pwm10_m1 */
+				/* pwm10_pin_m1 */
 				<2 RK_PD5 5 &pcfg_pull_down>;
 		};
 	};
@@ -910,51 +910,51 @@
 		/omit-if-no-ref/
 		pwm11m0_pins: pwm11m0-pins {
 			rockchip,pins =
-				/* pwm11_ir_m0 */
+				/* pwm11_pin_m0 */
 				<3 RK_PA7 6 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm11m0_pins_pull_down: pwm11m0-pins-pull-down {
 			rockchip,pins =
-				/* pwm11_ir_m0 */
+				/* pwm11_pin_m0 */
 				<3 RK_PA7 6 &pcfg_pull_down>;
 		};
 		/omit-if-no-ref/
 		pwm11m1_pins: pwm11m1-pins {
 			rockchip,pins =
-				/* pwm11_ir_m1 */
-				<2 RK_PD4 5 &pcfg_pull_none>;
+				/* pwm11_pin_m1 */
+				<3 RK_PA1 5 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm11m1_pins_pull_down: pwm11m1-pins-pull-down {
 			rockchip,pins =
-				/* pwm11_ir_m1 */
-				<2 RK_PD4 5 &pcfg_pull_down>;
+				/* pwm11_pin_m1 */
+				<3 RK_PA1 5 &pcfg_pull_down>;
 		};
 	};
 	pwm2 {
 		/omit-if-no-ref/
 		pwm2m0_pins: pwm2m0-pins {
 			rockchip,pins =
-				/* pwm2_m0 */
+				/* pwm2_pin_m0 */
 				<0 RK_PC0 3 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm2m0_pins_pull_down: pwm2m0-pins-pull-down {
 			rockchip,pins =
-				/* pwm2_m0 */
+				/* pwm2_pin_m0 */
 				<0 RK_PC0 3 &pcfg_pull_down>;
 		};
 		/omit-if-no-ref/
 		pwm2m1_pins: pwm2m1-pins {
 			rockchip,pins =
-				/* pwm2_m1 */
+				/* pwm2_pin_m1 */
 				<2 RK_PB1 5 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm2m1_pins_pull_down: pwm2m1-pins-pull-down {
 			rockchip,pins =
-				/* pwm2_m1 */
+				/* pwm2_pin_m1 */
 				<2 RK_PB1 5 &pcfg_pull_down>;
 		};
 	};
@@ -962,25 +962,25 @@
 		/omit-if-no-ref/
 		pwm3m0_pins: pwm3m0-pins {
 			rockchip,pins =
-				/* pwm3_ir_m0 */
+				/* pwm3_pin_m0 */
 				<0 RK_PC1 3 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm3m0_pins_pull_down: pwm3m0-pins-pull-down {
 			rockchip,pins =
-				/* pwm3_ir_m0 */
+				/* pwm3_pin_m0 */
 				<0 RK_PC1 3 &pcfg_pull_down>;
 		};
 		/omit-if-no-ref/
 		pwm3m1_pins: pwm3m1-pins {
 			rockchip,pins =
-				/* pwm3_ir_m1 */
+				/* pwm3_pin_m1 */
 				<2 RK_PB0 5 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm3m1_pins_pull_down: pwm3m1-pins-pull-down {
 			rockchip,pins =
-				/* pwm3_ir_m1 */
+				/* pwm3_pin_m1 */
 				<2 RK_PB0 5 &pcfg_pull_down>;
 		};
 	};
@@ -988,25 +988,25 @@
 		/omit-if-no-ref/
 		pwm4m0_pins: pwm4m0-pins {
 			rockchip,pins =
-				/* pwm4_m0 */
+				/* pwm4_pin_m0 */
 				<0 RK_PC2 3 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm4m0_pins_pull_down: pwm4m0-pins-pull-down {
 			rockchip,pins =
-				/* pwm4_m0 */
+				/* pwm4_pin_m0 */
 				<0 RK_PC2 3 &pcfg_pull_down>;
 		};
 		/omit-if-no-ref/
 		pwm4m1_pins: pwm4m1-pins {
 			rockchip,pins =
-				/* pwm4_m1 */
+				/* pwm4_pin_m1 */
 				<2 RK_PA7 5 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm4m1_pins_pull_down: pwm4m1-pins-pull-down {
 			rockchip,pins =
-				/* pwm4_m1 */
+				/* pwm4_pin_m1 */
 				<2 RK_PA7 5 &pcfg_pull_down>;
 		};
 	};
@@ -1014,25 +1014,25 @@
 		/omit-if-no-ref/
 		pwm5m0_pins: pwm5m0-pins {
 			rockchip,pins =
-				/* pwm5_m0 */
+				/* pwm5_pin_m0 */
 				<0 RK_PC3 3 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm5m0_pins_pull_down: pwm5m0-pins-pull-down {
 			rockchip,pins =
-				/* pwm5_m0 */
+				/* pwm5_pin_m0 */
 				<0 RK_PC3 3 &pcfg_pull_down>;
 		};
 		/omit-if-no-ref/
 		pwm5m1_pins: pwm5m1-pins {
 			rockchip,pins =
-				/* pwm5_m1 */
+				/* pwm5_pin_m1 */
 				<2 RK_PA6 5 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm5m1_pins_pull_down: pwm5m1-pins-pull-down {
 			rockchip,pins =
-				/* pwm5_m1 */
+				/* pwm5_pin_m1 */
 				<2 RK_PA6 5 &pcfg_pull_down>;
 		};
 	};
@@ -1040,51 +1040,51 @@
 		/omit-if-no-ref/
 		pwm6m0_pins: pwm6m0-pins {
 			rockchip,pins =
-				/* pwm6_m0 */
+				/* pwm6_pin_m0 */
 				<0 RK_PB2 3 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm6m0_pins_pull_down: pwm6m0-pins-pull-down {
 			rockchip,pins =
-				/* pwm6_m0 */
+				/* pwm6_pin_m0 */
 				<0 RK_PB2 3 &pcfg_pull_down>;
 		};
 		/omit-if-no-ref/
 		pwm6m1_pins: pwm6m1-pins {
 			rockchip,pins =
-				/* pwm6_m1 */
-				<3 RK_PA1 5 &pcfg_pull_none>;
+				/* pwm6_pin_m1 */
+				<2 RK_PD4 5 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm6m1_pins_pull_up: pwm6m1-pins-pull-up {
 			rockchip,pins =
-				/* pwm6_m1 */
-				<3 RK_PA1 5 &pcfg_pull_up>;
+				/* pwm6_pin_m1 */
+				<2 RK_PD4 5 &pcfg_pull_up>;
 		};
 	};
 	pwm7 {
 		/omit-if-no-ref/
 		pwm7m0_pins: pwm7m0-pins {
 			rockchip,pins =
-				/* pwm7_ir_m0 */
+				/* pwm7_pin_m0 */
 				<0 RK_PB1 3 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm7m0_pins_pull_down: pwm7m0-pins-pull-down {
 			rockchip,pins =
-				/* pwm7_ir_m0 */
+				/* pwm7_pin_m0 */
 				<0 RK_PB1 3 &pcfg_pull_down>;
 		};
 		/omit-if-no-ref/
 		pwm7m1_pins: pwm7m1-pins {
 			rockchip,pins =
-				/* pwm7_ir_m1 */
+				/* pwm7_pin_m1 */
 				<3 RK_PA0 5 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm7m1_pins_pull_up: pwm7m1-pins-pull-up {
 			rockchip,pins =
-				/* pwm7_ir_m1 */
+				/* pwm7_pin_m1 */
 				<3 RK_PA0 5 &pcfg_pull_up>;
 		};
 	};
@@ -1092,25 +1092,25 @@
 		/omit-if-no-ref/
 		pwm8m0_pins: pwm8m0-pins {
 			rockchip,pins =
-				/* pwm8_m0 */
+				/* pwm8_pin_m0 */
 				<3 RK_PA4 6 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm8m0_pins_pull_down: pwm8m0-pins-pull-down {
 			rockchip,pins =
-				/* pwm8_m0 */
+				/* pwm8_pin_m0 */
 				<3 RK_PA4 6 &pcfg_pull_down>;
 		};
 		/omit-if-no-ref/
 		pwm8m1_pins: pwm8m1-pins {
 			rockchip,pins =
-				/* pwm8_m1 */
+				/* pwm8_pin_m1 */
 				<2 RK_PD7 5 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm8m1_pins_pull_down: pwm8m1-pins-pull-down {
 			rockchip,pins =
-				/* pwm8_m1 */
+				/* pwm8_pin_m1 */
 				<2 RK_PD7 5 &pcfg_pull_down>;
 		};
 	};
@@ -1118,25 +1118,25 @@
 		/omit-if-no-ref/
 		pwm9m0_pins: pwm9m0-pins {
 			rockchip,pins =
-				/* pwm9_m0 */
+				/* pwm9_pin_m0 */
 				<3 RK_PA5 6 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm9m0_pins_pull_down: pwm9m0-pins-pull-down {
 			rockchip,pins =
-				/* pwm9_m0 */
+				/* pwm9_pin_m0 */
 				<3 RK_PA5 6 &pcfg_pull_down>;
 		};
 		/omit-if-no-ref/
 		pwm9m1_pins: pwm9m1-pins {
 			rockchip,pins =
-				/* pwm9_m1 */
+				/* pwm9_pin_m1 */
 				<2 RK_PD6 5 &pcfg_pull_none>;
 		};
 		/omit-if-no-ref/
 		pwm9m1_pins_pull_down: pwm9m1-pins-pull-down {
 			rockchip,pins =
-				/* pwm9_m1 */
+				/* pwm9_pin_m1 */
 				<2 RK_PD6 5 &pcfg_pull_down>;
 		};
 	};
@@ -1688,6 +1688,16 @@
 				<1 RK_PA7 2 &pcfg_pull_up>;
 		};
 		/omit-if-no-ref/
+		uart3m1_ctsn: uart3m1-ctsn {
+			rockchip,pins =
+				<1 RK_PB1 2 &pcfg_pull_none>;
+		};
+		/omit-if-no-ref/
+		uart3m1_rtsn: uart3m1-rtsn {
+			rockchip,pins =
+				<1 RK_PB0 2 &pcfg_pull_none>;
+		};
+		/omit-if-no-ref/
 		uart3m2_xfer: uart3m2-xfer {
 			rockchip,pins =
 				/* uart3_rx_m2 */
diff --git a/arch/arm/boot/dts/rv1126-sphericalipc-ddr3-v10.dts b/arch/arm/boot/dts/rv1126-sphericalipc-ddr3-v10.dts
index e46e2fc089b0..76ebeec14447 100644
--- a/arch/arm/boot/dts/rv1126-sphericalipc-ddr3-v10.dts
+++ b/arch/arm/boot/dts/rv1126-sphericalipc-ddr3-v10.dts
@@ -376,7 +376,7 @@
 		clock-names = "xvclk";
 		power-domains = <&power RV1126_PD_VI>;
 		pinctrl-names = "default";
-		pinctrl-0 = <&mipi_csi_clk0>;
+		pinctrl-0 = <&mipicsi_clk0>;
 		avdd-supply = <&vcc_avdd>;
 		dovdd-supply = <&vcc_dovdd>;
 		dvdd-supply = <&vcc_dvdd>;
diff --git a/arch/arm/boot/dts/rv11xx-evb-v10.dtsi b/arch/arm/boot/dts/rv11xx-evb-v10.dtsi
index 29bc54da3424..1c5c7767049d 100644
--- a/arch/arm/boot/dts/rv11xx-evb-v10.dtsi
+++ b/arch/arm/boot/dts/rv11xx-evb-v10.dtsi
@@ -876,8 +876,8 @@
 		clock-names = "xvclk";
 		power-domains = <&power RV1126_PD_VI>;
 		pinctrl-names = "rockchip,camera_default";
-		pinctrl-0 = <&mipim1_pins>;
-		/*pinctrl-0 = <&mipi_csi_clk0>;*/
+		pinctrl-0 = <&mipicsi_clk1>;
+		/*pinctrl-0 = <&mipicsi_clk0>;*/
 		avdd-supply = <&vcc_avdd>;
 		dovdd-supply = <&vcc_dovdd>;
 		dvdd-supply = <&vcc_dvdd>;
@@ -905,7 +905,7 @@
 		clock-names = "xvclk";
 		power-domains = <&power RV1126_PD_VI>;
 		pinctrl-names = "rockchip,camera_default";
-		pinctrl-0 = <&mipi_csi_clk0>;
+		pinctrl-0 = <&mipicsi_clk0>;
 		avdd-supply = <&vcc_avdd>;
 		dovdd-supply = <&vcc_dovdd>;
 		dvdd-supply = <&vcc_dvdd>;
-- 
2.35.3

