Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 12:42:25
gem5 executing on mnemosyne.ecn.purdue.edu, pid 15053
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/bodytrack/kite_small_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/bodytrack --router_map_file ./topologies_and_routing/topo_maps/noci/kite_small_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814bd7e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814bdbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814be8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814bf1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814bfaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b83ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b8def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b96ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b9fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814ba7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814bb1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814bb9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b42ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b4bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b54ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b5eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b67ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b70ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b79ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b03ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b0bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b15ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b1def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b27ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b30ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814b39ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814ac2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814acaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814ad4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814addef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814ae8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814af0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814afaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a82ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a8aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a94ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a9cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814aa6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814aaeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814ab8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814ac0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a4aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a54ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a5eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a67ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a6fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a79ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a81ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a0cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a14ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a1eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a26ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a2fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a38ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f08149c2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f08149cbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f08149d3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f08149deef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f08149e6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f08149efef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f08149f7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814a00ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814989ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0814992ef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081499bbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08149a3668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08149ad0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08149adb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08149b55c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08149bf048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08149bfa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814948518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814948f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08149509e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814959470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814959eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814961940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081496b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081496be10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814974898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081497c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081497cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08149067f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081490f278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081490fcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814917748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08149221d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814922c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081492a6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814934128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814934b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081493c5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148c5080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148c5ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148cf550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148cff98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148d7a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148e04a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148e0ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148ea978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148f1400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148f1e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148fc8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814884358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814884da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081488d828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148982b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814898cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081489f780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148a8208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148a8c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148b16d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148ba160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148baba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814843630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081484b0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081484bb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814853588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814853fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081485ea58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148664e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814866f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f08148709b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081487a438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081487ae80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0814802908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081480b390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f081480bdd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814813748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814813978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814813ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814813dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f081481f048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f081481f278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f081481f4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f081481f6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f081481f908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f081481fb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f081481fd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f081481ff98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814829208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814829438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814829668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814829898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814829ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814829cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814829f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814834198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f08148343c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f08148345f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814834828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814834a58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814834c88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814834eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814841128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814841358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814841588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f08148417b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f08148419e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0814841c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f08147a65f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f08147a6c18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/kite_small_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_bodytrack
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/bodytrack/cpt.642636764721000
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/bodytrack/cpt.642636764721000
Real time: 196.54s
Total real time: 196.54s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/bodytrack/kite_small_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642640227008000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642640227637200.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 642640227637200 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.6402276372  simulated seconds
Real time: 1.01s
Total real time: 197.55s
Dumping and resetting stats...
Switched CPUS @ tick 642640227637200
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642640227640093.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 642640234670609 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.640234670609  simulated seconds
Real time: 14.91s
Total real time: 219.00s
Dumping and resetting stats...
Done with simulation! Completely exiting...
