{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 15:27:27 2008 " "Info: Processing started: Tue Feb 19 15:27:27 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RS232coincidencecounter -c RS232coincidencecounter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RS232coincidencecounter -c RS232coincidencecounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232coincidencecounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RS232coincidencecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232coincidencecounter-Behavior " "Info: Found design unit 1: RS232coincidencecounter-Behavior" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 RS232coincidencecounter " "Info: Found entity 1: RS232coincidencecounter" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_ander.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pulse_ander.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_ander-Behavior " "Info: Found design unit 1: pulse_ander-Behavior" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 pulse_ander " "Info: Found entity 1: pulse_ander" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-Behavior " "Info: Found design unit 1: mux4to1-Behavior" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Info: Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coincidence_pulse.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file coincidence_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coincidence_pulse-circuit " "Info: Found design unit 1: coincidence_pulse-circuit" {  } { { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 coincidence_pulse " "Info: Found entity 1: coincidence_pulse" {  } { { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HexDisplay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file HexDisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexDisplay-Behavior " "Info: Found design unit 1: HexDisplay-Behavior" {  } { { "HexDisplay.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/HexDisplay.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 HexDisplay " "Info: Found entity 1: HexDisplay" {  } { { "HexDisplay.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/HexDisplay.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataOut.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DataOut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataOut-Behavior " "Info: Found design unit 1: DataOut-Behavior" {  } { { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 DataOut " "Info: Found entity 1: DataOut" {  } { { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coincidence_pulse_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file coincidence_pulse_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coincidence_pulse_1-circuit " "Info: Found design unit 1: coincidence_pulse_1-circuit" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 coincidence_pulse_1 " "Info: Found entity 1: coincidence_pulse_1" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "RS232coincidencecounter " "Info: Elaborating entity \"RS232coincidencecounter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[35\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[35\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[33\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[33\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[31\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[31\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[29\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[29\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[27\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[27\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[25\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[25\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[24\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[24\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[23\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[23\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[22\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[22\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[21\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[21\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[20\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[20\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[19\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[19\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[18\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[18\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[17\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[17\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[16\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[16\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[15\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[15\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[14\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[14\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[13\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[13\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[12\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[12\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[11\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[11\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[10\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[10\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[9\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[9\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[8\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[8\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[7\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[7\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[6\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[6\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[4\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[4\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[2\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[2\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[0\] RS232coincidencecounter.vhd(45) " "Warning (10034): Output port \"GPIO_1\[0\]\" at RS232coincidencecounter.vhd(45) has no driver" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_ander pulse_ander:PA0 " "Info: Elaborating entity \"pulse_ander\" for hierarchy \"pulse_ander:PA0\"" {  } { { "RS232coincidencecounter.vhd" "PA0" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:MA " "Info: Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:MA\"" {  } { { "RS232coincidencecounter.vhd" "MA" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 239 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse mux4to1.vhd(29) " "Warning (10492): VHDL Process Statement warning at mux4to1.vhd(29): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse mux4to1.vhd(32) " "Warning (10492): VHDL Process Statement warning at mux4to1.vhd(32): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "delayedpulse_2 mux4to1.vhd(32) " "Warning (10492): VHDL Process Statement warning at mux4to1.vhd(32): signal \"delayedpulse_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse mux4to1.vhd(35) " "Warning (10492): VHDL Process Statement warning at mux4to1.vhd(35): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "delayedpulse_1 mux4to1.vhd(35) " "Warning (10492): VHDL Process Statement warning at mux4to1.vhd(35): signal \"delayedpulse_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse mux4to1.vhd(38) " "Warning (10492): VHDL Process Statement warning at mux4to1.vhd(38): signal \"pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "delayedpulse_0 mux4to1.vhd(38) " "Warning (10492): VHDL Process Statement warning at mux4to1.vhd(38): signal \"delayedpulse_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pulseout mux4to1.vhd(25) " "Warning (10631): VHDL Process Statement warning at mux4to1.vhd(25): inferring latch(es) for signal or variable \"pulseout\", which holds its previous value in one or more paths through the process" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pulseout mux4to1.vhd(25) " "Info (10041): Inferred latch for \"pulseout\" at mux4to1.vhd(25)" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coincidence_pulse coincidence_pulse:CP0 " "Info: Elaborating entity \"coincidence_pulse\" for hierarchy \"coincidence_pulse:CP0\"" {  } { { "RS232coincidencecounter.vhd" "CP0" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 248 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coincidence_pulse_1 coincidence_pulse_1:CP1 " "Info: Elaborating entity \"coincidence_pulse_1\" for hierarchy \"coincidence_pulse_1:CP1\"" {  } { { "RS232coincidencecounter.vhd" "CP1" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 249 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "data_trigger_counter.vhd 2 1 " "Warning: Using design file data_trigger_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_trigger_counter-SYN " "Info: Found design unit 1: data_trigger_counter-SYN" {  } { { "data_trigger_counter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/data_trigger_counter.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 data_trigger_counter " "Info: Found entity 1: data_trigger_counter" {  } { { "data_trigger_counter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/data_trigger_counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_trigger_counter data_trigger_counter:C0 " "Info: Elaborating entity \"data_trigger_counter\" for hierarchy \"data_trigger_counter:C0\"" {  } { { "RS232coincidencecounter.vhd" "C0" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 288 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/71sp1/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/71sp1/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter data_trigger_counter:C0\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\"" {  } { { "data_trigger_counter.vhd" "lpm_counter_component" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/data_trigger_counter.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\"" {  } { { "data_trigger_counter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/data_trigger_counter.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d4i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_d4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d4i " "Info: Found entity 1: cntr_d4i" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d4i data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated " "Info: Elaborating entity \"cntr_d4i\" for hierarchy \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "baud_counter.vhd 2 1 " "Warning: Using design file baud_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_counter-SYN " "Info: Found design unit 1: baud_counter-SYN" {  } { { "baud_counter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/baud_counter.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Info: Found entity 1: baud_counter" {  } { { "baud_counter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/baud_counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter baud_counter:C1 " "Info: Elaborating entity \"baud_counter\" for hierarchy \"baud_counter:C1\"" {  } { { "RS232coincidencecounter.vhd" "C1" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 291 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter baud_counter:C1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"baud_counter:C1\|lpm_counter:lpm_counter_component\"" {  } { { "baud_counter.vhd" "lpm_counter_component" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/baud_counter.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "baud_counter:C1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"baud_counter:C1\|lpm_counter:lpm_counter_component\"" {  } { { "baud_counter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/baud_counter.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a4i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_a4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a4i " "Info: Found entity 1: cntr_a4i" {  } { { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_a4i baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated " "Info: Elaborating entity \"cntr_a4i\" for hierarchy \"baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "counter.vhd 2 1 " "Warning: Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-SYN " "Info: Found design unit 1: counter-SYN" {  } { { "counter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/counter.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:C4 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:C4\"" {  } { { "RS232coincidencecounter.vhd" "C4" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 294 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:C4\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter:C4\|lpm_counter:lpm_counter_component\"" {  } { { "counter.vhd" "lpm_counter_component" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/counter.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:C4\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter:C4\|lpm_counter:lpm_counter_component\"" {  } { { "counter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/counter.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b4i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_b4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b4i " "Info: Found entity 1: cntr_b4i" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b4i counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated " "Info: Elaborating entity \"cntr_b4i\" for hierarchy \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataOut DataOut:D0 " "Info: Elaborating entity \"DataOut\" for hierarchy \"DataOut:D0\"" {  } { { "RS232coincidencecounter.vhd" "D0" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 319 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4to1:MC\|pulseout " "Warning: LATCH primitive \"mux4to1:MC\|pulseout\" is permanently enabled" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4to1:MB\|pulseout " "Warning: LATCH primitive \"mux4to1:MB\|pulseout\" is permanently enabled" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4to1:MA\|pulseout " "Warning: LATCH primitive \"mux4to1:MA\|pulseout\" is permanently enabled" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4to1:MD\|pulseout " "Warning: LATCH primitive \"mux4to1:MD\|pulseout\" is permanently enabled" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4to1:MD\|pulseout " "Warning: LATCH primitive \"mux4to1:MD\|pulseout\" is permanently enabled" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4to1:MC\|pulseout " "Warning: LATCH primitive \"mux4to1:MC\|pulseout\" is permanently enabled" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4to1:MB\|pulseout " "Warning: LATCH primitive \"mux4to1:MB\|pulseout\" is permanently enabled" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux4to1:MA\|pulseout " "Warning: LATCH primitive \"mux4to1:MA\|pulseout\" is permanently enabled" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Info" "IOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Info: Clock multiplexers have been protected" {  } {  } 0 0 "Clock multiplexers have been protected" 0 0 "" 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "DataOut:D0\|data_select~3231 " "Info: Inferred altsyncram megafunction from the following design logic: \"DataOut:D0\|data_select~3231\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Info: Parameter WIDTH_A set to 3" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Info: Parameter WIDTHAD_A set to 10" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Info: Parameter NUMWORDS_A set to 1024" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RS232coincidencecounter0.rtl.mif " "Info: Parameter INIT_FILE set to RS232coincidencecounter0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0}  } { { "DataOut.vhd" "data_select~3231" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 25 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "DataOut:D1\|data_select~3231 " "Info: Inferred altsyncram megafunction from the following design logic: \"DataOut:D1\|data_select~3231\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Info: Parameter WIDTH_A set to 3" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Info: Parameter WIDTHAD_A set to 10" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Info: Parameter NUMWORDS_A set to 1024" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RS232coincidencecounter1.rtl.mif " "Info: Parameter INIT_FILE set to RS232coincidencecounter1.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0}  } { { "DataOut.vhd" "data_select~3231" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 25 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/71sp1/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/71sp1/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/71sp1/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DataOut:D0\|altsyncram:data_select_rtl_0 " "Info: Elaborated megafunction instantiation \"DataOut:D0\|altsyncram:data_select_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l801.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l801 " "Info: Found entity 1: altsyncram_l801" {  } { { "db/altsyncram_l801.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/altsyncram_l801.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DataOut:D1\|altsyncram:data_select_rtl_1 " "Info: Elaborated megafunction instantiation \"DataOut:D1\|altsyncram:data_select_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m801.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m801 " "Info: Found entity 1: altsyncram_m801" {  } { { "db/altsyncram_m801.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/altsyncram_m801.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[0\] GND " "Warning: Pin \"GPIO_1\[0\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[2\] GND " "Warning: Pin \"GPIO_1\[2\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[4\] GND " "Warning: Pin \"GPIO_1\[4\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[6\] GND " "Warning: Pin \"GPIO_1\[6\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[7\] GND " "Warning: Pin \"GPIO_1\[7\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[8\] GND " "Warning: Pin \"GPIO_1\[8\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[9\] GND " "Warning: Pin \"GPIO_1\[9\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[10\] GND " "Warning: Pin \"GPIO_1\[10\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[11\] GND " "Warning: Pin \"GPIO_1\[11\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[12\] GND " "Warning: Pin \"GPIO_1\[12\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[13\] GND " "Warning: Pin \"GPIO_1\[13\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[14\] GND " "Warning: Pin \"GPIO_1\[14\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[15\] GND " "Warning: Pin \"GPIO_1\[15\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[16\] GND " "Warning: Pin \"GPIO_1\[16\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[17\] GND " "Warning: Pin \"GPIO_1\[17\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[18\] GND " "Warning: Pin \"GPIO_1\[18\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[19\] GND " "Warning: Pin \"GPIO_1\[19\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[20\] GND " "Warning: Pin \"GPIO_1\[20\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[21\] GND " "Warning: Pin \"GPIO_1\[21\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[22\] GND " "Warning: Pin \"GPIO_1\[22\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[23\] GND " "Warning: Pin \"GPIO_1\[23\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[24\] GND " "Warning: Pin \"GPIO_1\[24\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[25\] GND " "Warning: Pin \"GPIO_1\[25\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[26\] GND " "Warning: Pin \"GPIO_1\[26\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[27\] GND " "Warning: Pin \"GPIO_1\[27\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[28\] GND " "Warning: Pin \"GPIO_1\[28\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[29\] GND " "Warning: Pin \"GPIO_1\[29\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[30\] GND " "Warning: Pin \"GPIO_1\[30\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[31\] GND " "Warning: Pin \"GPIO_1\[31\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[32\] GND " "Warning: Pin \"GPIO_1\[32\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[33\] GND " "Warning: Pin \"GPIO_1\[33\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[34\] GND " "Warning: Pin \"GPIO_1\[34\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[35\] GND " "Warning: Pin \"GPIO_1\[35\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[0\] GND " "Warning: Pin \"gnd\[0\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[1\] GND " "Warning: Pin \"gnd\[1\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[2\] GND " "Warning: Pin \"gnd\[2\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[3\] GND " "Warning: Pin \"gnd\[3\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[4\] GND " "Warning: Pin \"gnd\[4\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[5\] GND " "Warning: Pin \"gnd\[5\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[6\] GND " "Warning: Pin \"gnd\[6\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[7\] GND " "Warning: Pin \"gnd\[7\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[8\] GND " "Warning: Pin \"gnd\[8\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[9\] GND " "Warning: Pin \"gnd\[9\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[10\] GND " "Warning: Pin \"gnd\[10\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[11\] GND " "Warning: Pin \"gnd\[11\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[12\] GND " "Warning: Pin \"gnd\[12\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[13\] GND " "Warning: Pin \"gnd\[13\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[14\] GND " "Warning: Pin \"gnd\[14\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[15\] GND " "Warning: Pin \"gnd\[15\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[16\] GND " "Warning: Pin \"gnd\[16\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "gnd\[17\] GND " "Warning: Pin \"gnd\[17\]\" stuck at GND" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "D0/data_select\[1\] " "Info: Register \"D0/data_select\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "D0/data_select\[0\] " "Info: Register \"D0/data_select\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "D0/data_select\[2\] " "Info: Register \"D0/data_select\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "D1/data_select\[1\] " "Info: Register \"D1/data_select\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "D1/data_select\[0\] " "Info: Register \"D1/data_select\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "D1/data_select\[2\] " "Info: Register \"D1/data_select\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[11\] " "Warning: No output dependent on input pin \"GPIO_0\[11\]\"" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[13\] " "Warning: No output dependent on input pin \"GPIO_0\[13\]\"" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[15\] " "Warning: No output dependent on input pin \"GPIO_0\[15\]\"" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1201 " "Info: Implemented 1201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Info: Implemented 40 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Info: Implemented 129 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "1026 " "Info: Implemented 1026 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Info: Implemented 6 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Allocated 174 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 15:27:42 2008 " "Info: Processing ended: Tue Feb 19 15:27:42 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 15:27:43 2008 " "Info: Processing started: Tue Feb 19 15:27:43 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RS232coincidencecounter -c RS232coincidencecounter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off RS232coincidencecounter -c RS232coincidencecounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "RS232coincidencecounter EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"RS232coincidencecounter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "1563 Top " "Info: Previous placement does not exist for 1563 of 1563 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "87 169 " "Warning: No exact pin location assignment(s) for 87 pins of 169 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[0\] " "Info: Pin Dummy_out\[0\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[1\] " "Info: Pin Dummy_out\[1\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[1] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[2\] " "Info: Pin Dummy_out\[2\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[3\] " "Info: Pin Dummy_out\[3\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[3] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[4\] " "Info: Pin Dummy_out\[4\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[4] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[5\] " "Info: Pin Dummy_out\[5\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[5] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[6\] " "Info: Pin Dummy_out\[6\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[6] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[7\] " "Info: Pin Dummy_out\[7\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[8\] " "Info: Pin Dummy_out\[8\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[8] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[9\] " "Info: Pin Dummy_out\[9\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[9] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[10\] " "Info: Pin Dummy_out\[10\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[10] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[11\] " "Info: Pin Dummy_out\[11\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[11] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[12\] " "Info: Pin Dummy_out\[12\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[12] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[13\] " "Info: Pin Dummy_out\[13\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[13] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[14\] " "Info: Pin Dummy_out\[14\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[14] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[15\] " "Info: Pin Dummy_out\[15\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[15] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[16\] " "Info: Pin Dummy_out\[16\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[16] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[17\] " "Info: Pin Dummy_out\[17\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[17] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[18\] " "Info: Pin Dummy_out\[18\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[18] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[19\] " "Info: Pin Dummy_out\[19\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[19] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[20\] " "Info: Pin Dummy_out\[20\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[20] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[21\] " "Info: Pin Dummy_out\[21\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[21] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[22\] " "Info: Pin Dummy_out\[22\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[22] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[23\] " "Info: Pin Dummy_out\[23\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[23] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[24\] " "Info: Pin Dummy_out\[24\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[25\] " "Info: Pin Dummy_out\[25\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[25] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[26\] " "Info: Pin Dummy_out\[26\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[26] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[27\] " "Info: Pin Dummy_out\[27\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[27] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[28\] " "Info: Pin Dummy_out\[28\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[28] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[29\] " "Info: Pin Dummy_out\[29\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[29] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[30\] " "Info: Pin Dummy_out\[30\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[30] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[31\] " "Info: Pin Dummy_out\[31\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[32\] " "Info: Pin Dummy_out\[32\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[32] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[33\] " "Info: Pin Dummy_out\[33\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[33] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[34\] " "Info: Pin Dummy_out\[34\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[34] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[35\] " "Info: Pin Dummy_out\[35\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[35] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[36\] " "Info: Pin Dummy_out\[36\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[36] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[36] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[37\] " "Info: Pin Dummy_out\[37\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[37] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[37] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[38\] " "Info: Pin Dummy_out\[38\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[38] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[38] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[39\] " "Info: Pin Dummy_out\[39\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[39] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[39] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[40\] " "Info: Pin Dummy_out\[40\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[40] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[40] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[41\] " "Info: Pin Dummy_out\[41\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[41] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[41] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[42\] " "Info: Pin Dummy_out\[42\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[42] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[42] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[43\] " "Info: Pin Dummy_out\[43\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[43] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[43] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[44\] " "Info: Pin Dummy_out\[44\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[44] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[44] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[45\] " "Info: Pin Dummy_out\[45\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[45] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[45] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[46\] " "Info: Pin Dummy_out\[46\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[46] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[46] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[47\] " "Info: Pin Dummy_out\[47\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[47] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[47] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[48\] " "Info: Pin Dummy_out\[48\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[48] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[48] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[49\] " "Info: Pin Dummy_out\[49\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[49] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[49] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[50\] " "Info: Pin Dummy_out\[50\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[50] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[50] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[51\] " "Info: Pin Dummy_out\[51\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[51] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[51] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[52\] " "Info: Pin Dummy_out\[52\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[52] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[52] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[53\] " "Info: Pin Dummy_out\[53\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[53] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[53] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[54\] " "Info: Pin Dummy_out\[54\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[54] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[54] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_out\[55\] " "Info: Pin Dummy_out\[55\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[55] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_out[55] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[0\] " "Info: Pin gnd\[0\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[1\] " "Info: Pin gnd\[1\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[1] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[2\] " "Info: Pin gnd\[2\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[3\] " "Info: Pin gnd\[3\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[3] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[4\] " "Info: Pin gnd\[4\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[4] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[5\] " "Info: Pin gnd\[5\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[5] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[6\] " "Info: Pin gnd\[6\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[6] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[7\] " "Info: Pin gnd\[7\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[8\] " "Info: Pin gnd\[8\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[8] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[9\] " "Info: Pin gnd\[9\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[9] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[10\] " "Info: Pin gnd\[10\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[10] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[11\] " "Info: Pin gnd\[11\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[11] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[12\] " "Info: Pin gnd\[12\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[12] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[13\] " "Info: Pin gnd\[13\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[13] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[14\] " "Info: Pin gnd\[14\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[14] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[15\] " "Info: Pin gnd\[15\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[15] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[16\] " "Info: Pin gnd\[16\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[16] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnd\[17\] " "Info: Pin gnd\[17\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[17] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_in\[0\] " "Info: Pin Dummy_in\[0\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_in\[1\] " "Info: Pin Dummy_in\[1\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[1] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_in\[2\] " "Info: Pin Dummy_in\[2\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_in\[3\] " "Info: Pin Dummy_in\[3\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[3] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_in\[4\] " "Info: Pin Dummy_in\[4\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[4] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_in\[5\] " "Info: Pin Dummy_in\[5\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[5] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_in\[6\] " "Info: Pin Dummy_in\[6\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[6] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_in\[7\] " "Info: Pin Dummy_in\[7\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_in\[8\] " "Info: Pin Dummy_in\[8\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[8] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_in\[9\] " "Info: Pin Dummy_in\[9\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[9] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_in\[10\] " "Info: Pin Dummy_in\[10\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[10] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_in\[11\] " "Info: Pin Dummy_in\[11\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[11] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dummy_in\[12\] " "Info: Pin Dummy_in\[12\] not assigned to an exact location on the device" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[12] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Info: Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataOut:D0\|index~7934 " "Info: Destination node DataOut:D0\|index~7934" {  } { { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 23 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut:D0|index~7934 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut:D0|index~7934 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataOut:D1\|index~7866 " "Info: Destination node DataOut:D1\|index~7866" {  } { { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 23 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut:D1|index~7866 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut:D1|index~7866 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger~51 " "Info: Destination node data_trigger~51" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 140 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger~51 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger~51 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataOut:D0\|index~7956 " "Info: Destination node DataOut:D0\|index~7956" {  } { { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 23 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut:D0|index~7956 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut:D0|index~7956 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DataOut:D1\|index~7888 " "Info: Destination node DataOut:D1\|index~7888" {  } { { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 23 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut:D1|index~7888 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut:D1|index~7888 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Info: Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[14\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[14\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 110 19 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[14] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[14] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[13\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[13\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 110 19 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[13] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[12\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[12\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 110 19 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[12] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[12] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[11\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[11\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 110 19 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[11] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[10\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[10\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 110 19 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[10] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[10] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[9\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[9\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 110 19 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[8\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[8\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 110 19 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[7\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 110 19 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 110 19 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[6] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 110 19 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "coincidence_pulse:CP0\|y  " "Info: Automatically promoted node coincidence_pulse:CP0\|y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP0|y } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP0|y } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "coincidence_pulse_1:CP1\|y  " "Info: Automatically promoted node coincidence_pulse_1:CP1\|y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP1|y } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP1|y } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "coincidence_pulse_1:CP2\|y  " "Info: Automatically promoted node coincidence_pulse_1:CP2\|y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP2|y } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP2|y } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "coincidence_pulse_1:CP3\|y  " "Info: Automatically promoted node coincidence_pulse_1:CP3\|y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP3|y } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Info: Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse_1:CP1\|y " "Info: Destination node coincidence_pulse_1:CP1\|y" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP1|y } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP1|y } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse_1:CP2\|y " "Info: Destination node coincidence_pulse_1:CP2\|y" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP2|y } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP2|y } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse_1:CP3\|y " "Info: Destination node coincidence_pulse_1:CP3\|y" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP3|y } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP0\|y " "Info: Destination node coincidence_pulse:CP0\|y" {  } { { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP0|y } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP0|y } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~2 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~3  " "Info: Automatically promoted node rtl~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse_1:CP1\|y~1 " "Info: Destination node coincidence_pulse_1:CP1\|y~1" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP1|y~1 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP1|y~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse_1:CP2\|y~1 " "Info: Destination node coincidence_pulse_1:CP2\|y~1" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP2|y~1 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP2|y~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse_1:CP3\|y~1 " "Info: Destination node coincidence_pulse_1:CP3\|y~1" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP0\|y~1 " "Info: Destination node coincidence_pulse:CP0\|y~1" {  } { { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP0|y~1 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP0|y~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~3 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~4  " "Info: Automatically promoted node rtl~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse_1:CP1\|y~33 " "Info: Destination node coincidence_pulse_1:CP1\|y~33" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP1|y~33 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP1|y~33 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse_1:CP2\|y~33 " "Info: Destination node coincidence_pulse_1:CP2\|y~33" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP2|y~33 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP2|y~33 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse_1:CP3\|y~33 " "Info: Destination node coincidence_pulse_1:CP3\|y~33" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP3|y~33 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP3|y~33 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP0\|y~33 " "Info: Destination node coincidence_pulse:CP0\|y~33" {  } { { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP0|y~33 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP0|y~33 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~4 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~5  " "Info: Automatically promoted node rtl~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse_1:CP1\|y~33 " "Info: Destination node coincidence_pulse_1:CP1\|y~33" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP1|y~33 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP1|y~33 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse_1:CP2\|y~33 " "Info: Destination node coincidence_pulse_1:CP2\|y~33" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP2|y~33 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP2|y~33 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse_1:CP3\|y~33 " "Info: Destination node coincidence_pulse_1:CP3\|y~33" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP3|y~33 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse_1:CP3|y~33 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coincidence_pulse:CP0\|y~33 " "Info: Destination node coincidence_pulse:CP0\|y~33" {  } { { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP0|y~33 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { coincidence_pulse:CP0|y~33 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~5 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rtl~5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:01 " "Info: Finished register packing: elapsed time is 00:00:01" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "87 unused 3.30 13 74 0 " "Info: Number of I/O pins in group: 87 (unused VREF, 3.30 VCCIO, 13 input, 74 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 7 57 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 7 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 4 55 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 4 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 1 55 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 2 56 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.30V 22 43 " "Info: I/O bank number 5 does not use VREF pins and has 3.30V VCCIO pins. 22 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.30V 27 32 " "Info: I/O bank number 6 does not use VREF pins and has 3.30V VCCIO pins. 27 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.30V 16 42 " "Info: I/O bank number 7 does not use VREF pins and has 3.30V VCCIO pins. 16 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.30V 6 50 " "Info: I/O bank number 8 does not use VREF pins and has 3.30V VCCIO pins. 6 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Warning: Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning: Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning: Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning: Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning: Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning: Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning: Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Warning: Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning: Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning: Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning: Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning: Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning: Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning: Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Warning: Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning: Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning: Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning: Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning: Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning: Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning: Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Warning: Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Warning: Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Warning: Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Warning: Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Warning: Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Warning: Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Warning: Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning: Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning: Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning: Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning: Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning: Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning: Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning: Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Warning: Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Warning: Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Warning: Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Warning: Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Warning: Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Warning: Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Warning: Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Warning: Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Warning: Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Warning: Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Warning: Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Warning: Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Warning: Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Warning: Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning: Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning: Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning: Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning: Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning: Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning: Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning: Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Warning: Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Warning: Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Warning: Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Warning: Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Warning: Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Warning: Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Warning: Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Warning: Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Warning: Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Warning: Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Warning: Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Warning: Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Warning: Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Warning: Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Warning: Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Warning: Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Warning: Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Warning: Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning: Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning: Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning: Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning: Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning: Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning: Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning: Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning: Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Warning: Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning: Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning: Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning: Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning: Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Warning: Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Warning: Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning: Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning: Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning: Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning: Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning: Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Warning: Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Warning: Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning: Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning: Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning: Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning: Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Warning: Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Warning: Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Warning: Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.616 ns memory register " "Info: Estimated most critical path is memory to register delay of 7.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DataOut:D0\|altsyncram:data_select_rtl_0\|altsyncram_l801:auto_generated\|ram_block1a1~porta_address_reg9 1 MEM M4K_X26_Y19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y19; Fanout = 1; MEM Node = 'DataOut:D0\|altsyncram:data_select_rtl_0\|altsyncram_l801:auto_generated\|ram_block1a1~porta_address_reg9'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut:D0|altsyncram:data_select_rtl_0|altsyncram_l801:auto_generated|ram_block1a1~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_l801.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/altsyncram_l801.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns DataOut:D0\|altsyncram:data_select_rtl_0\|altsyncram_l801:auto_generated\|q_a\[1\] 2 MEM M4K_X26_Y19 54 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y19; Fanout = 54; MEM Node = 'DataOut:D0\|altsyncram:data_select_rtl_0\|altsyncram_l801:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { DataOut:D0|altsyncram:data_select_rtl_0|altsyncram_l801:auto_generated|ram_block1a1~porta_address_reg9 DataOut:D0|altsyncram:data_select_rtl_0|altsyncram_l801:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_l801.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/altsyncram_l801.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.275 ns) 4.284 ns DataOut:D0\|Output\[25\]~36874 3 COMB LAB_X28_Y18 48 " "Info: 3: + IC(1.016 ns) + CELL(0.275 ns) = 4.284 ns; Loc. = LAB_X28_Y18; Fanout = 48; COMB Node = 'DataOut:D0\|Output\[25\]~36874'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { DataOut:D0|altsyncram:data_select_rtl_0|altsyncram_l801:auto_generated|q_a[1] DataOut:D0|Output[25]~36874 } "NODE_NAME" } } { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.275 ns) 5.341 ns DataOut:D0\|Output~36916 4 COMB LAB_X29_Y22 1 " "Info: 4: + IC(0.782 ns) + CELL(0.275 ns) = 5.341 ns; Loc. = LAB_X29_Y22; Fanout = 1; COMB Node = 'DataOut:D0\|Output~36916'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { DataOut:D0|Output[25]~36874 DataOut:D0|Output~36916 } "NODE_NAME" } } { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.271 ns) 6.388 ns DataOut:D0\|Output~36917 5 COMB LAB_X29_Y20 1 " "Info: 5: + IC(0.776 ns) + CELL(0.271 ns) = 6.388 ns; Loc. = LAB_X29_Y20; Fanout = 1; COMB Node = 'DataOut:D0\|Output~36917'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { DataOut:D0|Output~36916 DataOut:D0|Output~36917 } "NODE_NAME" } } { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.084 ns) 7.616 ns DataOut:D0\|Output\[17\] 6 REG LAB_X32_Y21 1 " "Info: 6: + IC(1.144 ns) + CELL(0.084 ns) = 7.616 ns; Loc. = LAB_X32_Y21; Fanout = 1; REG Node = 'DataOut:D0\|Output\[17\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { DataOut:D0|Output~36917 DataOut:D0|Output[17] } "NODE_NAME" } } { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.898 ns ( 51.18 % ) " "Info: Total cell delay = 3.898 ns ( 51.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.718 ns ( 48.82 % ) " "Info: Total interconnect delay = 3.718 ns ( 48.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { DataOut:D0|altsyncram:data_select_rtl_0|altsyncram_l801:auto_generated|ram_block1a1~porta_address_reg9 DataOut:D0|altsyncram:data_select_rtl_0|altsyncram_l801:auto_generated|q_a[1] DataOut:D0|Output[25]~36874 DataOut:D0|Output~36916 DataOut:D0|Output~36917 DataOut:D0|Output[17] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 10 " "Info: Average interconnect usage is 1% of the available device resources. Peak interconnect usage is 10%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X22_Y12 X32_Y23 " "Info: The peak interconnect region extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "129 " "Warning: Found 129 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Info: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[0\] 0 " "Info: Pin \"Dummy_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[1\] 0 " "Info: Pin \"Dummy_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[2\] 0 " "Info: Pin \"Dummy_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[3\] 0 " "Info: Pin \"Dummy_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[4\] 0 " "Info: Pin \"Dummy_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[5\] 0 " "Info: Pin \"Dummy_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[6\] 0 " "Info: Pin \"Dummy_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[7\] 0 " "Info: Pin \"Dummy_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[8\] 0 " "Info: Pin \"Dummy_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[9\] 0 " "Info: Pin \"Dummy_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[10\] 0 " "Info: Pin \"Dummy_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[11\] 0 " "Info: Pin \"Dummy_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[12\] 0 " "Info: Pin \"Dummy_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[13\] 0 " "Info: Pin \"Dummy_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[14\] 0 " "Info: Pin \"Dummy_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[15\] 0 " "Info: Pin \"Dummy_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[16\] 0 " "Info: Pin \"Dummy_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[17\] 0 " "Info: Pin \"Dummy_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[18\] 0 " "Info: Pin \"Dummy_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[19\] 0 " "Info: Pin \"Dummy_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[20\] 0 " "Info: Pin \"Dummy_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[21\] 0 " "Info: Pin \"Dummy_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[22\] 0 " "Info: Pin \"Dummy_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[23\] 0 " "Info: Pin \"Dummy_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[24\] 0 " "Info: Pin \"Dummy_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[25\] 0 " "Info: Pin \"Dummy_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[26\] 0 " "Info: Pin \"Dummy_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[27\] 0 " "Info: Pin \"Dummy_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[28\] 0 " "Info: Pin \"Dummy_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[29\] 0 " "Info: Pin \"Dummy_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[30\] 0 " "Info: Pin \"Dummy_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[31\] 0 " "Info: Pin \"Dummy_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[32\] 0 " "Info: Pin \"Dummy_out\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[33\] 0 " "Info: Pin \"Dummy_out\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[34\] 0 " "Info: Pin \"Dummy_out\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[35\] 0 " "Info: Pin \"Dummy_out\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[36\] 0 " "Info: Pin \"Dummy_out\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[37\] 0 " "Info: Pin \"Dummy_out\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[38\] 0 " "Info: Pin \"Dummy_out\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[39\] 0 " "Info: Pin \"Dummy_out\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[40\] 0 " "Info: Pin \"Dummy_out\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[41\] 0 " "Info: Pin \"Dummy_out\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[42\] 0 " "Info: Pin \"Dummy_out\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[43\] 0 " "Info: Pin \"Dummy_out\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[44\] 0 " "Info: Pin \"Dummy_out\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[45\] 0 " "Info: Pin \"Dummy_out\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[46\] 0 " "Info: Pin \"Dummy_out\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[47\] 0 " "Info: Pin \"Dummy_out\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[48\] 0 " "Info: Pin \"Dummy_out\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[49\] 0 " "Info: Pin \"Dummy_out\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[50\] 0 " "Info: Pin \"Dummy_out\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[51\] 0 " "Info: Pin \"Dummy_out\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[52\] 0 " "Info: Pin \"Dummy_out\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[53\] 0 " "Info: Pin \"Dummy_out\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[54\] 0 " "Info: Pin \"Dummy_out\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Dummy_out\[55\] 0 " "Info: Pin \"Dummy_out\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[0\] 0 " "Info: Pin \"gnd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[1\] 0 " "Info: Pin \"gnd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[2\] 0 " "Info: Pin \"gnd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[3\] 0 " "Info: Pin \"gnd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[4\] 0 " "Info: Pin \"gnd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[5\] 0 " "Info: Pin \"gnd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[6\] 0 " "Info: Pin \"gnd\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[7\] 0 " "Info: Pin \"gnd\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[8\] 0 " "Info: Pin \"gnd\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[9\] 0 " "Info: Pin \"gnd\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[10\] 0 " "Info: Pin \"gnd\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[11\] 0 " "Info: Pin \"gnd\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[12\] 0 " "Info: Pin \"gnd\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[13\] 0 " "Info: Pin \"gnd\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[14\] 0 " "Info: Pin \"gnd\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[15\] 0 " "Info: Pin \"gnd\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[16\] 0 " "Info: Pin \"gnd\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gnd\[17\] 0 " "Info: Pin \"gnd\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "51 " "Warning: Following 51 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] GND " "Info: Pin GPIO_1\[0\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] GND " "Info: Pin GPIO_1\[2\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] GND " "Info: Pin GPIO_1\[4\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] GND " "Info: Pin GPIO_1\[6\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] GND " "Info: Pin GPIO_1\[7\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] GND " "Info: Pin GPIO_1\[8\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] GND " "Info: Pin GPIO_1\[9\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] GND " "Info: Pin GPIO_1\[10\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] GND " "Info: Pin GPIO_1\[11\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] GND " "Info: Pin GPIO_1\[12\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] GND " "Info: Pin GPIO_1\[13\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] GND " "Info: Pin GPIO_1\[14\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] GND " "Info: Pin GPIO_1\[15\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] GND " "Info: Pin GPIO_1\[16\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] GND " "Info: Pin GPIO_1\[17\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] GND " "Info: Pin GPIO_1\[18\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] GND " "Info: Pin GPIO_1\[19\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] GND " "Info: Pin GPIO_1\[20\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] GND " "Info: Pin GPIO_1\[21\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] GND " "Info: Pin GPIO_1\[22\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] GND " "Info: Pin GPIO_1\[23\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] GND " "Info: Pin GPIO_1\[24\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] GND " "Info: Pin GPIO_1\[25\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] GND " "Info: Pin GPIO_1\[26\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] GND " "Info: Pin GPIO_1\[27\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] GND " "Info: Pin GPIO_1\[28\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] GND " "Info: Pin GPIO_1\[29\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] GND " "Info: Pin GPIO_1\[30\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] GND " "Info: Pin GPIO_1\[31\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] GND " "Info: Pin GPIO_1\[32\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] GND " "Info: Pin GPIO_1\[33\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] GND " "Info: Pin GPIO_1\[34\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] GND " "Info: Pin GPIO_1\[35\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 45 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[0\] GND " "Info: Pin gnd\[0\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[1\] GND " "Info: Pin gnd\[1\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[1] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[2\] GND " "Info: Pin gnd\[2\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[2] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[3\] GND " "Info: Pin gnd\[3\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[3] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[4\] GND " "Info: Pin gnd\[4\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[4] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[5\] GND " "Info: Pin gnd\[5\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[5] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[6\] GND " "Info: Pin gnd\[6\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[6] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[7\] GND " "Info: Pin gnd\[7\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[7] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[8\] GND " "Info: Pin gnd\[8\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[8] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[9\] GND " "Info: Pin gnd\[9\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[9] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[10\] GND " "Info: Pin gnd\[10\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[10] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[11\] GND " "Info: Pin gnd\[11\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[11] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[12\] GND " "Info: Pin gnd\[12\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[12] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[13\] GND " "Info: Pin gnd\[13\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[13] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[14\] GND " "Info: Pin gnd\[14\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[14] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[15\] GND " "Info: Pin gnd\[15\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[15] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[16\] GND " "Info: Pin gnd\[16\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[16] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "gnd\[17\] GND " "Info: Pin gnd\[17\] has GND driving its datain port" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 48 -1 0 } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[17] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gnd[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 348 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 348 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Allocated 237 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 15:28:02 2008 " "Info: Processing ended: Tue Feb 19 15:28:02 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 15:28:03 2008 " "Info: Processing started: Tue Feb 19 15:28:03 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RS232coincidencecounter -c RS232coincidencecounter " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off RS232coincidencecounter -c RS232coincidencecounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Allocated 188 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 15:28:14 2008 " "Info: Processing ended: Tue Feb 19 15:28:14 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 15:28:15 2008 " "Info: Processing started: Tue Feb 19 15:28:15 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RS232coincidencecounter -c RS232coincidencecounter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RS232coincidencecounter -c RS232coincidencecounter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock_50 " "Info: Assuming node \"Clock_50\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 32 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[16\] " "Info: Assuming node \"SW\[16\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_0\[10\] " "Info: Assuming node \"GPIO_0\[10\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Dummy_in\[12\] " "Info: Assuming node \"Dummy_in\[12\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dummy_in\[12\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Dummy_in\[11\] " "Info: Assuming node \"Dummy_in\[11\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dummy_in\[11\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Dummy_in\[10\] " "Info: Assuming node \"Dummy_in\[10\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dummy_in\[10\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Dummy_in\[8\] " "Info: Assuming node \"Dummy_in\[8\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dummy_in\[8\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Dummy_in\[5\] " "Info: Assuming node \"Dummy_in\[5\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dummy_in\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Dummy_in\[7\] " "Info: Assuming node \"Dummy_in\[7\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dummy_in\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Dummy_in\[2\] " "Info: Assuming node \"Dummy_in\[2\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dummy_in\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Dummy_in\[3\] " "Info: Assuming node \"Dummy_in\[3\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dummy_in\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Dummy_in\[0\] " "Info: Assuming node \"Dummy_in\[0\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dummy_in\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 35 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Dummy_in\[1\] " "Info: Assuming node \"Dummy_in\[1\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dummy_in\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Dummy_in\[4\] " "Info: Assuming node \"Dummy_in\[4\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dummy_in\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Dummy_in\[6\] " "Info: Assuming node \"Dummy_in\[6\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dummy_in\[6\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "Dummy_in\[9\] " "Info: Assuming node \"Dummy_in\[9\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dummy_in\[9\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[15\] " "Info: Assuming node \"SW\[15\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[12\] " "Info: Assuming node \"SW\[12\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_0\[16\] " "Info: Assuming node \"GPIO_0\[16\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[14\] " "Info: Assuming node \"SW\[14\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[13\] " "Info: Assuming node \"SW\[13\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_0\[12\] " "Info: Assuming node \"GPIO_0\[12\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_0\[14\] " "Info: Assuming node \"GPIO_0\[14\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[3\] " "Info: Assuming node \"SW\[3\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[0\] " "Info: Assuming node \"SW\[0\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[1\] " "Info: Assuming node \"SW\[1\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[2\] " "Info: Assuming node \"SW\[2\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[10\] " "Info: Assuming node \"SW\[10\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[8\] " "Info: Assuming node \"SW\[8\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[11\] " "Info: Assuming node \"SW\[11\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[9\] " "Info: Assuming node \"SW\[9\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[5\] " "Info: Assuming node \"SW\[5\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[6\] " "Info: Assuming node \"SW\[6\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[4\] " "Info: Assuming node \"SW\[4\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[7\] " "Info: Assuming node \"SW\[7\]\" is an undefined clock" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "85 " "Warning: Found 85 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "pulse_ander:PB11\|pulse_out " "Info: Detected gated clock \"pulse_ander:PB11\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PB11\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pulse_ander:PB5\|pulse_out " "Info: Detected gated clock \"pulse_ander:PB5\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PB5\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "coincidence_pulse_1:CP1\|y~1 " "Info: Detected gated clock \"coincidence_pulse_1:CP1\|y~1\" as buffer" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "coincidence_pulse_1:CP1\|y~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "coincidence_pulse_1:CP1\|y~33 " "Info: Detected gated clock \"coincidence_pulse_1:CP1\|y~33\" as buffer" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "coincidence_pulse_1:CP1\|y~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pulse_ander:PD11\|pulse_out " "Info: Detected gated clock \"pulse_ander:PD11\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PD11\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pulse_ander:PD5\|pulse_out " "Info: Detected gated clock \"pulse_ander:PD5\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PD5\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MB\|pulseout~0 " "Info: Detected gated clock \"mux4to1:MB\|pulseout~0\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MB\|pulseout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pulse_ander:PB8\|pulse_out " "Info: Detected gated clock \"pulse_ander:PB8\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PB8\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pulse_ander:PB2\|pulse_out " "Info: Detected gated clock \"pulse_ander:PB2\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PB2\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pulse_ander:PC11\|pulse_out " "Info: Detected gated clock \"pulse_ander:PC11\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PC11\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pulse_ander:PC5\|pulse_out " "Info: Detected gated clock \"pulse_ander:PC5\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PC5\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "coincidence_pulse_1:CP2\|y~33 " "Info: Detected gated clock \"coincidence_pulse_1:CP2\|y~33\" as buffer" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "coincidence_pulse_1:CP2\|y~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "coincidence_pulse_1:CP2\|y~1 " "Info: Detected gated clock \"coincidence_pulse_1:CP2\|y~1\" as buffer" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "coincidence_pulse_1:CP2\|y~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "coincidence_pulse_1:CP1\|y " "Info: Detected gated clock \"coincidence_pulse_1:CP1\|y\" as buffer" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "coincidence_pulse_1:CP1\|y" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MD\|pulseout~0 " "Info: Detected gated clock \"mux4to1:MD\|pulseout~0\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MD\|pulseout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pulse_ander:PD2\|pulse_out " "Info: Detected gated clock \"pulse_ander:PD2\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PD2\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pulse_ander:PD8\|pulse_out " "Info: Detected gated clock \"pulse_ander:PD8\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PD8\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MB\|pulseout~140 " "Info: Detected gated clock \"mux4to1:MB\|pulseout~140\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MB\|pulseout~140" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MB\|pulseout~1 " "Info: Detected gated clock \"mux4to1:MB\|pulseout~1\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MB\|pulseout~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MB\|pulseout~2 " "Info: Detected gated clock \"mux4to1:MB\|pulseout~2\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MB\|pulseout~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MC\|pulseout~0 " "Info: Detected gated clock \"mux4to1:MC\|pulseout~0\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MC\|pulseout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pulse_ander:PC8\|pulse_out " "Info: Detected gated clock \"pulse_ander:PC8\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PC8\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pulse_ander:PC2\|pulse_out " "Info: Detected gated clock \"pulse_ander:PC2\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PC2\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "coincidence_pulse_1:CP2\|y " "Info: Detected gated clock \"coincidence_pulse_1:CP2\|y\" as buffer" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "coincidence_pulse_1:CP2\|y" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MD\|pulseout~140 " "Info: Detected gated clock \"mux4to1:MD\|pulseout~140\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MD\|pulseout~140" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MD\|pulseout~2 " "Info: Detected gated clock \"mux4to1:MD\|pulseout~2\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MD\|pulseout~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MD\|pulseout~1 " "Info: Detected gated clock \"mux4to1:MD\|pulseout~1\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MD\|pulseout~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "rtl~3 " "Info: Detected gated clock \"rtl~3\" as buffer" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MC\|pulseout~140 " "Info: Detected gated clock \"mux4to1:MC\|pulseout~140\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MC\|pulseout~140" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MC\|pulseout~1 " "Info: Detected gated clock \"mux4to1:MC\|pulseout~1\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MC\|pulseout~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MC\|pulseout~2 " "Info: Detected gated clock \"mux4to1:MC\|pulseout~2\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MC\|pulseout~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pulse_ander:PA11\|pulse_out " "Info: Detected gated clock \"pulse_ander:PA11\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PA11\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pulse_ander:PA5\|pulse_out " "Info: Detected gated clock \"pulse_ander:PA5\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PA5\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "rtl~4 " "Info: Detected gated clock \"rtl~4\" as buffer" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "coincidence_pulse:CP0\|y~33 " "Info: Detected gated clock \"coincidence_pulse:CP0\|y~33\" as buffer" {  } { { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "coincidence_pulse:CP0\|y~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "coincidence_pulse:CP0\|y~1 " "Info: Detected gated clock \"coincidence_pulse:CP0\|y~1\" as buffer" {  } { { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "coincidence_pulse:CP0\|y~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "coincidence_pulse_1:CP3\|y~33 " "Info: Detected gated clock \"coincidence_pulse_1:CP3\|y~33\" as buffer" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "coincidence_pulse_1:CP3\|y~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "coincidence_pulse_1:CP3\|y~1 " "Info: Detected gated clock \"coincidence_pulse_1:CP3\|y~1\" as buffer" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "coincidence_pulse_1:CP3\|y~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "rtl~2 " "Info: Detected gated clock \"rtl~2\" as buffer" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MA\|pulseout~0 " "Info: Detected gated clock \"mux4to1:MA\|pulseout~0\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MA\|pulseout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pulse_ander:PA8\|pulse_out " "Info: Detected gated clock \"pulse_ander:PA8\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PA8\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "pulse_ander:PA2\|pulse_out " "Info: Detected gated clock \"pulse_ander:PA2\|pulse_out\" as buffer" {  } { { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pulse_ander:PA2\|pulse_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "coincidence_pulse:CP0\|y " "Info: Detected gated clock \"coincidence_pulse:CP0\|y\" as buffer" {  } { { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "coincidence_pulse:CP0\|y" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "coincidence_pulse_1:CP3\|y " "Info: Detected gated clock \"coincidence_pulse_1:CP3\|y\" as buffer" {  } { { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "coincidence_pulse_1:CP3\|y" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MA\|pulseout~140 " "Info: Detected gated clock \"mux4to1:MA\|pulseout~140\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MA\|pulseout~140" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MA\|pulseout~1 " "Info: Detected gated clock \"mux4to1:MA\|pulseout~1\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MA\|pulseout~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "mux4to1:MA\|pulseout~2 " "Info: Detected gated clock \"mux4to1:MA\|pulseout~2\" as buffer" {  } { { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux4to1:MA\|pulseout~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "rtl~5 " "Info: Detected gated clock \"rtl~5\" as buffer" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal0~128 " "Info: Detected gated clock \"Equal0~128\" as buffer" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 257 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~128" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal0~129 " "Info: Detected gated clock \"Equal0~129\" as buffer" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 257 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~129" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal0~130 " "Info: Detected gated clock \"Equal0~130\" as buffer" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 257 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~130" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal0~131 " "Info: Detected gated clock \"Equal0~131\" as buffer" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 257 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~131" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "rtl~0 " "Info: Detected gated clock \"rtl~0\" as buffer" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~119 " "Info: Detected gated clock \"Equal3~119\" as buffer" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 278 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~119" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~117 " "Info: Detected gated clock \"Equal3~117\" as buffer" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 278 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~117" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~118 " "Info: Detected gated clock \"Equal3~118\" as buffer" {  } { { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 278 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~118" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "rtl~1 " "Info: Detected gated clock \"rtl~1\" as buffer" {  } { { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock_50 memory DataOut:D1\|altsyncram:data_select_rtl_1\|altsyncram_m801:auto_generated\|ram_block1a0~porta_address_reg0 register DataOut:D1\|Output\[3\] 105.42 MHz 9.486 ns Internal " "Info: Clock \"Clock_50\" has Internal fmax of 105.42 MHz between source memory \"DataOut:D1\|altsyncram:data_select_rtl_1\|altsyncram_m801:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"DataOut:D1\|Output\[3\]\" (period= 9.486 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.754 ns + Longest memory register " "Info: + Longest memory to register delay is 8.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DataOut:D1\|altsyncram:data_select_rtl_1\|altsyncram_m801:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y18; Fanout = 3; MEM Node = 'DataOut:D1\|altsyncram:data_select_rtl_1\|altsyncram_m801:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_m801.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/altsyncram_m801.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns DataOut:D1\|altsyncram:data_select_rtl_1\|altsyncram_m801:auto_generated\|q_a\[0\] 2 MEM M4K_X26_Y18 4 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y18; Fanout = 4; MEM Node = 'DataOut:D1\|altsyncram:data_select_rtl_1\|altsyncram_m801:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|ram_block1a0~porta_address_reg0 DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_m801.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/altsyncram_m801.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.419 ns) 4.124 ns DataOut:D1\|Output\[26\]~36522 3 COMB LCCOMB_X29_Y18_N28 48 " "Info: 3: + IC(0.712 ns) + CELL(0.419 ns) = 4.124 ns; Loc. = LCCOMB_X29_Y18_N28; Fanout = 48; COMB Node = 'DataOut:D1\|Output\[26\]~36522'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|q_a[0] DataOut:D1|Output[26]~36522 } "NODE_NAME" } } { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.437 ns) 6.477 ns DataOut:D1\|Output~36612 4 COMB LCCOMB_X29_Y18_N8 1 " "Info: 4: + IC(1.916 ns) + CELL(0.437 ns) = 6.477 ns; Loc. = LCCOMB_X29_Y18_N8; Fanout = 1; COMB Node = 'DataOut:D1\|Output~36612'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { DataOut:D1|Output[26]~36522 DataOut:D1|Output~36612 } "NODE_NAME" } } { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.150 ns) 7.541 ns DataOut:D1\|Output~36613 5 COMB LCCOMB_X29_Y18_N22 1 " "Info: 5: + IC(0.914 ns) + CELL(0.150 ns) = 7.541 ns; Loc. = LCCOMB_X29_Y18_N22; Fanout = 1; COMB Node = 'DataOut:D1\|Output~36613'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { DataOut:D1|Output~36612 DataOut:D1|Output~36613 } "NODE_NAME" } } { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.149 ns) 8.670 ns DataOut:D1\|Output\[3\]~feeder 6 COMB LCCOMB_X31_Y20_N8 1 " "Info: 6: + IC(0.980 ns) + CELL(0.149 ns) = 8.670 ns; Loc. = LCCOMB_X31_Y20_N8; Fanout = 1; COMB Node = 'DataOut:D1\|Output\[3\]~feeder'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { DataOut:D1|Output~36613 DataOut:D1|Output[3]~feeder } "NODE_NAME" } } { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.754 ns DataOut:D1\|Output\[3\] 7 REG LCFF_X31_Y20_N9 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 8.754 ns; Loc. = LCFF_X31_Y20_N9; Fanout = 1; REG Node = 'DataOut:D1\|Output\[3\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DataOut:D1|Output[3]~feeder DataOut:D1|Output[3] } "NODE_NAME" } } { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.232 ns ( 48.34 % ) " "Info: Total cell delay = 4.232 ns ( 48.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.522 ns ( 51.66 % ) " "Info: Total interconnect delay = 4.522 ns ( 51.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.754 ns" { DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|ram_block1a0~porta_address_reg0 DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|q_a[0] DataOut:D1|Output[26]~36522 DataOut:D1|Output~36612 DataOut:D1|Output~36613 DataOut:D1|Output[3]~feeder DataOut:D1|Output[3] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.754 ns" { DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|ram_block1a0~porta_address_reg0 DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|q_a[0] DataOut:D1|Output[26]~36522 DataOut:D1|Output~36612 DataOut:D1|Output~36613 DataOut:D1|Output[3]~feeder DataOut:D1|Output[3] } { 0.000ns 0.000ns 0.712ns 1.916ns 0.914ns 0.980ns 0.000ns } { 0.000ns 2.993ns 0.419ns 0.437ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.559 ns - Smallest " "Info: - Smallest clock skew is -0.559 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50 destination 9.956 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock_50\" to destination register is 9.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'Clock_50'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50 } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.787 ns) 2.856 ns baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[1\] 2 REG LCFF_X24_Y21_N7 3 " "Info: 2: + IC(1.070 ns) + CELL(0.787 ns) = 2.856 ns; Loc. = LCFF_X24_Y21_N7; Fanout = 3; REG Node = 'baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.150 ns) 3.316 ns Equal3~119 3 COMB LCCOMB_X24_Y21_N30 1 " "Info: 3: + IC(0.310 ns) + CELL(0.150 ns) = 3.316 ns; Loc. = LCCOMB_X24_Y21_N30; Fanout = 1; COMB Node = 'Equal3~119'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] Equal3~119 } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.150 ns) 4.163 ns rtl~1 4 COMB LCCOMB_X27_Y21_N0 17 " "Info: 4: + IC(0.697 ns) + CELL(0.150 ns) = 4.163 ns; Loc. = LCCOMB_X27_Y21_N0; Fanout = 17; COMB Node = 'rtl~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { Equal3~119 rtl~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.215 ns) + CELL(0.000 ns) 8.378 ns rtl~1clkctrl 5 COMB CLKCTRL_G3 111 " "Info: 5: + IC(4.215 ns) + CELL(0.000 ns) = 8.378 ns; Loc. = CLKCTRL_G3; Fanout = 111; COMB Node = 'rtl~1clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.215 ns" { rtl~1 rtl~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 9.956 ns DataOut:D1\|Output\[3\] 6 REG LCFF_X31_Y20_N9 1 " "Info: 6: + IC(1.041 ns) + CELL(0.537 ns) = 9.956 ns; Loc. = LCFF_X31_Y20_N9; Fanout = 1; REG Node = 'DataOut:D1\|Output\[3\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { rtl~1clkctrl DataOut:D1|Output[3] } "NODE_NAME" } } { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.623 ns ( 26.35 % ) " "Info: Total cell delay = 2.623 ns ( 26.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.333 ns ( 73.65 % ) " "Info: Total interconnect delay = 7.333 ns ( 73.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.956 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] Equal3~119 rtl~1 rtl~1clkctrl DataOut:D1|Output[3] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.956 ns" { Clock_50 Clock_50~combout baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] Equal3~119 rtl~1 rtl~1clkctrl DataOut:D1|Output[3] } { 0.000ns 0.000ns 1.070ns 0.310ns 0.697ns 4.215ns 1.041ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50 source 10.515 ns - Longest memory " "Info: - Longest clock path from clock \"Clock_50\" to source memory is 10.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'Clock_50'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50 } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.787 ns) 2.856 ns baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[5\] 2 REG LCFF_X24_Y21_N15 3 " "Info: 2: + IC(1.070 ns) + CELL(0.787 ns) = 2.856 ns; Loc. = LCFF_X24_Y21_N15; Fanout = 3; REG Node = 'baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.416 ns) 3.596 ns Equal3~118 3 COMB LCCOMB_X24_Y21_N2 1 " "Info: 3: + IC(0.324 ns) + CELL(0.416 ns) = 3.596 ns; Loc. = LCCOMB_X24_Y21_N2; Fanout = 1; COMB Node = 'Equal3~118'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.389 ns) 4.663 ns rtl~1 4 COMB LCCOMB_X27_Y21_N0 17 " "Info: 4: + IC(0.678 ns) + CELL(0.389 ns) = 4.663 ns; Loc. = LCCOMB_X27_Y21_N0; Fanout = 17; COMB Node = 'rtl~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { Equal3~118 rtl~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.215 ns) + CELL(0.000 ns) 8.878 ns rtl~1clkctrl 5 COMB CLKCTRL_G3 111 " "Info: 5: + IC(4.215 ns) + CELL(0.000 ns) = 8.878 ns; Loc. = CLKCTRL_G3; Fanout = 111; COMB Node = 'rtl~1clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.215 ns" { rtl~1 rtl~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.661 ns) 10.515 ns DataOut:D1\|altsyncram:data_select_rtl_1\|altsyncram_m801:auto_generated\|ram_block1a0~porta_address_reg0 6 MEM M4K_X26_Y18 3 " "Info: 6: + IC(0.976 ns) + CELL(0.661 ns) = 10.515 ns; Loc. = M4K_X26_Y18; Fanout = 3; MEM Node = 'DataOut:D1\|altsyncram:data_select_rtl_1\|altsyncram_m801:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { rtl~1clkctrl DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_m801.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/altsyncram_m801.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.252 ns ( 30.93 % ) " "Info: Total cell delay = 3.252 ns ( 30.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.263 ns ( 69.07 % ) " "Info: Total interconnect delay = 7.263 ns ( 69.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.515 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.515 ns" { Clock_50 Clock_50~combout baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 1.070ns 0.324ns 0.678ns 4.215ns 0.976ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.389ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.956 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] Equal3~119 rtl~1 rtl~1clkctrl DataOut:D1|Output[3] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.956 ns" { Clock_50 Clock_50~combout baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] Equal3~119 rtl~1 rtl~1clkctrl DataOut:D1|Output[3] } { 0.000ns 0.000ns 1.070ns 0.310ns 0.697ns 4.215ns 1.041ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.515 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.515 ns" { Clock_50 Clock_50~combout baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 1.070ns 0.324ns 0.678ns 4.215ns 0.976ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.389ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_m801.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/altsyncram_m801.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.754 ns" { DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|ram_block1a0~porta_address_reg0 DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|q_a[0] DataOut:D1|Output[26]~36522 DataOut:D1|Output~36612 DataOut:D1|Output~36613 DataOut:D1|Output[3]~feeder DataOut:D1|Output[3] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.754 ns" { DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|ram_block1a0~porta_address_reg0 DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|q_a[0] DataOut:D1|Output[26]~36522 DataOut:D1|Output~36612 DataOut:D1|Output~36613 DataOut:D1|Output[3]~feeder DataOut:D1|Output[3] } { 0.000ns 0.000ns 0.712ns 1.916ns 0.914ns 0.980ns 0.000ns } { 0.000ns 2.993ns 0.419ns 0.437ns 0.150ns 0.149ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.956 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] Equal3~119 rtl~1 rtl~1clkctrl DataOut:D1|Output[3] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.956 ns" { Clock_50 Clock_50~combout baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] Equal3~119 rtl~1 rtl~1clkctrl DataOut:D1|Output[3] } { 0.000ns 0.000ns 1.070ns 0.310ns 0.697ns 4.215ns 1.041ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.515 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.515 ns" { Clock_50 Clock_50~combout baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D1|altsyncram:data_select_rtl_1|altsyncram_m801:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 1.070ns 0.324ns 0.678ns 4.215ns 0.976ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.389ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[17\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 209.51 MHz 4.773 ns Internal " "Info: Clock \"SW\[17\]\" has Internal fmax of 209.51 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 4.773 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.984 ns - Smallest " "Info: - Smallest clock skew is -0.984 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 9.081 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[17\]\" to destination register is 9.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 9; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.209 ns) + CELL(0.275 ns) 4.336 ns rtl~2 2 COMB LCCOMB_X55_Y25_N20 5 " "Info: 2: + IC(3.209 ns) + CELL(0.275 ns) = 4.336 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.484 ns" { SW[17] rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.439 ns coincidence_pulse_1:CP3\|y 3 COMB LCCOMB_X55_Y25_N10 1 " "Info: 3: + IC(0.693 ns) + CELL(0.410 ns) = 5.439 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.538 ns coincidence_pulse_1:CP3\|y~clkctrl 4 COMB CLKCTRL_G11 32 " "Info: 4: + IC(2.099 ns) + CELL(0.000 ns) = 7.538 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 5 REG LCFF_X33_Y19_N31 2 " "Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 9.081 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.074 ns ( 22.84 % ) " "Info: Total cell delay = 2.074 ns ( 22.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.007 ns ( 77.16 % ) " "Info: Total interconnect delay = 7.007 ns ( 77.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.081 ns" { SW[17] rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.081 ns" { SW[17] SW[17]~combout rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 3.209ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.275ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 10.065 ns - Longest register " "Info: - Longest clock path from clock \"SW\[17\]\" to source register is 10.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 9; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.912 ns) + CELL(0.150 ns) 3.914 ns mux4to1:MB\|pulseout~140 2 COMB LCCOMB_X55_Y25_N16 1 " "Info: 2: + IC(2.912 ns) + CELL(0.150 ns) = 3.914 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.062 ns" { SW[17] mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 4.441 ns rtl~3 3 COMB LCCOMB_X55_Y25_N26 5 " "Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 4.441 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 5.791 ns coincidence_pulse_1:CP3\|y~1 4 COMB LCCOMB_X55_Y25_N8 1 " "Info: 4: + IC(0.930 ns) + CELL(0.420 ns) = 5.791 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 6.425 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.241 ns) + CELL(0.393 ns) = 6.425 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.524 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 8.524 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 10.065 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 7 REG LCFF_X33_Y20_N1 3 " "Info: 7: + IC(1.004 ns) + CELL(0.537 ns) = 10.065 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.627 ns ( 26.10 % ) " "Info: Total cell delay = 2.627 ns ( 26.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.438 ns ( 73.90 % ) " "Info: Total interconnect delay = 7.438 ns ( 73.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.065 ns" { SW[17] mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.065 ns" { SW[17] SW[17]~combout mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.912ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.081 ns" { SW[17] rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.081 ns" { SW[17] SW[17]~combout rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 3.209ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.275ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.065 ns" { SW[17] mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.065 ns" { SW[17] SW[17]~combout mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.912ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.081 ns" { SW[17] rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.081 ns" { SW[17] SW[17]~combout rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 3.209ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.275ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.065 ns" { SW[17] mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.065 ns" { SW[17] SW[17]~combout mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.912ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[16\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 215.66 MHz 4.637 ns Internal " "Info: Clock \"SW\[16\]\" has Internal fmax of 215.66 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 4.637 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.848 ns - Smallest " "Info: - Smallest clock skew is -0.848 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[16\] destination 9.251 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[16\]\" to destination register is 9.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 CLK PIN_V1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 5; CLK Node = 'SW\[16\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.823 ns) + CELL(0.438 ns) 4.113 ns mux4to1:MC\|pulseout~140 2 COMB LCCOMB_X55_Y25_N30 1 " "Info: 2: + IC(2.823 ns) + CELL(0.438 ns) = 4.113 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.261 ns" { SW[16] mux4to1:MC|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.506 ns rtl~2 3 COMB LCCOMB_X55_Y25_N20 5 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 4.506 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { mux4to1:MC|pulseout~140 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.609 ns coincidence_pulse_1:CP3\|y 4 COMB LCCOMB_X55_Y25_N10 1 " "Info: 4: + IC(0.693 ns) + CELL(0.410 ns) = 5.609 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.708 ns coincidence_pulse_1:CP3\|y~clkctrl 5 COMB CLKCTRL_G11 32 " "Info: 5: + IC(2.099 ns) + CELL(0.000 ns) = 7.708 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.251 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 6 REG LCFF_X33_Y19_N31 2 " "Info: 6: + IC(1.006 ns) + CELL(0.537 ns) = 9.251 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.387 ns ( 25.80 % ) " "Info: Total cell delay = 2.387 ns ( 25.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.864 ns ( 74.20 % ) " "Info: Total interconnect delay = 6.864 ns ( 74.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.251 ns" { SW[16] mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.251 ns" { SW[16] SW[16]~combout mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.823ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.438ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[16\] source 10.099 ns - Longest register " "Info: - Longest clock path from clock \"SW\[16\]\" to source register is 10.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 CLK PIN_V1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 5; CLK Node = 'SW\[16\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.825 ns) + CELL(0.271 ns) 3.948 ns mux4to1:MB\|pulseout~140 2 COMB LCCOMB_X55_Y25_N16 1 " "Info: 2: + IC(2.825 ns) + CELL(0.271 ns) = 3.948 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.096 ns" { SW[16] mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 4.475 ns rtl~3 3 COMB LCCOMB_X55_Y25_N26 5 " "Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 4.475 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 5.825 ns coincidence_pulse_1:CP3\|y~1 4 COMB LCCOMB_X55_Y25_N8 1 " "Info: 4: + IC(0.930 ns) + CELL(0.420 ns) = 5.825 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 6.459 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.241 ns) + CELL(0.393 ns) = 6.459 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.558 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 8.558 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 10.099 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 7 REG LCFF_X33_Y20_N1 3 " "Info: 7: + IC(1.004 ns) + CELL(0.537 ns) = 10.099 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.748 ns ( 27.21 % ) " "Info: Total cell delay = 2.748 ns ( 27.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.351 ns ( 72.79 % ) " "Info: Total interconnect delay = 7.351 ns ( 72.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.099 ns" { SW[16] mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.099 ns" { SW[16] SW[16]~combout mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.825ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.852ns 0.271ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.251 ns" { SW[16] mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.251 ns" { SW[16] SW[16]~combout mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.823ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.438ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.099 ns" { SW[16] mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.099 ns" { SW[16] SW[16]~combout mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.825ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.852ns 0.271ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.251 ns" { SW[16] mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.251 ns" { SW[16] SW[16]~combout mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.823ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.438ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.099 ns" { SW[16] mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.099 ns" { SW[16] SW[16]~combout mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.825ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.852ns 0.271ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "GPIO_0\[10\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 175.13 MHz 5.71 ns Internal " "Info: Clock \"GPIO_0\[10\]\" has Internal fmax of 175.13 MHz between source register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 5.71 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y17_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y17_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y17_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y17_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y17_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y17_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y17_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y17_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y16_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y16_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.921 ns - Smallest " "Info: - Smallest clock skew is -1.921 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[10\] destination 9.950 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_0\[10\]\" to destination register is 9.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_0\[10\] 1 CLK PIN_N18 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_N18; Fanout = 7; CLK Node = 'GPIO_0\[10\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.812 ns) + CELL(0.150 ns) 3.814 ns mux4to1:MA\|pulseout~1 2 COMB LCCOMB_X56_Y25_N8 1 " "Info: 2: + IC(2.812 ns) + CELL(0.150 ns) = 3.814 ns; Loc. = LCCOMB_X56_Y25_N8; Fanout = 1; COMB Node = 'mux4to1:MA\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { GPIO_0[10] mux4to1:MA|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.275 ns) 4.532 ns rtl~5 3 COMB LCCOMB_X55_Y25_N4 5 " "Info: 3: + IC(0.443 ns) + CELL(0.275 ns) = 4.532 ns; Loc. = LCCOMB_X55_Y25_N4; Fanout = 5; COMB Node = 'rtl~5'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { mux4to1:MA|pulseout~1 rtl~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.275 ns) 5.874 ns coincidence_pulse:CP0\|y~33 4 COMB LCCOMB_X56_Y19_N28 1 " "Info: 4: + IC(1.067 ns) + CELL(0.275 ns) = 5.874 ns; Loc. = LCCOMB_X56_Y19_N28; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { rtl~5 coincidence_pulse:CP0|y~33 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 6.268 ns coincidence_pulse:CP0\|y 5 COMB LCCOMB_X56_Y19_N6 1 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 6.268 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 8.396 ns coincidence_pulse:CP0\|y~clkctrl 6 COMB CLKCTRL_G15 32 " "Info: 6: + IC(2.128 ns) + CELL(0.000 ns) = 8.396 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 9.950 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y16_N31 2 " "Info: 7: + IC(1.017 ns) + CELL(0.537 ns) = 9.950 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.239 ns ( 22.50 % ) " "Info: Total cell delay = 2.239 ns ( 22.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.711 ns ( 77.50 % ) " "Info: Total interconnect delay = 7.711 ns ( 77.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.950 ns" { GPIO_0[10] mux4to1:MA|pulseout~1 rtl~5 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.950 ns" { GPIO_0[10] GPIO_0[10]~combout mux4to1:MA|pulseout~1 rtl~5 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.812ns 0.443ns 1.067ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[10\] source 11.871 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_0\[10\]\" to source register is 11.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_0\[10\] 1 CLK PIN_N18 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_N18; Fanout = 7; CLK Node = 'GPIO_0\[10\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.150 ns) 2.353 ns pulse_ander:PA2\|pulse_out 2 COMB LCCOMB_X57_Y25_N18 5 " "Info: 2: + IC(1.351 ns) + CELL(0.150 ns) = 2.353 ns; Loc. = LCCOMB_X57_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PA2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { GPIO_0[10] pulse_ander:PA2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.393 ns) 3.023 ns pulse_ander:PA5\|pulse_out 3 COMB LCCOMB_X57_Y25_N14 4 " "Info: 3: + IC(0.277 ns) + CELL(0.393 ns) = 3.023 ns; Loc. = LCCOMB_X57_Y25_N14; Fanout = 4; COMB Node = 'pulse_ander:PA5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { pulse_ander:PA2|pulse_out pulse_ander:PA5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.393 ns) 3.825 ns pulse_ander:PA8\|pulse_out 4 COMB LCCOMB_X56_Y25_N22 5 " "Info: 4: + IC(0.409 ns) + CELL(0.393 ns) = 3.825 ns; Loc. = LCCOMB_X56_Y25_N22; Fanout = 5; COMB Node = 'pulse_ander:PA8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { pulse_ander:PA5|pulse_out pulse_ander:PA8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.393 ns) 4.480 ns pulse_ander:PA11\|pulse_out 5 COMB LCCOMB_X56_Y25_N24 2 " "Info: 5: + IC(0.262 ns) + CELL(0.393 ns) = 4.480 ns; Loc. = LCCOMB_X56_Y25_N24; Fanout = 2; COMB Node = 'pulse_ander:PA11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { pulse_ander:PA8|pulse_out pulse_ander:PA11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.420 ns) 5.354 ns mux4to1:MA\|pulseout~0 6 COMB LCCOMB_X55_Y25_N6 1 " "Info: 6: + IC(0.454 ns) + CELL(0.420 ns) = 5.354 ns; Loc. = LCCOMB_X55_Y25_N6; Fanout = 1; COMB Node = 'mux4to1:MA\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { pulse_ander:PA11|pulse_out mux4to1:MA|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 6.057 ns mux4to1:MA\|pulseout~140 7 COMB LCCOMB_X55_Y25_N28 1 " "Info: 7: + IC(0.265 ns) + CELL(0.438 ns) = 6.057 ns; Loc. = LCCOMB_X55_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MA\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MA|pulseout~0 mux4to1:MA|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 6.451 ns rtl~5 8 COMB LCCOMB_X55_Y25_N4 5 " "Info: 8: + IC(0.244 ns) + CELL(0.150 ns) = 6.451 ns; Loc. = LCCOMB_X55_Y25_N4; Fanout = 5; COMB Node = 'rtl~5'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { mux4to1:MA|pulseout~140 rtl~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.275 ns) 7.793 ns coincidence_pulse:CP0\|y~33 9 COMB LCCOMB_X56_Y19_N28 1 " "Info: 9: + IC(1.067 ns) + CELL(0.275 ns) = 7.793 ns; Loc. = LCCOMB_X56_Y19_N28; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { rtl~5 coincidence_pulse:CP0|y~33 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 8.187 ns coincidence_pulse:CP0\|y 10 COMB LCCOMB_X56_Y19_N6 1 " "Info: 10: + IC(0.244 ns) + CELL(0.150 ns) = 8.187 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 10.315 ns coincidence_pulse:CP0\|y~clkctrl 11 COMB CLKCTRL_G15 32 " "Info: 11: + IC(2.128 ns) + CELL(0.000 ns) = 10.315 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 11.871 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 12 REG LCFF_X33_Y17_N1 3 " "Info: 12: + IC(1.019 ns) + CELL(0.537 ns) = 11.871 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.151 ns ( 34.97 % ) " "Info: Total cell delay = 4.151 ns ( 34.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.720 ns ( 65.03 % ) " "Info: Total interconnect delay = 7.720 ns ( 65.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.871 ns" { GPIO_0[10] pulse_ander:PA2|pulse_out pulse_ander:PA5|pulse_out pulse_ander:PA8|pulse_out pulse_ander:PA11|pulse_out mux4to1:MA|pulseout~0 mux4to1:MA|pulseout~140 rtl~5 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.871 ns" { GPIO_0[10] GPIO_0[10]~combout pulse_ander:PA2|pulse_out pulse_ander:PA5|pulse_out pulse_ander:PA8|pulse_out pulse_ander:PA11|pulse_out mux4to1:MA|pulseout~0 mux4to1:MA|pulseout~140 rtl~5 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.351ns 0.277ns 0.409ns 0.262ns 0.454ns 0.265ns 0.244ns 1.067ns 0.244ns 2.128ns 1.019ns } { 0.000ns 0.852ns 0.150ns 0.393ns 0.393ns 0.393ns 0.420ns 0.438ns 0.150ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.950 ns" { GPIO_0[10] mux4to1:MA|pulseout~1 rtl~5 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.950 ns" { GPIO_0[10] GPIO_0[10]~combout mux4to1:MA|pulseout~1 rtl~5 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.812ns 0.443ns 1.067ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.871 ns" { GPIO_0[10] pulse_ander:PA2|pulse_out pulse_ander:PA5|pulse_out pulse_ander:PA8|pulse_out pulse_ander:PA11|pulse_out mux4to1:MA|pulseout~0 mux4to1:MA|pulseout~140 rtl~5 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.871 ns" { GPIO_0[10] GPIO_0[10]~combout pulse_ander:PA2|pulse_out pulse_ander:PA5|pulse_out pulse_ander:PA8|pulse_out pulse_ander:PA11|pulse_out mux4to1:MA|pulseout~0 mux4to1:MA|pulseout~140 rtl~5 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.351ns 0.277ns 0.409ns 0.262ns 0.454ns 0.265ns 0.244ns 1.067ns 0.244ns 2.128ns 1.019ns } { 0.000ns 0.852ns 0.150ns 0.393ns 0.393ns 0.393ns 0.420ns 0.438ns 0.150ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.950 ns" { GPIO_0[10] mux4to1:MA|pulseout~1 rtl~5 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.950 ns" { GPIO_0[10] GPIO_0[10]~combout mux4to1:MA|pulseout~1 rtl~5 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.812ns 0.443ns 1.067ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.871 ns" { GPIO_0[10] pulse_ander:PA2|pulse_out pulse_ander:PA5|pulse_out pulse_ander:PA8|pulse_out pulse_ander:PA11|pulse_out mux4to1:MA|pulseout~0 mux4to1:MA|pulseout~140 rtl~5 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.871 ns" { GPIO_0[10] GPIO_0[10]~combout pulse_ander:PA2|pulse_out pulse_ander:PA5|pulse_out pulse_ander:PA8|pulse_out pulse_ander:PA11|pulse_out mux4to1:MA|pulseout~0 mux4to1:MA|pulseout~140 rtl~5 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.351ns 0.277ns 0.409ns 0.262ns 0.454ns 0.265ns 0.244ns 1.067ns 0.244ns 2.128ns 1.019ns } { 0.000ns 0.852ns 0.150ns 0.393ns 0.393ns 0.393ns 0.420ns 0.438ns 0.150ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Dummy_in\[12\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 209.91 MHz 4.764 ns Internal " "Info: Clock \"Dummy_in\[12\]\" has Internal fmax of 209.91 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 4.764 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.975 ns - Smallest " "Info: - Smallest clock skew is -0.975 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[12\] destination 9.572 ns + Shortest register " "Info: + Shortest clock path from clock \"Dummy_in\[12\]\" to destination register is 9.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Dummy_in\[12\] 1 CLK PIN_P4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 8; CLK Node = 'Dummy_in\[12\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[12] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.773 ns) + CELL(0.419 ns) 4.034 ns mux4to1:MC\|pulseout~0 2 COMB LCCOMB_X55_Y25_N0 1 " "Info: 2: + IC(2.773 ns) + CELL(0.419 ns) = 4.034 ns; Loc. = LCCOMB_X55_Y25_N0; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.192 ns" { Dummy_in[12] mux4to1:MC|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 4.434 ns mux4to1:MC\|pulseout~140 3 COMB LCCOMB_X55_Y25_N30 1 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 4.434 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.827 ns rtl~2 4 COMB LCCOMB_X55_Y25_N20 5 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 4.827 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { mux4to1:MC|pulseout~140 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.930 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.693 ns) + CELL(0.410 ns) = 5.930 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.029 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 8.029 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.572 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y19_N31 2 " "Info: 7: + IC(1.006 ns) + CELL(0.537 ns) = 9.572 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.508 ns ( 26.20 % ) " "Info: Total cell delay = 2.508 ns ( 26.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.064 ns ( 73.80 % ) " "Info: Total interconnect delay = 7.064 ns ( 73.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.572 ns" { Dummy_in[12] mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.572 ns" { Dummy_in[12] Dummy_in[12]~combout mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.773ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.419ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[12\] source 10.547 ns - Longest register " "Info: - Longest clock path from clock \"Dummy_in\[12\]\" to source register is 10.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Dummy_in\[12\] 1 CLK PIN_P4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 8; CLK Node = 'Dummy_in\[12\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[12] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.701 ns) + CELL(0.150 ns) 3.693 ns mux4to1:MB\|pulseout~0 2 COMB LCCOMB_X55_Y25_N12 1 " "Info: 2: + IC(2.701 ns) + CELL(0.150 ns) = 3.693 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { Dummy_in[12] mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 4.396 ns mux4to1:MB\|pulseout~140 3 COMB LCCOMB_X55_Y25_N16 1 " "Info: 3: + IC(0.265 ns) + CELL(0.438 ns) = 4.396 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 4.923 ns rtl~3 4 COMB LCCOMB_X55_Y25_N26 5 " "Info: 4: + IC(0.252 ns) + CELL(0.275 ns) = 4.923 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 6.273 ns coincidence_pulse_1:CP3\|y~1 5 COMB LCCOMB_X55_Y25_N8 1 " "Info: 5: + IC(0.930 ns) + CELL(0.420 ns) = 6.273 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 6.907 ns coincidence_pulse_1:CP3\|y 6 COMB LCCOMB_X55_Y25_N10 1 " "Info: 6: + IC(0.241 ns) + CELL(0.393 ns) = 6.907 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 9.006 ns coincidence_pulse_1:CP3\|y~clkctrl 7 COMB CLKCTRL_G11 32 " "Info: 7: + IC(2.099 ns) + CELL(0.000 ns) = 9.006 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 10.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 8 REG LCFF_X33_Y20_N1 3 " "Info: 8: + IC(1.004 ns) + CELL(0.537 ns) = 10.547 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.055 ns ( 28.97 % ) " "Info: Total cell delay = 3.055 ns ( 28.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.492 ns ( 71.03 % ) " "Info: Total interconnect delay = 7.492 ns ( 71.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.547 ns" { Dummy_in[12] mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.547 ns" { Dummy_in[12] Dummy_in[12]~combout mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.701ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.842ns 0.150ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.572 ns" { Dummy_in[12] mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.572 ns" { Dummy_in[12] Dummy_in[12]~combout mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.773ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.419ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.547 ns" { Dummy_in[12] mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.547 ns" { Dummy_in[12] Dummy_in[12]~combout mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.701ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.842ns 0.150ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.572 ns" { Dummy_in[12] mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.572 ns" { Dummy_in[12] Dummy_in[12]~combout mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.773ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.419ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.547 ns" { Dummy_in[12] mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.547 ns" { Dummy_in[12] Dummy_in[12]~combout mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.701ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.842ns 0.150ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Dummy_in\[11\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 206.4 MHz 4.845 ns Internal " "Info: Clock \"Dummy_in\[11\]\" has Internal fmax of 206.4 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 4.845 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.056 ns - Smallest " "Info: - Smallest clock skew is -1.056 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[11\] destination 9.602 ns + Shortest register " "Info: + Shortest clock path from clock \"Dummy_in\[11\]\" to destination register is 9.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Dummy_in\[11\] 1 CLK PIN_P3 12 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 12; CLK Node = 'Dummy_in\[11\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[11] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.784 ns) + CELL(0.438 ns) 4.064 ns mux4to1:MC\|pulseout~0 2 COMB LCCOMB_X55_Y25_N0 1 " "Info: 2: + IC(2.784 ns) + CELL(0.438 ns) = 4.064 ns; Loc. = LCCOMB_X55_Y25_N0; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { Dummy_in[11] mux4to1:MC|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 4.464 ns mux4to1:MC\|pulseout~140 3 COMB LCCOMB_X55_Y25_N30 1 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 4.464 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.857 ns rtl~2 4 COMB LCCOMB_X55_Y25_N20 5 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 4.857 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { mux4to1:MC|pulseout~140 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.960 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.693 ns) + CELL(0.410 ns) = 5.960 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.059 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 8.059 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.602 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y19_N31 2 " "Info: 7: + IC(1.006 ns) + CELL(0.537 ns) = 9.602 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.527 ns ( 26.32 % ) " "Info: Total cell delay = 2.527 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.075 ns ( 73.68 % ) " "Info: Total interconnect delay = 7.075 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.602 ns" { Dummy_in[11] mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.602 ns" { Dummy_in[11] Dummy_in[11]~combout mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.784ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[11\] source 10.658 ns - Longest register " "Info: - Longest clock path from clock \"Dummy_in\[11\]\" to source register is 10.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Dummy_in\[11\] 1 CLK PIN_P3 12 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 12; CLK Node = 'Dummy_in\[11\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[11] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.687 ns) + CELL(0.275 ns) 3.804 ns mux4to1:MB\|pulseout~0 2 COMB LCCOMB_X55_Y25_N12 1 " "Info: 2: + IC(2.687 ns) + CELL(0.275 ns) = 3.804 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { Dummy_in[11] mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 4.507 ns mux4to1:MB\|pulseout~140 3 COMB LCCOMB_X55_Y25_N16 1 " "Info: 3: + IC(0.265 ns) + CELL(0.438 ns) = 4.507 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 5.034 ns rtl~3 4 COMB LCCOMB_X55_Y25_N26 5 " "Info: 4: + IC(0.252 ns) + CELL(0.275 ns) = 5.034 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 6.384 ns coincidence_pulse_1:CP3\|y~1 5 COMB LCCOMB_X55_Y25_N8 1 " "Info: 5: + IC(0.930 ns) + CELL(0.420 ns) = 6.384 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 7.018 ns coincidence_pulse_1:CP3\|y 6 COMB LCCOMB_X55_Y25_N10 1 " "Info: 6: + IC(0.241 ns) + CELL(0.393 ns) = 7.018 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 9.117 ns coincidence_pulse_1:CP3\|y~clkctrl 7 COMB CLKCTRL_G11 32 " "Info: 7: + IC(2.099 ns) + CELL(0.000 ns) = 9.117 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 10.658 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 8 REG LCFF_X33_Y20_N1 3 " "Info: 8: + IC(1.004 ns) + CELL(0.537 ns) = 10.658 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.180 ns ( 29.84 % ) " "Info: Total cell delay = 3.180 ns ( 29.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.478 ns ( 70.16 % ) " "Info: Total interconnect delay = 7.478 ns ( 70.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.658 ns" { Dummy_in[11] mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.658 ns" { Dummy_in[11] Dummy_in[11]~combout mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.687ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.842ns 0.275ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.602 ns" { Dummy_in[11] mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.602 ns" { Dummy_in[11] Dummy_in[11]~combout mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.784ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.658 ns" { Dummy_in[11] mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.658 ns" { Dummy_in[11] Dummy_in[11]~combout mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.687ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.842ns 0.275ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.602 ns" { Dummy_in[11] mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.602 ns" { Dummy_in[11] Dummy_in[11]~combout mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.784ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.658 ns" { Dummy_in[11] mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.658 ns" { Dummy_in[11] Dummy_in[11]~combout mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.687ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.842ns 0.275ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Dummy_in\[10\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 186.99 MHz 5.348 ns Internal " "Info: Clock \"Dummy_in\[10\]\" has Internal fmax of 186.99 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 5.348 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.559 ns - Smallest " "Info: - Smallest clock skew is -1.559 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[10\] destination 8.802 ns + Shortest register " "Info: + Shortest clock path from clock \"Dummy_in\[10\]\" to destination register is 8.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Dummy_in\[10\] 1 CLK PIN_J23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J23; Fanout = 12; CLK Node = 'Dummy_in\[10\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[10] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.393 ns) 2.698 ns pulse_ander:PC11\|pulse_out 2 COMB LCCOMB_X56_Y25_N30 2 " "Info: 2: + IC(1.453 ns) + CELL(0.393 ns) = 2.698 ns; Loc. = LCCOMB_X56_Y25_N30; Fanout = 2; COMB Node = 'pulse_ander:PC11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { Dummy_in[10] pulse_ander:PC11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.150 ns) 3.264 ns mux4to1:MC\|pulseout~0 3 COMB LCCOMB_X55_Y25_N0 1 " "Info: 3: + IC(0.416 ns) + CELL(0.150 ns) = 3.264 ns; Loc. = LCCOMB_X55_Y25_N0; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 3.664 ns mux4to1:MC\|pulseout~140 4 COMB LCCOMB_X55_Y25_N30 1 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 3.664 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.057 ns rtl~2 5 COMB LCCOMB_X55_Y25_N20 5 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 4.057 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { mux4to1:MC|pulseout~140 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.160 ns coincidence_pulse_1:CP3\|y 6 COMB LCCOMB_X55_Y25_N10 1 " "Info: 6: + IC(0.693 ns) + CELL(0.410 ns) = 5.160 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.259 ns coincidence_pulse_1:CP3\|y~clkctrl 7 COMB CLKCTRL_G11 32 " "Info: 7: + IC(2.099 ns) + CELL(0.000 ns) = 7.259 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 8.802 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 8 REG LCFF_X33_Y19_N31 2 " "Info: 8: + IC(1.006 ns) + CELL(0.537 ns) = 8.802 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 30.02 % ) " "Info: Total cell delay = 2.642 ns ( 30.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.160 ns ( 69.98 % ) " "Info: Total interconnect delay = 6.160 ns ( 69.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.802 ns" { Dummy_in[10] pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.802 ns" { Dummy_in[10] Dummy_in[10]~combout pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.453ns 0.416ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.393ns 0.150ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[10\] source 10.361 ns - Longest register " "Info: - Longest clock path from clock \"Dummy_in\[10\]\" to source register is 10.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Dummy_in\[10\] 1 CLK PIN_J23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J23; Fanout = 12; CLK Node = 'Dummy_in\[10\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[10] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.393 ns) 2.657 ns pulse_ander:PB11\|pulse_out 2 COMB LCCOMB_X56_Y25_N14 2 " "Info: 2: + IC(1.412 ns) + CELL(0.393 ns) = 2.657 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { Dummy_in[10] pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 3.507 ns mux4to1:MB\|pulseout~0 3 COMB LCCOMB_X55_Y25_N12 1 " "Info: 3: + IC(0.430 ns) + CELL(0.420 ns) = 3.507 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 4.210 ns mux4to1:MB\|pulseout~140 4 COMB LCCOMB_X55_Y25_N16 1 " "Info: 4: + IC(0.265 ns) + CELL(0.438 ns) = 4.210 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 4.737 ns rtl~3 5 COMB LCCOMB_X55_Y25_N26 5 " "Info: 5: + IC(0.252 ns) + CELL(0.275 ns) = 4.737 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 6.087 ns coincidence_pulse_1:CP3\|y~1 6 COMB LCCOMB_X55_Y25_N8 1 " "Info: 6: + IC(0.930 ns) + CELL(0.420 ns) = 6.087 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 6.721 ns coincidence_pulse_1:CP3\|y 7 COMB LCCOMB_X55_Y25_N10 1 " "Info: 7: + IC(0.241 ns) + CELL(0.393 ns) = 6.721 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.820 ns coincidence_pulse_1:CP3\|y~clkctrl 8 COMB CLKCTRL_G11 32 " "Info: 8: + IC(2.099 ns) + CELL(0.000 ns) = 8.820 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 10.361 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 9 REG LCFF_X33_Y20_N1 3 " "Info: 9: + IC(1.004 ns) + CELL(0.537 ns) = 10.361 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.728 ns ( 35.98 % ) " "Info: Total cell delay = 3.728 ns ( 35.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.633 ns ( 64.02 % ) " "Info: Total interconnect delay = 6.633 ns ( 64.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.361 ns" { Dummy_in[10] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.361 ns" { Dummy_in[10] Dummy_in[10]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.412ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.852ns 0.393ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.802 ns" { Dummy_in[10] pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.802 ns" { Dummy_in[10] Dummy_in[10]~combout pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.453ns 0.416ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.393ns 0.150ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.361 ns" { Dummy_in[10] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.361 ns" { Dummy_in[10] Dummy_in[10]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.412ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.852ns 0.393ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.802 ns" { Dummy_in[10] pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.802 ns" { Dummy_in[10] Dummy_in[10]~combout pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.453ns 0.416ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.393ns 0.150ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.361 ns" { Dummy_in[10] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.361 ns" { Dummy_in[10] Dummy_in[10]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.412ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.852ns 0.393ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Dummy_in\[8\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 187.41 MHz 5.336 ns Internal " "Info: Clock \"Dummy_in\[8\]\" has Internal fmax of 187.41 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 5.336 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.547 ns - Smallest " "Info: - Smallest clock skew is -1.547 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[8\] destination 8.693 ns + Shortest register " "Info: + Shortest clock path from clock \"Dummy_in\[8\]\" to destination register is 8.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[8\] 1 CLK PIN_F25 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F25; Fanout = 16; CLK Node = 'Dummy_in\[8\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[8] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.436 ns) 3.089 ns mux4to1:MC\|pulseout~1 2 COMB LCCOMB_X56_Y25_N28 1 " "Info: 2: + IC(1.791 ns) + CELL(0.436 ns) = 3.089 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.227 ns" { Dummy_in[8] mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 3.948 ns rtl~2 3 COMB LCCOMB_X55_Y25_N20 5 " "Info: 3: + IC(0.440 ns) + CELL(0.419 ns) = 3.948 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.051 ns coincidence_pulse_1:CP3\|y 4 COMB LCCOMB_X55_Y25_N10 1 " "Info: 4: + IC(0.693 ns) + CELL(0.410 ns) = 5.051 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.150 ns coincidence_pulse_1:CP3\|y~clkctrl 5 COMB CLKCTRL_G11 32 " "Info: 5: + IC(2.099 ns) + CELL(0.000 ns) = 7.150 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 8.693 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 6 REG LCFF_X33_Y19_N31 2 " "Info: 6: + IC(1.006 ns) + CELL(0.537 ns) = 8.693 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.664 ns ( 30.65 % ) " "Info: Total cell delay = 2.664 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.029 ns ( 69.35 % ) " "Info: Total interconnect delay = 6.029 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.693 ns" { Dummy_in[8] mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.693 ns" { Dummy_in[8] Dummy_in[8]~combout mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.791ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.436ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[8\] source 10.240 ns - Longest register " "Info: - Longest clock path from clock \"Dummy_in\[8\]\" to source register is 10.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[8\] 1 CLK PIN_F25 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F25; Fanout = 16; CLK Node = 'Dummy_in\[8\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[8] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.275 ns) 2.536 ns pulse_ander:PB11\|pulse_out 2 COMB LCCOMB_X56_Y25_N14 2 " "Info: 2: + IC(1.399 ns) + CELL(0.275 ns) = 2.536 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { Dummy_in[8] pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 3.386 ns mux4to1:MB\|pulseout~0 3 COMB LCCOMB_X55_Y25_N12 1 " "Info: 3: + IC(0.430 ns) + CELL(0.420 ns) = 3.386 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 4.089 ns mux4to1:MB\|pulseout~140 4 COMB LCCOMB_X55_Y25_N16 1 " "Info: 4: + IC(0.265 ns) + CELL(0.438 ns) = 4.089 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 4.616 ns rtl~3 5 COMB LCCOMB_X55_Y25_N26 5 " "Info: 5: + IC(0.252 ns) + CELL(0.275 ns) = 4.616 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 5.966 ns coincidence_pulse_1:CP3\|y~1 6 COMB LCCOMB_X55_Y25_N8 1 " "Info: 6: + IC(0.930 ns) + CELL(0.420 ns) = 5.966 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 6.600 ns coincidence_pulse_1:CP3\|y 7 COMB LCCOMB_X55_Y25_N10 1 " "Info: 7: + IC(0.241 ns) + CELL(0.393 ns) = 6.600 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.699 ns coincidence_pulse_1:CP3\|y~clkctrl 8 COMB CLKCTRL_G11 32 " "Info: 8: + IC(2.099 ns) + CELL(0.000 ns) = 8.699 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 10.240 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 9 REG LCFF_X33_Y20_N1 3 " "Info: 9: + IC(1.004 ns) + CELL(0.537 ns) = 10.240 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.620 ns ( 35.35 % ) " "Info: Total cell delay = 3.620 ns ( 35.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.620 ns ( 64.65 % ) " "Info: Total interconnect delay = 6.620 ns ( 64.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.240 ns" { Dummy_in[8] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.240 ns" { Dummy_in[8] Dummy_in[8]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.399ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.862ns 0.275ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.693 ns" { Dummy_in[8] mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.693 ns" { Dummy_in[8] Dummy_in[8]~combout mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.791ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.436ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.240 ns" { Dummy_in[8] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.240 ns" { Dummy_in[8] Dummy_in[8]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.399ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.862ns 0.275ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.693 ns" { Dummy_in[8] mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.693 ns" { Dummy_in[8] Dummy_in[8]~combout mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.791ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.436ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.240 ns" { Dummy_in[8] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.240 ns" { Dummy_in[8] Dummy_in[8]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.399ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.862ns 0.275ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Dummy_in\[5\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 168.49 MHz 5.935 ns Internal " "Info: Clock \"Dummy_in\[5\]\" has Internal fmax of 168.49 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 5.935 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.146 ns - Smallest " "Info: - Smallest clock skew is -2.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[5\] destination 9.134 ns + Shortest register " "Info: + Shortest clock path from clock \"Dummy_in\[5\]\" to destination register is 9.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[5\] 1 CLK PIN_F26 12 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F26; Fanout = 12; CLK Node = 'Dummy_in\[5\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[5] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(0.275 ns) 2.801 ns pulse_ander:PC8\|pulse_out 2 COMB LCCOMB_X56_Y25_N4 5 " "Info: 2: + IC(1.664 ns) + CELL(0.275 ns) = 2.801 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { Dummy_in[5] pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.275 ns) 3.530 ns mux4to1:MC\|pulseout~1 3 COMB LCCOMB_X56_Y25_N28 1 " "Info: 3: + IC(0.454 ns) + CELL(0.275 ns) = 3.530 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 4.389 ns rtl~2 4 COMB LCCOMB_X55_Y25_N20 5 " "Info: 4: + IC(0.440 ns) + CELL(0.419 ns) = 4.389 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.492 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.693 ns) + CELL(0.410 ns) = 5.492 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.591 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 7.591 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.134 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y19_N31 2 " "Info: 7: + IC(1.006 ns) + CELL(0.537 ns) = 9.134 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 30.41 % ) " "Info: Total cell delay = 2.778 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.356 ns ( 69.59 % ) " "Info: Total interconnect delay = 6.356 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { Dummy_in[5] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { Dummy_in[5] Dummy_in[5]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.664ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.275ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[5\] source 11.280 ns - Longest register " "Info: - Longest clock path from clock \"Dummy_in\[5\]\" to source register is 11.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[5\] 1 CLK PIN_F26 12 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F26; Fanout = 12; CLK Node = 'Dummy_in\[5\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[5] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.393 ns) 2.691 ns pulse_ander:PB8\|pulse_out 2 COMB LCCOMB_X56_Y25_N18 5 " "Info: 2: + IC(1.436 ns) + CELL(0.393 ns) = 2.691 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { Dummy_in[5] pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 3.576 ns pulse_ander:PB11\|pulse_out 3 COMB LCCOMB_X56_Y25_N14 2 " "Info: 3: + IC(0.475 ns) + CELL(0.410 ns) = 3.576 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 4.426 ns mux4to1:MB\|pulseout~0 4 COMB LCCOMB_X55_Y25_N12 1 " "Info: 4: + IC(0.430 ns) + CELL(0.420 ns) = 4.426 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.129 ns mux4to1:MB\|pulseout~140 5 COMB LCCOMB_X55_Y25_N16 1 " "Info: 5: + IC(0.265 ns) + CELL(0.438 ns) = 5.129 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 5.656 ns rtl~3 6 COMB LCCOMB_X55_Y25_N26 5 " "Info: 6: + IC(0.252 ns) + CELL(0.275 ns) = 5.656 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 7.006 ns coincidence_pulse_1:CP3\|y~1 7 COMB LCCOMB_X55_Y25_N8 1 " "Info: 7: + IC(0.930 ns) + CELL(0.420 ns) = 7.006 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 7.640 ns coincidence_pulse_1:CP3\|y 8 COMB LCCOMB_X55_Y25_N10 1 " "Info: 8: + IC(0.241 ns) + CELL(0.393 ns) = 7.640 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 9.739 ns coincidence_pulse_1:CP3\|y~clkctrl 9 COMB CLKCTRL_G11 32 " "Info: 9: + IC(2.099 ns) + CELL(0.000 ns) = 9.739 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 11.280 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 10 REG LCFF_X33_Y20_N1 3 " "Info: 10: + IC(1.004 ns) + CELL(0.537 ns) = 11.280 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.148 ns ( 36.77 % ) " "Info: Total cell delay = 4.148 ns ( 36.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.132 ns ( 63.23 % ) " "Info: Total interconnect delay = 7.132 ns ( 63.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.280 ns" { Dummy_in[5] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.280 ns" { Dummy_in[5] Dummy_in[5]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.436ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.862ns 0.393ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { Dummy_in[5] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { Dummy_in[5] Dummy_in[5]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.664ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.275ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.280 ns" { Dummy_in[5] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.280 ns" { Dummy_in[5] Dummy_in[5]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.436ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.862ns 0.393ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { Dummy_in[5] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { Dummy_in[5] Dummy_in[5]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.664ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.275ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.280 ns" { Dummy_in[5] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.280 ns" { Dummy_in[5] Dummy_in[5]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.436ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.862ns 0.393ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Dummy_in\[7\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 163.99 MHz 6.098 ns Internal " "Info: Clock \"Dummy_in\[7\]\" has Internal fmax of 163.99 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 6.098 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.309 ns - Smallest " "Info: - Smallest clock skew is -2.309 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[7\] destination 8.944 ns + Shortest register " "Info: + Shortest clock path from clock \"Dummy_in\[7\]\" to destination register is 8.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Dummy_in\[7\] 1 CLK PIN_H24 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_H24; Fanout = 4; CLK Node = 'Dummy_in\[7\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[7] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.393 ns) 2.611 ns pulse_ander:PC8\|pulse_out 2 COMB LCCOMB_X56_Y25_N4 5 " "Info: 2: + IC(1.366 ns) + CELL(0.393 ns) = 2.611 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { Dummy_in[7] pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.275 ns) 3.340 ns mux4to1:MC\|pulseout~1 3 COMB LCCOMB_X56_Y25_N28 1 " "Info: 3: + IC(0.454 ns) + CELL(0.275 ns) = 3.340 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 4.199 ns rtl~2 4 COMB LCCOMB_X55_Y25_N20 5 " "Info: 4: + IC(0.440 ns) + CELL(0.419 ns) = 4.199 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.302 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.693 ns) + CELL(0.410 ns) = 5.302 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.401 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 7.401 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 8.944 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y19_N31 2 " "Info: 7: + IC(1.006 ns) + CELL(0.537 ns) = 8.944 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.886 ns ( 32.27 % ) " "Info: Total cell delay = 2.886 ns ( 32.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.058 ns ( 67.73 % ) " "Info: Total interconnect delay = 6.058 ns ( 67.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.944 ns" { Dummy_in[7] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.944 ns" { Dummy_in[7] Dummy_in[7]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.366ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.393ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[7\] source 11.253 ns - Longest register " "Info: - Longest clock path from clock \"Dummy_in\[7\]\" to source register is 11.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Dummy_in\[7\] 1 CLK PIN_H24 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_H24; Fanout = 4; CLK Node = 'Dummy_in\[7\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[7] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.410 ns) 2.664 ns pulse_ander:PB8\|pulse_out 2 COMB LCCOMB_X56_Y25_N18 5 " "Info: 2: + IC(1.402 ns) + CELL(0.410 ns) = 2.664 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { Dummy_in[7] pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 3.549 ns pulse_ander:PB11\|pulse_out 3 COMB LCCOMB_X56_Y25_N14 2 " "Info: 3: + IC(0.475 ns) + CELL(0.410 ns) = 3.549 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 4.399 ns mux4to1:MB\|pulseout~0 4 COMB LCCOMB_X55_Y25_N12 1 " "Info: 4: + IC(0.430 ns) + CELL(0.420 ns) = 4.399 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.102 ns mux4to1:MB\|pulseout~140 5 COMB LCCOMB_X55_Y25_N16 1 " "Info: 5: + IC(0.265 ns) + CELL(0.438 ns) = 5.102 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 5.629 ns rtl~3 6 COMB LCCOMB_X55_Y25_N26 5 " "Info: 6: + IC(0.252 ns) + CELL(0.275 ns) = 5.629 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 6.979 ns coincidence_pulse_1:CP3\|y~1 7 COMB LCCOMB_X55_Y25_N8 1 " "Info: 7: + IC(0.930 ns) + CELL(0.420 ns) = 6.979 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 7.613 ns coincidence_pulse_1:CP3\|y 8 COMB LCCOMB_X55_Y25_N10 1 " "Info: 8: + IC(0.241 ns) + CELL(0.393 ns) = 7.613 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 9.712 ns coincidence_pulse_1:CP3\|y~clkctrl 9 COMB CLKCTRL_G11 32 " "Info: 9: + IC(2.099 ns) + CELL(0.000 ns) = 9.712 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 11.253 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 10 REG LCFF_X33_Y20_N1 3 " "Info: 10: + IC(1.004 ns) + CELL(0.537 ns) = 11.253 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.155 ns ( 36.92 % ) " "Info: Total cell delay = 4.155 ns ( 36.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.098 ns ( 63.08 % ) " "Info: Total interconnect delay = 7.098 ns ( 63.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.253 ns" { Dummy_in[7] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.253 ns" { Dummy_in[7] Dummy_in[7]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.402ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.852ns 0.410ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.944 ns" { Dummy_in[7] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.944 ns" { Dummy_in[7] Dummy_in[7]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.366ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.393ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.253 ns" { Dummy_in[7] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.253 ns" { Dummy_in[7] Dummy_in[7]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.402ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.852ns 0.410ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.944 ns" { Dummy_in[7] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.944 ns" { Dummy_in[7] Dummy_in[7]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.366ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.393ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.253 ns" { Dummy_in[7] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.253 ns" { Dummy_in[7] Dummy_in[7]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.402ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.852ns 0.410ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Dummy_in\[2\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 171.94 MHz 5.816 ns Internal " "Info: Clock \"Dummy_in\[2\]\" has Internal fmax of 171.94 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 5.816 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.027 ns - Smallest " "Info: - Smallest clock skew is -2.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[2\] destination 9.410 ns + Shortest register " "Info: + Shortest clock path from clock \"Dummy_in\[2\]\" to destination register is 9.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.912 ns) 0.912 ns Dummy_in\[2\] 1 CLK PIN_H19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.912 ns) = 0.912 ns; Loc. = PIN_H19; Fanout = 16; CLK Node = 'Dummy_in\[2\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[2] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.662 ns) + CELL(0.150 ns) 2.724 ns mux4to1:MA\|pulseout~2 2 COMB LCCOMB_X57_Y25_N24 1 " "Info: 2: + IC(1.662 ns) + CELL(0.150 ns) = 2.724 ns; Loc. = LCCOMB_X57_Y25_N24; Fanout = 1; COMB Node = 'mux4to1:MA\|pulseout~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { Dummy_in[2] mux4to1:MA|pulseout~2 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.419 ns) 4.030 ns rtl~5 3 COMB LCCOMB_X55_Y25_N4 5 " "Info: 3: + IC(0.887 ns) + CELL(0.419 ns) = 4.030 ns; Loc. = LCCOMB_X55_Y25_N4; Fanout = 5; COMB Node = 'rtl~5'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { mux4to1:MA|pulseout~2 rtl~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.420 ns) 5.371 ns coincidence_pulse_1:CP3\|y~33 4 COMB LCCOMB_X55_Y25_N2 1 " "Info: 4: + IC(0.921 ns) + CELL(0.420 ns) = 5.371 ns; Loc. = LCCOMB_X55_Y25_N2; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { rtl~5 coincidence_pulse_1:CP3|y~33 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 5.768 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 5.768 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.867 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 7.867 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.410 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y19_N31 2 " "Info: 7: + IC(1.006 ns) + CELL(0.537 ns) = 9.410 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.588 ns ( 27.50 % ) " "Info: Total cell delay = 2.588 ns ( 27.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.822 ns ( 72.50 % ) " "Info: Total interconnect delay = 6.822 ns ( 72.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.410 ns" { Dummy_in[2] mux4to1:MA|pulseout~2 rtl~5 coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.410 ns" { Dummy_in[2] Dummy_in[2]~combout mux4to1:MA|pulseout~2 rtl~5 coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.662ns 0.887ns 0.921ns 0.247ns 2.099ns 1.006ns } { 0.000ns 0.912ns 0.150ns 0.419ns 0.420ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[2\] source 11.437 ns - Longest register " "Info: - Longest clock path from clock \"Dummy_in\[2\]\" to source register is 11.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.912 ns) 0.912 ns Dummy_in\[2\] 1 CLK PIN_H19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.912 ns) = 0.912 ns; Loc. = PIN_H19; Fanout = 16; CLK Node = 'Dummy_in\[2\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[2] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.150 ns) 2.285 ns pulse_ander:PB5\|pulse_out 2 COMB LCCOMB_X57_Y25_N30 4 " "Info: 2: + IC(1.223 ns) + CELL(0.150 ns) = 2.285 ns; Loc. = LCCOMB_X57_Y25_N30; Fanout = 4; COMB Node = 'pulse_ander:PB5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { Dummy_in[2] pulse_ander:PB5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.150 ns) 2.848 ns pulse_ander:PB8\|pulse_out 3 COMB LCCOMB_X56_Y25_N18 5 " "Info: 3: + IC(0.413 ns) + CELL(0.150 ns) = 2.848 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 3.733 ns pulse_ander:PB11\|pulse_out 4 COMB LCCOMB_X56_Y25_N14 2 " "Info: 4: + IC(0.475 ns) + CELL(0.410 ns) = 3.733 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 4.583 ns mux4to1:MB\|pulseout~0 5 COMB LCCOMB_X55_Y25_N12 1 " "Info: 5: + IC(0.430 ns) + CELL(0.420 ns) = 4.583 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.286 ns mux4to1:MB\|pulseout~140 6 COMB LCCOMB_X55_Y25_N16 1 " "Info: 6: + IC(0.265 ns) + CELL(0.438 ns) = 5.286 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 5.813 ns rtl~3 7 COMB LCCOMB_X55_Y25_N26 5 " "Info: 7: + IC(0.252 ns) + CELL(0.275 ns) = 5.813 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 7.163 ns coincidence_pulse_1:CP3\|y~1 8 COMB LCCOMB_X55_Y25_N8 1 " "Info: 8: + IC(0.930 ns) + CELL(0.420 ns) = 7.163 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 7.797 ns coincidence_pulse_1:CP3\|y 9 COMB LCCOMB_X55_Y25_N10 1 " "Info: 9: + IC(0.241 ns) + CELL(0.393 ns) = 7.797 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 9.896 ns coincidence_pulse_1:CP3\|y~clkctrl 10 COMB CLKCTRL_G11 32 " "Info: 10: + IC(2.099 ns) + CELL(0.000 ns) = 9.896 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 11.437 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 11 REG LCFF_X33_Y20_N1 3 " "Info: 11: + IC(1.004 ns) + CELL(0.537 ns) = 11.437 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.105 ns ( 35.89 % ) " "Info: Total cell delay = 4.105 ns ( 35.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.332 ns ( 64.11 % ) " "Info: Total interconnect delay = 7.332 ns ( 64.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.437 ns" { Dummy_in[2] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.437 ns" { Dummy_in[2] Dummy_in[2]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.223ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.912ns 0.150ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.410 ns" { Dummy_in[2] mux4to1:MA|pulseout~2 rtl~5 coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.410 ns" { Dummy_in[2] Dummy_in[2]~combout mux4to1:MA|pulseout~2 rtl~5 coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.662ns 0.887ns 0.921ns 0.247ns 2.099ns 1.006ns } { 0.000ns 0.912ns 0.150ns 0.419ns 0.420ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.437 ns" { Dummy_in[2] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.437 ns" { Dummy_in[2] Dummy_in[2]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.223ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.912ns 0.150ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.410 ns" { Dummy_in[2] mux4to1:MA|pulseout~2 rtl~5 coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.410 ns" { Dummy_in[2] Dummy_in[2]~combout mux4to1:MA|pulseout~2 rtl~5 coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.662ns 0.887ns 0.921ns 0.247ns 2.099ns 1.006ns } { 0.000ns 0.912ns 0.150ns 0.419ns 0.420ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.437 ns" { Dummy_in[2] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.437 ns" { Dummy_in[2] Dummy_in[2]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.223ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.912ns 0.150ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Dummy_in\[3\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 167.93 MHz 5.955 ns Internal " "Info: Clock \"Dummy_in\[3\]\" has Internal fmax of 167.93 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 5.955 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.166 ns - Smallest " "Info: - Smallest clock skew is -2.166 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[3\] destination 9.385 ns + Shortest register " "Info: + Shortest clock path from clock \"Dummy_in\[3\]\" to destination register is 9.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns Dummy_in\[3\] 1 CLK PIN_K21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_K21; Fanout = 12; CLK Node = 'Dummy_in\[3\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[3] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.150 ns) 3.025 ns mux4to1:MC\|pulseout~2 2 COMB LCCOMB_X57_Y25_N16 1 " "Info: 2: + IC(2.003 ns) + CELL(0.150 ns) = 3.025 ns; Loc. = LCCOMB_X57_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { Dummy_in[3] mux4to1:MC|pulseout~2 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.437 ns) 4.640 ns rtl~2 3 COMB LCCOMB_X55_Y25_N20 5 " "Info: 3: + IC(1.178 ns) + CELL(0.437 ns) = 4.640 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { mux4to1:MC|pulseout~2 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.743 ns coincidence_pulse_1:CP3\|y 4 COMB LCCOMB_X55_Y25_N10 1 " "Info: 4: + IC(0.693 ns) + CELL(0.410 ns) = 5.743 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.842 ns coincidence_pulse_1:CP3\|y~clkctrl 5 COMB CLKCTRL_G11 32 " "Info: 5: + IC(2.099 ns) + CELL(0.000 ns) = 7.842 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.385 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 6 REG LCFF_X33_Y19_N31 2 " "Info: 6: + IC(1.006 ns) + CELL(0.537 ns) = 9.385 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.406 ns ( 25.64 % ) " "Info: Total cell delay = 2.406 ns ( 25.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.979 ns ( 74.36 % ) " "Info: Total interconnect delay = 6.979 ns ( 74.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.385 ns" { Dummy_in[3] mux4to1:MC|pulseout~2 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.385 ns" { Dummy_in[3] Dummy_in[3]~combout mux4to1:MC|pulseout~2 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.003ns 1.178ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.872ns 0.150ns 0.437ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[3\] source 11.551 ns - Longest register " "Info: - Longest clock path from clock \"Dummy_in\[3\]\" to source register is 11.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns Dummy_in\[3\] 1 CLK PIN_K21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_K21; Fanout = 12; CLK Node = 'Dummy_in\[3\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[3] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.275 ns) 2.399 ns pulse_ander:PB5\|pulse_out 2 COMB LCCOMB_X57_Y25_N30 4 " "Info: 2: + IC(1.252 ns) + CELL(0.275 ns) = 2.399 ns; Loc. = LCCOMB_X57_Y25_N30; Fanout = 4; COMB Node = 'pulse_ander:PB5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { Dummy_in[3] pulse_ander:PB5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.150 ns) 2.962 ns pulse_ander:PB8\|pulse_out 3 COMB LCCOMB_X56_Y25_N18 5 " "Info: 3: + IC(0.413 ns) + CELL(0.150 ns) = 2.962 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 3.847 ns pulse_ander:PB11\|pulse_out 4 COMB LCCOMB_X56_Y25_N14 2 " "Info: 4: + IC(0.475 ns) + CELL(0.410 ns) = 3.847 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 4.697 ns mux4to1:MB\|pulseout~0 5 COMB LCCOMB_X55_Y25_N12 1 " "Info: 5: + IC(0.430 ns) + CELL(0.420 ns) = 4.697 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.400 ns mux4to1:MB\|pulseout~140 6 COMB LCCOMB_X55_Y25_N16 1 " "Info: 6: + IC(0.265 ns) + CELL(0.438 ns) = 5.400 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 5.927 ns rtl~3 7 COMB LCCOMB_X55_Y25_N26 5 " "Info: 7: + IC(0.252 ns) + CELL(0.275 ns) = 5.927 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 7.277 ns coincidence_pulse_1:CP3\|y~1 8 COMB LCCOMB_X55_Y25_N8 1 " "Info: 8: + IC(0.930 ns) + CELL(0.420 ns) = 7.277 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 7.911 ns coincidence_pulse_1:CP3\|y 9 COMB LCCOMB_X55_Y25_N10 1 " "Info: 9: + IC(0.241 ns) + CELL(0.393 ns) = 7.911 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 10.010 ns coincidence_pulse_1:CP3\|y~clkctrl 10 COMB CLKCTRL_G11 32 " "Info: 10: + IC(2.099 ns) + CELL(0.000 ns) = 10.010 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 11.551 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 11 REG LCFF_X33_Y20_N1 3 " "Info: 11: + IC(1.004 ns) + CELL(0.537 ns) = 11.551 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.190 ns ( 36.27 % ) " "Info: Total cell delay = 4.190 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.361 ns ( 63.73 % ) " "Info: Total interconnect delay = 7.361 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.551 ns" { Dummy_in[3] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.551 ns" { Dummy_in[3] Dummy_in[3]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.252ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.872ns 0.275ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.385 ns" { Dummy_in[3] mux4to1:MC|pulseout~2 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.385 ns" { Dummy_in[3] Dummy_in[3]~combout mux4to1:MC|pulseout~2 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.003ns 1.178ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.872ns 0.150ns 0.437ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.551 ns" { Dummy_in[3] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.551 ns" { Dummy_in[3] Dummy_in[3]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.252ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.872ns 0.275ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.385 ns" { Dummy_in[3] mux4to1:MC|pulseout~2 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.385 ns" { Dummy_in[3] Dummy_in[3]~combout mux4to1:MC|pulseout~2 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.003ns 1.178ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.872ns 0.150ns 0.437ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.551 ns" { Dummy_in[3] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.551 ns" { Dummy_in[3] Dummy_in[3]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.252ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.872ns 0.275ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Dummy_in\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 167.7 MHz 5.963 ns Internal " "Info: Clock \"Dummy_in\[0\]\" has Internal fmax of 167.7 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 5.963 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.174 ns - Smallest " "Info: - Smallest clock skew is -2.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[0\] destination 9.802 ns + Shortest register " "Info: + Shortest clock path from clock \"Dummy_in\[0\]\" to destination register is 9.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Dummy_in\[0\] 1 CLK PIN_K18 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_K18; Fanout = 8; CLK Node = 'Dummy_in\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[0] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.410 ns) 2.463 ns pulse_ander:PC2\|pulse_out 2 COMB LCCOMB_X57_Y25_N2 5 " "Info: 2: + IC(1.221 ns) + CELL(0.410 ns) = 2.463 ns; Loc. = LCCOMB_X57_Y25_N2; Fanout = 5; COMB Node = 'pulse_ander:PC2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { Dummy_in[0] pulse_ander:PC2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 2.874 ns pulse_ander:PC5\|pulse_out 3 COMB LCCOMB_X57_Y25_N6 4 " "Info: 3: + IC(0.261 ns) + CELL(0.150 ns) = 2.874 ns; Loc. = LCCOMB_X57_Y25_N6; Fanout = 4; COMB Node = 'pulse_ander:PC5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 3.469 ns pulse_ander:PC8\|pulse_out 4 COMB LCCOMB_X56_Y25_N4 5 " "Info: 4: + IC(0.445 ns) + CELL(0.150 ns) = 3.469 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.275 ns) 4.198 ns mux4to1:MC\|pulseout~1 5 COMB LCCOMB_X56_Y25_N28 1 " "Info: 5: + IC(0.454 ns) + CELL(0.275 ns) = 4.198 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 5.057 ns rtl~2 6 COMB LCCOMB_X55_Y25_N20 5 " "Info: 6: + IC(0.440 ns) + CELL(0.419 ns) = 5.057 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 6.160 ns coincidence_pulse_1:CP3\|y 7 COMB LCCOMB_X55_Y25_N10 1 " "Info: 7: + IC(0.693 ns) + CELL(0.410 ns) = 6.160 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.259 ns coincidence_pulse_1:CP3\|y~clkctrl 8 COMB CLKCTRL_G11 32 " "Info: 8: + IC(2.099 ns) + CELL(0.000 ns) = 8.259 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.802 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 9 REG LCFF_X33_Y19_N31 2 " "Info: 9: + IC(1.006 ns) + CELL(0.537 ns) = 9.802 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.183 ns ( 32.47 % ) " "Info: Total cell delay = 3.183 ns ( 32.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.619 ns ( 67.53 % ) " "Info: Total interconnect delay = 6.619 ns ( 67.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.802 ns" { Dummy_in[0] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.802 ns" { Dummy_in[0] Dummy_in[0]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.221ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.832ns 0.410ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[0\] source 11.976 ns - Longest register " "Info: - Longest clock path from clock \"Dummy_in\[0\]\" to source register is 11.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Dummy_in\[0\] 1 CLK PIN_K18 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_K18; Fanout = 8; CLK Node = 'Dummy_in\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[0] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.150 ns) 2.180 ns pulse_ander:PB2\|pulse_out 2 COMB LCCOMB_X57_Y25_N8 5 " "Info: 2: + IC(1.198 ns) + CELL(0.150 ns) = 2.180 ns; Loc. = LCCOMB_X57_Y25_N8; Fanout = 5; COMB Node = 'pulse_ander:PB2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { Dummy_in[0] pulse_ander:PB2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 2.824 ns pulse_ander:PB5\|pulse_out 3 COMB LCCOMB_X57_Y25_N30 4 " "Info: 3: + IC(0.251 ns) + CELL(0.393 ns) = 2.824 ns; Loc. = LCCOMB_X57_Y25_N30; Fanout = 4; COMB Node = 'pulse_ander:PB5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.150 ns) 3.387 ns pulse_ander:PB8\|pulse_out 4 COMB LCCOMB_X56_Y25_N18 5 " "Info: 4: + IC(0.413 ns) + CELL(0.150 ns) = 3.387 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 4.272 ns pulse_ander:PB11\|pulse_out 5 COMB LCCOMB_X56_Y25_N14 2 " "Info: 5: + IC(0.475 ns) + CELL(0.410 ns) = 4.272 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 5.122 ns mux4to1:MB\|pulseout~0 6 COMB LCCOMB_X55_Y25_N12 1 " "Info: 6: + IC(0.430 ns) + CELL(0.420 ns) = 5.122 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.825 ns mux4to1:MB\|pulseout~140 7 COMB LCCOMB_X55_Y25_N16 1 " "Info: 7: + IC(0.265 ns) + CELL(0.438 ns) = 5.825 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 6.352 ns rtl~3 8 COMB LCCOMB_X55_Y25_N26 5 " "Info: 8: + IC(0.252 ns) + CELL(0.275 ns) = 6.352 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 7.702 ns coincidence_pulse_1:CP3\|y~1 9 COMB LCCOMB_X55_Y25_N8 1 " "Info: 9: + IC(0.930 ns) + CELL(0.420 ns) = 7.702 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 8.336 ns coincidence_pulse_1:CP3\|y 10 COMB LCCOMB_X55_Y25_N10 1 " "Info: 10: + IC(0.241 ns) + CELL(0.393 ns) = 8.336 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 10.435 ns coincidence_pulse_1:CP3\|y~clkctrl 11 COMB CLKCTRL_G11 32 " "Info: 11: + IC(2.099 ns) + CELL(0.000 ns) = 10.435 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 11.976 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 12 REG LCFF_X33_Y20_N1 3 " "Info: 12: + IC(1.004 ns) + CELL(0.537 ns) = 11.976 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.418 ns ( 36.89 % ) " "Info: Total cell delay = 4.418 ns ( 36.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.558 ns ( 63.11 % ) " "Info: Total interconnect delay = 7.558 ns ( 63.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.976 ns" { Dummy_in[0] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.976 ns" { Dummy_in[0] Dummy_in[0]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.198ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.832ns 0.150ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.802 ns" { Dummy_in[0] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.802 ns" { Dummy_in[0] Dummy_in[0]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.221ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.832ns 0.410ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.976 ns" { Dummy_in[0] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.976 ns" { Dummy_in[0] Dummy_in[0]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.198ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.832ns 0.150ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.802 ns" { Dummy_in[0] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.802 ns" { Dummy_in[0] Dummy_in[0]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.221ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.832ns 0.410ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.976 ns" { Dummy_in[0] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.976 ns" { Dummy_in[0] Dummy_in[0]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.198ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.832ns 0.150ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 159.59 MHz 6.266 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 159.59 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 6.266 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.477 ns - Smallest " "Info: - Smallest clock skew is -2.477 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 9.935 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 9.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 12 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 12; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.393 ns) 2.596 ns pulse_ander:PC2\|pulse_out 2 COMB LCCOMB_X57_Y25_N2 5 " "Info: 2: + IC(1.341 ns) + CELL(0.393 ns) = 2.596 ns; Loc. = LCCOMB_X57_Y25_N2; Fanout = 5; COMB Node = 'pulse_ander:PC2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { KEY[0] pulse_ander:PC2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 3.007 ns pulse_ander:PC5\|pulse_out 3 COMB LCCOMB_X57_Y25_N6 4 " "Info: 3: + IC(0.261 ns) + CELL(0.150 ns) = 3.007 ns; Loc. = LCCOMB_X57_Y25_N6; Fanout = 4; COMB Node = 'pulse_ander:PC5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 3.602 ns pulse_ander:PC8\|pulse_out 4 COMB LCCOMB_X56_Y25_N4 5 " "Info: 4: + IC(0.445 ns) + CELL(0.150 ns) = 3.602 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.275 ns) 4.331 ns mux4to1:MC\|pulseout~1 5 COMB LCCOMB_X56_Y25_N28 1 " "Info: 5: + IC(0.454 ns) + CELL(0.275 ns) = 4.331 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 5.190 ns rtl~2 6 COMB LCCOMB_X55_Y25_N20 5 " "Info: 6: + IC(0.440 ns) + CELL(0.419 ns) = 5.190 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 6.293 ns coincidence_pulse_1:CP3\|y 7 COMB LCCOMB_X55_Y25_N10 1 " "Info: 7: + IC(0.693 ns) + CELL(0.410 ns) = 6.293 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.392 ns coincidence_pulse_1:CP3\|y~clkctrl 8 COMB CLKCTRL_G11 32 " "Info: 8: + IC(2.099 ns) + CELL(0.000 ns) = 8.392 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.935 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 9 REG LCFF_X33_Y19_N31 2 " "Info: 9: + IC(1.006 ns) + CELL(0.537 ns) = 9.935 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.196 ns ( 32.17 % ) " "Info: Total cell delay = 3.196 ns ( 32.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.739 ns ( 67.83 % ) " "Info: Total interconnect delay = 6.739 ns ( 67.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.935 ns" { KEY[0] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.935 ns" { KEY[0] KEY[0]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.341ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.393ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 12.412 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 12.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 12 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 12; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.393 ns) 2.616 ns pulse_ander:PB2\|pulse_out 2 COMB LCCOMB_X57_Y25_N8 5 " "Info: 2: + IC(1.361 ns) + CELL(0.393 ns) = 2.616 ns; Loc. = LCCOMB_X57_Y25_N8; Fanout = 5; COMB Node = 'pulse_ander:PB2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { KEY[0] pulse_ander:PB2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 3.260 ns pulse_ander:PB5\|pulse_out 3 COMB LCCOMB_X57_Y25_N30 4 " "Info: 3: + IC(0.251 ns) + CELL(0.393 ns) = 3.260 ns; Loc. = LCCOMB_X57_Y25_N30; Fanout = 4; COMB Node = 'pulse_ander:PB5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.150 ns) 3.823 ns pulse_ander:PB8\|pulse_out 4 COMB LCCOMB_X56_Y25_N18 5 " "Info: 4: + IC(0.413 ns) + CELL(0.150 ns) = 3.823 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 4.708 ns pulse_ander:PB11\|pulse_out 5 COMB LCCOMB_X56_Y25_N14 2 " "Info: 5: + IC(0.475 ns) + CELL(0.410 ns) = 4.708 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 5.558 ns mux4to1:MB\|pulseout~0 6 COMB LCCOMB_X55_Y25_N12 1 " "Info: 6: + IC(0.430 ns) + CELL(0.420 ns) = 5.558 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 6.261 ns mux4to1:MB\|pulseout~140 7 COMB LCCOMB_X55_Y25_N16 1 " "Info: 7: + IC(0.265 ns) + CELL(0.438 ns) = 6.261 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 6.788 ns rtl~3 8 COMB LCCOMB_X55_Y25_N26 5 " "Info: 8: + IC(0.252 ns) + CELL(0.275 ns) = 6.788 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 8.138 ns coincidence_pulse_1:CP3\|y~1 9 COMB LCCOMB_X55_Y25_N8 1 " "Info: 9: + IC(0.930 ns) + CELL(0.420 ns) = 8.138 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 8.772 ns coincidence_pulse_1:CP3\|y 10 COMB LCCOMB_X55_Y25_N10 1 " "Info: 10: + IC(0.241 ns) + CELL(0.393 ns) = 8.772 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 10.871 ns coincidence_pulse_1:CP3\|y~clkctrl 11 COMB CLKCTRL_G11 32 " "Info: 11: + IC(2.099 ns) + CELL(0.000 ns) = 10.871 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 12.412 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 12 REG LCFF_X33_Y20_N1 3 " "Info: 12: + IC(1.004 ns) + CELL(0.537 ns) = 12.412 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.691 ns ( 37.79 % ) " "Info: Total cell delay = 4.691 ns ( 37.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.721 ns ( 62.21 % ) " "Info: Total interconnect delay = 7.721 ns ( 62.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.412 ns" { KEY[0] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.412 ns" { KEY[0] KEY[0]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.361ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.862ns 0.393ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.935 ns" { KEY[0] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.935 ns" { KEY[0] KEY[0]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.341ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.393ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.412 ns" { KEY[0] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.412 ns" { KEY[0] KEY[0]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.361ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.862ns 0.393ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.935 ns" { KEY[0] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.935 ns" { KEY[0] KEY[0]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.341ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.393ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.412 ns" { KEY[0] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.412 ns" { KEY[0] KEY[0]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.361ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.862ns 0.393ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Dummy_in\[1\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 160.13 MHz 6.245 ns Internal " "Info: Clock \"Dummy_in\[1\]\" has Internal fmax of 160.13 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 6.245 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.456 ns - Smallest " "Info: - Smallest clock skew is -2.456 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[1\] destination 9.657 ns + Shortest register " "Info: + Shortest clock path from clock \"Dummy_in\[1\]\" to destination register is 9.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Dummy_in\[1\] 1 CLK PIN_K23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K23; Fanout = 4; CLK Node = 'Dummy_in\[1\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[1] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.275 ns) 2.318 ns pulse_ander:PC2\|pulse_out 2 COMB LCCOMB_X57_Y25_N2 5 " "Info: 2: + IC(1.201 ns) + CELL(0.275 ns) = 2.318 ns; Loc. = LCCOMB_X57_Y25_N2; Fanout = 5; COMB Node = 'pulse_ander:PC2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { Dummy_in[1] pulse_ander:PC2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 2.729 ns pulse_ander:PC5\|pulse_out 3 COMB LCCOMB_X57_Y25_N6 4 " "Info: 3: + IC(0.261 ns) + CELL(0.150 ns) = 2.729 ns; Loc. = LCCOMB_X57_Y25_N6; Fanout = 4; COMB Node = 'pulse_ander:PC5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 3.324 ns pulse_ander:PC8\|pulse_out 4 COMB LCCOMB_X56_Y25_N4 5 " "Info: 4: + IC(0.445 ns) + CELL(0.150 ns) = 3.324 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.275 ns) 4.053 ns mux4to1:MC\|pulseout~1 5 COMB LCCOMB_X56_Y25_N28 1 " "Info: 5: + IC(0.454 ns) + CELL(0.275 ns) = 4.053 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 4.912 ns rtl~2 6 COMB LCCOMB_X55_Y25_N20 5 " "Info: 6: + IC(0.440 ns) + CELL(0.419 ns) = 4.912 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 6.015 ns coincidence_pulse_1:CP3\|y 7 COMB LCCOMB_X55_Y25_N10 1 " "Info: 7: + IC(0.693 ns) + CELL(0.410 ns) = 6.015 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.114 ns coincidence_pulse_1:CP3\|y~clkctrl 8 COMB CLKCTRL_G11 32 " "Info: 8: + IC(2.099 ns) + CELL(0.000 ns) = 8.114 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.657 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 9 REG LCFF_X33_Y19_N31 2 " "Info: 9: + IC(1.006 ns) + CELL(0.537 ns) = 9.657 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.058 ns ( 31.67 % ) " "Info: Total cell delay = 3.058 ns ( 31.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.599 ns ( 68.33 % ) " "Info: Total interconnect delay = 6.599 ns ( 68.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.657 ns" { Dummy_in[1] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.657 ns" { Dummy_in[1] Dummy_in[1]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.201ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.275ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[1\] source 12.113 ns - Longest register " "Info: - Longest clock path from clock \"Dummy_in\[1\]\" to source register is 12.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Dummy_in\[1\] 1 CLK PIN_K23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K23; Fanout = 4; CLK Node = 'Dummy_in\[1\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[1] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.275 ns) 2.317 ns pulse_ander:PB2\|pulse_out 2 COMB LCCOMB_X57_Y25_N8 5 " "Info: 2: + IC(1.200 ns) + CELL(0.275 ns) = 2.317 ns; Loc. = LCCOMB_X57_Y25_N8; Fanout = 5; COMB Node = 'pulse_ander:PB2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { Dummy_in[1] pulse_ander:PB2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 2.961 ns pulse_ander:PB5\|pulse_out 3 COMB LCCOMB_X57_Y25_N30 4 " "Info: 3: + IC(0.251 ns) + CELL(0.393 ns) = 2.961 ns; Loc. = LCCOMB_X57_Y25_N30; Fanout = 4; COMB Node = 'pulse_ander:PB5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.150 ns) 3.524 ns pulse_ander:PB8\|pulse_out 4 COMB LCCOMB_X56_Y25_N18 5 " "Info: 4: + IC(0.413 ns) + CELL(0.150 ns) = 3.524 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 4.409 ns pulse_ander:PB11\|pulse_out 5 COMB LCCOMB_X56_Y25_N14 2 " "Info: 5: + IC(0.475 ns) + CELL(0.410 ns) = 4.409 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 5.259 ns mux4to1:MB\|pulseout~0 6 COMB LCCOMB_X55_Y25_N12 1 " "Info: 6: + IC(0.430 ns) + CELL(0.420 ns) = 5.259 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.962 ns mux4to1:MB\|pulseout~140 7 COMB LCCOMB_X55_Y25_N16 1 " "Info: 7: + IC(0.265 ns) + CELL(0.438 ns) = 5.962 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 6.489 ns rtl~3 8 COMB LCCOMB_X55_Y25_N26 5 " "Info: 8: + IC(0.252 ns) + CELL(0.275 ns) = 6.489 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 7.839 ns coincidence_pulse_1:CP3\|y~1 9 COMB LCCOMB_X55_Y25_N8 1 " "Info: 9: + IC(0.930 ns) + CELL(0.420 ns) = 7.839 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 8.473 ns coincidence_pulse_1:CP3\|y 10 COMB LCCOMB_X55_Y25_N10 1 " "Info: 10: + IC(0.241 ns) + CELL(0.393 ns) = 8.473 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 10.572 ns coincidence_pulse_1:CP3\|y~clkctrl 11 COMB CLKCTRL_G11 32 " "Info: 11: + IC(2.099 ns) + CELL(0.000 ns) = 10.572 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 12.113 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 12 REG LCFF_X33_Y20_N1 3 " "Info: 12: + IC(1.004 ns) + CELL(0.537 ns) = 12.113 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.553 ns ( 37.59 % ) " "Info: Total cell delay = 4.553 ns ( 37.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.560 ns ( 62.41 % ) " "Info: Total interconnect delay = 7.560 ns ( 62.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.113 ns" { Dummy_in[1] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.113 ns" { Dummy_in[1] Dummy_in[1]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.200ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.842ns 0.275ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.657 ns" { Dummy_in[1] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.657 ns" { Dummy_in[1] Dummy_in[1]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.201ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.275ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.113 ns" { Dummy_in[1] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.113 ns" { Dummy_in[1] Dummy_in[1]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.200ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.842ns 0.275ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.657 ns" { Dummy_in[1] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.657 ns" { Dummy_in[1] Dummy_in[1]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.201ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.275ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.113 ns" { Dummy_in[1] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.113 ns" { Dummy_in[1] Dummy_in[1]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.200ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.842ns 0.275ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Dummy_in\[4\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 164.34 MHz 6.085 ns Internal " "Info: Clock \"Dummy_in\[4\]\" has Internal fmax of 164.34 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 6.085 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.296 ns - Smallest " "Info: - Smallest clock skew is -2.296 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[4\] destination 9.486 ns + Shortest register " "Info: + Shortest clock path from clock \"Dummy_in\[4\]\" to destination register is 9.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[4\] 1 CLK PIN_H26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_H26; Fanout = 4; CLK Node = 'Dummy_in\[4\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[4] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.275 ns) 2.558 ns pulse_ander:PC5\|pulse_out 2 COMB LCCOMB_X57_Y25_N6 4 " "Info: 2: + IC(1.421 ns) + CELL(0.275 ns) = 2.558 ns; Loc. = LCCOMB_X57_Y25_N6; Fanout = 4; COMB Node = 'pulse_ander:PC5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { Dummy_in[4] pulse_ander:PC5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 3.153 ns pulse_ander:PC8\|pulse_out 3 COMB LCCOMB_X56_Y25_N4 5 " "Info: 3: + IC(0.445 ns) + CELL(0.150 ns) = 3.153 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.275 ns) 3.882 ns mux4to1:MC\|pulseout~1 4 COMB LCCOMB_X56_Y25_N28 1 " "Info: 4: + IC(0.454 ns) + CELL(0.275 ns) = 3.882 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 4.741 ns rtl~2 5 COMB LCCOMB_X55_Y25_N20 5 " "Info: 5: + IC(0.440 ns) + CELL(0.419 ns) = 4.741 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.844 ns coincidence_pulse_1:CP3\|y 6 COMB LCCOMB_X55_Y25_N10 1 " "Info: 6: + IC(0.693 ns) + CELL(0.410 ns) = 5.844 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.943 ns coincidence_pulse_1:CP3\|y~clkctrl 7 COMB CLKCTRL_G11 32 " "Info: 7: + IC(2.099 ns) + CELL(0.000 ns) = 7.943 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.486 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 8 REG LCFF_X33_Y19_N31 2 " "Info: 8: + IC(1.006 ns) + CELL(0.537 ns) = 9.486 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.928 ns ( 30.87 % ) " "Info: Total cell delay = 2.928 ns ( 30.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.558 ns ( 69.13 % ) " "Info: Total interconnect delay = 6.558 ns ( 69.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.486 ns" { Dummy_in[4] pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.486 ns" { Dummy_in[4] Dummy_in[4]~combout pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.421ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.275ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[4\] source 11.782 ns - Longest register " "Info: - Longest clock path from clock \"Dummy_in\[4\]\" to source register is 11.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[4\] 1 CLK PIN_H26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_H26; Fanout = 4; CLK Node = 'Dummy_in\[4\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[4] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.410 ns) 2.630 ns pulse_ander:PB5\|pulse_out 2 COMB LCCOMB_X57_Y25_N30 4 " "Info: 2: + IC(1.358 ns) + CELL(0.410 ns) = 2.630 ns; Loc. = LCCOMB_X57_Y25_N30; Fanout = 4; COMB Node = 'pulse_ander:PB5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { Dummy_in[4] pulse_ander:PB5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.150 ns) 3.193 ns pulse_ander:PB8\|pulse_out 3 COMB LCCOMB_X56_Y25_N18 5 " "Info: 3: + IC(0.413 ns) + CELL(0.150 ns) = 3.193 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 4.078 ns pulse_ander:PB11\|pulse_out 4 COMB LCCOMB_X56_Y25_N14 2 " "Info: 4: + IC(0.475 ns) + CELL(0.410 ns) = 4.078 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 4.928 ns mux4to1:MB\|pulseout~0 5 COMB LCCOMB_X55_Y25_N12 1 " "Info: 5: + IC(0.430 ns) + CELL(0.420 ns) = 4.928 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.631 ns mux4to1:MB\|pulseout~140 6 COMB LCCOMB_X55_Y25_N16 1 " "Info: 6: + IC(0.265 ns) + CELL(0.438 ns) = 5.631 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 6.158 ns rtl~3 7 COMB LCCOMB_X55_Y25_N26 5 " "Info: 7: + IC(0.252 ns) + CELL(0.275 ns) = 6.158 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 7.508 ns coincidence_pulse_1:CP3\|y~1 8 COMB LCCOMB_X55_Y25_N8 1 " "Info: 8: + IC(0.930 ns) + CELL(0.420 ns) = 7.508 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 8.142 ns coincidence_pulse_1:CP3\|y 9 COMB LCCOMB_X55_Y25_N10 1 " "Info: 9: + IC(0.241 ns) + CELL(0.393 ns) = 8.142 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 10.241 ns coincidence_pulse_1:CP3\|y~clkctrl 10 COMB CLKCTRL_G11 32 " "Info: 10: + IC(2.099 ns) + CELL(0.000 ns) = 10.241 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 11.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 11 REG LCFF_X33_Y20_N1 3 " "Info: 11: + IC(1.004 ns) + CELL(0.537 ns) = 11.782 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.315 ns ( 36.62 % ) " "Info: Total cell delay = 4.315 ns ( 36.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.467 ns ( 63.38 % ) " "Info: Total interconnect delay = 7.467 ns ( 63.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.782 ns" { Dummy_in[4] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.782 ns" { Dummy_in[4] Dummy_in[4]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.358ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.862ns 0.410ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.486 ns" { Dummy_in[4] pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.486 ns" { Dummy_in[4] Dummy_in[4]~combout pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.421ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.275ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.782 ns" { Dummy_in[4] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.782 ns" { Dummy_in[4] Dummy_in[4]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.358ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.862ns 0.410ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.486 ns" { Dummy_in[4] pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.486 ns" { Dummy_in[4] Dummy_in[4]~combout pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.421ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.275ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.782 ns" { Dummy_in[4] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.782 ns" { Dummy_in[4] Dummy_in[4]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.358ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.862ns 0.410ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Dummy_in\[6\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 170.71 MHz 5.858 ns Internal " "Info: Clock \"Dummy_in\[6\]\" has Internal fmax of 170.71 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 5.858 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.069 ns - Smallest " "Info: - Smallest clock skew is -2.069 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[6\] destination 9.032 ns + Shortest register " "Info: + Shortest clock path from clock \"Dummy_in\[6\]\" to destination register is 9.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Dummy_in\[6\] 1 CLK PIN_J24 8 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J24; Fanout = 8; CLK Node = 'Dummy_in\[6\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[6] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.410 ns) 2.699 ns pulse_ander:PC8\|pulse_out 2 COMB LCCOMB_X56_Y25_N4 5 " "Info: 2: + IC(1.437 ns) + CELL(0.410 ns) = 2.699 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { Dummy_in[6] pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.275 ns) 3.428 ns mux4to1:MC\|pulseout~1 3 COMB LCCOMB_X56_Y25_N28 1 " "Info: 3: + IC(0.454 ns) + CELL(0.275 ns) = 3.428 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 4.287 ns rtl~2 4 COMB LCCOMB_X55_Y25_N20 5 " "Info: 4: + IC(0.440 ns) + CELL(0.419 ns) = 4.287 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.390 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.693 ns) + CELL(0.410 ns) = 5.390 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.489 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 7.489 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.032 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y19_N31 2 " "Info: 7: + IC(1.006 ns) + CELL(0.537 ns) = 9.032 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.903 ns ( 32.14 % ) " "Info: Total cell delay = 2.903 ns ( 32.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.129 ns ( 67.86 % ) " "Info: Total interconnect delay = 6.129 ns ( 67.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.032 ns" { Dummy_in[6] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.032 ns" { Dummy_in[6] Dummy_in[6]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.437ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.410ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[6\] source 11.101 ns - Longest register " "Info: - Longest clock path from clock \"Dummy_in\[6\]\" to source register is 11.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Dummy_in\[6\] 1 CLK PIN_J24 8 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J24; Fanout = 8; CLK Node = 'Dummy_in\[6\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[6] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.275 ns) 2.512 ns pulse_ander:PB8\|pulse_out 2 COMB LCCOMB_X56_Y25_N18 5 " "Info: 2: + IC(1.385 ns) + CELL(0.275 ns) = 2.512 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { Dummy_in[6] pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 3.397 ns pulse_ander:PB11\|pulse_out 3 COMB LCCOMB_X56_Y25_N14 2 " "Info: 3: + IC(0.475 ns) + CELL(0.410 ns) = 3.397 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 4.247 ns mux4to1:MB\|pulseout~0 4 COMB LCCOMB_X55_Y25_N12 1 " "Info: 4: + IC(0.430 ns) + CELL(0.420 ns) = 4.247 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 4.950 ns mux4to1:MB\|pulseout~140 5 COMB LCCOMB_X55_Y25_N16 1 " "Info: 5: + IC(0.265 ns) + CELL(0.438 ns) = 4.950 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 5.477 ns rtl~3 6 COMB LCCOMB_X55_Y25_N26 5 " "Info: 6: + IC(0.252 ns) + CELL(0.275 ns) = 5.477 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 6.827 ns coincidence_pulse_1:CP3\|y~1 7 COMB LCCOMB_X55_Y25_N8 1 " "Info: 7: + IC(0.930 ns) + CELL(0.420 ns) = 6.827 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 7.461 ns coincidence_pulse_1:CP3\|y 8 COMB LCCOMB_X55_Y25_N10 1 " "Info: 8: + IC(0.241 ns) + CELL(0.393 ns) = 7.461 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 9.560 ns coincidence_pulse_1:CP3\|y~clkctrl 9 COMB CLKCTRL_G11 32 " "Info: 9: + IC(2.099 ns) + CELL(0.000 ns) = 9.560 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 11.101 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 10 REG LCFF_X33_Y20_N1 3 " "Info: 10: + IC(1.004 ns) + CELL(0.537 ns) = 11.101 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.020 ns ( 36.21 % ) " "Info: Total cell delay = 4.020 ns ( 36.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.081 ns ( 63.79 % ) " "Info: Total interconnect delay = 7.081 ns ( 63.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.101 ns" { Dummy_in[6] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.101 ns" { Dummy_in[6] Dummy_in[6]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.385ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.852ns 0.275ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.032 ns" { Dummy_in[6] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.032 ns" { Dummy_in[6] Dummy_in[6]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.437ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.410ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.101 ns" { Dummy_in[6] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.101 ns" { Dummy_in[6] Dummy_in[6]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.385ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.852ns 0.275ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.032 ns" { Dummy_in[6] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.032 ns" { Dummy_in[6] Dummy_in[6]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.437ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.410ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.101 ns" { Dummy_in[6] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.101 ns" { Dummy_in[6] Dummy_in[6]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.385ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.852ns 0.275ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Dummy_in\[9\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 196.85 MHz 5.08 ns Internal " "Info: Clock \"Dummy_in\[9\]\" has Internal fmax of 196.85 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 5.08 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.291 ns - Smallest " "Info: - Smallest clock skew is -1.291 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[9\] destination 8.772 ns + Shortest register " "Info: + Shortest clock path from clock \"Dummy_in\[9\]\" to destination register is 8.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[9\] 1 CLK PIN_H25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_H25; Fanout = 8; CLK Node = 'Dummy_in\[9\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[9] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.410 ns) 2.668 ns pulse_ander:PC11\|pulse_out 2 COMB LCCOMB_X56_Y25_N30 2 " "Info: 2: + IC(1.396 ns) + CELL(0.410 ns) = 2.668 ns; Loc. = LCCOMB_X56_Y25_N30; Fanout = 2; COMB Node = 'pulse_ander:PC11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { Dummy_in[9] pulse_ander:PC11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.150 ns) 3.234 ns mux4to1:MC\|pulseout~0 3 COMB LCCOMB_X55_Y25_N0 1 " "Info: 3: + IC(0.416 ns) + CELL(0.150 ns) = 3.234 ns; Loc. = LCCOMB_X55_Y25_N0; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 3.634 ns mux4to1:MC\|pulseout~140 4 COMB LCCOMB_X55_Y25_N30 1 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 3.634 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.027 ns rtl~2 5 COMB LCCOMB_X55_Y25_N20 5 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 4.027 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { mux4to1:MC|pulseout~140 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.130 ns coincidence_pulse_1:CP3\|y 6 COMB LCCOMB_X55_Y25_N10 1 " "Info: 6: + IC(0.693 ns) + CELL(0.410 ns) = 5.130 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.229 ns coincidence_pulse_1:CP3\|y~clkctrl 7 COMB CLKCTRL_G11 32 " "Info: 7: + IC(2.099 ns) + CELL(0.000 ns) = 7.229 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 8.772 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 8 REG LCFF_X33_Y19_N31 2 " "Info: 8: + IC(1.006 ns) + CELL(0.537 ns) = 8.772 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.669 ns ( 30.43 % ) " "Info: Total cell delay = 2.669 ns ( 30.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.103 ns ( 69.57 % ) " "Info: Total interconnect delay = 6.103 ns ( 69.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.772 ns" { Dummy_in[9] pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.772 ns" { Dummy_in[9] Dummy_in[9]~combout pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.396ns 0.416ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.410ns 0.150ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[9\] source 10.063 ns - Longest register " "Info: - Longest clock path from clock \"Dummy_in\[9\]\" to source register is 10.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[9\] 1 CLK PIN_H25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_H25; Fanout = 8; CLK Node = 'Dummy_in\[9\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[9] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.150 ns) 2.359 ns pulse_ander:PB11\|pulse_out 2 COMB LCCOMB_X56_Y25_N14 2 " "Info: 2: + IC(1.347 ns) + CELL(0.150 ns) = 2.359 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { Dummy_in[9] pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 3.209 ns mux4to1:MB\|pulseout~0 3 COMB LCCOMB_X55_Y25_N12 1 " "Info: 3: + IC(0.430 ns) + CELL(0.420 ns) = 3.209 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 3.912 ns mux4to1:MB\|pulseout~140 4 COMB LCCOMB_X55_Y25_N16 1 " "Info: 4: + IC(0.265 ns) + CELL(0.438 ns) = 3.912 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 4.439 ns rtl~3 5 COMB LCCOMB_X55_Y25_N26 5 " "Info: 5: + IC(0.252 ns) + CELL(0.275 ns) = 4.439 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 5.789 ns coincidence_pulse_1:CP3\|y~1 6 COMB LCCOMB_X55_Y25_N8 1 " "Info: 6: + IC(0.930 ns) + CELL(0.420 ns) = 5.789 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 6.423 ns coincidence_pulse_1:CP3\|y 7 COMB LCCOMB_X55_Y25_N10 1 " "Info: 7: + IC(0.241 ns) + CELL(0.393 ns) = 6.423 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.522 ns coincidence_pulse_1:CP3\|y~clkctrl 8 COMB CLKCTRL_G11 32 " "Info: 8: + IC(2.099 ns) + CELL(0.000 ns) = 8.522 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 10.063 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 9 REG LCFF_X33_Y20_N1 3 " "Info: 9: + IC(1.004 ns) + CELL(0.537 ns) = 10.063 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.495 ns ( 34.73 % ) " "Info: Total cell delay = 3.495 ns ( 34.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.568 ns ( 65.27 % ) " "Info: Total interconnect delay = 6.568 ns ( 65.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.063 ns" { Dummy_in[9] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.063 ns" { Dummy_in[9] Dummy_in[9]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.347ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.862ns 0.150ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.772 ns" { Dummy_in[9] pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.772 ns" { Dummy_in[9] Dummy_in[9]~combout pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.396ns 0.416ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.410ns 0.150ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.063 ns" { Dummy_in[9] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.063 ns" { Dummy_in[9] Dummy_in[9]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.347ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.862ns 0.150ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.772 ns" { Dummy_in[9] pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.772 ns" { Dummy_in[9] Dummy_in[9]~combout pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.396ns 0.416ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.410ns 0.150ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.063 ns" { Dummy_in[9] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.063 ns" { Dummy_in[9] Dummy_in[9]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.347ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.862ns 0.150ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[15\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 264.06 MHz 3.787 ns Internal " "Info: Clock \"SW\[15\]\" has Internal fmax of 264.06 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.787 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[15\] destination 7.859 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[15\]\" to destination register is 7.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 CLK PIN_U4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; CLK Node = 'SW\[15\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.838 ns) + CELL(0.150 ns) 3.820 ns coincidence_pulse_1:CP3\|y~33 2 COMB LCCOMB_X55_Y25_N2 1 " "Info: 2: + IC(2.838 ns) + CELL(0.150 ns) = 3.820 ns; Loc. = LCCOMB_X55_Y25_N2; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { SW[15] coincidence_pulse_1:CP3|y~33 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.217 ns coincidence_pulse_1:CP3\|y 3 COMB LCCOMB_X55_Y25_N10 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 4.217 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 6.316 ns coincidence_pulse_1:CP3\|y~clkctrl 4 COMB CLKCTRL_G11 32 " "Info: 4: + IC(2.099 ns) + CELL(0.000 ns) = 6.316 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 7.859 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 5 REG LCFF_X33_Y19_N31 2 " "Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 7.859 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.669 ns ( 21.24 % ) " "Info: Total cell delay = 1.669 ns ( 21.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.190 ns ( 78.76 % ) " "Info: Total interconnect delay = 6.190 ns ( 78.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.859 ns" { SW[15] coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.859 ns" { SW[15] SW[15]~combout coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.838ns 0.247ns 2.099ns 1.006ns } { 0.000ns 0.832ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[15\] source 7.857 ns - Longest register " "Info: - Longest clock path from clock \"SW\[15\]\" to source register is 7.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 CLK PIN_U4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; CLK Node = 'SW\[15\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.838 ns) + CELL(0.150 ns) 3.820 ns coincidence_pulse_1:CP3\|y~33 2 COMB LCCOMB_X55_Y25_N2 1 " "Info: 2: + IC(2.838 ns) + CELL(0.150 ns) = 3.820 ns; Loc. = LCCOMB_X55_Y25_N2; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { SW[15] coincidence_pulse_1:CP3|y~33 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.217 ns coincidence_pulse_1:CP3\|y 3 COMB LCCOMB_X55_Y25_N10 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 4.217 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 6.316 ns coincidence_pulse_1:CP3\|y~clkctrl 4 COMB CLKCTRL_G11 32 " "Info: 4: + IC(2.099 ns) + CELL(0.000 ns) = 6.316 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 7.857 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 5 REG LCFF_X33_Y20_N1 3 " "Info: 5: + IC(1.004 ns) + CELL(0.537 ns) = 7.857 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.669 ns ( 21.24 % ) " "Info: Total cell delay = 1.669 ns ( 21.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.188 ns ( 78.76 % ) " "Info: Total interconnect delay = 6.188 ns ( 78.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.857 ns" { SW[15] coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.857 ns" { SW[15] SW[15]~combout coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.838ns 0.247ns 2.099ns 1.004ns } { 0.000ns 0.832ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.859 ns" { SW[15] coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.859 ns" { SW[15] SW[15]~combout coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.838ns 0.247ns 2.099ns 1.006ns } { 0.000ns 0.832ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.857 ns" { SW[15] coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.857 ns" { SW[15] SW[15]~combout coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.838ns 0.247ns 2.099ns 1.004ns } { 0.000ns 0.832ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.859 ns" { SW[15] coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.859 ns" { SW[15] SW[15]~combout coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.838ns 0.247ns 2.099ns 1.006ns } { 0.000ns 0.832ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.857 ns" { SW[15] coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.857 ns" { SW[15] SW[15]~combout coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.838ns 0.247ns 2.099ns 1.004ns } { 0.000ns 0.832ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[12\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 264.06 MHz 3.787 ns Internal " "Info: Clock \"SW\[12\]\" has Internal fmax of 264.06 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.787 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[12\] destination 7.637 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[12\]\" to destination register is 7.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[12\] 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'SW\[12\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(0.275 ns) 3.598 ns coincidence_pulse_1:CP3\|y~33 2 COMB LCCOMB_X55_Y25_N2 1 " "Info: 2: + IC(2.324 ns) + CELL(0.275 ns) = 3.598 ns; Loc. = LCCOMB_X55_Y25_N2; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { SW[12] coincidence_pulse_1:CP3|y~33 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.995 ns coincidence_pulse_1:CP3\|y 3 COMB LCCOMB_X55_Y25_N10 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 3.995 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 6.094 ns coincidence_pulse_1:CP3\|y~clkctrl 4 COMB CLKCTRL_G11 32 " "Info: 4: + IC(2.099 ns) + CELL(0.000 ns) = 6.094 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 7.637 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 5 REG LCFF_X33_Y19_N31 2 " "Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 7.637 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 25.68 % ) " "Info: Total cell delay = 1.961 ns ( 25.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.676 ns ( 74.32 % ) " "Info: Total interconnect delay = 5.676 ns ( 74.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.637 ns" { SW[12] coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.637 ns" { SW[12] SW[12]~combout coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.324ns 0.247ns 2.099ns 1.006ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[12\] source 7.635 ns - Longest register " "Info: - Longest clock path from clock \"SW\[12\]\" to source register is 7.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[12\] 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'SW\[12\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(0.275 ns) 3.598 ns coincidence_pulse_1:CP3\|y~33 2 COMB LCCOMB_X55_Y25_N2 1 " "Info: 2: + IC(2.324 ns) + CELL(0.275 ns) = 3.598 ns; Loc. = LCCOMB_X55_Y25_N2; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { SW[12] coincidence_pulse_1:CP3|y~33 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.995 ns coincidence_pulse_1:CP3\|y 3 COMB LCCOMB_X55_Y25_N10 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 3.995 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 6.094 ns coincidence_pulse_1:CP3\|y~clkctrl 4 COMB CLKCTRL_G11 32 " "Info: 4: + IC(2.099 ns) + CELL(0.000 ns) = 6.094 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 7.635 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 5 REG LCFF_X33_Y20_N1 3 " "Info: 5: + IC(1.004 ns) + CELL(0.537 ns) = 7.635 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 25.68 % ) " "Info: Total cell delay = 1.961 ns ( 25.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.674 ns ( 74.32 % ) " "Info: Total interconnect delay = 5.674 ns ( 74.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.635 ns" { SW[12] coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.635 ns" { SW[12] SW[12]~combout coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.324ns 0.247ns 2.099ns 1.004ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.637 ns" { SW[12] coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.637 ns" { SW[12] SW[12]~combout coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.324ns 0.247ns 2.099ns 1.006ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.635 ns" { SW[12] coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.635 ns" { SW[12] SW[12]~combout coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.324ns 0.247ns 2.099ns 1.004ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.637 ns" { SW[12] coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.637 ns" { SW[12] SW[12]~combout coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.324ns 0.247ns 2.099ns 1.006ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.635 ns" { SW[12] coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.635 ns" { SW[12] SW[12]~combout coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.324ns 0.247ns 2.099ns 1.004ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "GPIO_0\[16\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 195.08 MHz 5.126 ns Internal " "Info: Clock \"GPIO_0\[16\]\" has Internal fmax of 195.08 MHz between source register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 5.126 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y17_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y17_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y17_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y17_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y17_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y17_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y17_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y17_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y16_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y16_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.337 ns - Smallest " "Info: - Smallest clock skew is -1.337 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[16\] destination 10.418 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_0\[16\]\" to destination register is 10.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_0\[16\] 1 CLK PIN_H23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_H23; Fanout = 7; CLK Node = 'GPIO_0\[16\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.435 ns) + CELL(0.150 ns) 3.437 ns mux4to1:MD\|pulseout~2 2 COMB LCCOMB_X57_Y25_N26 1 " "Info: 2: + IC(2.435 ns) + CELL(0.150 ns) = 3.437 ns; Loc. = LCCOMB_X57_Y25_N26; Fanout = 1; COMB Node = 'mux4to1:MD\|pulseout~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { GPIO_0[16] mux4to1:MD|pulseout~2 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.419 ns) 4.803 ns rtl~4 3 COMB LCCOMB_X55_Y25_N14 5 " "Info: 3: + IC(0.947 ns) + CELL(0.419 ns) = 4.803 ns; Loc. = LCCOMB_X55_Y25_N14; Fanout = 5; COMB Node = 'rtl~4'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { mux4to1:MD|pulseout~2 rtl~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.438 ns) 6.342 ns coincidence_pulse:CP0\|y~33 4 COMB LCCOMB_X56_Y19_N28 1 " "Info: 4: + IC(1.101 ns) + CELL(0.438 ns) = 6.342 ns; Loc. = LCCOMB_X56_Y19_N28; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { rtl~4 coincidence_pulse:CP0|y~33 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 6.736 ns coincidence_pulse:CP0\|y 5 COMB LCCOMB_X56_Y19_N6 1 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 6.736 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 8.864 ns coincidence_pulse:CP0\|y~clkctrl 6 COMB CLKCTRL_G15 32 " "Info: 6: + IC(2.128 ns) + CELL(0.000 ns) = 8.864 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 10.418 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y16_N31 2 " "Info: 7: + IC(1.017 ns) + CELL(0.537 ns) = 10.418 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.546 ns ( 24.44 % ) " "Info: Total cell delay = 2.546 ns ( 24.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.872 ns ( 75.56 % ) " "Info: Total interconnect delay = 7.872 ns ( 75.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.418 ns" { GPIO_0[16] mux4to1:MD|pulseout~2 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.418 ns" { GPIO_0[16] GPIO_0[16]~combout mux4to1:MD|pulseout~2 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.435ns 0.947ns 1.101ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.150ns 0.419ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[16\] source 11.755 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_0\[16\]\" to source register is 11.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_0\[16\] 1 CLK PIN_H23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_H23; Fanout = 7; CLK Node = 'GPIO_0\[16\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.275 ns) 2.547 ns pulse_ander:PD2\|pulse_out 2 COMB LCCOMB_X57_Y25_N28 5 " "Info: 2: + IC(1.420 ns) + CELL(0.275 ns) = 2.547 ns; Loc. = LCCOMB_X57_Y25_N28; Fanout = 5; COMB Node = 'pulse_ander:PD2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { GPIO_0[16] pulse_ander:PD2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.393 ns) 3.199 ns pulse_ander:PD5\|pulse_out 3 COMB LCCOMB_X57_Y25_N22 4 " "Info: 3: + IC(0.259 ns) + CELL(0.393 ns) = 3.199 ns; Loc. = LCCOMB_X57_Y25_N22; Fanout = 4; COMB Node = 'pulse_ander:PD5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { pulse_ander:PD2|pulse_out pulse_ander:PD5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.393 ns) 4.050 ns pulse_ander:PD8\|pulse_out 4 COMB LCCOMB_X56_Y25_N0 5 " "Info: 4: + IC(0.458 ns) + CELL(0.393 ns) = 4.050 ns; Loc. = LCCOMB_X56_Y25_N0; Fanout = 5; COMB Node = 'pulse_ander:PD8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { pulse_ander:PD5|pulse_out pulse_ander:PD8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 4.460 ns pulse_ander:PD11\|pulse_out 5 COMB LCCOMB_X56_Y25_N6 2 " "Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 4.460 ns; Loc. = LCCOMB_X56_Y25_N6; Fanout = 2; COMB Node = 'pulse_ander:PD11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pulse_ander:PD8|pulse_out pulse_ander:PD11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.150 ns) 5.068 ns mux4to1:MD\|pulseout~0 6 COMB LCCOMB_X55_Y25_N22 1 " "Info: 6: + IC(0.458 ns) + CELL(0.150 ns) = 5.068 ns; Loc. = LCCOMB_X55_Y25_N22; Fanout = 1; COMB Node = 'mux4to1:MD\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { pulse_ander:PD11|pulse_out mux4to1:MD|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 5.739 ns mux4to1:MD\|pulseout~140 7 COMB LCCOMB_X55_Y25_N18 1 " "Info: 7: + IC(0.251 ns) + CELL(0.420 ns) = 5.739 ns; Loc. = LCCOMB_X55_Y25_N18; Fanout = 1; COMB Node = 'mux4to1:MD\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { mux4to1:MD|pulseout~0 mux4to1:MD|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 6.138 ns rtl~4 8 COMB LCCOMB_X55_Y25_N14 5 " "Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 6.138 ns; Loc. = LCCOMB_X55_Y25_N14; Fanout = 5; COMB Node = 'rtl~4'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { mux4to1:MD|pulseout~140 rtl~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.438 ns) 7.677 ns coincidence_pulse:CP0\|y~33 9 COMB LCCOMB_X56_Y19_N28 1 " "Info: 9: + IC(1.101 ns) + CELL(0.438 ns) = 7.677 ns; Loc. = LCCOMB_X56_Y19_N28; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { rtl~4 coincidence_pulse:CP0|y~33 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 8.071 ns coincidence_pulse:CP0\|y 10 COMB LCCOMB_X56_Y19_N6 1 " "Info: 10: + IC(0.244 ns) + CELL(0.150 ns) = 8.071 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 10.199 ns coincidence_pulse:CP0\|y~clkctrl 11 COMB CLKCTRL_G15 32 " "Info: 11: + IC(2.128 ns) + CELL(0.000 ns) = 10.199 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 11.755 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 12 REG LCFF_X33_Y17_N1 3 " "Info: 12: + IC(1.019 ns) + CELL(0.537 ns) = 11.755 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.908 ns ( 33.25 % ) " "Info: Total cell delay = 3.908 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.847 ns ( 66.75 % ) " "Info: Total interconnect delay = 7.847 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.755 ns" { GPIO_0[16] pulse_ander:PD2|pulse_out pulse_ander:PD5|pulse_out pulse_ander:PD8|pulse_out pulse_ander:PD11|pulse_out mux4to1:MD|pulseout~0 mux4to1:MD|pulseout~140 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.755 ns" { GPIO_0[16] GPIO_0[16]~combout pulse_ander:PD2|pulse_out pulse_ander:PD5|pulse_out pulse_ander:PD8|pulse_out pulse_ander:PD11|pulse_out mux4to1:MD|pulseout~0 mux4to1:MD|pulseout~140 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.420ns 0.259ns 0.458ns 0.260ns 0.458ns 0.251ns 0.249ns 1.101ns 0.244ns 2.128ns 1.019ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.393ns 0.150ns 0.150ns 0.420ns 0.150ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.418 ns" { GPIO_0[16] mux4to1:MD|pulseout~2 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.418 ns" { GPIO_0[16] GPIO_0[16]~combout mux4to1:MD|pulseout~2 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.435ns 0.947ns 1.101ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.150ns 0.419ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.755 ns" { GPIO_0[16] pulse_ander:PD2|pulse_out pulse_ander:PD5|pulse_out pulse_ander:PD8|pulse_out pulse_ander:PD11|pulse_out mux4to1:MD|pulseout~0 mux4to1:MD|pulseout~140 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.755 ns" { GPIO_0[16] GPIO_0[16]~combout pulse_ander:PD2|pulse_out pulse_ander:PD5|pulse_out pulse_ander:PD8|pulse_out pulse_ander:PD11|pulse_out mux4to1:MD|pulseout~0 mux4to1:MD|pulseout~140 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.420ns 0.259ns 0.458ns 0.260ns 0.458ns 0.251ns 0.249ns 1.101ns 0.244ns 2.128ns 1.019ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.393ns 0.150ns 0.150ns 0.420ns 0.150ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.418 ns" { GPIO_0[16] mux4to1:MD|pulseout~2 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.418 ns" { GPIO_0[16] GPIO_0[16]~combout mux4to1:MD|pulseout~2 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.435ns 0.947ns 1.101ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.150ns 0.419ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.755 ns" { GPIO_0[16] pulse_ander:PD2|pulse_out pulse_ander:PD5|pulse_out pulse_ander:PD8|pulse_out pulse_ander:PD11|pulse_out mux4to1:MD|pulseout~0 mux4to1:MD|pulseout~140 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.755 ns" { GPIO_0[16] GPIO_0[16]~combout pulse_ander:PD2|pulse_out pulse_ander:PD5|pulse_out pulse_ander:PD8|pulse_out pulse_ander:PD11|pulse_out mux4to1:MD|pulseout~0 mux4to1:MD|pulseout~140 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.420ns 0.259ns 0.458ns 0.260ns 0.458ns 0.251ns 0.249ns 1.101ns 0.244ns 2.128ns 1.019ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.393ns 0.150ns 0.150ns 0.420ns 0.150ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[14\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 264.06 MHz 3.787 ns Internal " "Info: Clock \"SW\[14\]\" has Internal fmax of 264.06 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.787 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[14\] destination 7.523 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[14\]\" to destination register is 7.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 CLK PIN_U3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; CLK Node = 'SW\[14\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.764 ns) + CELL(0.275 ns) 3.881 ns coincidence_pulse_1:CP3\|y 2 COMB LCCOMB_X55_Y25_N10 1 " "Info: 2: + IC(2.764 ns) + CELL(0.275 ns) = 3.881 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { SW[14] coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 5.980 ns coincidence_pulse_1:CP3\|y~clkctrl 3 COMB CLKCTRL_G11 32 " "Info: 3: + IC(2.099 ns) + CELL(0.000 ns) = 5.980 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 7.523 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 4 REG LCFF_X33_Y19_N31 2 " "Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 7.523 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.654 ns ( 21.99 % ) " "Info: Total cell delay = 1.654 ns ( 21.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.869 ns ( 78.01 % ) " "Info: Total interconnect delay = 5.869 ns ( 78.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.523 ns" { SW[14] coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.523 ns" { SW[14] SW[14]~combout coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.764ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[14\] source 7.521 ns - Longest register " "Info: - Longest clock path from clock \"SW\[14\]\" to source register is 7.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 CLK PIN_U3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 2; CLK Node = 'SW\[14\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.764 ns) + CELL(0.275 ns) 3.881 ns coincidence_pulse_1:CP3\|y 2 COMB LCCOMB_X55_Y25_N10 1 " "Info: 2: + IC(2.764 ns) + CELL(0.275 ns) = 3.881 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { SW[14] coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 5.980 ns coincidence_pulse_1:CP3\|y~clkctrl 3 COMB CLKCTRL_G11 32 " "Info: 3: + IC(2.099 ns) + CELL(0.000 ns) = 5.980 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 7.521 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 4 REG LCFF_X33_Y20_N1 3 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 7.521 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.654 ns ( 21.99 % ) " "Info: Total cell delay = 1.654 ns ( 21.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.867 ns ( 78.01 % ) " "Info: Total interconnect delay = 5.867 ns ( 78.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.521 ns" { SW[14] coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.521 ns" { SW[14] SW[14]~combout coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.764ns 2.099ns 1.004ns } { 0.000ns 0.842ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.523 ns" { SW[14] coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.523 ns" { SW[14] SW[14]~combout coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.764ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.521 ns" { SW[14] coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.521 ns" { SW[14] SW[14]~combout coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.764ns 2.099ns 1.004ns } { 0.000ns 0.842ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.523 ns" { SW[14] coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.523 ns" { SW[14] SW[14]~combout coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.764ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.521 ns" { SW[14] coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.521 ns" { SW[14] SW[14]~combout coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.764ns 2.099ns 1.004ns } { 0.000ns 0.842ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[13\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 264.06 MHz 3.787 ns Internal " "Info: Clock \"SW\[13\]\" has Internal fmax of 264.06 MHz between source register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.787 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y20_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y20_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y20_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y20_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y20_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y20_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y20_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y20_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y20_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y20_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y20_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y20_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y20_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y20_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y20_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y20_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y20_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y20_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y20_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y20_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y20_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y20_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y20_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y20_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y20_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y20_N28; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y20_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y20_N30; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y19_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y19_N0; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y19_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y19_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y19_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y19_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y19_N8; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y19_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y19_N10; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y19_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y19_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y19_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y19_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y19_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y19_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y19_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y19_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y19_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y19_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y19_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[13\] destination 7.991 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[13\]\" to destination register is 7.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[13\] 1 CLK PIN_T7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 2; CLK Node = 'SW\[13\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.733 ns) + CELL(0.150 ns) 3.715 ns coincidence_pulse_1:CP3\|y~1 2 COMB LCCOMB_X55_Y25_N8 1 " "Info: 2: + IC(2.733 ns) + CELL(0.150 ns) = 3.715 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { SW[13] coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 4.349 ns coincidence_pulse_1:CP3\|y 3 COMB LCCOMB_X55_Y25_N10 1 " "Info: 3: + IC(0.241 ns) + CELL(0.393 ns) = 4.349 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 6.448 ns coincidence_pulse_1:CP3\|y~clkctrl 4 COMB CLKCTRL_G11 32 " "Info: 4: + IC(2.099 ns) + CELL(0.000 ns) = 6.448 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 7.991 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 5 REG LCFF_X33_Y19_N31 2 " "Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 7.991 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.912 ns ( 23.93 % ) " "Info: Total cell delay = 1.912 ns ( 23.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.079 ns ( 76.07 % ) " "Info: Total interconnect delay = 6.079 ns ( 76.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.991 ns" { SW[13] coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.991 ns" { SW[13] SW[13]~combout coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.733ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.832ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[13\] source 7.989 ns - Longest register " "Info: - Longest clock path from clock \"SW\[13\]\" to source register is 7.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[13\] 1 CLK PIN_T7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 2; CLK Node = 'SW\[13\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.733 ns) + CELL(0.150 ns) 3.715 ns coincidence_pulse_1:CP3\|y~1 2 COMB LCCOMB_X55_Y25_N8 1 " "Info: 2: + IC(2.733 ns) + CELL(0.150 ns) = 3.715 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.883 ns" { SW[13] coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 4.349 ns coincidence_pulse_1:CP3\|y 3 COMB LCCOMB_X55_Y25_N10 1 " "Info: 3: + IC(0.241 ns) + CELL(0.393 ns) = 4.349 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 6.448 ns coincidence_pulse_1:CP3\|y~clkctrl 4 COMB CLKCTRL_G11 32 " "Info: 4: + IC(2.099 ns) + CELL(0.000 ns) = 6.448 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 7.989 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 5 REG LCFF_X33_Y20_N1 3 " "Info: 5: + IC(1.004 ns) + CELL(0.537 ns) = 7.989 ns; Loc. = LCFF_X33_Y20_N1; Fanout = 3; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.912 ns ( 23.93 % ) " "Info: Total cell delay = 1.912 ns ( 23.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.077 ns ( 76.07 % ) " "Info: Total interconnect delay = 6.077 ns ( 76.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.989 ns" { SW[13] coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.989 ns" { SW[13] SW[13]~combout coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.733ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.832ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.991 ns" { SW[13] coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.991 ns" { SW[13] SW[13]~combout coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.733ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.832ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.989 ns" { SW[13] coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.989 ns" { SW[13] SW[13]~combout coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.733ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.832ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.991 ns" { SW[13] coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.991 ns" { SW[13] SW[13]~combout coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.733ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.832ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.989 ns" { SW[13] coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.989 ns" { SW[13] SW[13]~combout coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.733ns 0.241ns 2.099ns 1.004ns } { 0.000ns 0.832ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "GPIO_0\[12\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 175.93 MHz 5.684 ns Internal " "Info: Clock \"GPIO_0\[12\]\" has Internal fmax of 175.93 MHz between source register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 5.684 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y17_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y17_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y17_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y17_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y17_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y17_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y17_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y17_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y16_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y16_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.895 ns - Smallest " "Info: - Smallest clock skew is -1.895 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[12\] destination 10.550 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_0\[12\]\" to destination register is 10.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_0\[12\] 1 CLK PIN_G23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G23; Fanout = 7; CLK Node = 'GPIO_0\[12\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.928 ns) + CELL(0.275 ns) 4.055 ns mux4to1:MB\|pulseout~1 2 COMB LCCOMB_X56_Y25_N10 1 " "Info: 2: + IC(2.928 ns) + CELL(0.275 ns) = 4.055 ns; Loc. = LCCOMB_X56_Y25_N10; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { GPIO_0[12] mux4to1:MB|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.419 ns) 4.915 ns rtl~3 3 COMB LCCOMB_X55_Y25_N26 5 " "Info: 3: + IC(0.441 ns) + CELL(0.419 ns) = 4.915 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { mux4to1:MB|pulseout~1 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.245 ns) 6.229 ns coincidence_pulse:CP0\|y~1 4 COMB LCCOMB_X56_Y19_N22 1 " "Info: 4: + IC(1.069 ns) + CELL(0.245 ns) = 6.229 ns; Loc. = LCCOMB_X56_Y19_N22; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { rtl~3 coincidence_pulse:CP0|y~1 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.393 ns) 6.868 ns coincidence_pulse:CP0\|y 5 COMB LCCOMB_X56_Y19_N6 1 " "Info: 5: + IC(0.246 ns) + CELL(0.393 ns) = 6.868 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 8.996 ns coincidence_pulse:CP0\|y~clkctrl 6 COMB CLKCTRL_G15 32 " "Info: 6: + IC(2.128 ns) + CELL(0.000 ns) = 8.996 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 10.550 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y16_N31 2 " "Info: 7: + IC(1.017 ns) + CELL(0.537 ns) = 10.550 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.721 ns ( 25.79 % ) " "Info: Total cell delay = 2.721 ns ( 25.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.829 ns ( 74.21 % ) " "Info: Total interconnect delay = 7.829 ns ( 74.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.550 ns" { GPIO_0[12] mux4to1:MB|pulseout~1 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.550 ns" { GPIO_0[12] GPIO_0[12]~combout mux4to1:MB|pulseout~1 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.928ns 0.441ns 1.069ns 0.246ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.275ns 0.419ns 0.245ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[12\] source 12.445 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_0\[12\]\" to source register is 12.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_0\[12\] 1 CLK PIN_G23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G23; Fanout = 7; CLK Node = 'GPIO_0\[12\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.410 ns) 2.636 ns pulse_ander:PB2\|pulse_out 2 COMB LCCOMB_X57_Y25_N8 5 " "Info: 2: + IC(1.374 ns) + CELL(0.410 ns) = 2.636 ns; Loc. = LCCOMB_X57_Y25_N8; Fanout = 5; COMB Node = 'pulse_ander:PB2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { GPIO_0[12] pulse_ander:PB2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 3.280 ns pulse_ander:PB5\|pulse_out 3 COMB LCCOMB_X57_Y25_N30 4 " "Info: 3: + IC(0.251 ns) + CELL(0.393 ns) = 3.280 ns; Loc. = LCCOMB_X57_Y25_N30; Fanout = 4; COMB Node = 'pulse_ander:PB5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.150 ns) 3.843 ns pulse_ander:PB8\|pulse_out 4 COMB LCCOMB_X56_Y25_N18 5 " "Info: 4: + IC(0.413 ns) + CELL(0.150 ns) = 3.843 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 4.728 ns pulse_ander:PB11\|pulse_out 5 COMB LCCOMB_X56_Y25_N14 2 " "Info: 5: + IC(0.475 ns) + CELL(0.410 ns) = 4.728 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 5.578 ns mux4to1:MB\|pulseout~0 6 COMB LCCOMB_X55_Y25_N12 1 " "Info: 6: + IC(0.430 ns) + CELL(0.420 ns) = 5.578 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 6.281 ns mux4to1:MB\|pulseout~140 7 COMB LCCOMB_X55_Y25_N16 1 " "Info: 7: + IC(0.265 ns) + CELL(0.438 ns) = 6.281 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 6.808 ns rtl~3 8 COMB LCCOMB_X55_Y25_N26 5 " "Info: 8: + IC(0.252 ns) + CELL(0.275 ns) = 6.808 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.245 ns) 8.122 ns coincidence_pulse:CP0\|y~1 9 COMB LCCOMB_X56_Y19_N22 1 " "Info: 9: + IC(1.069 ns) + CELL(0.245 ns) = 8.122 ns; Loc. = LCCOMB_X56_Y19_N22; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { rtl~3 coincidence_pulse:CP0|y~1 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.393 ns) 8.761 ns coincidence_pulse:CP0\|y 10 COMB LCCOMB_X56_Y19_N6 1 " "Info: 10: + IC(0.246 ns) + CELL(0.393 ns) = 8.761 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 10.889 ns coincidence_pulse:CP0\|y~clkctrl 11 COMB CLKCTRL_G15 32 " "Info: 11: + IC(2.128 ns) + CELL(0.000 ns) = 10.889 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 12.445 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 12 REG LCFF_X33_Y17_N1 3 " "Info: 12: + IC(1.019 ns) + CELL(0.537 ns) = 12.445 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.523 ns ( 36.34 % ) " "Info: Total cell delay = 4.523 ns ( 36.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.922 ns ( 63.66 % ) " "Info: Total interconnect delay = 7.922 ns ( 63.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.445 ns" { GPIO_0[12] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.445 ns" { GPIO_0[12] GPIO_0[12]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.374ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 1.069ns 0.246ns 2.128ns 1.019ns } { 0.000ns 0.852ns 0.410ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.245ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.550 ns" { GPIO_0[12] mux4to1:MB|pulseout~1 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.550 ns" { GPIO_0[12] GPIO_0[12]~combout mux4to1:MB|pulseout~1 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.928ns 0.441ns 1.069ns 0.246ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.275ns 0.419ns 0.245ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.445 ns" { GPIO_0[12] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.445 ns" { GPIO_0[12] GPIO_0[12]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.374ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 1.069ns 0.246ns 2.128ns 1.019ns } { 0.000ns 0.852ns 0.410ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.245ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.550 ns" { GPIO_0[12] mux4to1:MB|pulseout~1 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.550 ns" { GPIO_0[12] GPIO_0[12]~combout mux4to1:MB|pulseout~1 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.928ns 0.441ns 1.069ns 0.246ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.275ns 0.419ns 0.245ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.445 ns" { GPIO_0[12] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.445 ns" { GPIO_0[12] GPIO_0[12]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.374ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 1.069ns 0.246ns 2.128ns 1.019ns } { 0.000ns 0.852ns 0.410ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.245ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "GPIO_0\[14\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 228.21 MHz 4.382 ns Internal " "Info: Clock \"GPIO_0\[14\]\" has Internal fmax of 228.21 MHz between source register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 4.382 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y17_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y17_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y17_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y17_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y17_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y17_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y17_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y17_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y16_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y16_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.593 ns - Smallest " "Info: - Smallest clock skew is -0.593 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[14\] destination 9.806 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_0\[14\]\" to destination register is 9.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns GPIO_0\[14\] 1 CLK PIN_K22 7 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_K22; Fanout = 7; CLK Node = 'GPIO_0\[14\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.153 ns) + CELL(0.419 ns) 4.404 ns mux4to1:MC\|pulseout~140 2 COMB LCCOMB_X55_Y25_N30 1 " "Info: 2: + IC(3.153 ns) + CELL(0.419 ns) = 4.404 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.572 ns" { GPIO_0[14] mux4to1:MC|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.797 ns rtl~2 3 COMB LCCOMB_X55_Y25_N20 5 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 4.797 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { mux4to1:MC|pulseout~140 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.275 ns) 6.124 ns coincidence_pulse:CP0\|y 4 COMB LCCOMB_X56_Y19_N6 1 " "Info: 4: + IC(1.052 ns) + CELL(0.275 ns) = 6.124 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { rtl~2 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 8.252 ns coincidence_pulse:CP0\|y~clkctrl 5 COMB CLKCTRL_G15 32 " "Info: 5: + IC(2.128 ns) + CELL(0.000 ns) = 8.252 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 9.806 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 6 REG LCFF_X33_Y16_N31 2 " "Info: 6: + IC(1.017 ns) + CELL(0.537 ns) = 9.806 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 22.57 % ) " "Info: Total cell delay = 2.213 ns ( 22.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.593 ns ( 77.43 % ) " "Info: Total interconnect delay = 7.593 ns ( 77.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.806 ns" { GPIO_0[14] mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.806 ns" { GPIO_0[14] GPIO_0[14]~combout mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 3.153ns 0.243ns 1.052ns 2.128ns 1.017ns } { 0.000ns 0.832ns 0.419ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[14\] source 10.399 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_0\[14\]\" to source register is 10.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns GPIO_0\[14\] 1 CLK PIN_K22 7 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_K22; Fanout = 7; CLK Node = 'GPIO_0\[14\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.150 ns) 2.477 ns pulse_ander:PC2\|pulse_out 2 COMB LCCOMB_X57_Y25_N2 5 " "Info: 2: + IC(1.495 ns) + CELL(0.150 ns) = 2.477 ns; Loc. = LCCOMB_X57_Y25_N2; Fanout = 5; COMB Node = 'pulse_ander:PC2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { GPIO_0[14] pulse_ander:PC2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 2.888 ns pulse_ander:PC5\|pulse_out 3 COMB LCCOMB_X57_Y25_N6 4 " "Info: 3: + IC(0.261 ns) + CELL(0.150 ns) = 2.888 ns; Loc. = LCCOMB_X57_Y25_N6; Fanout = 4; COMB Node = 'pulse_ander:PC5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 3.483 ns pulse_ander:PC8\|pulse_out 4 COMB LCCOMB_X56_Y25_N4 5 " "Info: 4: + IC(0.445 ns) + CELL(0.150 ns) = 3.483 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 4.029 ns pulse_ander:PC11\|pulse_out 5 COMB LCCOMB_X56_Y25_N30 2 " "Info: 5: + IC(0.271 ns) + CELL(0.275 ns) = 4.029 ns; Loc. = LCCOMB_X56_Y25_N30; Fanout = 2; COMB Node = 'pulse_ander:PC11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { pulse_ander:PC8|pulse_out pulse_ander:PC11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.150 ns) 4.595 ns mux4to1:MC\|pulseout~0 6 COMB LCCOMB_X55_Y25_N0 1 " "Info: 6: + IC(0.416 ns) + CELL(0.150 ns) = 4.595 ns; Loc. = LCCOMB_X55_Y25_N0; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 4.995 ns mux4to1:MC\|pulseout~140 7 COMB LCCOMB_X55_Y25_N30 1 " "Info: 7: + IC(0.250 ns) + CELL(0.150 ns) = 4.995 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 5.388 ns rtl~2 8 COMB LCCOMB_X55_Y25_N20 5 " "Info: 8: + IC(0.243 ns) + CELL(0.150 ns) = 5.388 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { mux4to1:MC|pulseout~140 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.275 ns) 6.715 ns coincidence_pulse:CP0\|y 9 COMB LCCOMB_X56_Y19_N6 1 " "Info: 9: + IC(1.052 ns) + CELL(0.275 ns) = 6.715 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { rtl~2 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 8.843 ns coincidence_pulse:CP0\|y~clkctrl 10 COMB CLKCTRL_G15 32 " "Info: 10: + IC(2.128 ns) + CELL(0.000 ns) = 8.843 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 10.399 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 11 REG LCFF_X33_Y17_N1 3 " "Info: 11: + IC(1.019 ns) + CELL(0.537 ns) = 10.399 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.819 ns ( 27.11 % ) " "Info: Total cell delay = 2.819 ns ( 27.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.580 ns ( 72.89 % ) " "Info: Total interconnect delay = 7.580 ns ( 72.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.399 ns" { GPIO_0[14] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.399 ns" { GPIO_0[14] GPIO_0[14]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.495ns 0.261ns 0.445ns 0.271ns 0.416ns 0.250ns 0.243ns 1.052ns 2.128ns 1.019ns } { 0.000ns 0.832ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.806 ns" { GPIO_0[14] mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.806 ns" { GPIO_0[14] GPIO_0[14]~combout mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 3.153ns 0.243ns 1.052ns 2.128ns 1.017ns } { 0.000ns 0.832ns 0.419ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.399 ns" { GPIO_0[14] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.399 ns" { GPIO_0[14] GPIO_0[14]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.495ns 0.261ns 0.445ns 0.271ns 0.416ns 0.250ns 0.243ns 1.052ns 2.128ns 1.019ns } { 0.000ns 0.832ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.806 ns" { GPIO_0[14] mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.806 ns" { GPIO_0[14] GPIO_0[14]~combout mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 3.153ns 0.243ns 1.052ns 2.128ns 1.017ns } { 0.000ns 0.832ns 0.419ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.399 ns" { GPIO_0[14] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.399 ns" { GPIO_0[14] GPIO_0[14]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.495ns 0.261ns 0.445ns 0.271ns 0.416ns 0.250ns 0.243ns 1.052ns 2.128ns 1.019ns } { 0.000ns 0.832ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[3\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 263.78 MHz 3.791 ns Internal " "Info: Clock \"SW\[3\]\" has Internal fmax of 263.78 MHz between source register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.791 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y17_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y17_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y17_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y17_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y17_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y17_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y17_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y17_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y16_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y16_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] destination 7.206 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[3\]\" to destination register is 7.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.150 ns) 3.130 ns coincidence_pulse:CP0\|y~33 2 COMB LCCOMB_X56_Y19_N28 1 " "Info: 2: + IC(1.981 ns) + CELL(0.150 ns) = 3.130 ns; Loc. = LCCOMB_X56_Y19_N28; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { SW[3] coincidence_pulse:CP0|y~33 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 3.524 ns coincidence_pulse:CP0\|y 3 COMB LCCOMB_X56_Y19_N6 1 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 3.524 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 5.652 ns coincidence_pulse:CP0\|y~clkctrl 4 COMB CLKCTRL_G15 32 " "Info: 4: + IC(2.128 ns) + CELL(0.000 ns) = 5.652 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 7.206 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 5 REG LCFF_X33_Y16_N31 2 " "Info: 5: + IC(1.017 ns) + CELL(0.537 ns) = 7.206 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.836 ns ( 25.48 % ) " "Info: Total cell delay = 1.836 ns ( 25.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.370 ns ( 74.52 % ) " "Info: Total interconnect delay = 5.370 ns ( 74.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.206 ns" { SW[3] coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.206 ns" { SW[3] SW[3]~combout coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.981ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] source 7.208 ns - Longest register " "Info: - Longest clock path from clock \"SW\[3\]\" to source register is 7.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 2; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.150 ns) 3.130 ns coincidence_pulse:CP0\|y~33 2 COMB LCCOMB_X56_Y19_N28 1 " "Info: 2: + IC(1.981 ns) + CELL(0.150 ns) = 3.130 ns; Loc. = LCCOMB_X56_Y19_N28; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { SW[3] coincidence_pulse:CP0|y~33 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 3.524 ns coincidence_pulse:CP0\|y 3 COMB LCCOMB_X56_Y19_N6 1 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 3.524 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 5.652 ns coincidence_pulse:CP0\|y~clkctrl 4 COMB CLKCTRL_G15 32 " "Info: 4: + IC(2.128 ns) + CELL(0.000 ns) = 5.652 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 7.208 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 5 REG LCFF_X33_Y17_N1 3 " "Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 7.208 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.836 ns ( 25.47 % ) " "Info: Total cell delay = 1.836 ns ( 25.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.372 ns ( 74.53 % ) " "Info: Total interconnect delay = 5.372 ns ( 74.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.208 ns" { SW[3] coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.208 ns" { SW[3] SW[3]~combout coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.981ns 0.244ns 2.128ns 1.019ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.206 ns" { SW[3] coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.206 ns" { SW[3] SW[3]~combout coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.981ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.208 ns" { SW[3] coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.208 ns" { SW[3] SW[3]~combout coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.981ns 0.244ns 2.128ns 1.019ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.206 ns" { SW[3] coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.206 ns" { SW[3] SW[3]~combout coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.981ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.208 ns" { SW[3] coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.208 ns" { SW[3] SW[3]~combout coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.981ns 0.244ns 2.128ns 1.019ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[0\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 263.78 MHz 3.791 ns Internal " "Info: Clock \"SW\[0\]\" has Internal fmax of 263.78 MHz between source register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.791 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y17_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y17_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y17_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y17_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y17_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y17_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y17_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y17_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y16_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y16_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] destination 6.389 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[0\]\" to destination register is 6.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 2; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.419 ns) 2.313 ns coincidence_pulse:CP0\|y~33 2 COMB LCCOMB_X56_Y19_N28 1 " "Info: 2: + IC(0.895 ns) + CELL(0.419 ns) = 2.313 ns; Loc. = LCCOMB_X56_Y19_N28; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { SW[0] coincidence_pulse:CP0|y~33 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 2.707 ns coincidence_pulse:CP0\|y 3 COMB LCCOMB_X56_Y19_N6 1 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 2.707 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 4.835 ns coincidence_pulse:CP0\|y~clkctrl 4 COMB CLKCTRL_G15 32 " "Info: 4: + IC(2.128 ns) + CELL(0.000 ns) = 4.835 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 6.389 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 5 REG LCFF_X33_Y16_N31 2 " "Info: 5: + IC(1.017 ns) + CELL(0.537 ns) = 6.389 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.105 ns ( 32.95 % ) " "Info: Total cell delay = 2.105 ns ( 32.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.284 ns ( 67.05 % ) " "Info: Total interconnect delay = 4.284 ns ( 67.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { SW[0] coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.389 ns" { SW[0] SW[0]~combout coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 0.895ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.999ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 6.391 ns - Longest register " "Info: - Longest clock path from clock \"SW\[0\]\" to source register is 6.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 2; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.419 ns) 2.313 ns coincidence_pulse:CP0\|y~33 2 COMB LCCOMB_X56_Y19_N28 1 " "Info: 2: + IC(0.895 ns) + CELL(0.419 ns) = 2.313 ns; Loc. = LCCOMB_X56_Y19_N28; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { SW[0] coincidence_pulse:CP0|y~33 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 2.707 ns coincidence_pulse:CP0\|y 3 COMB LCCOMB_X56_Y19_N6 1 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 2.707 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 4.835 ns coincidence_pulse:CP0\|y~clkctrl 4 COMB CLKCTRL_G15 32 " "Info: 4: + IC(2.128 ns) + CELL(0.000 ns) = 4.835 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 6.391 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 5 REG LCFF_X33_Y17_N1 3 " "Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 6.391 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.105 ns ( 32.94 % ) " "Info: Total cell delay = 2.105 ns ( 32.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.286 ns ( 67.06 % ) " "Info: Total interconnect delay = 4.286 ns ( 67.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { SW[0] coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { SW[0] SW[0]~combout coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.895ns 0.244ns 2.128ns 1.019ns } { 0.000ns 0.999ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { SW[0] coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.389 ns" { SW[0] SW[0]~combout coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 0.895ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.999ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { SW[0] coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { SW[0] SW[0]~combout coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.895ns 0.244ns 2.128ns 1.019ns } { 0.000ns 0.999ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.389 ns" { SW[0] coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.389 ns" { SW[0] SW[0]~combout coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 0.895ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.999ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { SW[0] coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { SW[0] SW[0]~combout coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.895ns 0.244ns 2.128ns 1.019ns } { 0.000ns 0.999ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[1\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 263.78 MHz 3.791 ns Internal " "Info: Clock \"SW\[1\]\" has Internal fmax of 263.78 MHz between source register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.791 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y17_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y17_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y17_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y17_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y17_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y17_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y17_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y17_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y16_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y16_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] destination 6.626 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[1\]\" to destination register is 6.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.419 ns) 2.305 ns coincidence_pulse:CP0\|y~1 2 COMB LCCOMB_X56_Y19_N22 1 " "Info: 2: + IC(0.887 ns) + CELL(0.419 ns) = 2.305 ns; Loc. = LCCOMB_X56_Y19_N22; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { SW[1] coincidence_pulse:CP0|y~1 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.393 ns) 2.944 ns coincidence_pulse:CP0\|y 3 COMB LCCOMB_X56_Y19_N6 1 " "Info: 3: + IC(0.246 ns) + CELL(0.393 ns) = 2.944 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 5.072 ns coincidence_pulse:CP0\|y~clkctrl 4 COMB CLKCTRL_G15 32 " "Info: 4: + IC(2.128 ns) + CELL(0.000 ns) = 5.072 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 6.626 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 5 REG LCFF_X33_Y16_N31 2 " "Info: 5: + IC(1.017 ns) + CELL(0.537 ns) = 6.626 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.348 ns ( 35.44 % ) " "Info: Total cell delay = 2.348 ns ( 35.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.278 ns ( 64.56 % ) " "Info: Total interconnect delay = 4.278 ns ( 64.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.626 ns" { SW[1] coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.626 ns" { SW[1] SW[1]~combout coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 0.887ns 0.246ns 2.128ns 1.017ns } { 0.000ns 0.999ns 0.419ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] source 6.628 ns - Longest register " "Info: - Longest clock path from clock \"SW\[1\]\" to source register is 6.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.419 ns) 2.305 ns coincidence_pulse:CP0\|y~1 2 COMB LCCOMB_X56_Y19_N22 1 " "Info: 2: + IC(0.887 ns) + CELL(0.419 ns) = 2.305 ns; Loc. = LCCOMB_X56_Y19_N22; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { SW[1] coincidence_pulse:CP0|y~1 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.393 ns) 2.944 ns coincidence_pulse:CP0\|y 3 COMB LCCOMB_X56_Y19_N6 1 " "Info: 3: + IC(0.246 ns) + CELL(0.393 ns) = 2.944 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 5.072 ns coincidence_pulse:CP0\|y~clkctrl 4 COMB CLKCTRL_G15 32 " "Info: 4: + IC(2.128 ns) + CELL(0.000 ns) = 5.072 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 6.628 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 5 REG LCFF_X33_Y17_N1 3 " "Info: 5: + IC(1.019 ns) + CELL(0.537 ns) = 6.628 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.348 ns ( 35.43 % ) " "Info: Total cell delay = 2.348 ns ( 35.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.280 ns ( 64.57 % ) " "Info: Total interconnect delay = 4.280 ns ( 64.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.628 ns" { SW[1] coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.628 ns" { SW[1] SW[1]~combout coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.887ns 0.246ns 2.128ns 1.019ns } { 0.000ns 0.999ns 0.419ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.626 ns" { SW[1] coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.626 ns" { SW[1] SW[1]~combout coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 0.887ns 0.246ns 2.128ns 1.017ns } { 0.000ns 0.999ns 0.419ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.628 ns" { SW[1] coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.628 ns" { SW[1] SW[1]~combout coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.887ns 0.246ns 2.128ns 1.019ns } { 0.000ns 0.999ns 0.419ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.626 ns" { SW[1] coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.626 ns" { SW[1] SW[1]~combout coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 0.887ns 0.246ns 2.128ns 1.017ns } { 0.000ns 0.999ns 0.419ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.628 ns" { SW[1] coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.628 ns" { SW[1] SW[1]~combout coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.887ns 0.246ns 2.128ns 1.019ns } { 0.000ns 0.999ns 0.419ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[2\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 263.78 MHz 3.791 ns Internal " "Info: Clock \"SW\[2\]\" has Internal fmax of 263.78 MHz between source register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.791 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X33_Y17_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X33_Y17_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X33_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X33_Y17_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X33_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X33_Y17_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X33_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X33_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X33_Y17_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X33_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X33_Y17_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X33_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X33_Y17_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X33_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X33_Y17_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X33_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y17_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X33_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X33_Y17_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X33_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X33_Y17_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X33_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X33_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X33_Y17_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X33_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X33_Y17_N28; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X33_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X33_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X33_Y16_N0; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X33_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X33_Y16_N2; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X33_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X33_Y16_N4; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X33_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X33_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X33_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X33_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X33_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X33_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X33_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X33_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X33_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X33_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X33_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 2; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X33_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X33_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X33_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] destination 6.028 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[2\]\" to destination register is 6.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.410 ns) 2.346 ns coincidence_pulse:CP0\|y 2 COMB LCCOMB_X56_Y19_N6 1 " "Info: 2: + IC(0.937 ns) + CELL(0.410 ns) = 2.346 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { SW[2] coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 4.474 ns coincidence_pulse:CP0\|y~clkctrl 3 COMB CLKCTRL_G15 32 " "Info: 3: + IC(2.128 ns) + CELL(0.000 ns) = 4.474 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 6.028 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 4 REG LCFF_X33_Y16_N31 2 " "Info: 4: + IC(1.017 ns) + CELL(0.537 ns) = 6.028 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.946 ns ( 32.28 % ) " "Info: Total cell delay = 1.946 ns ( 32.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.082 ns ( 67.72 % ) " "Info: Total interconnect delay = 4.082 ns ( 67.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.028 ns" { SW[2] coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.028 ns" { SW[2] SW[2]~combout coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 0.937ns 2.128ns 1.017ns } { 0.000ns 0.999ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] source 6.030 ns - Longest register " "Info: - Longest clock path from clock \"SW\[2\]\" to source register is 6.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 2; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.410 ns) 2.346 ns coincidence_pulse:CP0\|y 2 COMB LCCOMB_X56_Y19_N6 1 " "Info: 2: + IC(0.937 ns) + CELL(0.410 ns) = 2.346 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { SW[2] coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 4.474 ns coincidence_pulse:CP0\|y~clkctrl 3 COMB CLKCTRL_G15 32 " "Info: 3: + IC(2.128 ns) + CELL(0.000 ns) = 4.474 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 6.030 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 4 REG LCFF_X33_Y17_N1 3 " "Info: 4: + IC(1.019 ns) + CELL(0.537 ns) = 6.030 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 3; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.946 ns ( 32.27 % ) " "Info: Total cell delay = 1.946 ns ( 32.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.084 ns ( 67.73 % ) " "Info: Total interconnect delay = 4.084 ns ( 67.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.030 ns" { SW[2] coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.030 ns" { SW[2] SW[2]~combout coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.937ns 2.128ns 1.019ns } { 0.000ns 0.999ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.028 ns" { SW[2] coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.028 ns" { SW[2] SW[2]~combout coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 0.937ns 2.128ns 1.017ns } { 0.000ns 0.999ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.030 ns" { SW[2] coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.030 ns" { SW[2] SW[2]~combout coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.937ns 2.128ns 1.019ns } { 0.000ns 0.999ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.028 ns" { SW[2] coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.028 ns" { SW[2] SW[2]~combout coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 0.937ns 2.128ns 1.017ns } { 0.000ns 0.999ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.030 ns" { SW[2] coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.030 ns" { SW[2] SW[2]~combout coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.937ns 2.128ns 1.019ns } { 0.000ns 0.999ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[10\] register counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 263.78 MHz 3.791 ns Internal " "Info: Clock \"SW\[10\]\" has Internal fmax of 263.78 MHz between source register \"counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.791 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X31_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X31_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X31_Y17_N0; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X31_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X31_Y17_N2; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X31_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X31_Y17_N4; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X31_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X31_Y17_N6; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X31_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X31_Y17_N8; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X31_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X31_Y17_N10; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X31_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X31_Y17_N12; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X31_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X31_Y17_N14; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X31_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X31_Y17_N16; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X31_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X31_Y17_N18; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X31_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X31_Y17_N20; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X31_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X31_Y17_N22; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X31_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X31_Y17_N24; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X31_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X31_Y17_N26; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X31_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X31_Y17_N28; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X31_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X31_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X31_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X31_Y16_N2; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X31_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X31_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X31_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X31_Y16_N8; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X31_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X31_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X31_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X31_Y16_N14; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X31_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X31_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X31_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X31_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X31_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X31_Y16_N24; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X31_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X31_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 1; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X31_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X31_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X31_Y16_N31; Fanout = 2; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[10\] destination 5.811 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[10\]\" to destination register is 5.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[10\] 1 CLK PIN_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 2; CLK Node = 'SW\[10\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.150 ns) 3.060 ns coincidence_pulse_1:CP2\|y 2 COMB LCCOMB_X56_Y19_N24 1 " "Info: 2: + IC(1.911 ns) + CELL(0.150 ns) = 3.060 ns; Loc. = LCCOMB_X56_Y19_N24; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP2\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { SW[10] coincidence_pulse_1:CP2|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.000 ns) 4.229 ns coincidence_pulse_1:CP2\|y~clkctrl 3 COMB CLKCTRL_G7 32 " "Info: 3: + IC(1.169 ns) + CELL(0.000 ns) = 4.229 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP2\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 5.811 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 4 REG LCFF_X31_Y16_N31 2 " "Info: 4: + IC(1.045 ns) + CELL(0.537 ns) = 5.811 ns; Loc. = LCFF_X31_Y16_N31; Fanout = 2; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 29.01 % ) " "Info: Total cell delay = 1.686 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.125 ns ( 70.99 % ) " "Info: Total interconnect delay = 4.125 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.811 ns" { SW[10] coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "5.811 ns" { SW[10] SW[10]~combout coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.911ns 1.169ns 1.045ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[10\] source 5.813 ns - Longest register " "Info: - Longest clock path from clock \"SW\[10\]\" to source register is 5.813 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[10\] 1 CLK PIN_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 2; CLK Node = 'SW\[10\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.911 ns) + CELL(0.150 ns) 3.060 ns coincidence_pulse_1:CP2\|y 2 COMB LCCOMB_X56_Y19_N24 1 " "Info: 2: + IC(1.911 ns) + CELL(0.150 ns) = 3.060 ns; Loc. = LCCOMB_X56_Y19_N24; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP2\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { SW[10] coincidence_pulse_1:CP2|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.000 ns) 4.229 ns coincidence_pulse_1:CP2\|y~clkctrl 3 COMB CLKCTRL_G7 32 " "Info: 3: + IC(1.169 ns) + CELL(0.000 ns) = 4.229 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP2\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.537 ns) 5.813 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 4 REG LCFF_X31_Y17_N1 3 " "Info: 4: + IC(1.047 ns) + CELL(0.537 ns) = 5.813 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 29.00 % ) " "Info: Total cell delay = 1.686 ns ( 29.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.127 ns ( 71.00 % ) " "Info: Total interconnect delay = 4.127 ns ( 71.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { SW[10] coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "5.813 ns" { SW[10] SW[10]~combout coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.911ns 1.169ns 1.047ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.811 ns" { SW[10] coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "5.811 ns" { SW[10] SW[10]~combout coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.911ns 1.169ns 1.045ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { SW[10] coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "5.813 ns" { SW[10] SW[10]~combout coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.911ns 1.169ns 1.047ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.811 ns" { SW[10] coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "5.811 ns" { SW[10] SW[10]~combout coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.911ns 1.169ns 1.045ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.813 ns" { SW[10] coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "5.813 ns" { SW[10] SW[10]~combout coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.911ns 1.169ns 1.047ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[8\] register counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 263.78 MHz 3.791 ns Internal " "Info: Clock \"SW\[8\]\" has Internal fmax of 263.78 MHz between source register \"counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.791 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X31_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X31_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X31_Y17_N0; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X31_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X31_Y17_N2; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X31_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X31_Y17_N4; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X31_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X31_Y17_N6; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X31_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X31_Y17_N8; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X31_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X31_Y17_N10; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X31_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X31_Y17_N12; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X31_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X31_Y17_N14; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X31_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X31_Y17_N16; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X31_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X31_Y17_N18; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X31_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X31_Y17_N20; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X31_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X31_Y17_N22; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X31_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X31_Y17_N24; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X31_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X31_Y17_N26; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X31_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X31_Y17_N28; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X31_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X31_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X31_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X31_Y16_N2; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X31_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X31_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X31_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X31_Y16_N8; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X31_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X31_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X31_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X31_Y16_N14; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X31_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X31_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X31_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X31_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X31_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X31_Y16_N24; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X31_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X31_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 1; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X31_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X31_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X31_Y16_N31; Fanout = 2; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[8\] destination 6.420 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[8\]\" to destination register is 6.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[8\] 1 CLK PIN_B13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 2; CLK Node = 'SW\[8\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.150 ns) 3.136 ns coincidence_pulse_1:CP2\|y~33 2 COMB LCCOMB_X56_Y19_N4 1 " "Info: 2: + IC(1.987 ns) + CELL(0.150 ns) = 3.136 ns; Loc. = LCCOMB_X56_Y19_N4; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP2\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { SW[8] coincidence_pulse_1:CP2|y~33 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 3.669 ns coincidence_pulse_1:CP2\|y 3 COMB LCCOMB_X56_Y19_N24 1 " "Info: 3: + IC(0.258 ns) + CELL(0.275 ns) = 3.669 ns; Loc. = LCCOMB_X56_Y19_N24; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP2\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.000 ns) 4.838 ns coincidence_pulse_1:CP2\|y~clkctrl 4 COMB CLKCTRL_G7 32 " "Info: 4: + IC(1.169 ns) + CELL(0.000 ns) = 4.838 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP2\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 6.420 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 5 REG LCFF_X31_Y16_N31 2 " "Info: 5: + IC(1.045 ns) + CELL(0.537 ns) = 6.420 ns; Loc. = LCFF_X31_Y16_N31; Fanout = 2; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 30.55 % ) " "Info: Total cell delay = 1.961 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.459 ns ( 69.45 % ) " "Info: Total interconnect delay = 4.459 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { SW[8] coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.420 ns" { SW[8] SW[8]~combout coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.987ns 0.258ns 1.169ns 1.045ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[8\] source 6.422 ns - Longest register " "Info: - Longest clock path from clock \"SW\[8\]\" to source register is 6.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[8\] 1 CLK PIN_B13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 2; CLK Node = 'SW\[8\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.150 ns) 3.136 ns coincidence_pulse_1:CP2\|y~33 2 COMB LCCOMB_X56_Y19_N4 1 " "Info: 2: + IC(1.987 ns) + CELL(0.150 ns) = 3.136 ns; Loc. = LCCOMB_X56_Y19_N4; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP2\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.137 ns" { SW[8] coincidence_pulse_1:CP2|y~33 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 3.669 ns coincidence_pulse_1:CP2\|y 3 COMB LCCOMB_X56_Y19_N24 1 " "Info: 3: + IC(0.258 ns) + CELL(0.275 ns) = 3.669 ns; Loc. = LCCOMB_X56_Y19_N24; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP2\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.000 ns) 4.838 ns coincidence_pulse_1:CP2\|y~clkctrl 4 COMB CLKCTRL_G7 32 " "Info: 4: + IC(1.169 ns) + CELL(0.000 ns) = 4.838 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP2\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.537 ns) 6.422 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 5 REG LCFF_X31_Y17_N1 3 " "Info: 5: + IC(1.047 ns) + CELL(0.537 ns) = 6.422 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 30.54 % ) " "Info: Total cell delay = 1.961 ns ( 30.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.461 ns ( 69.46 % ) " "Info: Total interconnect delay = 4.461 ns ( 69.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { SW[8] coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.422 ns" { SW[8] SW[8]~combout coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.987ns 0.258ns 1.169ns 1.047ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { SW[8] coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.420 ns" { SW[8] SW[8]~combout coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.987ns 0.258ns 1.169ns 1.045ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { SW[8] coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.422 ns" { SW[8] SW[8]~combout coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.987ns 0.258ns 1.169ns 1.047ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { SW[8] coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.420 ns" { SW[8] SW[8]~combout coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.987ns 0.258ns 1.169ns 1.045ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { SW[8] coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.422 ns" { SW[8] SW[8]~combout coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.987ns 0.258ns 1.169ns 1.047ns } { 0.000ns 0.999ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[11\] register counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 263.78 MHz 3.791 ns Internal " "Info: Clock \"SW\[11\]\" has Internal fmax of 263.78 MHz between source register \"counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.791 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X31_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X31_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X31_Y17_N0; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X31_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X31_Y17_N2; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X31_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X31_Y17_N4; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X31_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X31_Y17_N6; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X31_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X31_Y17_N8; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X31_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X31_Y17_N10; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X31_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X31_Y17_N12; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X31_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X31_Y17_N14; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X31_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X31_Y17_N16; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X31_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X31_Y17_N18; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X31_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X31_Y17_N20; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X31_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X31_Y17_N22; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X31_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X31_Y17_N24; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X31_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X31_Y17_N26; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X31_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X31_Y17_N28; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X31_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X31_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X31_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X31_Y16_N2; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X31_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X31_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X31_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X31_Y16_N8; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X31_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X31_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X31_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X31_Y16_N14; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X31_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X31_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X31_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X31_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X31_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X31_Y16_N24; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X31_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X31_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 1; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X31_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X31_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X31_Y16_N31; Fanout = 2; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[11\] destination 6.533 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[11\]\" to destination register is 6.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[11\] 1 CLK PIN_P1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; CLK Node = 'SW\[11\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(0.275 ns) 3.249 ns coincidence_pulse_1:CP2\|y~33 2 COMB LCCOMB_X56_Y19_N4 1 " "Info: 2: + IC(1.975 ns) + CELL(0.275 ns) = 3.249 ns; Loc. = LCCOMB_X56_Y19_N4; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP2\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { SW[11] coincidence_pulse_1:CP2|y~33 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 3.782 ns coincidence_pulse_1:CP2\|y 3 COMB LCCOMB_X56_Y19_N24 1 " "Info: 3: + IC(0.258 ns) + CELL(0.275 ns) = 3.782 ns; Loc. = LCCOMB_X56_Y19_N24; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP2\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.000 ns) 4.951 ns coincidence_pulse_1:CP2\|y~clkctrl 4 COMB CLKCTRL_G7 32 " "Info: 4: + IC(1.169 ns) + CELL(0.000 ns) = 4.951 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP2\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 6.533 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 5 REG LCFF_X31_Y16_N31 2 " "Info: 5: + IC(1.045 ns) + CELL(0.537 ns) = 6.533 ns; Loc. = LCFF_X31_Y16_N31; Fanout = 2; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.086 ns ( 31.93 % ) " "Info: Total cell delay = 2.086 ns ( 31.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.447 ns ( 68.07 % ) " "Info: Total interconnect delay = 4.447 ns ( 68.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { SW[11] coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { SW[11] SW[11]~combout coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.975ns 0.258ns 1.169ns 1.045ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[11\] source 6.535 ns - Longest register " "Info: - Longest clock path from clock \"SW\[11\]\" to source register is 6.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[11\] 1 CLK PIN_P1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; CLK Node = 'SW\[11\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(0.275 ns) 3.249 ns coincidence_pulse_1:CP2\|y~33 2 COMB LCCOMB_X56_Y19_N4 1 " "Info: 2: + IC(1.975 ns) + CELL(0.275 ns) = 3.249 ns; Loc. = LCCOMB_X56_Y19_N4; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP2\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { SW[11] coincidence_pulse_1:CP2|y~33 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 3.782 ns coincidence_pulse_1:CP2\|y 3 COMB LCCOMB_X56_Y19_N24 1 " "Info: 3: + IC(0.258 ns) + CELL(0.275 ns) = 3.782 ns; Loc. = LCCOMB_X56_Y19_N24; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP2\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.000 ns) 4.951 ns coincidence_pulse_1:CP2\|y~clkctrl 4 COMB CLKCTRL_G7 32 " "Info: 4: + IC(1.169 ns) + CELL(0.000 ns) = 4.951 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP2\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.537 ns) 6.535 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 5 REG LCFF_X31_Y17_N1 3 " "Info: 5: + IC(1.047 ns) + CELL(0.537 ns) = 6.535 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.086 ns ( 31.92 % ) " "Info: Total cell delay = 2.086 ns ( 31.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.449 ns ( 68.08 % ) " "Info: Total interconnect delay = 4.449 ns ( 68.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.535 ns" { SW[11] coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.535 ns" { SW[11] SW[11]~combout coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.975ns 0.258ns 1.169ns 1.047ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { SW[11] coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { SW[11] SW[11]~combout coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.975ns 0.258ns 1.169ns 1.045ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.535 ns" { SW[11] coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.535 ns" { SW[11] SW[11]~combout coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.975ns 0.258ns 1.169ns 1.047ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.533 ns" { SW[11] coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.533 ns" { SW[11] SW[11]~combout coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.975ns 0.258ns 1.169ns 1.045ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.535 ns" { SW[11] coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.535 ns" { SW[11] SW[11]~combout coincidence_pulse_1:CP2|y~33 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.975ns 0.258ns 1.169ns 1.047ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[9\] register counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 263.78 MHz 3.791 ns Internal " "Info: Clock \"SW\[9\]\" has Internal fmax of 263.78 MHz between source register \"counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.791 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X31_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X31_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X31_Y17_N0; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X31_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X31_Y17_N2; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X31_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X31_Y17_N4; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X31_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X31_Y17_N6; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X31_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X31_Y17_N8; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X31_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X31_Y17_N10; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X31_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X31_Y17_N12; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X31_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X31_Y17_N14; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X31_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X31_Y17_N16; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X31_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X31_Y17_N18; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X31_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X31_Y17_N20; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X31_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X31_Y17_N22; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X31_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X31_Y17_N24; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X31_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X31_Y17_N26; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X31_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X31_Y17_N28; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X31_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X31_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X31_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X31_Y16_N2; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X31_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X31_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X31_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X31_Y16_N8; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X31_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X31_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X31_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X31_Y16_N14; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X31_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X31_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X31_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X31_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X31_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X31_Y16_N24; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X31_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 2; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X31_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 1; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X31_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X31_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X31_Y16_N31; Fanout = 2; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[9\] destination 6.593 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[9\]\" to destination register is 6.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[9\] 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'SW\[9\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.275 ns) 3.169 ns coincidence_pulse_1:CP2\|y~1 2 COMB LCCOMB_X56_Y19_N8 1 " "Info: 2: + IC(1.895 ns) + CELL(0.275 ns) = 3.169 ns; Loc. = LCCOMB_X56_Y19_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP2\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { SW[9] coincidence_pulse_1:CP2|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 3.842 ns coincidence_pulse_1:CP2\|y 3 COMB LCCOMB_X56_Y19_N24 1 " "Info: 3: + IC(0.254 ns) + CELL(0.419 ns) = 3.842 ns; Loc. = LCCOMB_X56_Y19_N24; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP2\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { coincidence_pulse_1:CP2|y~1 coincidence_pulse_1:CP2|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.000 ns) 5.011 ns coincidence_pulse_1:CP2\|y~clkctrl 4 COMB CLKCTRL_G7 32 " "Info: 4: + IC(1.169 ns) + CELL(0.000 ns) = 5.011 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP2\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 6.593 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 5 REG LCFF_X31_Y16_N31 2 " "Info: 5: + IC(1.045 ns) + CELL(0.537 ns) = 6.593 ns; Loc. = LCFF_X31_Y16_N31; Fanout = 2; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.230 ns ( 33.82 % ) " "Info: Total cell delay = 2.230 ns ( 33.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.363 ns ( 66.18 % ) " "Info: Total interconnect delay = 4.363 ns ( 66.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.593 ns" { SW[9] coincidence_pulse_1:CP2|y~1 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.593 ns" { SW[9] SW[9]~combout coincidence_pulse_1:CP2|y~1 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.895ns 0.254ns 1.169ns 1.045ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[9\] source 6.595 ns - Longest register " "Info: - Longest clock path from clock \"SW\[9\]\" to source register is 6.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[9\] 1 CLK PIN_A13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 2; CLK Node = 'SW\[9\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.275 ns) 3.169 ns coincidence_pulse_1:CP2\|y~1 2 COMB LCCOMB_X56_Y19_N8 1 " "Info: 2: + IC(1.895 ns) + CELL(0.275 ns) = 3.169 ns; Loc. = LCCOMB_X56_Y19_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP2\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { SW[9] coincidence_pulse_1:CP2|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 3.842 ns coincidence_pulse_1:CP2\|y 3 COMB LCCOMB_X56_Y19_N24 1 " "Info: 3: + IC(0.254 ns) + CELL(0.419 ns) = 3.842 ns; Loc. = LCCOMB_X56_Y19_N24; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP2\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { coincidence_pulse_1:CP2|y~1 coincidence_pulse_1:CP2|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.000 ns) 5.011 ns coincidence_pulse_1:CP2\|y~clkctrl 4 COMB CLKCTRL_G7 32 " "Info: 4: + IC(1.169 ns) + CELL(0.000 ns) = 5.011 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP2\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.537 ns) 6.595 ns counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 5 REG LCFF_X31_Y17_N1 3 " "Info: 5: + IC(1.047 ns) + CELL(0.537 ns) = 6.595 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'counter:C6\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.230 ns ( 33.81 % ) " "Info: Total cell delay = 2.230 ns ( 33.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.365 ns ( 66.19 % ) " "Info: Total interconnect delay = 4.365 ns ( 66.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.595 ns" { SW[9] coincidence_pulse_1:CP2|y~1 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.595 ns" { SW[9] SW[9]~combout coincidence_pulse_1:CP2|y~1 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.895ns 0.254ns 1.169ns 1.047ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.593 ns" { SW[9] coincidence_pulse_1:CP2|y~1 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.593 ns" { SW[9] SW[9]~combout coincidence_pulse_1:CP2|y~1 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.895ns 0.254ns 1.169ns 1.045ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.595 ns" { SW[9] coincidence_pulse_1:CP2|y~1 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.595 ns" { SW[9] SW[9]~combout coincidence_pulse_1:CP2|y~1 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.895ns 0.254ns 1.169ns 1.047ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.593 ns" { SW[9] coincidence_pulse_1:CP2|y~1 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.593 ns" { SW[9] SW[9]~combout coincidence_pulse_1:CP2|y~1 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.895ns 0.254ns 1.169ns 1.045ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.595 ns" { SW[9] coincidence_pulse_1:CP2|y~1 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.595 ns" { SW[9] SW[9]~combout coincidence_pulse_1:CP2|y~1 coincidence_pulse_1:CP2|y coincidence_pulse_1:CP2|y~clkctrl counter:C6|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.895ns 0.254ns 1.169ns 1.047ns } { 0.000ns 0.999ns 0.275ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[5\] register counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 263.78 MHz 3.791 ns Internal " "Info: Clock \"SW\[5\]\" has Internal fmax of 263.78 MHz between source register \"counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.791 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X28_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y17_N1; Fanout = 3; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X28_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X28_Y17_N0; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X28_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X28_Y17_N2; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X28_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X28_Y17_N4; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X28_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X28_Y17_N6; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X28_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X28_Y17_N8; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X28_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X28_Y17_N10; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X28_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X28_Y17_N12; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X28_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X28_Y17_N14; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X28_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X28_Y17_N16; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X28_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X28_Y17_N18; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X28_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X28_Y17_N20; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X28_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X28_Y17_N22; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X28_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X28_Y17_N24; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X28_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X28_Y17_N26; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X28_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X28_Y17_N28; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X28_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X28_Y17_N30; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X28_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X28_Y16_N0; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X28_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X28_Y16_N2; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X28_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X28_Y16_N4; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X28_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X28_Y16_N6; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X28_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X28_Y16_N8; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X28_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X28_Y16_N10; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X28_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X28_Y16_N12; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X28_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X28_Y16_N14; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X28_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X28_Y16_N16; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X28_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X28_Y16_N18; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X28_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X28_Y16_N20; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X28_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X28_Y16_N22; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X28_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X28_Y16_N24; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X28_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X28_Y16_N26; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X28_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X28_Y16_N28; Fanout = 1; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X28_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X28_Y16_N30; Fanout = 1; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X28_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X28_Y16_N31; Fanout = 2; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[5\] destination 6.160 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[5\]\" to destination register is 6.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[5\] 1 CLK PIN_AD13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 2; CLK Node = 'SW\[5\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(0.150 ns) 2.978 ns coincidence_pulse_1:CP1\|y~1 2 COMB LCCOMB_X56_Y19_N26 1 " "Info: 2: + IC(1.839 ns) + CELL(0.150 ns) = 2.978 ns; Loc. = LCCOMB_X56_Y19_N26; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP1\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.989 ns" { SW[5] coincidence_pulse_1:CP1|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.371 ns coincidence_pulse_1:CP1\|y 3 COMB LCCOMB_X56_Y19_N12 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 3.371 ns; Loc. = LCCOMB_X56_Y19_N12; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP1\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { coincidence_pulse_1:CP1|y~1 coincidence_pulse_1:CP1|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.000 ns) 4.576 ns coincidence_pulse_1:CP1\|y~clkctrl 4 COMB CLKCTRL_G5 32 " "Info: 4: + IC(1.205 ns) + CELL(0.000 ns) = 4.576 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP1\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.537 ns) 6.160 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 5 REG LCFF_X28_Y16_N31 2 " "Info: 5: + IC(1.047 ns) + CELL(0.537 ns) = 6.160 ns; Loc. = LCFF_X28_Y16_N31; Fanout = 2; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 29.64 % ) " "Info: Total cell delay = 1.826 ns ( 29.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.334 ns ( 70.36 % ) " "Info: Total interconnect delay = 4.334 ns ( 70.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { SW[5] coincidence_pulse_1:CP1|y~1 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { SW[5] SW[5]~combout coincidence_pulse_1:CP1|y~1 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.839ns 0.243ns 1.205ns 1.047ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[5\] source 6.162 ns - Longest register " "Info: - Longest clock path from clock \"SW\[5\]\" to source register is 6.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[5\] 1 CLK PIN_AD13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 2; CLK Node = 'SW\[5\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(0.150 ns) 2.978 ns coincidence_pulse_1:CP1\|y~1 2 COMB LCCOMB_X56_Y19_N26 1 " "Info: 2: + IC(1.839 ns) + CELL(0.150 ns) = 2.978 ns; Loc. = LCCOMB_X56_Y19_N26; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP1\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.989 ns" { SW[5] coincidence_pulse_1:CP1|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.371 ns coincidence_pulse_1:CP1\|y 3 COMB LCCOMB_X56_Y19_N12 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 3.371 ns; Loc. = LCCOMB_X56_Y19_N12; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP1\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { coincidence_pulse_1:CP1|y~1 coincidence_pulse_1:CP1|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.000 ns) 4.576 ns coincidence_pulse_1:CP1\|y~clkctrl 4 COMB CLKCTRL_G5 32 " "Info: 4: + IC(1.205 ns) + CELL(0.000 ns) = 4.576 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP1\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.537 ns) 6.162 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 5 REG LCFF_X28_Y17_N1 3 " "Info: 5: + IC(1.049 ns) + CELL(0.537 ns) = 6.162 ns; Loc. = LCFF_X28_Y17_N1; Fanout = 3; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 29.63 % ) " "Info: Total cell delay = 1.826 ns ( 29.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.336 ns ( 70.37 % ) " "Info: Total interconnect delay = 4.336 ns ( 70.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { SW[5] coincidence_pulse_1:CP1|y~1 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.162 ns" { SW[5] SW[5]~combout coincidence_pulse_1:CP1|y~1 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.839ns 0.243ns 1.205ns 1.049ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { SW[5] coincidence_pulse_1:CP1|y~1 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { SW[5] SW[5]~combout coincidence_pulse_1:CP1|y~1 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.839ns 0.243ns 1.205ns 1.047ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { SW[5] coincidence_pulse_1:CP1|y~1 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.162 ns" { SW[5] SW[5]~combout coincidence_pulse_1:CP1|y~1 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.839ns 0.243ns 1.205ns 1.049ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { SW[5] coincidence_pulse_1:CP1|y~1 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { SW[5] SW[5]~combout coincidence_pulse_1:CP1|y~1 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.839ns 0.243ns 1.205ns 1.047ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { SW[5] coincidence_pulse_1:CP1|y~1 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.162 ns" { SW[5] SW[5]~combout coincidence_pulse_1:CP1|y~1 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.839ns 0.243ns 1.205ns 1.049ns } { 0.000ns 0.989ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[6\] register counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 263.78 MHz 3.791 ns Internal " "Info: Clock \"SW\[6\]\" has Internal fmax of 263.78 MHz between source register \"counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.791 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X28_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y17_N1; Fanout = 3; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X28_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X28_Y17_N0; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X28_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X28_Y17_N2; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X28_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X28_Y17_N4; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X28_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X28_Y17_N6; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X28_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X28_Y17_N8; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X28_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X28_Y17_N10; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X28_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X28_Y17_N12; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X28_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X28_Y17_N14; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X28_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X28_Y17_N16; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X28_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X28_Y17_N18; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X28_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X28_Y17_N20; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X28_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X28_Y17_N22; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X28_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X28_Y17_N24; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X28_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X28_Y17_N26; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X28_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X28_Y17_N28; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X28_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X28_Y17_N30; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X28_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X28_Y16_N0; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X28_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X28_Y16_N2; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X28_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X28_Y16_N4; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X28_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X28_Y16_N6; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X28_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X28_Y16_N8; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X28_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X28_Y16_N10; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X28_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X28_Y16_N12; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X28_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X28_Y16_N14; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X28_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X28_Y16_N16; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X28_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X28_Y16_N18; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X28_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X28_Y16_N20; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X28_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X28_Y16_N22; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X28_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X28_Y16_N24; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X28_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X28_Y16_N26; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X28_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X28_Y16_N28; Fanout = 1; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X28_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X28_Y16_N30; Fanout = 1; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X28_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X28_Y16_N31; Fanout = 2; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[6\] destination 5.987 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[6\]\" to destination register is 5.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[6\] 1 CLK PIN_AC13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 2; CLK Node = 'SW\[6\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(0.275 ns) 3.198 ns coincidence_pulse_1:CP1\|y 2 COMB LCCOMB_X56_Y19_N12 1 " "Info: 2: + IC(1.934 ns) + CELL(0.275 ns) = 3.198 ns; Loc. = LCCOMB_X56_Y19_N12; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP1\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.209 ns" { SW[6] coincidence_pulse_1:CP1|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.000 ns) 4.403 ns coincidence_pulse_1:CP1\|y~clkctrl 3 COMB CLKCTRL_G5 32 " "Info: 3: + IC(1.205 ns) + CELL(0.000 ns) = 4.403 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP1\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.537 ns) 5.987 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 4 REG LCFF_X28_Y16_N31 2 " "Info: 4: + IC(1.047 ns) + CELL(0.537 ns) = 5.987 ns; Loc. = LCFF_X28_Y16_N31; Fanout = 2; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.801 ns ( 30.08 % ) " "Info: Total cell delay = 1.801 ns ( 30.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.186 ns ( 69.92 % ) " "Info: Total interconnect delay = 4.186 ns ( 69.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.987 ns" { SW[6] coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "5.987 ns" { SW[6] SW[6]~combout coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.934ns 1.205ns 1.047ns } { 0.000ns 0.989ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[6\] source 5.989 ns - Longest register " "Info: - Longest clock path from clock \"SW\[6\]\" to source register is 5.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[6\] 1 CLK PIN_AC13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 2; CLK Node = 'SW\[6\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.934 ns) + CELL(0.275 ns) 3.198 ns coincidence_pulse_1:CP1\|y 2 COMB LCCOMB_X56_Y19_N12 1 " "Info: 2: + IC(1.934 ns) + CELL(0.275 ns) = 3.198 ns; Loc. = LCCOMB_X56_Y19_N12; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP1\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.209 ns" { SW[6] coincidence_pulse_1:CP1|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.000 ns) 4.403 ns coincidence_pulse_1:CP1\|y~clkctrl 3 COMB CLKCTRL_G5 32 " "Info: 3: + IC(1.205 ns) + CELL(0.000 ns) = 4.403 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP1\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.537 ns) 5.989 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 4 REG LCFF_X28_Y17_N1 3 " "Info: 4: + IC(1.049 ns) + CELL(0.537 ns) = 5.989 ns; Loc. = LCFF_X28_Y17_N1; Fanout = 3; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.801 ns ( 30.07 % ) " "Info: Total cell delay = 1.801 ns ( 30.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.188 ns ( 69.93 % ) " "Info: Total interconnect delay = 4.188 ns ( 69.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { SW[6] coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { SW[6] SW[6]~combout coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.934ns 1.205ns 1.049ns } { 0.000ns 0.989ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.987 ns" { SW[6] coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "5.987 ns" { SW[6] SW[6]~combout coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.934ns 1.205ns 1.047ns } { 0.000ns 0.989ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { SW[6] coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { SW[6] SW[6]~combout coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.934ns 1.205ns 1.049ns } { 0.000ns 0.989ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.987 ns" { SW[6] coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "5.987 ns" { SW[6] SW[6]~combout coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.934ns 1.205ns 1.047ns } { 0.000ns 0.989ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { SW[6] coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { SW[6] SW[6]~combout coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.934ns 1.205ns 1.049ns } { 0.000ns 0.989ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[4\] register counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 263.78 MHz 3.791 ns Internal " "Info: Clock \"SW\[4\]\" has Internal fmax of 263.78 MHz between source register \"counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.791 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X28_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y17_N1; Fanout = 3; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X28_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X28_Y17_N0; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X28_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X28_Y17_N2; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X28_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X28_Y17_N4; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X28_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X28_Y17_N6; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X28_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X28_Y17_N8; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X28_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X28_Y17_N10; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X28_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X28_Y17_N12; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X28_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X28_Y17_N14; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X28_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X28_Y17_N16; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X28_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X28_Y17_N18; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X28_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X28_Y17_N20; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X28_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X28_Y17_N22; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X28_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X28_Y17_N24; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X28_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X28_Y17_N26; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X28_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X28_Y17_N28; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X28_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X28_Y17_N30; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X28_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X28_Y16_N0; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X28_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X28_Y16_N2; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X28_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X28_Y16_N4; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X28_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X28_Y16_N6; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X28_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X28_Y16_N8; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X28_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X28_Y16_N10; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X28_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X28_Y16_N12; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X28_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X28_Y16_N14; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X28_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X28_Y16_N16; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X28_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X28_Y16_N18; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X28_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X28_Y16_N20; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X28_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X28_Y16_N22; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X28_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X28_Y16_N24; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X28_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X28_Y16_N26; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X28_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X28_Y16_N28; Fanout = 1; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X28_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X28_Y16_N30; Fanout = 1; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X28_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X28_Y16_N31; Fanout = 2; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[4\] destination 6.193 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[4\]\" to destination register is 6.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 CLK PIN_AF14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW\[4\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.150 ns) 2.759 ns coincidence_pulse_1:CP1\|y~33 2 COMB LCCOMB_X56_Y19_N14 1 " "Info: 2: + IC(1.610 ns) + CELL(0.150 ns) = 2.759 ns; Loc. = LCCOMB_X56_Y19_N14; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP1\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { SW[4] coincidence_pulse_1:CP1|y~33 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.393 ns) 3.404 ns coincidence_pulse_1:CP1\|y 3 COMB LCCOMB_X56_Y19_N12 1 " "Info: 3: + IC(0.252 ns) + CELL(0.393 ns) = 3.404 ns; Loc. = LCCOMB_X56_Y19_N12; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP1\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.000 ns) 4.609 ns coincidence_pulse_1:CP1\|y~clkctrl 4 COMB CLKCTRL_G5 32 " "Info: 4: + IC(1.205 ns) + CELL(0.000 ns) = 4.609 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP1\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.537 ns) 6.193 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 5 REG LCFF_X28_Y16_N31 2 " "Info: 5: + IC(1.047 ns) + CELL(0.537 ns) = 6.193 ns; Loc. = LCFF_X28_Y16_N31; Fanout = 2; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.079 ns ( 33.57 % ) " "Info: Total cell delay = 2.079 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.114 ns ( 66.43 % ) " "Info: Total interconnect delay = 4.114 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { SW[4] coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.193 ns" { SW[4] SW[4]~combout coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.610ns 0.252ns 1.205ns 1.047ns } { 0.000ns 0.999ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[4\] source 6.195 ns - Longest register " "Info: - Longest clock path from clock \"SW\[4\]\" to source register is 6.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 CLK PIN_AF14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW\[4\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.150 ns) 2.759 ns coincidence_pulse_1:CP1\|y~33 2 COMB LCCOMB_X56_Y19_N14 1 " "Info: 2: + IC(1.610 ns) + CELL(0.150 ns) = 2.759 ns; Loc. = LCCOMB_X56_Y19_N14; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP1\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { SW[4] coincidence_pulse_1:CP1|y~33 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.393 ns) 3.404 ns coincidence_pulse_1:CP1\|y 3 COMB LCCOMB_X56_Y19_N12 1 " "Info: 3: + IC(0.252 ns) + CELL(0.393 ns) = 3.404 ns; Loc. = LCCOMB_X56_Y19_N12; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP1\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.000 ns) 4.609 ns coincidence_pulse_1:CP1\|y~clkctrl 4 COMB CLKCTRL_G5 32 " "Info: 4: + IC(1.205 ns) + CELL(0.000 ns) = 4.609 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP1\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.537 ns) 6.195 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 5 REG LCFF_X28_Y17_N1 3 " "Info: 5: + IC(1.049 ns) + CELL(0.537 ns) = 6.195 ns; Loc. = LCFF_X28_Y17_N1; Fanout = 3; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.079 ns ( 33.56 % ) " "Info: Total cell delay = 2.079 ns ( 33.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.116 ns ( 66.44 % ) " "Info: Total interconnect delay = 4.116 ns ( 66.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { SW[4] coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.195 ns" { SW[4] SW[4]~combout coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.610ns 0.252ns 1.205ns 1.049ns } { 0.000ns 0.999ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { SW[4] coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.193 ns" { SW[4] SW[4]~combout coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.610ns 0.252ns 1.205ns 1.047ns } { 0.000ns 0.999ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { SW[4] coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.195 ns" { SW[4] SW[4]~combout coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.610ns 0.252ns 1.205ns 1.049ns } { 0.000ns 0.999ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.193 ns" { SW[4] coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.193 ns" { SW[4] SW[4]~combout coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.610ns 0.252ns 1.205ns 1.047ns } { 0.000ns 0.999ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { SW[4] coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.195 ns" { SW[4] SW[4]~combout coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 1.610ns 0.252ns 1.205ns 1.049ns } { 0.000ns 0.999ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[7\] register counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] register counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 263.78 MHz 3.791 ns Internal " "Info: Clock \"SW\[7\]\" has Internal fmax of 263.78 MHz between source register \"counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]\" and destination register \"counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" (period= 3.791 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.575 ns + Longest register register " "Info: + Longest register to register delay is 3.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 1 REG LCFF_X28_Y17_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y17_N1; Fanout = 3; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X28_Y17_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X28_Y17_N0; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X28_Y17_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X28_Y17_N2; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X28_Y17_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X28_Y17_N4; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X28_Y17_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X28_Y17_N6; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X28_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X28_Y17_N8; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X28_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X28_Y17_N10; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X28_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X28_Y17_N12; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X28_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X28_Y17_N14; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X28_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X28_Y17_N16; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X28_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X28_Y17_N18; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X28_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X28_Y17_N20; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X28_Y17_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X28_Y17_N22; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 90 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X28_Y17_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X28_Y17_N24; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X28_Y17_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X28_Y17_N26; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X28_Y17_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X28_Y17_N28; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 105 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X28_Y17_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X28_Y17_N30; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 110 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X28_Y16_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X28_Y16_N0; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X28_Y16_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X28_Y16_N2; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X28_Y16_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X28_Y16_N4; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 125 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X28_Y16_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X28_Y16_N6; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 130 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X28_Y16_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X28_Y16_N8; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 135 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X28_Y16_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X28_Y16_N10; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 140 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X28_Y16_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X28_Y16_N12; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 145 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X28_Y16_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X28_Y16_N14; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 150 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.655 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X28_Y16_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.655 ns; Loc. = LCCOMB_X28_Y16_N16; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.726 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT 27 COMB LCCOMB_X28_Y16_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.726 ns; Loc. = LCCOMB_X28_Y16_N18; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita25~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 160 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.797 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT 28 COMB LCCOMB_X28_Y16_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.797 ns; Loc. = LCCOMB_X28_Y16_N20; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita26~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 165 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.868 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT 29 COMB LCCOMB_X28_Y16_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 2.868 ns; Loc. = LCCOMB_X28_Y16_N22; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita27~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.939 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT 30 COMB LCCOMB_X28_Y16_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 2.939 ns; Loc. = LCCOMB_X28_Y16_N24; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita28~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT 31 COMB LCCOMB_X28_Y16_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LCCOMB_X28_Y16_N26; Fanout = 2; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita29~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 180 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT 32 COMB LCCOMB_X28_Y16_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LCCOMB_X28_Y16_N28; Fanout = 1; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita30~COUT'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 185 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.491 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 33 COMB LCCOMB_X28_Y16_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.491 ns; Loc. = LCCOMB_X28_Y16_N30; Fanout = 1; COMB Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.575 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 34 REG LCFF_X28_Y16_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 3.575 ns; Loc. = LCFF_X28_Y16_N31; Fanout = 2; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.268 ns ( 91.41 % ) " "Info: Total cell delay = 3.268 ns ( 91.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 8.59 % ) " "Info: Total interconnect delay = 0.307 ns ( 8.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[7\] destination 6.719 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[7\]\" to destination register is 6.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[7\] 1 CLK PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; CLK Node = 'SW\[7\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.275 ns) 3.285 ns coincidence_pulse_1:CP1\|y~33 2 COMB LCCOMB_X56_Y19_N14 1 " "Info: 2: + IC(2.031 ns) + CELL(0.275 ns) = 3.285 ns; Loc. = LCCOMB_X56_Y19_N14; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP1\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { SW[7] coincidence_pulse_1:CP1|y~33 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.393 ns) 3.930 ns coincidence_pulse_1:CP1\|y 3 COMB LCCOMB_X56_Y19_N12 1 " "Info: 3: + IC(0.252 ns) + CELL(0.393 ns) = 3.930 ns; Loc. = LCCOMB_X56_Y19_N12; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP1\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.000 ns) 5.135 ns coincidence_pulse_1:CP1\|y~clkctrl 4 COMB CLKCTRL_G5 32 " "Info: 4: + IC(1.205 ns) + CELL(0.000 ns) = 5.135 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP1\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.537 ns) 6.719 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 5 REG LCFF_X28_Y16_N31 2 " "Info: 5: + IC(1.047 ns) + CELL(0.537 ns) = 6.719 ns; Loc. = LCFF_X28_Y16_N31; Fanout = 2; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 32.50 % ) " "Info: Total cell delay = 2.184 ns ( 32.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 67.50 % ) " "Info: Total interconnect delay = 4.535 ns ( 67.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.719 ns" { SW[7] coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.719 ns" { SW[7] SW[7]~combout coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.031ns 0.252ns 1.205ns 1.047ns } { 0.000ns 0.979ns 0.275ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[7\] source 6.721 ns - Longest register " "Info: - Longest clock path from clock \"SW\[7\]\" to source register is 6.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[7\] 1 CLK PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; CLK Node = 'SW\[7\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.275 ns) 3.285 ns coincidence_pulse_1:CP1\|y~33 2 COMB LCCOMB_X56_Y19_N14 1 " "Info: 2: + IC(2.031 ns) + CELL(0.275 ns) = 3.285 ns; Loc. = LCCOMB_X56_Y19_N14; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP1\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { SW[7] coincidence_pulse_1:CP1|y~33 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.393 ns) 3.930 ns coincidence_pulse_1:CP1\|y 3 COMB LCCOMB_X56_Y19_N12 1 " "Info: 3: + IC(0.252 ns) + CELL(0.393 ns) = 3.930 ns; Loc. = LCCOMB_X56_Y19_N12; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP1\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.000 ns) 5.135 ns coincidence_pulse_1:CP1\|y~clkctrl 4 COMB CLKCTRL_G5 32 " "Info: 4: + IC(1.205 ns) + CELL(0.000 ns) = 5.135 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP1\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.537 ns) 6.721 ns counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\] 5 REG LCFF_X28_Y17_N1 3 " "Info: 5: + IC(1.049 ns) + CELL(0.537 ns) = 6.721 ns; Loc. = LCFF_X28_Y17_N1; Fanout = 3; REG Node = 'counter:C5\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 32.50 % ) " "Info: Total cell delay = 2.184 ns ( 32.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.537 ns ( 67.50 % ) " "Info: Total interconnect delay = 4.537 ns ( 67.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.721 ns" { SW[7] coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.721 ns" { SW[7] SW[7]~combout coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.031ns 0.252ns 1.205ns 1.049ns } { 0.000ns 0.979ns 0.275ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.719 ns" { SW[7] coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.719 ns" { SW[7] SW[7]~combout coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.031ns 0.252ns 1.205ns 1.047ns } { 0.000ns 0.979ns 0.275ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.721 ns" { SW[7] coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.721 ns" { SW[7] SW[7]~combout coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.031ns 0.252ns 1.205ns 1.049ns } { 0.000ns 0.979ns 0.275ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "3.575 ns" { counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita1~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita2~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita3~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita4~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita5~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita6~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita7~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita8~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita9~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita10~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita11~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita12~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita13~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita14~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita15~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita16~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita17~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita18~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita19~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita20~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita21~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita22~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita23~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita24~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita25~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita26~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita27~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita28~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita29~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita30~COUT counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.719 ns" { SW[7] coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.719 ns" { SW[7] SW[7]~combout coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.031ns 0.252ns 1.205ns 1.047ns } { 0.000ns 0.979ns 0.275ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.721 ns" { SW[7] coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.721 ns" { SW[7] SW[7]~combout coincidence_pulse_1:CP1|y~33 coincidence_pulse_1:CP1|y coincidence_pulse_1:CP1|y~clkctrl counter:C5|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0] } { 0.000ns 0.000ns 2.031ns 0.252ns 1.205ns 1.049ns } { 0.000ns 0.979ns 0.275ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock_50 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Clock_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[1\] DataOut:D0\|index\[3\] Clock_50 3.349 ns " "Info: Found hold time violation between source  pin or register \"data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[1\]\" and destination pin or register \"DataOut:D0\|index\[3\]\" for clock \"Clock_50\" (Hold time is 3.349 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.520 ns + Largest " "Info: + Largest clock skew is 5.520 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50 destination 10.453 ns + Longest register " "Info: + Longest clock path from clock \"Clock_50\" to destination register is 10.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'Clock_50'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50 } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.787 ns) 2.856 ns baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[5\] 2 REG LCFF_X24_Y21_N15 3 " "Info: 2: + IC(1.070 ns) + CELL(0.787 ns) = 2.856 ns; Loc. = LCFF_X24_Y21_N15; Fanout = 3; REG Node = 'baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.416 ns) 3.596 ns Equal3~118 3 COMB LCCOMB_X24_Y21_N2 1 " "Info: 3: + IC(0.324 ns) + CELL(0.416 ns) = 3.596 ns; Loc. = LCCOMB_X24_Y21_N2; Fanout = 1; COMB Node = 'Equal3~118'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.389 ns) 4.663 ns rtl~1 4 COMB LCCOMB_X27_Y21_N0 17 " "Info: 4: + IC(0.678 ns) + CELL(0.389 ns) = 4.663 ns; Loc. = LCCOMB_X27_Y21_N0; Fanout = 17; COMB Node = 'rtl~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { Equal3~118 rtl~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.215 ns) + CELL(0.000 ns) 8.878 ns rtl~1clkctrl 5 COMB CLKCTRL_G3 111 " "Info: 5: + IC(4.215 ns) + CELL(0.000 ns) = 8.878 ns; Loc. = CLKCTRL_G3; Fanout = 111; COMB Node = 'rtl~1clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.215 ns" { rtl~1 rtl~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 10.453 ns DataOut:D0\|index\[3\] 6 REG LCFF_X30_Y21_N31 48 " "Info: 6: + IC(1.038 ns) + CELL(0.537 ns) = 10.453 ns; Loc. = LCFF_X30_Y21_N31; Fanout = 48; REG Node = 'DataOut:D0\|index\[3\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { rtl~1clkctrl DataOut:D0|index[3] } "NODE_NAME" } } { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.128 ns ( 29.92 % ) " "Info: Total cell delay = 3.128 ns ( 29.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.325 ns ( 70.08 % ) " "Info: Total interconnect delay = 7.325 ns ( 70.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.453 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D0|index[3] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.453 ns" { Clock_50 Clock_50~combout baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D0|index[3] } { 0.000ns 0.000ns 1.070ns 0.324ns 0.678ns 4.215ns 1.038ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.389ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50 source 4.933 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock_50\" to source register is 4.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'Clock_50'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50 } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.787 ns) 2.856 ns baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[1\] 2 REG LCFF_X24_Y21_N7 3 " "Info: 2: + IC(1.070 ns) + CELL(0.787 ns) = 2.856 ns; Loc. = LCFF_X24_Y21_N7; Fanout = 3; REG Node = 'baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.150 ns) 3.316 ns Equal3~119 3 COMB LCCOMB_X24_Y21_N30 1 " "Info: 3: + IC(0.310 ns) + CELL(0.150 ns) = 3.316 ns; Loc. = LCCOMB_X24_Y21_N30; Fanout = 1; COMB Node = 'Equal3~119'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] Equal3~119 } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.150 ns) 4.163 ns rtl~1 4 COMB LCCOMB_X27_Y21_N0 17 " "Info: 4: + IC(0.697 ns) + CELL(0.150 ns) = 4.163 ns; Loc. = LCCOMB_X27_Y21_N0; Fanout = 17; COMB Node = 'rtl~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { Equal3~119 rtl~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.537 ns) 4.933 ns data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[1\] 5 REG LCFF_X27_Y21_N5 5 " "Info: 5: + IC(0.233 ns) + CELL(0.537 ns) = 4.933 ns; Loc. = LCFF_X27_Y21_N5; Fanout = 5; REG Node = 'data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { rtl~1 data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.623 ns ( 53.17 % ) " "Info: Total cell delay = 2.623 ns ( 53.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.310 ns ( 46.83 % ) " "Info: Total interconnect delay = 2.310 ns ( 46.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] Equal3~119 rtl~1 data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { Clock_50 Clock_50~combout baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] Equal3~119 rtl~1 data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] } { 0.000ns 0.000ns 1.070ns 0.310ns 0.697ns 0.233ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.453 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D0|index[3] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.453 ns" { Clock_50 Clock_50~combout baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D0|index[3] } { 0.000ns 0.000ns 1.070ns 0.324ns 0.678ns 4.215ns 1.038ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.389ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] Equal3~119 rtl~1 data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { Clock_50 Clock_50~combout baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] Equal3~119 rtl~1 data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] } { 0.000ns 0.000ns 1.070ns 0.310ns 0.697ns 0.233ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.187 ns - Shortest register register " "Info: - Shortest register to register delay is 2.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[1\] 1 REG LCFF_X27_Y21_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y21_N5; Fanout = 5; REG Node = 'data_trigger_counter:C0\|lpm_counter:lpm_counter_component\|cntr_d4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_d4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_d4i.tdf" 117 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.419 ns) 1.163 ns data_trigger~51 2 COMB LCCOMB_X29_Y21_N12 13 " "Info: 2: + IC(0.744 ns) + CELL(0.419 ns) = 1.163 ns; Loc. = LCCOMB_X29_Y21_N12; Fanout = 13; COMB Node = 'data_trigger~51'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] data_trigger~51 } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.437 ns) 2.103 ns DataOut:D0\|index~7952 3 COMB LCCOMB_X30_Y21_N30 1 " "Info: 3: + IC(0.503 ns) + CELL(0.437 ns) = 2.103 ns; Loc. = LCCOMB_X30_Y21_N30; Fanout = 1; COMB Node = 'DataOut:D0\|index~7952'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { data_trigger~51 DataOut:D0|index~7952 } "NODE_NAME" } } { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.187 ns DataOut:D0\|index\[3\] 4 REG LCFF_X30_Y21_N31 48 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.187 ns; Loc. = LCFF_X30_Y21_N31; Fanout = 48; REG Node = 'DataOut:D0\|index\[3\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DataOut:D0|index~7952 DataOut:D0|index[3] } "NODE_NAME" } } { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.940 ns ( 42.98 % ) " "Info: Total cell delay = 0.940 ns ( 42.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.247 ns ( 57.02 % ) " "Info: Total interconnect delay = 1.247 ns ( 57.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] data_trigger~51 DataOut:D0|index~7952 DataOut:D0|index[3] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.187 ns" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] data_trigger~51 DataOut:D0|index~7952 DataOut:D0|index[3] } { 0.000ns 0.744ns 0.503ns 0.000ns } { 0.000ns 0.419ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.453 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D0|index[3] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.453 ns" { Clock_50 Clock_50~combout baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D0|index[3] } { 0.000ns 0.000ns 1.070ns 0.324ns 0.678ns 4.215ns 1.038ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.389ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] Equal3~119 rtl~1 data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { Clock_50 Clock_50~combout baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[1] Equal3~119 rtl~1 data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] } { 0.000ns 0.000ns 1.070ns 0.310ns 0.697ns 0.233ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] data_trigger~51 DataOut:D0|index~7952 DataOut:D0|index[3] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "2.187 ns" { data_trigger_counter:C0|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] data_trigger~51 DataOut:D0|index~7952 DataOut:D0|index[3] } { 0.000ns 0.744ns 0.503ns 0.000ns } { 0.000ns 0.419ns 0.437ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[17\] 35 " "Warning: Circuit may not operate. Detected 35 non-operational path(s) clocked by clock \"SW\[17\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] SW\[17\] 455 ps " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"SW\[17\]\" (Hold time is 455 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.986 ns + Largest " "Info: + Largest clock skew is 0.986 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 10.067 ns + Longest register " "Info: + Longest clock path from clock \"SW\[17\]\" to destination register is 10.067 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 9; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.912 ns) + CELL(0.150 ns) 3.914 ns mux4to1:MB\|pulseout~140 2 COMB LCCOMB_X55_Y25_N16 1 " "Info: 2: + IC(2.912 ns) + CELL(0.150 ns) = 3.914 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.062 ns" { SW[17] mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 4.441 ns rtl~3 3 COMB LCCOMB_X55_Y25_N26 5 " "Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 4.441 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 5.791 ns coincidence_pulse_1:CP3\|y~1 4 COMB LCCOMB_X55_Y25_N8 1 " "Info: 4: + IC(0.930 ns) + CELL(0.420 ns) = 5.791 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 6.425 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.241 ns) + CELL(0.393 ns) = 6.425 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.524 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 8.524 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 10.067 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y19_N31 2 " "Info: 7: + IC(1.006 ns) + CELL(0.537 ns) = 10.067 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.627 ns ( 26.10 % ) " "Info: Total cell delay = 2.627 ns ( 26.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.440 ns ( 73.90 % ) " "Info: Total interconnect delay = 7.440 ns ( 73.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.067 ns" { SW[17] mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.067 ns" { SW[17] SW[17]~combout mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.912ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 9.081 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[17\]\" to source register is 9.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 9; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.209 ns) + CELL(0.275 ns) 4.336 ns rtl~2 2 COMB LCCOMB_X55_Y25_N20 5 " "Info: 2: + IC(3.209 ns) + CELL(0.275 ns) = 4.336 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.484 ns" { SW[17] rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.439 ns coincidence_pulse_1:CP3\|y 3 COMB LCCOMB_X55_Y25_N10 1 " "Info: 3: + IC(0.693 ns) + CELL(0.410 ns) = 5.439 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.538 ns coincidence_pulse_1:CP3\|y~clkctrl 4 COMB CLKCTRL_G11 32 " "Info: 4: + IC(2.099 ns) + CELL(0.000 ns) = 7.538 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.081 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 5 REG LCFF_X33_Y19_N31 2 " "Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 9.081 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.074 ns ( 22.84 % ) " "Info: Total cell delay = 2.074 ns ( 22.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.007 ns ( 77.16 % ) " "Info: Total interconnect delay = 7.007 ns ( 77.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.081 ns" { SW[17] rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.081 ns" { SW[17] SW[17]~combout rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 3.209ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.275ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.067 ns" { SW[17] mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.067 ns" { SW[17] SW[17]~combout mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.912ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.081 ns" { SW[17] rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.081 ns" { SW[17] SW[17]~combout rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 3.209ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.275ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.067 ns" { SW[17] mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.067 ns" { SW[17] SW[17]~combout mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.912ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.081 ns" { SW[17] rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.081 ns" { SW[17] SW[17]~combout rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 3.209ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.275ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[16\] 34 " "Warning: Circuit may not operate. Detected 34 non-operational path(s) clocked by clock \"SW\[16\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] SW\[16\] 319 ps " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"SW\[16\]\" (Hold time is 319 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.850 ns + Largest " "Info: + Largest clock skew is 0.850 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[16\] destination 10.101 ns + Longest register " "Info: + Longest clock path from clock \"SW\[16\]\" to destination register is 10.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 CLK PIN_V1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 5; CLK Node = 'SW\[16\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.825 ns) + CELL(0.271 ns) 3.948 ns mux4to1:MB\|pulseout~140 2 COMB LCCOMB_X55_Y25_N16 1 " "Info: 2: + IC(2.825 ns) + CELL(0.271 ns) = 3.948 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.096 ns" { SW[16] mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 4.475 ns rtl~3 3 COMB LCCOMB_X55_Y25_N26 5 " "Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 4.475 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 5.825 ns coincidence_pulse_1:CP3\|y~1 4 COMB LCCOMB_X55_Y25_N8 1 " "Info: 4: + IC(0.930 ns) + CELL(0.420 ns) = 5.825 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 6.459 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.241 ns) + CELL(0.393 ns) = 6.459 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.558 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 8.558 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 10.101 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y19_N31 2 " "Info: 7: + IC(1.006 ns) + CELL(0.537 ns) = 10.101 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.748 ns ( 27.21 % ) " "Info: Total cell delay = 2.748 ns ( 27.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.353 ns ( 72.79 % ) " "Info: Total interconnect delay = 7.353 ns ( 72.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.101 ns" { SW[16] mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.101 ns" { SW[16] SW[16]~combout mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.825ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.271ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[16\] source 9.251 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[16\]\" to source register is 9.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 CLK PIN_V1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 5; CLK Node = 'SW\[16\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.823 ns) + CELL(0.438 ns) 4.113 ns mux4to1:MC\|pulseout~140 2 COMB LCCOMB_X55_Y25_N30 1 " "Info: 2: + IC(2.823 ns) + CELL(0.438 ns) = 4.113 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.261 ns" { SW[16] mux4to1:MC|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.506 ns rtl~2 3 COMB LCCOMB_X55_Y25_N20 5 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 4.506 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { mux4to1:MC|pulseout~140 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.609 ns coincidence_pulse_1:CP3\|y 4 COMB LCCOMB_X55_Y25_N10 1 " "Info: 4: + IC(0.693 ns) + CELL(0.410 ns) = 5.609 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.708 ns coincidence_pulse_1:CP3\|y~clkctrl 5 COMB CLKCTRL_G11 32 " "Info: 5: + IC(2.099 ns) + CELL(0.000 ns) = 7.708 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.251 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 6 REG LCFF_X33_Y19_N31 2 " "Info: 6: + IC(1.006 ns) + CELL(0.537 ns) = 9.251 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.387 ns ( 25.80 % ) " "Info: Total cell delay = 2.387 ns ( 25.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.864 ns ( 74.20 % ) " "Info: Total interconnect delay = 6.864 ns ( 74.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.251 ns" { SW[16] mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.251 ns" { SW[16] SW[16]~combout mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.823ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.438ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.101 ns" { SW[16] mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.101 ns" { SW[16] SW[16]~combout mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.825ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.271ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.251 ns" { SW[16] mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.251 ns" { SW[16] SW[16]~combout mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.823ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.438ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.101 ns" { SW[16] mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.101 ns" { SW[16] SW[16]~combout mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.825ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.271ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.251 ns" { SW[16] mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.251 ns" { SW[16] SW[16]~combout mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.823ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.438ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "GPIO_0\[10\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"GPIO_0\[10\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:CA\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:CA\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] GPIO_0\[10\] 1.388 ns " "Info: Found hold time violation between source  pin or register \"counter:CA\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:CA\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"GPIO_0\[10\]\" (Hold time is 1.388 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.919 ns + Largest " "Info: + Largest clock skew is 1.919 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[10\] destination 11.657 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_0\[10\]\" to destination register is 11.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_0\[10\] 1 CLK PIN_N18 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_N18; Fanout = 7; CLK Node = 'GPIO_0\[10\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.150 ns) 2.353 ns pulse_ander:PA2\|pulse_out 2 COMB LCCOMB_X57_Y25_N18 5 " "Info: 2: + IC(1.351 ns) + CELL(0.150 ns) = 2.353 ns; Loc. = LCCOMB_X57_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PA2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { GPIO_0[10] pulse_ander:PA2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.393 ns) 3.023 ns pulse_ander:PA5\|pulse_out 3 COMB LCCOMB_X57_Y25_N14 4 " "Info: 3: + IC(0.277 ns) + CELL(0.393 ns) = 3.023 ns; Loc. = LCCOMB_X57_Y25_N14; Fanout = 4; COMB Node = 'pulse_ander:PA5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { pulse_ander:PA2|pulse_out pulse_ander:PA5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.393 ns) 3.825 ns pulse_ander:PA8\|pulse_out 4 COMB LCCOMB_X56_Y25_N22 5 " "Info: 4: + IC(0.409 ns) + CELL(0.393 ns) = 3.825 ns; Loc. = LCCOMB_X56_Y25_N22; Fanout = 5; COMB Node = 'pulse_ander:PA8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.802 ns" { pulse_ander:PA5|pulse_out pulse_ander:PA8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.393 ns) 4.480 ns pulse_ander:PA11\|pulse_out 5 COMB LCCOMB_X56_Y25_N24 2 " "Info: 5: + IC(0.262 ns) + CELL(0.393 ns) = 4.480 ns; Loc. = LCCOMB_X56_Y25_N24; Fanout = 2; COMB Node = 'pulse_ander:PA11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { pulse_ander:PA8|pulse_out pulse_ander:PA11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.420 ns) 5.354 ns mux4to1:MA\|pulseout~0 6 COMB LCCOMB_X55_Y25_N6 1 " "Info: 6: + IC(0.454 ns) + CELL(0.420 ns) = 5.354 ns; Loc. = LCCOMB_X55_Y25_N6; Fanout = 1; COMB Node = 'mux4to1:MA\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { pulse_ander:PA11|pulse_out mux4to1:MA|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 6.057 ns mux4to1:MA\|pulseout~140 7 COMB LCCOMB_X55_Y25_N28 1 " "Info: 7: + IC(0.265 ns) + CELL(0.438 ns) = 6.057 ns; Loc. = LCCOMB_X55_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MA\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MA|pulseout~0 mux4to1:MA|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 6.451 ns rtl~5 8 COMB LCCOMB_X55_Y25_N4 5 " "Info: 8: + IC(0.244 ns) + CELL(0.150 ns) = 6.451 ns; Loc. = LCCOMB_X55_Y25_N4; Fanout = 5; COMB Node = 'rtl~5'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { mux4to1:MA|pulseout~140 rtl~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.666 ns) + CELL(0.000 ns) 10.117 ns rtl~5clkctrl 9 COMB CLKCTRL_G4 32 " "Info: 9: + IC(3.666 ns) + CELL(0.000 ns) = 10.117 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'rtl~5clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.666 ns" { rtl~5 rtl~5clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 11.657 ns counter:CA\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 10 REG LCFF_X35_Y19_N31 2 " "Info: 10: + IC(1.003 ns) + CELL(0.537 ns) = 11.657 ns; Loc. = LCFF_X35_Y19_N31; Fanout = 2; REG Node = 'counter:CA\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { rtl~5clkctrl counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.726 ns ( 31.96 % ) " "Info: Total cell delay = 3.726 ns ( 31.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.931 ns ( 68.04 % ) " "Info: Total interconnect delay = 7.931 ns ( 68.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.657 ns" { GPIO_0[10] pulse_ander:PA2|pulse_out pulse_ander:PA5|pulse_out pulse_ander:PA8|pulse_out pulse_ander:PA11|pulse_out mux4to1:MA|pulseout~0 mux4to1:MA|pulseout~140 rtl~5 rtl~5clkctrl counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.657 ns" { GPIO_0[10] GPIO_0[10]~combout pulse_ander:PA2|pulse_out pulse_ander:PA5|pulse_out pulse_ander:PA8|pulse_out pulse_ander:PA11|pulse_out mux4to1:MA|pulseout~0 mux4to1:MA|pulseout~140 rtl~5 rtl~5clkctrl counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.351ns 0.277ns 0.409ns 0.262ns 0.454ns 0.265ns 0.244ns 3.666ns 1.003ns } { 0.000ns 0.852ns 0.150ns 0.393ns 0.393ns 0.393ns 0.420ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[10\] source 9.738 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_0\[10\]\" to source register is 9.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_0\[10\] 1 CLK PIN_N18 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_N18; Fanout = 7; CLK Node = 'GPIO_0\[10\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.812 ns) + CELL(0.150 ns) 3.814 ns mux4to1:MA\|pulseout~1 2 COMB LCCOMB_X56_Y25_N8 1 " "Info: 2: + IC(2.812 ns) + CELL(0.150 ns) = 3.814 ns; Loc. = LCCOMB_X56_Y25_N8; Fanout = 1; COMB Node = 'mux4to1:MA\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { GPIO_0[10] mux4to1:MA|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.275 ns) 4.532 ns rtl~5 3 COMB LCCOMB_X55_Y25_N4 5 " "Info: 3: + IC(0.443 ns) + CELL(0.275 ns) = 4.532 ns; Loc. = LCCOMB_X55_Y25_N4; Fanout = 5; COMB Node = 'rtl~5'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { mux4to1:MA|pulseout~1 rtl~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.666 ns) + CELL(0.000 ns) 8.198 ns rtl~5clkctrl 4 COMB CLKCTRL_G4 32 " "Info: 4: + IC(3.666 ns) + CELL(0.000 ns) = 8.198 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'rtl~5clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.666 ns" { rtl~5 rtl~5clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 9.738 ns counter:CA\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 5 REG LCFF_X35_Y19_N31 2 " "Info: 5: + IC(1.003 ns) + CELL(0.537 ns) = 9.738 ns; Loc. = LCFF_X35_Y19_N31; Fanout = 2; REG Node = 'counter:CA\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { rtl~5clkctrl counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.814 ns ( 18.63 % ) " "Info: Total cell delay = 1.814 ns ( 18.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.924 ns ( 81.37 % ) " "Info: Total interconnect delay = 7.924 ns ( 81.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.738 ns" { GPIO_0[10] mux4to1:MA|pulseout~1 rtl~5 rtl~5clkctrl counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.738 ns" { GPIO_0[10] GPIO_0[10]~combout mux4to1:MA|pulseout~1 rtl~5 rtl~5clkctrl counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.812ns 0.443ns 3.666ns 1.003ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.657 ns" { GPIO_0[10] pulse_ander:PA2|pulse_out pulse_ander:PA5|pulse_out pulse_ander:PA8|pulse_out pulse_ander:PA11|pulse_out mux4to1:MA|pulseout~0 mux4to1:MA|pulseout~140 rtl~5 rtl~5clkctrl counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.657 ns" { GPIO_0[10] GPIO_0[10]~combout pulse_ander:PA2|pulse_out pulse_ander:PA5|pulse_out pulse_ander:PA8|pulse_out pulse_ander:PA11|pulse_out mux4to1:MA|pulseout~0 mux4to1:MA|pulseout~140 rtl~5 rtl~5clkctrl counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.351ns 0.277ns 0.409ns 0.262ns 0.454ns 0.265ns 0.244ns 3.666ns 1.003ns } { 0.000ns 0.852ns 0.150ns 0.393ns 0.393ns 0.393ns 0.420ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.738 ns" { GPIO_0[10] mux4to1:MA|pulseout~1 rtl~5 rtl~5clkctrl counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.738 ns" { GPIO_0[10] GPIO_0[10]~combout mux4to1:MA|pulseout~1 rtl~5 rtl~5clkctrl counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.812ns 0.443ns 3.666ns 1.003ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:CA\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X35_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y19_N31; Fanout = 2; REG Node = 'counter:CA\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:CA\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X35_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X35_Y19_N30; Fanout = 1; COMB Node = 'counter:CA\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:CA\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X35_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X35_Y19_N31; Fanout = 2; REG Node = 'counter:CA\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.657 ns" { GPIO_0[10] pulse_ander:PA2|pulse_out pulse_ander:PA5|pulse_out pulse_ander:PA8|pulse_out pulse_ander:PA11|pulse_out mux4to1:MA|pulseout~0 mux4to1:MA|pulseout~140 rtl~5 rtl~5clkctrl counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.657 ns" { GPIO_0[10] GPIO_0[10]~combout pulse_ander:PA2|pulse_out pulse_ander:PA5|pulse_out pulse_ander:PA8|pulse_out pulse_ander:PA11|pulse_out mux4to1:MA|pulseout~0 mux4to1:MA|pulseout~140 rtl~5 rtl~5clkctrl counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.351ns 0.277ns 0.409ns 0.262ns 0.454ns 0.265ns 0.244ns 3.666ns 1.003ns } { 0.000ns 0.852ns 0.150ns 0.393ns 0.393ns 0.393ns 0.420ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.738 ns" { GPIO_0[10] mux4to1:MA|pulseout~1 rtl~5 rtl~5clkctrl counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.738 ns" { GPIO_0[10] GPIO_0[10]~combout mux4to1:MA|pulseout~1 rtl~5 rtl~5clkctrl counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.812ns 0.443ns 3.666ns 1.003ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:CA|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Dummy_in\[12\] 66 " "Warning: Circuit may not operate. Detected 66 non-operational path(s) clocked by clock \"Dummy_in\[12\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] Dummy_in\[12\] 446 ps " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"Dummy_in\[12\]\" (Hold time is 446 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.977 ns + Largest " "Info: + Largest clock skew is 0.977 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[12\] destination 10.549 ns + Longest register " "Info: + Longest clock path from clock \"Dummy_in\[12\]\" to destination register is 10.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Dummy_in\[12\] 1 CLK PIN_P4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 8; CLK Node = 'Dummy_in\[12\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[12] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.701 ns) + CELL(0.150 ns) 3.693 ns mux4to1:MB\|pulseout~0 2 COMB LCCOMB_X55_Y25_N12 1 " "Info: 2: + IC(2.701 ns) + CELL(0.150 ns) = 3.693 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { Dummy_in[12] mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 4.396 ns mux4to1:MB\|pulseout~140 3 COMB LCCOMB_X55_Y25_N16 1 " "Info: 3: + IC(0.265 ns) + CELL(0.438 ns) = 4.396 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 4.923 ns rtl~3 4 COMB LCCOMB_X55_Y25_N26 5 " "Info: 4: + IC(0.252 ns) + CELL(0.275 ns) = 4.923 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 6.273 ns coincidence_pulse_1:CP3\|y~1 5 COMB LCCOMB_X55_Y25_N8 1 " "Info: 5: + IC(0.930 ns) + CELL(0.420 ns) = 6.273 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 6.907 ns coincidence_pulse_1:CP3\|y 6 COMB LCCOMB_X55_Y25_N10 1 " "Info: 6: + IC(0.241 ns) + CELL(0.393 ns) = 6.907 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 9.006 ns coincidence_pulse_1:CP3\|y~clkctrl 7 COMB CLKCTRL_G11 32 " "Info: 7: + IC(2.099 ns) + CELL(0.000 ns) = 9.006 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 10.549 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 8 REG LCFF_X33_Y19_N31 2 " "Info: 8: + IC(1.006 ns) + CELL(0.537 ns) = 10.549 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.055 ns ( 28.96 % ) " "Info: Total cell delay = 3.055 ns ( 28.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.494 ns ( 71.04 % ) " "Info: Total interconnect delay = 7.494 ns ( 71.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.549 ns" { Dummy_in[12] mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.549 ns" { Dummy_in[12] Dummy_in[12]~combout mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.701ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.150ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[12\] source 9.572 ns - Shortest register " "Info: - Shortest clock path from clock \"Dummy_in\[12\]\" to source register is 9.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Dummy_in\[12\] 1 CLK PIN_P4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 8; CLK Node = 'Dummy_in\[12\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[12] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.773 ns) + CELL(0.419 ns) 4.034 ns mux4to1:MC\|pulseout~0 2 COMB LCCOMB_X55_Y25_N0 1 " "Info: 2: + IC(2.773 ns) + CELL(0.419 ns) = 4.034 ns; Loc. = LCCOMB_X55_Y25_N0; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.192 ns" { Dummy_in[12] mux4to1:MC|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 4.434 ns mux4to1:MC\|pulseout~140 3 COMB LCCOMB_X55_Y25_N30 1 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 4.434 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.827 ns rtl~2 4 COMB LCCOMB_X55_Y25_N20 5 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 4.827 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { mux4to1:MC|pulseout~140 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.930 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.693 ns) + CELL(0.410 ns) = 5.930 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.029 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 8.029 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.572 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y19_N31 2 " "Info: 7: + IC(1.006 ns) + CELL(0.537 ns) = 9.572 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.508 ns ( 26.20 % ) " "Info: Total cell delay = 2.508 ns ( 26.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.064 ns ( 73.80 % ) " "Info: Total interconnect delay = 7.064 ns ( 73.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.572 ns" { Dummy_in[12] mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.572 ns" { Dummy_in[12] Dummy_in[12]~combout mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.773ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.419ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.549 ns" { Dummy_in[12] mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.549 ns" { Dummy_in[12] Dummy_in[12]~combout mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.701ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.150ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.572 ns" { Dummy_in[12] mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.572 ns" { Dummy_in[12] Dummy_in[12]~combout mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.773ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.419ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.549 ns" { Dummy_in[12] mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.549 ns" { Dummy_in[12] Dummy_in[12]~combout mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.701ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.150ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.572 ns" { Dummy_in[12] mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.572 ns" { Dummy_in[12] Dummy_in[12]~combout mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.773ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.419ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Dummy_in\[11\] 56 " "Warning: Circuit may not operate. Detected 56 non-operational path(s) clocked by clock \"Dummy_in\[11\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] Dummy_in\[11\] 527 ps " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"Dummy_in\[11\]\" (Hold time is 527 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.058 ns + Largest " "Info: + Largest clock skew is 1.058 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[11\] destination 10.660 ns + Longest register " "Info: + Longest clock path from clock \"Dummy_in\[11\]\" to destination register is 10.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Dummy_in\[11\] 1 CLK PIN_P3 12 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 12; CLK Node = 'Dummy_in\[11\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[11] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.687 ns) + CELL(0.275 ns) 3.804 ns mux4to1:MB\|pulseout~0 2 COMB LCCOMB_X55_Y25_N12 1 " "Info: 2: + IC(2.687 ns) + CELL(0.275 ns) = 3.804 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { Dummy_in[11] mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 4.507 ns mux4to1:MB\|pulseout~140 3 COMB LCCOMB_X55_Y25_N16 1 " "Info: 3: + IC(0.265 ns) + CELL(0.438 ns) = 4.507 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 5.034 ns rtl~3 4 COMB LCCOMB_X55_Y25_N26 5 " "Info: 4: + IC(0.252 ns) + CELL(0.275 ns) = 5.034 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 6.384 ns coincidence_pulse_1:CP3\|y~1 5 COMB LCCOMB_X55_Y25_N8 1 " "Info: 5: + IC(0.930 ns) + CELL(0.420 ns) = 6.384 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 7.018 ns coincidence_pulse_1:CP3\|y 6 COMB LCCOMB_X55_Y25_N10 1 " "Info: 6: + IC(0.241 ns) + CELL(0.393 ns) = 7.018 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 9.117 ns coincidence_pulse_1:CP3\|y~clkctrl 7 COMB CLKCTRL_G11 32 " "Info: 7: + IC(2.099 ns) + CELL(0.000 ns) = 9.117 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 10.660 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 8 REG LCFF_X33_Y19_N31 2 " "Info: 8: + IC(1.006 ns) + CELL(0.537 ns) = 10.660 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.180 ns ( 29.83 % ) " "Info: Total cell delay = 3.180 ns ( 29.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.480 ns ( 70.17 % ) " "Info: Total interconnect delay = 7.480 ns ( 70.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.660 ns" { Dummy_in[11] mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.660 ns" { Dummy_in[11] Dummy_in[11]~combout mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.687ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.275ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[11\] source 9.602 ns - Shortest register " "Info: - Shortest clock path from clock \"Dummy_in\[11\]\" to source register is 9.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Dummy_in\[11\] 1 CLK PIN_P3 12 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P3; Fanout = 12; CLK Node = 'Dummy_in\[11\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[11] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.784 ns) + CELL(0.438 ns) 4.064 ns mux4to1:MC\|pulseout~0 2 COMB LCCOMB_X55_Y25_N0 1 " "Info: 2: + IC(2.784 ns) + CELL(0.438 ns) = 4.064 ns; Loc. = LCCOMB_X55_Y25_N0; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.222 ns" { Dummy_in[11] mux4to1:MC|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 4.464 ns mux4to1:MC\|pulseout~140 3 COMB LCCOMB_X55_Y25_N30 1 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 4.464 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.857 ns rtl~2 4 COMB LCCOMB_X55_Y25_N20 5 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 4.857 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { mux4to1:MC|pulseout~140 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.960 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.693 ns) + CELL(0.410 ns) = 5.960 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.059 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 8.059 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.602 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y19_N31 2 " "Info: 7: + IC(1.006 ns) + CELL(0.537 ns) = 9.602 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.527 ns ( 26.32 % ) " "Info: Total cell delay = 2.527 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.075 ns ( 73.68 % ) " "Info: Total interconnect delay = 7.075 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.602 ns" { Dummy_in[11] mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.602 ns" { Dummy_in[11] Dummy_in[11]~combout mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.784ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.660 ns" { Dummy_in[11] mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.660 ns" { Dummy_in[11] Dummy_in[11]~combout mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.687ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.275ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.602 ns" { Dummy_in[11] mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.602 ns" { Dummy_in[11] Dummy_in[11]~combout mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.784ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.660 ns" { Dummy_in[11] mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.660 ns" { Dummy_in[11] Dummy_in[11]~combout mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.687ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.275ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.602 ns" { Dummy_in[11] mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.602 ns" { Dummy_in[11] Dummy_in[11]~combout mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.784ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Dummy_in\[10\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Dummy_in\[10\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] Dummy_in\[10\] 1.03 ns " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"Dummy_in\[10\]\" (Hold time is 1.03 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.561 ns + Largest " "Info: + Largest clock skew is 1.561 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[10\] destination 10.363 ns + Longest register " "Info: + Longest clock path from clock \"Dummy_in\[10\]\" to destination register is 10.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Dummy_in\[10\] 1 CLK PIN_J23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J23; Fanout = 12; CLK Node = 'Dummy_in\[10\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[10] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.393 ns) 2.657 ns pulse_ander:PB11\|pulse_out 2 COMB LCCOMB_X56_Y25_N14 2 " "Info: 2: + IC(1.412 ns) + CELL(0.393 ns) = 2.657 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { Dummy_in[10] pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 3.507 ns mux4to1:MB\|pulseout~0 3 COMB LCCOMB_X55_Y25_N12 1 " "Info: 3: + IC(0.430 ns) + CELL(0.420 ns) = 3.507 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 4.210 ns mux4to1:MB\|pulseout~140 4 COMB LCCOMB_X55_Y25_N16 1 " "Info: 4: + IC(0.265 ns) + CELL(0.438 ns) = 4.210 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 4.737 ns rtl~3 5 COMB LCCOMB_X55_Y25_N26 5 " "Info: 5: + IC(0.252 ns) + CELL(0.275 ns) = 4.737 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 6.087 ns coincidence_pulse_1:CP3\|y~1 6 COMB LCCOMB_X55_Y25_N8 1 " "Info: 6: + IC(0.930 ns) + CELL(0.420 ns) = 6.087 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 6.721 ns coincidence_pulse_1:CP3\|y 7 COMB LCCOMB_X55_Y25_N10 1 " "Info: 7: + IC(0.241 ns) + CELL(0.393 ns) = 6.721 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.820 ns coincidence_pulse_1:CP3\|y~clkctrl 8 COMB CLKCTRL_G11 32 " "Info: 8: + IC(2.099 ns) + CELL(0.000 ns) = 8.820 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 10.363 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 9 REG LCFF_X33_Y19_N31 2 " "Info: 9: + IC(1.006 ns) + CELL(0.537 ns) = 10.363 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.728 ns ( 35.97 % ) " "Info: Total cell delay = 3.728 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.635 ns ( 64.03 % ) " "Info: Total interconnect delay = 6.635 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.363 ns" { Dummy_in[10] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.363 ns" { Dummy_in[10] Dummy_in[10]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.412ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.393ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[10\] source 8.802 ns - Shortest register " "Info: - Shortest clock path from clock \"Dummy_in\[10\]\" to source register is 8.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Dummy_in\[10\] 1 CLK PIN_J23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J23; Fanout = 12; CLK Node = 'Dummy_in\[10\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[10] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.393 ns) 2.698 ns pulse_ander:PC11\|pulse_out 2 COMB LCCOMB_X56_Y25_N30 2 " "Info: 2: + IC(1.453 ns) + CELL(0.393 ns) = 2.698 ns; Loc. = LCCOMB_X56_Y25_N30; Fanout = 2; COMB Node = 'pulse_ander:PC11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { Dummy_in[10] pulse_ander:PC11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.150 ns) 3.264 ns mux4to1:MC\|pulseout~0 3 COMB LCCOMB_X55_Y25_N0 1 " "Info: 3: + IC(0.416 ns) + CELL(0.150 ns) = 3.264 ns; Loc. = LCCOMB_X55_Y25_N0; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 3.664 ns mux4to1:MC\|pulseout~140 4 COMB LCCOMB_X55_Y25_N30 1 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 3.664 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.057 ns rtl~2 5 COMB LCCOMB_X55_Y25_N20 5 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 4.057 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { mux4to1:MC|pulseout~140 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.160 ns coincidence_pulse_1:CP3\|y 6 COMB LCCOMB_X55_Y25_N10 1 " "Info: 6: + IC(0.693 ns) + CELL(0.410 ns) = 5.160 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.259 ns coincidence_pulse_1:CP3\|y~clkctrl 7 COMB CLKCTRL_G11 32 " "Info: 7: + IC(2.099 ns) + CELL(0.000 ns) = 7.259 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 8.802 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 8 REG LCFF_X33_Y19_N31 2 " "Info: 8: + IC(1.006 ns) + CELL(0.537 ns) = 8.802 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 30.02 % ) " "Info: Total cell delay = 2.642 ns ( 30.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.160 ns ( 69.98 % ) " "Info: Total interconnect delay = 6.160 ns ( 69.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.802 ns" { Dummy_in[10] pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.802 ns" { Dummy_in[10] Dummy_in[10]~combout pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.453ns 0.416ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.393ns 0.150ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.363 ns" { Dummy_in[10] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.363 ns" { Dummy_in[10] Dummy_in[10]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.412ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.393ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.802 ns" { Dummy_in[10] pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.802 ns" { Dummy_in[10] Dummy_in[10]~combout pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.453ns 0.416ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.393ns 0.150ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.363 ns" { Dummy_in[10] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.363 ns" { Dummy_in[10] Dummy_in[10]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.412ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.393ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.802 ns" { Dummy_in[10] pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.802 ns" { Dummy_in[10] Dummy_in[10]~combout pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.453ns 0.416ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.393ns 0.150ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Dummy_in\[8\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Dummy_in\[8\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] Dummy_in\[8\] 1.018 ns " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"Dummy_in\[8\]\" (Hold time is 1.018 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.549 ns + Largest " "Info: + Largest clock skew is 1.549 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[8\] destination 10.242 ns + Longest register " "Info: + Longest clock path from clock \"Dummy_in\[8\]\" to destination register is 10.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[8\] 1 CLK PIN_F25 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F25; Fanout = 16; CLK Node = 'Dummy_in\[8\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[8] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.275 ns) 2.536 ns pulse_ander:PB11\|pulse_out 2 COMB LCCOMB_X56_Y25_N14 2 " "Info: 2: + IC(1.399 ns) + CELL(0.275 ns) = 2.536 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.674 ns" { Dummy_in[8] pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 3.386 ns mux4to1:MB\|pulseout~0 3 COMB LCCOMB_X55_Y25_N12 1 " "Info: 3: + IC(0.430 ns) + CELL(0.420 ns) = 3.386 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 4.089 ns mux4to1:MB\|pulseout~140 4 COMB LCCOMB_X55_Y25_N16 1 " "Info: 4: + IC(0.265 ns) + CELL(0.438 ns) = 4.089 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 4.616 ns rtl~3 5 COMB LCCOMB_X55_Y25_N26 5 " "Info: 5: + IC(0.252 ns) + CELL(0.275 ns) = 4.616 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 5.966 ns coincidence_pulse_1:CP3\|y~1 6 COMB LCCOMB_X55_Y25_N8 1 " "Info: 6: + IC(0.930 ns) + CELL(0.420 ns) = 5.966 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 6.600 ns coincidence_pulse_1:CP3\|y 7 COMB LCCOMB_X55_Y25_N10 1 " "Info: 7: + IC(0.241 ns) + CELL(0.393 ns) = 6.600 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.699 ns coincidence_pulse_1:CP3\|y~clkctrl 8 COMB CLKCTRL_G11 32 " "Info: 8: + IC(2.099 ns) + CELL(0.000 ns) = 8.699 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 10.242 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 9 REG LCFF_X33_Y19_N31 2 " "Info: 9: + IC(1.006 ns) + CELL(0.537 ns) = 10.242 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.620 ns ( 35.34 % ) " "Info: Total cell delay = 3.620 ns ( 35.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.622 ns ( 64.66 % ) " "Info: Total interconnect delay = 6.622 ns ( 64.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.242 ns" { Dummy_in[8] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.242 ns" { Dummy_in[8] Dummy_in[8]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.399ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.275ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[8\] source 8.693 ns - Shortest register " "Info: - Shortest clock path from clock \"Dummy_in\[8\]\" to source register is 8.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[8\] 1 CLK PIN_F25 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F25; Fanout = 16; CLK Node = 'Dummy_in\[8\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[8] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.436 ns) 3.089 ns mux4to1:MC\|pulseout~1 2 COMB LCCOMB_X56_Y25_N28 1 " "Info: 2: + IC(1.791 ns) + CELL(0.436 ns) = 3.089 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.227 ns" { Dummy_in[8] mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 3.948 ns rtl~2 3 COMB LCCOMB_X55_Y25_N20 5 " "Info: 3: + IC(0.440 ns) + CELL(0.419 ns) = 3.948 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.051 ns coincidence_pulse_1:CP3\|y 4 COMB LCCOMB_X55_Y25_N10 1 " "Info: 4: + IC(0.693 ns) + CELL(0.410 ns) = 5.051 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.150 ns coincidence_pulse_1:CP3\|y~clkctrl 5 COMB CLKCTRL_G11 32 " "Info: 5: + IC(2.099 ns) + CELL(0.000 ns) = 7.150 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 8.693 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 6 REG LCFF_X33_Y19_N31 2 " "Info: 6: + IC(1.006 ns) + CELL(0.537 ns) = 8.693 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.664 ns ( 30.65 % ) " "Info: Total cell delay = 2.664 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.029 ns ( 69.35 % ) " "Info: Total interconnect delay = 6.029 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.693 ns" { Dummy_in[8] mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.693 ns" { Dummy_in[8] Dummy_in[8]~combout mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.791ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.436ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.242 ns" { Dummy_in[8] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.242 ns" { Dummy_in[8] Dummy_in[8]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.399ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.275ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.693 ns" { Dummy_in[8] mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.693 ns" { Dummy_in[8] Dummy_in[8]~combout mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.791ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.436ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.242 ns" { Dummy_in[8] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.242 ns" { Dummy_in[8] Dummy_in[8]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.399ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.275ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.693 ns" { Dummy_in[8] mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.693 ns" { Dummy_in[8] Dummy_in[8]~combout mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.791ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.436ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Dummy_in\[5\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Dummy_in\[5\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] Dummy_in\[5\] 1.617 ns " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"Dummy_in\[5\]\" (Hold time is 1.617 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.148 ns + Largest " "Info: + Largest clock skew is 2.148 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[5\] destination 11.282 ns + Longest register " "Info: + Longest clock path from clock \"Dummy_in\[5\]\" to destination register is 11.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[5\] 1 CLK PIN_F26 12 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F26; Fanout = 12; CLK Node = 'Dummy_in\[5\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[5] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.393 ns) 2.691 ns pulse_ander:PB8\|pulse_out 2 COMB LCCOMB_X56_Y25_N18 5 " "Info: 2: + IC(1.436 ns) + CELL(0.393 ns) = 2.691 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { Dummy_in[5] pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 3.576 ns pulse_ander:PB11\|pulse_out 3 COMB LCCOMB_X56_Y25_N14 2 " "Info: 3: + IC(0.475 ns) + CELL(0.410 ns) = 3.576 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 4.426 ns mux4to1:MB\|pulseout~0 4 COMB LCCOMB_X55_Y25_N12 1 " "Info: 4: + IC(0.430 ns) + CELL(0.420 ns) = 4.426 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.129 ns mux4to1:MB\|pulseout~140 5 COMB LCCOMB_X55_Y25_N16 1 " "Info: 5: + IC(0.265 ns) + CELL(0.438 ns) = 5.129 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 5.656 ns rtl~3 6 COMB LCCOMB_X55_Y25_N26 5 " "Info: 6: + IC(0.252 ns) + CELL(0.275 ns) = 5.656 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 7.006 ns coincidence_pulse_1:CP3\|y~1 7 COMB LCCOMB_X55_Y25_N8 1 " "Info: 7: + IC(0.930 ns) + CELL(0.420 ns) = 7.006 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 7.640 ns coincidence_pulse_1:CP3\|y 8 COMB LCCOMB_X55_Y25_N10 1 " "Info: 8: + IC(0.241 ns) + CELL(0.393 ns) = 7.640 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 9.739 ns coincidence_pulse_1:CP3\|y~clkctrl 9 COMB CLKCTRL_G11 32 " "Info: 9: + IC(2.099 ns) + CELL(0.000 ns) = 9.739 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 11.282 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 10 REG LCFF_X33_Y19_N31 2 " "Info: 10: + IC(1.006 ns) + CELL(0.537 ns) = 11.282 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.148 ns ( 36.77 % ) " "Info: Total cell delay = 4.148 ns ( 36.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.134 ns ( 63.23 % ) " "Info: Total interconnect delay = 7.134 ns ( 63.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.282 ns" { Dummy_in[5] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.282 ns" { Dummy_in[5] Dummy_in[5]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.436ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.393ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[5\] source 9.134 ns - Shortest register " "Info: - Shortest clock path from clock \"Dummy_in\[5\]\" to source register is 9.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[5\] 1 CLK PIN_F26 12 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F26; Fanout = 12; CLK Node = 'Dummy_in\[5\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[5] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.664 ns) + CELL(0.275 ns) 2.801 ns pulse_ander:PC8\|pulse_out 2 COMB LCCOMB_X56_Y25_N4 5 " "Info: 2: + IC(1.664 ns) + CELL(0.275 ns) = 2.801 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { Dummy_in[5] pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.275 ns) 3.530 ns mux4to1:MC\|pulseout~1 3 COMB LCCOMB_X56_Y25_N28 1 " "Info: 3: + IC(0.454 ns) + CELL(0.275 ns) = 3.530 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 4.389 ns rtl~2 4 COMB LCCOMB_X55_Y25_N20 5 " "Info: 4: + IC(0.440 ns) + CELL(0.419 ns) = 4.389 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.492 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.693 ns) + CELL(0.410 ns) = 5.492 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.591 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 7.591 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.134 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y19_N31 2 " "Info: 7: + IC(1.006 ns) + CELL(0.537 ns) = 9.134 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 30.41 % ) " "Info: Total cell delay = 2.778 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.356 ns ( 69.59 % ) " "Info: Total interconnect delay = 6.356 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { Dummy_in[5] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { Dummy_in[5] Dummy_in[5]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.664ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.275ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.282 ns" { Dummy_in[5] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.282 ns" { Dummy_in[5] Dummy_in[5]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.436ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.393ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { Dummy_in[5] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { Dummy_in[5] Dummy_in[5]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.664ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.275ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.282 ns" { Dummy_in[5] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.282 ns" { Dummy_in[5] Dummy_in[5]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.436ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.393ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.134 ns" { Dummy_in[5] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.134 ns" { Dummy_in[5] Dummy_in[5]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.664ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.275ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Dummy_in\[7\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Dummy_in\[7\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] Dummy_in\[7\] 1.78 ns " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"Dummy_in\[7\]\" (Hold time is 1.78 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.311 ns + Largest " "Info: + Largest clock skew is 2.311 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[7\] destination 11.255 ns + Longest register " "Info: + Longest clock path from clock \"Dummy_in\[7\]\" to destination register is 11.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Dummy_in\[7\] 1 CLK PIN_H24 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_H24; Fanout = 4; CLK Node = 'Dummy_in\[7\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[7] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.410 ns) 2.664 ns pulse_ander:PB8\|pulse_out 2 COMB LCCOMB_X56_Y25_N18 5 " "Info: 2: + IC(1.402 ns) + CELL(0.410 ns) = 2.664 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { Dummy_in[7] pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 3.549 ns pulse_ander:PB11\|pulse_out 3 COMB LCCOMB_X56_Y25_N14 2 " "Info: 3: + IC(0.475 ns) + CELL(0.410 ns) = 3.549 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 4.399 ns mux4to1:MB\|pulseout~0 4 COMB LCCOMB_X55_Y25_N12 1 " "Info: 4: + IC(0.430 ns) + CELL(0.420 ns) = 4.399 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.102 ns mux4to1:MB\|pulseout~140 5 COMB LCCOMB_X55_Y25_N16 1 " "Info: 5: + IC(0.265 ns) + CELL(0.438 ns) = 5.102 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 5.629 ns rtl~3 6 COMB LCCOMB_X55_Y25_N26 5 " "Info: 6: + IC(0.252 ns) + CELL(0.275 ns) = 5.629 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 6.979 ns coincidence_pulse_1:CP3\|y~1 7 COMB LCCOMB_X55_Y25_N8 1 " "Info: 7: + IC(0.930 ns) + CELL(0.420 ns) = 6.979 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 7.613 ns coincidence_pulse_1:CP3\|y 8 COMB LCCOMB_X55_Y25_N10 1 " "Info: 8: + IC(0.241 ns) + CELL(0.393 ns) = 7.613 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 9.712 ns coincidence_pulse_1:CP3\|y~clkctrl 9 COMB CLKCTRL_G11 32 " "Info: 9: + IC(2.099 ns) + CELL(0.000 ns) = 9.712 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 11.255 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 10 REG LCFF_X33_Y19_N31 2 " "Info: 10: + IC(1.006 ns) + CELL(0.537 ns) = 11.255 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.155 ns ( 36.92 % ) " "Info: Total cell delay = 4.155 ns ( 36.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.100 ns ( 63.08 % ) " "Info: Total interconnect delay = 7.100 ns ( 63.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.255 ns" { Dummy_in[7] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.255 ns" { Dummy_in[7] Dummy_in[7]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.402ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.410ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[7\] source 8.944 ns - Shortest register " "Info: - Shortest clock path from clock \"Dummy_in\[7\]\" to source register is 8.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Dummy_in\[7\] 1 CLK PIN_H24 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_H24; Fanout = 4; CLK Node = 'Dummy_in\[7\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[7] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.393 ns) 2.611 ns pulse_ander:PC8\|pulse_out 2 COMB LCCOMB_X56_Y25_N4 5 " "Info: 2: + IC(1.366 ns) + CELL(0.393 ns) = 2.611 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { Dummy_in[7] pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.275 ns) 3.340 ns mux4to1:MC\|pulseout~1 3 COMB LCCOMB_X56_Y25_N28 1 " "Info: 3: + IC(0.454 ns) + CELL(0.275 ns) = 3.340 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 4.199 ns rtl~2 4 COMB LCCOMB_X55_Y25_N20 5 " "Info: 4: + IC(0.440 ns) + CELL(0.419 ns) = 4.199 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.302 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.693 ns) + CELL(0.410 ns) = 5.302 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.401 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 7.401 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 8.944 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y19_N31 2 " "Info: 7: + IC(1.006 ns) + CELL(0.537 ns) = 8.944 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.886 ns ( 32.27 % ) " "Info: Total cell delay = 2.886 ns ( 32.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.058 ns ( 67.73 % ) " "Info: Total interconnect delay = 6.058 ns ( 67.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.944 ns" { Dummy_in[7] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.944 ns" { Dummy_in[7] Dummy_in[7]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.366ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.393ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.255 ns" { Dummy_in[7] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.255 ns" { Dummy_in[7] Dummy_in[7]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.402ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.410ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.944 ns" { Dummy_in[7] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.944 ns" { Dummy_in[7] Dummy_in[7]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.366ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.393ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.255 ns" { Dummy_in[7] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.255 ns" { Dummy_in[7] Dummy_in[7]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.402ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.410ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.944 ns" { Dummy_in[7] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.944 ns" { Dummy_in[7] Dummy_in[7]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.366ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.393ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Dummy_in\[2\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Dummy_in\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] Dummy_in\[2\] 1.498 ns " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"Dummy_in\[2\]\" (Hold time is 1.498 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.029 ns + Largest " "Info: + Largest clock skew is 2.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[2\] destination 11.439 ns + Longest register " "Info: + Longest clock path from clock \"Dummy_in\[2\]\" to destination register is 11.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.912 ns) 0.912 ns Dummy_in\[2\] 1 CLK PIN_H19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.912 ns) = 0.912 ns; Loc. = PIN_H19; Fanout = 16; CLK Node = 'Dummy_in\[2\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[2] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.150 ns) 2.285 ns pulse_ander:PB5\|pulse_out 2 COMB LCCOMB_X57_Y25_N30 4 " "Info: 2: + IC(1.223 ns) + CELL(0.150 ns) = 2.285 ns; Loc. = LCCOMB_X57_Y25_N30; Fanout = 4; COMB Node = 'pulse_ander:PB5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { Dummy_in[2] pulse_ander:PB5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.150 ns) 2.848 ns pulse_ander:PB8\|pulse_out 3 COMB LCCOMB_X56_Y25_N18 5 " "Info: 3: + IC(0.413 ns) + CELL(0.150 ns) = 2.848 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 3.733 ns pulse_ander:PB11\|pulse_out 4 COMB LCCOMB_X56_Y25_N14 2 " "Info: 4: + IC(0.475 ns) + CELL(0.410 ns) = 3.733 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 4.583 ns mux4to1:MB\|pulseout~0 5 COMB LCCOMB_X55_Y25_N12 1 " "Info: 5: + IC(0.430 ns) + CELL(0.420 ns) = 4.583 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.286 ns mux4to1:MB\|pulseout~140 6 COMB LCCOMB_X55_Y25_N16 1 " "Info: 6: + IC(0.265 ns) + CELL(0.438 ns) = 5.286 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 5.813 ns rtl~3 7 COMB LCCOMB_X55_Y25_N26 5 " "Info: 7: + IC(0.252 ns) + CELL(0.275 ns) = 5.813 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 7.163 ns coincidence_pulse_1:CP3\|y~1 8 COMB LCCOMB_X55_Y25_N8 1 " "Info: 8: + IC(0.930 ns) + CELL(0.420 ns) = 7.163 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 7.797 ns coincidence_pulse_1:CP3\|y 9 COMB LCCOMB_X55_Y25_N10 1 " "Info: 9: + IC(0.241 ns) + CELL(0.393 ns) = 7.797 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 9.896 ns coincidence_pulse_1:CP3\|y~clkctrl 10 COMB CLKCTRL_G11 32 " "Info: 10: + IC(2.099 ns) + CELL(0.000 ns) = 9.896 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 11.439 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 11 REG LCFF_X33_Y19_N31 2 " "Info: 11: + IC(1.006 ns) + CELL(0.537 ns) = 11.439 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.105 ns ( 35.89 % ) " "Info: Total cell delay = 4.105 ns ( 35.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.334 ns ( 64.11 % ) " "Info: Total interconnect delay = 7.334 ns ( 64.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.439 ns" { Dummy_in[2] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.439 ns" { Dummy_in[2] Dummy_in[2]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.223ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.912ns 0.150ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[2\] source 9.410 ns - Shortest register " "Info: - Shortest clock path from clock \"Dummy_in\[2\]\" to source register is 9.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.912 ns) 0.912 ns Dummy_in\[2\] 1 CLK PIN_H19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.912 ns) = 0.912 ns; Loc. = PIN_H19; Fanout = 16; CLK Node = 'Dummy_in\[2\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[2] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.662 ns) + CELL(0.150 ns) 2.724 ns mux4to1:MA\|pulseout~2 2 COMB LCCOMB_X57_Y25_N24 1 " "Info: 2: + IC(1.662 ns) + CELL(0.150 ns) = 2.724 ns; Loc. = LCCOMB_X57_Y25_N24; Fanout = 1; COMB Node = 'mux4to1:MA\|pulseout~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { Dummy_in[2] mux4to1:MA|pulseout~2 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.419 ns) 4.030 ns rtl~5 3 COMB LCCOMB_X55_Y25_N4 5 " "Info: 3: + IC(0.887 ns) + CELL(0.419 ns) = 4.030 ns; Loc. = LCCOMB_X55_Y25_N4; Fanout = 5; COMB Node = 'rtl~5'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { mux4to1:MA|pulseout~2 rtl~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.420 ns) 5.371 ns coincidence_pulse_1:CP3\|y~33 4 COMB LCCOMB_X55_Y25_N2 1 " "Info: 4: + IC(0.921 ns) + CELL(0.420 ns) = 5.371 ns; Loc. = LCCOMB_X55_Y25_N2; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { rtl~5 coincidence_pulse_1:CP3|y~33 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 5.768 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 5.768 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.867 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 7.867 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.410 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y19_N31 2 " "Info: 7: + IC(1.006 ns) + CELL(0.537 ns) = 9.410 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.588 ns ( 27.50 % ) " "Info: Total cell delay = 2.588 ns ( 27.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.822 ns ( 72.50 % ) " "Info: Total interconnect delay = 6.822 ns ( 72.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.410 ns" { Dummy_in[2] mux4to1:MA|pulseout~2 rtl~5 coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.410 ns" { Dummy_in[2] Dummy_in[2]~combout mux4to1:MA|pulseout~2 rtl~5 coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.662ns 0.887ns 0.921ns 0.247ns 2.099ns 1.006ns } { 0.000ns 0.912ns 0.150ns 0.419ns 0.420ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.439 ns" { Dummy_in[2] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.439 ns" { Dummy_in[2] Dummy_in[2]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.223ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.912ns 0.150ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.410 ns" { Dummy_in[2] mux4to1:MA|pulseout~2 rtl~5 coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.410 ns" { Dummy_in[2] Dummy_in[2]~combout mux4to1:MA|pulseout~2 rtl~5 coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.662ns 0.887ns 0.921ns 0.247ns 2.099ns 1.006ns } { 0.000ns 0.912ns 0.150ns 0.419ns 0.420ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.439 ns" { Dummy_in[2] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.439 ns" { Dummy_in[2] Dummy_in[2]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.223ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.912ns 0.150ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.410 ns" { Dummy_in[2] mux4to1:MA|pulseout~2 rtl~5 coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.410 ns" { Dummy_in[2] Dummy_in[2]~combout mux4to1:MA|pulseout~2 rtl~5 coincidence_pulse_1:CP3|y~33 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.662ns 0.887ns 0.921ns 0.247ns 2.099ns 1.006ns } { 0.000ns 0.912ns 0.150ns 0.419ns 0.420ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Dummy_in\[3\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Dummy_in\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] Dummy_in\[3\] 1.637 ns " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"Dummy_in\[3\]\" (Hold time is 1.637 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.168 ns + Largest " "Info: + Largest clock skew is 2.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[3\] destination 11.553 ns + Longest register " "Info: + Longest clock path from clock \"Dummy_in\[3\]\" to destination register is 11.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns Dummy_in\[3\] 1 CLK PIN_K21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_K21; Fanout = 12; CLK Node = 'Dummy_in\[3\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[3] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.275 ns) 2.399 ns pulse_ander:PB5\|pulse_out 2 COMB LCCOMB_X57_Y25_N30 4 " "Info: 2: + IC(1.252 ns) + CELL(0.275 ns) = 2.399 ns; Loc. = LCCOMB_X57_Y25_N30; Fanout = 4; COMB Node = 'pulse_ander:PB5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { Dummy_in[3] pulse_ander:PB5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.150 ns) 2.962 ns pulse_ander:PB8\|pulse_out 3 COMB LCCOMB_X56_Y25_N18 5 " "Info: 3: + IC(0.413 ns) + CELL(0.150 ns) = 2.962 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 3.847 ns pulse_ander:PB11\|pulse_out 4 COMB LCCOMB_X56_Y25_N14 2 " "Info: 4: + IC(0.475 ns) + CELL(0.410 ns) = 3.847 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 4.697 ns mux4to1:MB\|pulseout~0 5 COMB LCCOMB_X55_Y25_N12 1 " "Info: 5: + IC(0.430 ns) + CELL(0.420 ns) = 4.697 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.400 ns mux4to1:MB\|pulseout~140 6 COMB LCCOMB_X55_Y25_N16 1 " "Info: 6: + IC(0.265 ns) + CELL(0.438 ns) = 5.400 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 5.927 ns rtl~3 7 COMB LCCOMB_X55_Y25_N26 5 " "Info: 7: + IC(0.252 ns) + CELL(0.275 ns) = 5.927 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 7.277 ns coincidence_pulse_1:CP3\|y~1 8 COMB LCCOMB_X55_Y25_N8 1 " "Info: 8: + IC(0.930 ns) + CELL(0.420 ns) = 7.277 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 7.911 ns coincidence_pulse_1:CP3\|y 9 COMB LCCOMB_X55_Y25_N10 1 " "Info: 9: + IC(0.241 ns) + CELL(0.393 ns) = 7.911 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 10.010 ns coincidence_pulse_1:CP3\|y~clkctrl 10 COMB CLKCTRL_G11 32 " "Info: 10: + IC(2.099 ns) + CELL(0.000 ns) = 10.010 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 11.553 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 11 REG LCFF_X33_Y19_N31 2 " "Info: 11: + IC(1.006 ns) + CELL(0.537 ns) = 11.553 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.190 ns ( 36.27 % ) " "Info: Total cell delay = 4.190 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.363 ns ( 63.73 % ) " "Info: Total interconnect delay = 7.363 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.553 ns" { Dummy_in[3] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.553 ns" { Dummy_in[3] Dummy_in[3]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.252ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.872ns 0.275ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[3\] source 9.385 ns - Shortest register " "Info: - Shortest clock path from clock \"Dummy_in\[3\]\" to source register is 9.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns Dummy_in\[3\] 1 CLK PIN_K21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_K21; Fanout = 12; CLK Node = 'Dummy_in\[3\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[3] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(0.150 ns) 3.025 ns mux4to1:MC\|pulseout~2 2 COMB LCCOMB_X57_Y25_N16 1 " "Info: 2: + IC(2.003 ns) + CELL(0.150 ns) = 3.025 ns; Loc. = LCCOMB_X57_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { Dummy_in[3] mux4to1:MC|pulseout~2 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.437 ns) 4.640 ns rtl~2 3 COMB LCCOMB_X55_Y25_N20 5 " "Info: 3: + IC(1.178 ns) + CELL(0.437 ns) = 4.640 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { mux4to1:MC|pulseout~2 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.743 ns coincidence_pulse_1:CP3\|y 4 COMB LCCOMB_X55_Y25_N10 1 " "Info: 4: + IC(0.693 ns) + CELL(0.410 ns) = 5.743 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.842 ns coincidence_pulse_1:CP3\|y~clkctrl 5 COMB CLKCTRL_G11 32 " "Info: 5: + IC(2.099 ns) + CELL(0.000 ns) = 7.842 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.385 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 6 REG LCFF_X33_Y19_N31 2 " "Info: 6: + IC(1.006 ns) + CELL(0.537 ns) = 9.385 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.406 ns ( 25.64 % ) " "Info: Total cell delay = 2.406 ns ( 25.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.979 ns ( 74.36 % ) " "Info: Total interconnect delay = 6.979 ns ( 74.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.385 ns" { Dummy_in[3] mux4to1:MC|pulseout~2 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.385 ns" { Dummy_in[3] Dummy_in[3]~combout mux4to1:MC|pulseout~2 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.003ns 1.178ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.872ns 0.150ns 0.437ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.553 ns" { Dummy_in[3] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.553 ns" { Dummy_in[3] Dummy_in[3]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.252ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.872ns 0.275ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.385 ns" { Dummy_in[3] mux4to1:MC|pulseout~2 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.385 ns" { Dummy_in[3] Dummy_in[3]~combout mux4to1:MC|pulseout~2 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.003ns 1.178ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.872ns 0.150ns 0.437ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.553 ns" { Dummy_in[3] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.553 ns" { Dummy_in[3] Dummy_in[3]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.252ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.872ns 0.275ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.385 ns" { Dummy_in[3] mux4to1:MC|pulseout~2 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.385 ns" { Dummy_in[3] Dummy_in[3]~combout mux4to1:MC|pulseout~2 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.003ns 1.178ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.872ns 0.150ns 0.437ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Dummy_in\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Dummy_in\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] Dummy_in\[0\] 1.645 ns " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"Dummy_in\[0\]\" (Hold time is 1.645 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.176 ns + Largest " "Info: + Largest clock skew is 2.176 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[0\] destination 11.978 ns + Longest register " "Info: + Longest clock path from clock \"Dummy_in\[0\]\" to destination register is 11.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Dummy_in\[0\] 1 CLK PIN_K18 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_K18; Fanout = 8; CLK Node = 'Dummy_in\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[0] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.150 ns) 2.180 ns pulse_ander:PB2\|pulse_out 2 COMB LCCOMB_X57_Y25_N8 5 " "Info: 2: + IC(1.198 ns) + CELL(0.150 ns) = 2.180 ns; Loc. = LCCOMB_X57_Y25_N8; Fanout = 5; COMB Node = 'pulse_ander:PB2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { Dummy_in[0] pulse_ander:PB2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 2.824 ns pulse_ander:PB5\|pulse_out 3 COMB LCCOMB_X57_Y25_N30 4 " "Info: 3: + IC(0.251 ns) + CELL(0.393 ns) = 2.824 ns; Loc. = LCCOMB_X57_Y25_N30; Fanout = 4; COMB Node = 'pulse_ander:PB5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.150 ns) 3.387 ns pulse_ander:PB8\|pulse_out 4 COMB LCCOMB_X56_Y25_N18 5 " "Info: 4: + IC(0.413 ns) + CELL(0.150 ns) = 3.387 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 4.272 ns pulse_ander:PB11\|pulse_out 5 COMB LCCOMB_X56_Y25_N14 2 " "Info: 5: + IC(0.475 ns) + CELL(0.410 ns) = 4.272 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 5.122 ns mux4to1:MB\|pulseout~0 6 COMB LCCOMB_X55_Y25_N12 1 " "Info: 6: + IC(0.430 ns) + CELL(0.420 ns) = 5.122 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.825 ns mux4to1:MB\|pulseout~140 7 COMB LCCOMB_X55_Y25_N16 1 " "Info: 7: + IC(0.265 ns) + CELL(0.438 ns) = 5.825 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 6.352 ns rtl~3 8 COMB LCCOMB_X55_Y25_N26 5 " "Info: 8: + IC(0.252 ns) + CELL(0.275 ns) = 6.352 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 7.702 ns coincidence_pulse_1:CP3\|y~1 9 COMB LCCOMB_X55_Y25_N8 1 " "Info: 9: + IC(0.930 ns) + CELL(0.420 ns) = 7.702 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 8.336 ns coincidence_pulse_1:CP3\|y 10 COMB LCCOMB_X55_Y25_N10 1 " "Info: 10: + IC(0.241 ns) + CELL(0.393 ns) = 8.336 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 10.435 ns coincidence_pulse_1:CP3\|y~clkctrl 11 COMB CLKCTRL_G11 32 " "Info: 11: + IC(2.099 ns) + CELL(0.000 ns) = 10.435 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 11.978 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 12 REG LCFF_X33_Y19_N31 2 " "Info: 12: + IC(1.006 ns) + CELL(0.537 ns) = 11.978 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.418 ns ( 36.88 % ) " "Info: Total cell delay = 4.418 ns ( 36.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.560 ns ( 63.12 % ) " "Info: Total interconnect delay = 7.560 ns ( 63.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.978 ns" { Dummy_in[0] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.978 ns" { Dummy_in[0] Dummy_in[0]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.198ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.832ns 0.150ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[0\] source 9.802 ns - Shortest register " "Info: - Shortest clock path from clock \"Dummy_in\[0\]\" to source register is 9.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Dummy_in\[0\] 1 CLK PIN_K18 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_K18; Fanout = 8; CLK Node = 'Dummy_in\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[0] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.410 ns) 2.463 ns pulse_ander:PC2\|pulse_out 2 COMB LCCOMB_X57_Y25_N2 5 " "Info: 2: + IC(1.221 ns) + CELL(0.410 ns) = 2.463 ns; Loc. = LCCOMB_X57_Y25_N2; Fanout = 5; COMB Node = 'pulse_ander:PC2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { Dummy_in[0] pulse_ander:PC2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 2.874 ns pulse_ander:PC5\|pulse_out 3 COMB LCCOMB_X57_Y25_N6 4 " "Info: 3: + IC(0.261 ns) + CELL(0.150 ns) = 2.874 ns; Loc. = LCCOMB_X57_Y25_N6; Fanout = 4; COMB Node = 'pulse_ander:PC5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 3.469 ns pulse_ander:PC8\|pulse_out 4 COMB LCCOMB_X56_Y25_N4 5 " "Info: 4: + IC(0.445 ns) + CELL(0.150 ns) = 3.469 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.275 ns) 4.198 ns mux4to1:MC\|pulseout~1 5 COMB LCCOMB_X56_Y25_N28 1 " "Info: 5: + IC(0.454 ns) + CELL(0.275 ns) = 4.198 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 5.057 ns rtl~2 6 COMB LCCOMB_X55_Y25_N20 5 " "Info: 6: + IC(0.440 ns) + CELL(0.419 ns) = 5.057 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 6.160 ns coincidence_pulse_1:CP3\|y 7 COMB LCCOMB_X55_Y25_N10 1 " "Info: 7: + IC(0.693 ns) + CELL(0.410 ns) = 6.160 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.259 ns coincidence_pulse_1:CP3\|y~clkctrl 8 COMB CLKCTRL_G11 32 " "Info: 8: + IC(2.099 ns) + CELL(0.000 ns) = 8.259 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.802 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 9 REG LCFF_X33_Y19_N31 2 " "Info: 9: + IC(1.006 ns) + CELL(0.537 ns) = 9.802 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.183 ns ( 32.47 % ) " "Info: Total cell delay = 3.183 ns ( 32.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.619 ns ( 67.53 % ) " "Info: Total interconnect delay = 6.619 ns ( 67.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.802 ns" { Dummy_in[0] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.802 ns" { Dummy_in[0] Dummy_in[0]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.221ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.832ns 0.410ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.978 ns" { Dummy_in[0] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.978 ns" { Dummy_in[0] Dummy_in[0]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.198ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.832ns 0.150ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.802 ns" { Dummy_in[0] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.802 ns" { Dummy_in[0] Dummy_in[0]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.221ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.832ns 0.410ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.978 ns" { Dummy_in[0] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.978 ns" { Dummy_in[0] Dummy_in[0]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.198ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.832ns 0.150ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.802 ns" { Dummy_in[0] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.802 ns" { Dummy_in[0] Dummy_in[0]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.221ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.832ns 0.410ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "KEY\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"KEY\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] KEY\[0\] 1.948 ns " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"KEY\[0\]\" (Hold time is 1.948 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.479 ns + Largest " "Info: + Largest clock skew is 2.479 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 12.414 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 12.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 12 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 12; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.393 ns) 2.616 ns pulse_ander:PB2\|pulse_out 2 COMB LCCOMB_X57_Y25_N8 5 " "Info: 2: + IC(1.361 ns) + CELL(0.393 ns) = 2.616 ns; Loc. = LCCOMB_X57_Y25_N8; Fanout = 5; COMB Node = 'pulse_ander:PB2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { KEY[0] pulse_ander:PB2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 3.260 ns pulse_ander:PB5\|pulse_out 3 COMB LCCOMB_X57_Y25_N30 4 " "Info: 3: + IC(0.251 ns) + CELL(0.393 ns) = 3.260 ns; Loc. = LCCOMB_X57_Y25_N30; Fanout = 4; COMB Node = 'pulse_ander:PB5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.150 ns) 3.823 ns pulse_ander:PB8\|pulse_out 4 COMB LCCOMB_X56_Y25_N18 5 " "Info: 4: + IC(0.413 ns) + CELL(0.150 ns) = 3.823 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 4.708 ns pulse_ander:PB11\|pulse_out 5 COMB LCCOMB_X56_Y25_N14 2 " "Info: 5: + IC(0.475 ns) + CELL(0.410 ns) = 4.708 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 5.558 ns mux4to1:MB\|pulseout~0 6 COMB LCCOMB_X55_Y25_N12 1 " "Info: 6: + IC(0.430 ns) + CELL(0.420 ns) = 5.558 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 6.261 ns mux4to1:MB\|pulseout~140 7 COMB LCCOMB_X55_Y25_N16 1 " "Info: 7: + IC(0.265 ns) + CELL(0.438 ns) = 6.261 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 6.788 ns rtl~3 8 COMB LCCOMB_X55_Y25_N26 5 " "Info: 8: + IC(0.252 ns) + CELL(0.275 ns) = 6.788 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 8.138 ns coincidence_pulse_1:CP3\|y~1 9 COMB LCCOMB_X55_Y25_N8 1 " "Info: 9: + IC(0.930 ns) + CELL(0.420 ns) = 8.138 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 8.772 ns coincidence_pulse_1:CP3\|y 10 COMB LCCOMB_X55_Y25_N10 1 " "Info: 10: + IC(0.241 ns) + CELL(0.393 ns) = 8.772 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 10.871 ns coincidence_pulse_1:CP3\|y~clkctrl 11 COMB CLKCTRL_G11 32 " "Info: 11: + IC(2.099 ns) + CELL(0.000 ns) = 10.871 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 12.414 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 12 REG LCFF_X33_Y19_N31 2 " "Info: 12: + IC(1.006 ns) + CELL(0.537 ns) = 12.414 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.691 ns ( 37.79 % ) " "Info: Total cell delay = 4.691 ns ( 37.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.723 ns ( 62.21 % ) " "Info: Total interconnect delay = 7.723 ns ( 62.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.414 ns" { KEY[0] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.414 ns" { KEY[0] KEY[0]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.361ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.393ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 9.935 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to source register is 9.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 12 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 12; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.393 ns) 2.596 ns pulse_ander:PC2\|pulse_out 2 COMB LCCOMB_X57_Y25_N2 5 " "Info: 2: + IC(1.341 ns) + CELL(0.393 ns) = 2.596 ns; Loc. = LCCOMB_X57_Y25_N2; Fanout = 5; COMB Node = 'pulse_ander:PC2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { KEY[0] pulse_ander:PC2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 3.007 ns pulse_ander:PC5\|pulse_out 3 COMB LCCOMB_X57_Y25_N6 4 " "Info: 3: + IC(0.261 ns) + CELL(0.150 ns) = 3.007 ns; Loc. = LCCOMB_X57_Y25_N6; Fanout = 4; COMB Node = 'pulse_ander:PC5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 3.602 ns pulse_ander:PC8\|pulse_out 4 COMB LCCOMB_X56_Y25_N4 5 " "Info: 4: + IC(0.445 ns) + CELL(0.150 ns) = 3.602 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.275 ns) 4.331 ns mux4to1:MC\|pulseout~1 5 COMB LCCOMB_X56_Y25_N28 1 " "Info: 5: + IC(0.454 ns) + CELL(0.275 ns) = 4.331 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 5.190 ns rtl~2 6 COMB LCCOMB_X55_Y25_N20 5 " "Info: 6: + IC(0.440 ns) + CELL(0.419 ns) = 5.190 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 6.293 ns coincidence_pulse_1:CP3\|y 7 COMB LCCOMB_X55_Y25_N10 1 " "Info: 7: + IC(0.693 ns) + CELL(0.410 ns) = 6.293 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.392 ns coincidence_pulse_1:CP3\|y~clkctrl 8 COMB CLKCTRL_G11 32 " "Info: 8: + IC(2.099 ns) + CELL(0.000 ns) = 8.392 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.935 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 9 REG LCFF_X33_Y19_N31 2 " "Info: 9: + IC(1.006 ns) + CELL(0.537 ns) = 9.935 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.196 ns ( 32.17 % ) " "Info: Total cell delay = 3.196 ns ( 32.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.739 ns ( 67.83 % ) " "Info: Total interconnect delay = 6.739 ns ( 67.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.935 ns" { KEY[0] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.935 ns" { KEY[0] KEY[0]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.341ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.393ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.414 ns" { KEY[0] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.414 ns" { KEY[0] KEY[0]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.361ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.393ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.935 ns" { KEY[0] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.935 ns" { KEY[0] KEY[0]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.341ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.393ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.414 ns" { KEY[0] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.414 ns" { KEY[0] KEY[0]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.361ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.393ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.935 ns" { KEY[0] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.935 ns" { KEY[0] KEY[0]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.341ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.393ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Dummy_in\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Dummy_in\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] Dummy_in\[1\] 1.927 ns " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"Dummy_in\[1\]\" (Hold time is 1.927 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.458 ns + Largest " "Info: + Largest clock skew is 2.458 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[1\] destination 12.115 ns + Longest register " "Info: + Longest clock path from clock \"Dummy_in\[1\]\" to destination register is 12.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Dummy_in\[1\] 1 CLK PIN_K23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K23; Fanout = 4; CLK Node = 'Dummy_in\[1\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[1] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.275 ns) 2.317 ns pulse_ander:PB2\|pulse_out 2 COMB LCCOMB_X57_Y25_N8 5 " "Info: 2: + IC(1.200 ns) + CELL(0.275 ns) = 2.317 ns; Loc. = LCCOMB_X57_Y25_N8; Fanout = 5; COMB Node = 'pulse_ander:PB2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { Dummy_in[1] pulse_ander:PB2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 2.961 ns pulse_ander:PB5\|pulse_out 3 COMB LCCOMB_X57_Y25_N30 4 " "Info: 3: + IC(0.251 ns) + CELL(0.393 ns) = 2.961 ns; Loc. = LCCOMB_X57_Y25_N30; Fanout = 4; COMB Node = 'pulse_ander:PB5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.150 ns) 3.524 ns pulse_ander:PB8\|pulse_out 4 COMB LCCOMB_X56_Y25_N18 5 " "Info: 4: + IC(0.413 ns) + CELL(0.150 ns) = 3.524 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 4.409 ns pulse_ander:PB11\|pulse_out 5 COMB LCCOMB_X56_Y25_N14 2 " "Info: 5: + IC(0.475 ns) + CELL(0.410 ns) = 4.409 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 5.259 ns mux4to1:MB\|pulseout~0 6 COMB LCCOMB_X55_Y25_N12 1 " "Info: 6: + IC(0.430 ns) + CELL(0.420 ns) = 5.259 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.962 ns mux4to1:MB\|pulseout~140 7 COMB LCCOMB_X55_Y25_N16 1 " "Info: 7: + IC(0.265 ns) + CELL(0.438 ns) = 5.962 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 6.489 ns rtl~3 8 COMB LCCOMB_X55_Y25_N26 5 " "Info: 8: + IC(0.252 ns) + CELL(0.275 ns) = 6.489 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 7.839 ns coincidence_pulse_1:CP3\|y~1 9 COMB LCCOMB_X55_Y25_N8 1 " "Info: 9: + IC(0.930 ns) + CELL(0.420 ns) = 7.839 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 8.473 ns coincidence_pulse_1:CP3\|y 10 COMB LCCOMB_X55_Y25_N10 1 " "Info: 10: + IC(0.241 ns) + CELL(0.393 ns) = 8.473 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 10.572 ns coincidence_pulse_1:CP3\|y~clkctrl 11 COMB CLKCTRL_G11 32 " "Info: 11: + IC(2.099 ns) + CELL(0.000 ns) = 10.572 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 12.115 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 12 REG LCFF_X33_Y19_N31 2 " "Info: 12: + IC(1.006 ns) + CELL(0.537 ns) = 12.115 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.553 ns ( 37.58 % ) " "Info: Total cell delay = 4.553 ns ( 37.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.562 ns ( 62.42 % ) " "Info: Total interconnect delay = 7.562 ns ( 62.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.115 ns" { Dummy_in[1] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.115 ns" { Dummy_in[1] Dummy_in[1]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.200ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.275ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[1\] source 9.657 ns - Shortest register " "Info: - Shortest clock path from clock \"Dummy_in\[1\]\" to source register is 9.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Dummy_in\[1\] 1 CLK PIN_K23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K23; Fanout = 4; CLK Node = 'Dummy_in\[1\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[1] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.275 ns) 2.318 ns pulse_ander:PC2\|pulse_out 2 COMB LCCOMB_X57_Y25_N2 5 " "Info: 2: + IC(1.201 ns) + CELL(0.275 ns) = 2.318 ns; Loc. = LCCOMB_X57_Y25_N2; Fanout = 5; COMB Node = 'pulse_ander:PC2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { Dummy_in[1] pulse_ander:PC2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 2.729 ns pulse_ander:PC5\|pulse_out 3 COMB LCCOMB_X57_Y25_N6 4 " "Info: 3: + IC(0.261 ns) + CELL(0.150 ns) = 2.729 ns; Loc. = LCCOMB_X57_Y25_N6; Fanout = 4; COMB Node = 'pulse_ander:PC5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 3.324 ns pulse_ander:PC8\|pulse_out 4 COMB LCCOMB_X56_Y25_N4 5 " "Info: 4: + IC(0.445 ns) + CELL(0.150 ns) = 3.324 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.275 ns) 4.053 ns mux4to1:MC\|pulseout~1 5 COMB LCCOMB_X56_Y25_N28 1 " "Info: 5: + IC(0.454 ns) + CELL(0.275 ns) = 4.053 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 4.912 ns rtl~2 6 COMB LCCOMB_X55_Y25_N20 5 " "Info: 6: + IC(0.440 ns) + CELL(0.419 ns) = 4.912 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 6.015 ns coincidence_pulse_1:CP3\|y 7 COMB LCCOMB_X55_Y25_N10 1 " "Info: 7: + IC(0.693 ns) + CELL(0.410 ns) = 6.015 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.114 ns coincidence_pulse_1:CP3\|y~clkctrl 8 COMB CLKCTRL_G11 32 " "Info: 8: + IC(2.099 ns) + CELL(0.000 ns) = 8.114 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.657 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 9 REG LCFF_X33_Y19_N31 2 " "Info: 9: + IC(1.006 ns) + CELL(0.537 ns) = 9.657 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.058 ns ( 31.67 % ) " "Info: Total cell delay = 3.058 ns ( 31.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.599 ns ( 68.33 % ) " "Info: Total interconnect delay = 6.599 ns ( 68.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.657 ns" { Dummy_in[1] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.657 ns" { Dummy_in[1] Dummy_in[1]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.201ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.275ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.115 ns" { Dummy_in[1] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.115 ns" { Dummy_in[1] Dummy_in[1]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.200ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.275ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.657 ns" { Dummy_in[1] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.657 ns" { Dummy_in[1] Dummy_in[1]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.201ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.275ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.115 ns" { Dummy_in[1] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.115 ns" { Dummy_in[1] Dummy_in[1]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.200ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.275ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.657 ns" { Dummy_in[1] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.657 ns" { Dummy_in[1] Dummy_in[1]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.201ns 0.261ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.842ns 0.275ns 0.150ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Dummy_in\[4\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Dummy_in\[4\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] Dummy_in\[4\] 1.767 ns " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"Dummy_in\[4\]\" (Hold time is 1.767 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.298 ns + Largest " "Info: + Largest clock skew is 2.298 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[4\] destination 11.784 ns + Longest register " "Info: + Longest clock path from clock \"Dummy_in\[4\]\" to destination register is 11.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[4\] 1 CLK PIN_H26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_H26; Fanout = 4; CLK Node = 'Dummy_in\[4\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[4] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.358 ns) + CELL(0.410 ns) 2.630 ns pulse_ander:PB5\|pulse_out 2 COMB LCCOMB_X57_Y25_N30 4 " "Info: 2: + IC(1.358 ns) + CELL(0.410 ns) = 2.630 ns; Loc. = LCCOMB_X57_Y25_N30; Fanout = 4; COMB Node = 'pulse_ander:PB5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { Dummy_in[4] pulse_ander:PB5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.150 ns) 3.193 ns pulse_ander:PB8\|pulse_out 3 COMB LCCOMB_X56_Y25_N18 5 " "Info: 3: + IC(0.413 ns) + CELL(0.150 ns) = 3.193 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 4.078 ns pulse_ander:PB11\|pulse_out 4 COMB LCCOMB_X56_Y25_N14 2 " "Info: 4: + IC(0.475 ns) + CELL(0.410 ns) = 4.078 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 4.928 ns mux4to1:MB\|pulseout~0 5 COMB LCCOMB_X55_Y25_N12 1 " "Info: 5: + IC(0.430 ns) + CELL(0.420 ns) = 4.928 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 5.631 ns mux4to1:MB\|pulseout~140 6 COMB LCCOMB_X55_Y25_N16 1 " "Info: 6: + IC(0.265 ns) + CELL(0.438 ns) = 5.631 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 6.158 ns rtl~3 7 COMB LCCOMB_X55_Y25_N26 5 " "Info: 7: + IC(0.252 ns) + CELL(0.275 ns) = 6.158 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 7.508 ns coincidence_pulse_1:CP3\|y~1 8 COMB LCCOMB_X55_Y25_N8 1 " "Info: 8: + IC(0.930 ns) + CELL(0.420 ns) = 7.508 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 8.142 ns coincidence_pulse_1:CP3\|y 9 COMB LCCOMB_X55_Y25_N10 1 " "Info: 9: + IC(0.241 ns) + CELL(0.393 ns) = 8.142 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 10.241 ns coincidence_pulse_1:CP3\|y~clkctrl 10 COMB CLKCTRL_G11 32 " "Info: 10: + IC(2.099 ns) + CELL(0.000 ns) = 10.241 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 11.784 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 11 REG LCFF_X33_Y19_N31 2 " "Info: 11: + IC(1.006 ns) + CELL(0.537 ns) = 11.784 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.315 ns ( 36.62 % ) " "Info: Total cell delay = 4.315 ns ( 36.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.469 ns ( 63.38 % ) " "Info: Total interconnect delay = 7.469 ns ( 63.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.784 ns" { Dummy_in[4] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.784 ns" { Dummy_in[4] Dummy_in[4]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.358ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.410ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[4\] source 9.486 ns - Shortest register " "Info: - Shortest clock path from clock \"Dummy_in\[4\]\" to source register is 9.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[4\] 1 CLK PIN_H26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_H26; Fanout = 4; CLK Node = 'Dummy_in\[4\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[4] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.275 ns) 2.558 ns pulse_ander:PC5\|pulse_out 2 COMB LCCOMB_X57_Y25_N6 4 " "Info: 2: + IC(1.421 ns) + CELL(0.275 ns) = 2.558 ns; Loc. = LCCOMB_X57_Y25_N6; Fanout = 4; COMB Node = 'pulse_ander:PC5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { Dummy_in[4] pulse_ander:PC5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 3.153 ns pulse_ander:PC8\|pulse_out 3 COMB LCCOMB_X56_Y25_N4 5 " "Info: 3: + IC(0.445 ns) + CELL(0.150 ns) = 3.153 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.275 ns) 3.882 ns mux4to1:MC\|pulseout~1 4 COMB LCCOMB_X56_Y25_N28 1 " "Info: 4: + IC(0.454 ns) + CELL(0.275 ns) = 3.882 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 4.741 ns rtl~2 5 COMB LCCOMB_X55_Y25_N20 5 " "Info: 5: + IC(0.440 ns) + CELL(0.419 ns) = 4.741 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.844 ns coincidence_pulse_1:CP3\|y 6 COMB LCCOMB_X55_Y25_N10 1 " "Info: 6: + IC(0.693 ns) + CELL(0.410 ns) = 5.844 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.943 ns coincidence_pulse_1:CP3\|y~clkctrl 7 COMB CLKCTRL_G11 32 " "Info: 7: + IC(2.099 ns) + CELL(0.000 ns) = 7.943 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.486 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 8 REG LCFF_X33_Y19_N31 2 " "Info: 8: + IC(1.006 ns) + CELL(0.537 ns) = 9.486 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.928 ns ( 30.87 % ) " "Info: Total cell delay = 2.928 ns ( 30.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.558 ns ( 69.13 % ) " "Info: Total interconnect delay = 6.558 ns ( 69.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.486 ns" { Dummy_in[4] pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.486 ns" { Dummy_in[4] Dummy_in[4]~combout pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.421ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.275ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.784 ns" { Dummy_in[4] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.784 ns" { Dummy_in[4] Dummy_in[4]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.358ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.410ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.486 ns" { Dummy_in[4] pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.486 ns" { Dummy_in[4] Dummy_in[4]~combout pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.421ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.275ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.784 ns" { Dummy_in[4] pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.784 ns" { Dummy_in[4] Dummy_in[4]~combout pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.358ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.410ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.486 ns" { Dummy_in[4] pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.486 ns" { Dummy_in[4] Dummy_in[4]~combout pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.421ns 0.445ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.275ns 0.150ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Dummy_in\[6\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Dummy_in\[6\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] Dummy_in\[6\] 1.54 ns " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"Dummy_in\[6\]\" (Hold time is 1.54 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.071 ns + Largest " "Info: + Largest clock skew is 2.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[6\] destination 11.103 ns + Longest register " "Info: + Longest clock path from clock \"Dummy_in\[6\]\" to destination register is 11.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Dummy_in\[6\] 1 CLK PIN_J24 8 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J24; Fanout = 8; CLK Node = 'Dummy_in\[6\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[6] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.275 ns) 2.512 ns pulse_ander:PB8\|pulse_out 2 COMB LCCOMB_X56_Y25_N18 5 " "Info: 2: + IC(1.385 ns) + CELL(0.275 ns) = 2.512 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { Dummy_in[6] pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 3.397 ns pulse_ander:PB11\|pulse_out 3 COMB LCCOMB_X56_Y25_N14 2 " "Info: 3: + IC(0.475 ns) + CELL(0.410 ns) = 3.397 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 4.247 ns mux4to1:MB\|pulseout~0 4 COMB LCCOMB_X55_Y25_N12 1 " "Info: 4: + IC(0.430 ns) + CELL(0.420 ns) = 4.247 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 4.950 ns mux4to1:MB\|pulseout~140 5 COMB LCCOMB_X55_Y25_N16 1 " "Info: 5: + IC(0.265 ns) + CELL(0.438 ns) = 4.950 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 5.477 ns rtl~3 6 COMB LCCOMB_X55_Y25_N26 5 " "Info: 6: + IC(0.252 ns) + CELL(0.275 ns) = 5.477 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 6.827 ns coincidence_pulse_1:CP3\|y~1 7 COMB LCCOMB_X55_Y25_N8 1 " "Info: 7: + IC(0.930 ns) + CELL(0.420 ns) = 6.827 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 7.461 ns coincidence_pulse_1:CP3\|y 8 COMB LCCOMB_X55_Y25_N10 1 " "Info: 8: + IC(0.241 ns) + CELL(0.393 ns) = 7.461 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 9.560 ns coincidence_pulse_1:CP3\|y~clkctrl 9 COMB CLKCTRL_G11 32 " "Info: 9: + IC(2.099 ns) + CELL(0.000 ns) = 9.560 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 11.103 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 10 REG LCFF_X33_Y19_N31 2 " "Info: 10: + IC(1.006 ns) + CELL(0.537 ns) = 11.103 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.020 ns ( 36.21 % ) " "Info: Total cell delay = 4.020 ns ( 36.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.083 ns ( 63.79 % ) " "Info: Total interconnect delay = 7.083 ns ( 63.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.103 ns" { Dummy_in[6] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.103 ns" { Dummy_in[6] Dummy_in[6]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.385ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.275ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[6\] source 9.032 ns - Shortest register " "Info: - Shortest clock path from clock \"Dummy_in\[6\]\" to source register is 9.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Dummy_in\[6\] 1 CLK PIN_J24 8 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J24; Fanout = 8; CLK Node = 'Dummy_in\[6\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[6] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.410 ns) 2.699 ns pulse_ander:PC8\|pulse_out 2 COMB LCCOMB_X56_Y25_N4 5 " "Info: 2: + IC(1.437 ns) + CELL(0.410 ns) = 2.699 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { Dummy_in[6] pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.275 ns) 3.428 ns mux4to1:MC\|pulseout~1 3 COMB LCCOMB_X56_Y25_N28 1 " "Info: 3: + IC(0.454 ns) + CELL(0.275 ns) = 3.428 ns; Loc. = LCCOMB_X56_Y25_N28; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.419 ns) 4.287 ns rtl~2 4 COMB LCCOMB_X55_Y25_N20 5 " "Info: 4: + IC(0.440 ns) + CELL(0.419 ns) = 4.287 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { mux4to1:MC|pulseout~1 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.390 ns coincidence_pulse_1:CP3\|y 5 COMB LCCOMB_X55_Y25_N10 1 " "Info: 5: + IC(0.693 ns) + CELL(0.410 ns) = 5.390 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.489 ns coincidence_pulse_1:CP3\|y~clkctrl 6 COMB CLKCTRL_G11 32 " "Info: 6: + IC(2.099 ns) + CELL(0.000 ns) = 7.489 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 9.032 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y19_N31 2 " "Info: 7: + IC(1.006 ns) + CELL(0.537 ns) = 9.032 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.903 ns ( 32.14 % ) " "Info: Total cell delay = 2.903 ns ( 32.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.129 ns ( 67.86 % ) " "Info: Total interconnect delay = 6.129 ns ( 67.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.032 ns" { Dummy_in[6] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.032 ns" { Dummy_in[6] Dummy_in[6]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.437ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.410ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.103 ns" { Dummy_in[6] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.103 ns" { Dummy_in[6] Dummy_in[6]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.385ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.275ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.032 ns" { Dummy_in[6] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.032 ns" { Dummy_in[6] Dummy_in[6]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.437ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.410ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.103 ns" { Dummy_in[6] pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.103 ns" { Dummy_in[6] Dummy_in[6]~combout pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.385ns 0.475ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.275ns 0.410ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.032 ns" { Dummy_in[6] pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.032 ns" { Dummy_in[6] Dummy_in[6]~combout pulse_ander:PC8|pulse_out mux4to1:MC|pulseout~1 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.437ns 0.454ns 0.440ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.852ns 0.410ns 0.275ns 0.419ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Dummy_in\[9\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"Dummy_in\[9\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] Dummy_in\[9\] 762 ps " "Info: Found hold time violation between source  pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"Dummy_in\[9\]\" (Hold time is 762 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.293 ns + Largest " "Info: + Largest clock skew is 1.293 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[9\] destination 10.065 ns + Longest register " "Info: + Longest clock path from clock \"Dummy_in\[9\]\" to destination register is 10.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[9\] 1 CLK PIN_H25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_H25; Fanout = 8; CLK Node = 'Dummy_in\[9\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[9] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.150 ns) 2.359 ns pulse_ander:PB11\|pulse_out 2 COMB LCCOMB_X56_Y25_N14 2 " "Info: 2: + IC(1.347 ns) + CELL(0.150 ns) = 2.359 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { Dummy_in[9] pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 3.209 ns mux4to1:MB\|pulseout~0 3 COMB LCCOMB_X55_Y25_N12 1 " "Info: 3: + IC(0.430 ns) + CELL(0.420 ns) = 3.209 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 3.912 ns mux4to1:MB\|pulseout~140 4 COMB LCCOMB_X55_Y25_N16 1 " "Info: 4: + IC(0.265 ns) + CELL(0.438 ns) = 3.912 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 4.439 ns rtl~3 5 COMB LCCOMB_X55_Y25_N26 5 " "Info: 5: + IC(0.252 ns) + CELL(0.275 ns) = 4.439 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.420 ns) 5.789 ns coincidence_pulse_1:CP3\|y~1 6 COMB LCCOMB_X55_Y25_N8 1 " "Info: 6: + IC(0.930 ns) + CELL(0.420 ns) = 5.789 ns; Loc. = LCCOMB_X55_Y25_N8; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { rtl~3 coincidence_pulse_1:CP3|y~1 } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 6.423 ns coincidence_pulse_1:CP3\|y 7 COMB LCCOMB_X55_Y25_N10 1 " "Info: 7: + IC(0.241 ns) + CELL(0.393 ns) = 6.423 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 8.522 ns coincidence_pulse_1:CP3\|y~clkctrl 8 COMB CLKCTRL_G11 32 " "Info: 8: + IC(2.099 ns) + CELL(0.000 ns) = 8.522 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 10.065 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 9 REG LCFF_X33_Y19_N31 2 " "Info: 9: + IC(1.006 ns) + CELL(0.537 ns) = 10.065 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.495 ns ( 34.72 % ) " "Info: Total cell delay = 3.495 ns ( 34.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.570 ns ( 65.28 % ) " "Info: Total interconnect delay = 6.570 ns ( 65.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.065 ns" { Dummy_in[9] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.065 ns" { Dummy_in[9] Dummy_in[9]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.347ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.150ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Dummy_in\[9\] source 8.772 ns - Shortest register " "Info: - Shortest clock path from clock \"Dummy_in\[9\]\" to source register is 8.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[9\] 1 CLK PIN_H25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_H25; Fanout = 8; CLK Node = 'Dummy_in\[9\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[9] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.410 ns) 2.668 ns pulse_ander:PC11\|pulse_out 2 COMB LCCOMB_X56_Y25_N30 2 " "Info: 2: + IC(1.396 ns) + CELL(0.410 ns) = 2.668 ns; Loc. = LCCOMB_X56_Y25_N30; Fanout = 2; COMB Node = 'pulse_ander:PC11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { Dummy_in[9] pulse_ander:PC11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.150 ns) 3.234 ns mux4to1:MC\|pulseout~0 3 COMB LCCOMB_X55_Y25_N0 1 " "Info: 3: + IC(0.416 ns) + CELL(0.150 ns) = 3.234 ns; Loc. = LCCOMB_X55_Y25_N0; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 3.634 ns mux4to1:MC\|pulseout~140 4 COMB LCCOMB_X55_Y25_N30 1 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 3.634 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.027 ns rtl~2 5 COMB LCCOMB_X55_Y25_N20 5 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 4.027 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { mux4to1:MC|pulseout~140 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.410 ns) 5.130 ns coincidence_pulse_1:CP3\|y 6 COMB LCCOMB_X55_Y25_N10 1 " "Info: 6: + IC(0.693 ns) + CELL(0.410 ns) = 5.130 ns; Loc. = LCCOMB_X55_Y25_N10; Fanout = 1; COMB Node = 'coincidence_pulse_1:CP3\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { rtl~2 coincidence_pulse_1:CP3|y } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.000 ns) 7.229 ns coincidence_pulse_1:CP3\|y~clkctrl 7 COMB CLKCTRL_G11 32 " "Info: 7: + IC(2.099 ns) + CELL(0.000 ns) = 7.229 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'coincidence_pulse_1:CP3\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse_1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 8.772 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 8 REG LCFF_X33_Y19_N31 2 " "Info: 8: + IC(1.006 ns) + CELL(0.537 ns) = 8.772 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.669 ns ( 30.43 % ) " "Info: Total cell delay = 2.669 ns ( 30.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.103 ns ( 69.57 % ) " "Info: Total interconnect delay = 6.103 ns ( 69.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.772 ns" { Dummy_in[9] pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.772 ns" { Dummy_in[9] Dummy_in[9]~combout pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.396ns 0.416ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.410ns 0.150ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.065 ns" { Dummy_in[9] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.065 ns" { Dummy_in[9] Dummy_in[9]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.347ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.150ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.772 ns" { Dummy_in[9] pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.772 ns" { Dummy_in[9] Dummy_in[9]~combout pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.396ns 0.416ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.410ns 0.150ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y19_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 1; COMB Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y19_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y19_N31; Fanout = 2; REG Node = 'counter:C7\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.065 ns" { Dummy_in[9] pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.065 ns" { Dummy_in[9] Dummy_in[9]~combout pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse_1:CP3|y~1 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.347ns 0.430ns 0.265ns 0.252ns 0.930ns 0.241ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.150ns 0.420ns 0.438ns 0.275ns 0.420ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.772 ns" { Dummy_in[9] pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "8.772 ns" { Dummy_in[9] Dummy_in[9]~combout pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse_1:CP3|y coincidence_pulse_1:CP3|y~clkctrl counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.396ns 0.416ns 0.250ns 0.243ns 0.693ns 2.099ns 1.006ns } { 0.000ns 0.862ns 0.410ns 0.150ns 0.150ns 0.150ns 0.410ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C7|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "GPIO_0\[16\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"GPIO_0\[16\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] GPIO_0\[16\] 804 ps " "Info: Found hold time violation between source  pin or register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"GPIO_0\[16\]\" (Hold time is 804 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.335 ns + Largest " "Info: + Largest clock skew is 1.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[16\] destination 11.753 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_0\[16\]\" to destination register is 11.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_0\[16\] 1 CLK PIN_H23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_H23; Fanout = 7; CLK Node = 'GPIO_0\[16\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.275 ns) 2.547 ns pulse_ander:PD2\|pulse_out 2 COMB LCCOMB_X57_Y25_N28 5 " "Info: 2: + IC(1.420 ns) + CELL(0.275 ns) = 2.547 ns; Loc. = LCCOMB_X57_Y25_N28; Fanout = 5; COMB Node = 'pulse_ander:PD2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { GPIO_0[16] pulse_ander:PD2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.393 ns) 3.199 ns pulse_ander:PD5\|pulse_out 3 COMB LCCOMB_X57_Y25_N22 4 " "Info: 3: + IC(0.259 ns) + CELL(0.393 ns) = 3.199 ns; Loc. = LCCOMB_X57_Y25_N22; Fanout = 4; COMB Node = 'pulse_ander:PD5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { pulse_ander:PD2|pulse_out pulse_ander:PD5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.393 ns) 4.050 ns pulse_ander:PD8\|pulse_out 4 COMB LCCOMB_X56_Y25_N0 5 " "Info: 4: + IC(0.458 ns) + CELL(0.393 ns) = 4.050 ns; Loc. = LCCOMB_X56_Y25_N0; Fanout = 5; COMB Node = 'pulse_ander:PD8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { pulse_ander:PD5|pulse_out pulse_ander:PD8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 4.460 ns pulse_ander:PD11\|pulse_out 5 COMB LCCOMB_X56_Y25_N6 2 " "Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 4.460 ns; Loc. = LCCOMB_X56_Y25_N6; Fanout = 2; COMB Node = 'pulse_ander:PD11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pulse_ander:PD8|pulse_out pulse_ander:PD11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.150 ns) 5.068 ns mux4to1:MD\|pulseout~0 6 COMB LCCOMB_X55_Y25_N22 1 " "Info: 6: + IC(0.458 ns) + CELL(0.150 ns) = 5.068 ns; Loc. = LCCOMB_X55_Y25_N22; Fanout = 1; COMB Node = 'mux4to1:MD\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { pulse_ander:PD11|pulse_out mux4to1:MD|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 5.739 ns mux4to1:MD\|pulseout~140 7 COMB LCCOMB_X55_Y25_N18 1 " "Info: 7: + IC(0.251 ns) + CELL(0.420 ns) = 5.739 ns; Loc. = LCCOMB_X55_Y25_N18; Fanout = 1; COMB Node = 'mux4to1:MD\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { mux4to1:MD|pulseout~0 mux4to1:MD|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 6.138 ns rtl~4 8 COMB LCCOMB_X55_Y25_N14 5 " "Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 6.138 ns; Loc. = LCCOMB_X55_Y25_N14; Fanout = 5; COMB Node = 'rtl~4'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { mux4to1:MD|pulseout~140 rtl~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.438 ns) 7.677 ns coincidence_pulse:CP0\|y~33 9 COMB LCCOMB_X56_Y19_N28 1 " "Info: 9: + IC(1.101 ns) + CELL(0.438 ns) = 7.677 ns; Loc. = LCCOMB_X56_Y19_N28; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { rtl~4 coincidence_pulse:CP0|y~33 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 8.071 ns coincidence_pulse:CP0\|y 10 COMB LCCOMB_X56_Y19_N6 1 " "Info: 10: + IC(0.244 ns) + CELL(0.150 ns) = 8.071 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 10.199 ns coincidence_pulse:CP0\|y~clkctrl 11 COMB CLKCTRL_G15 32 " "Info: 11: + IC(2.128 ns) + CELL(0.000 ns) = 10.199 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 11.753 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 12 REG LCFF_X33_Y16_N31 2 " "Info: 12: + IC(1.017 ns) + CELL(0.537 ns) = 11.753 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.908 ns ( 33.25 % ) " "Info: Total cell delay = 3.908 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.845 ns ( 66.75 % ) " "Info: Total interconnect delay = 7.845 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.753 ns" { GPIO_0[16] pulse_ander:PD2|pulse_out pulse_ander:PD5|pulse_out pulse_ander:PD8|pulse_out pulse_ander:PD11|pulse_out mux4to1:MD|pulseout~0 mux4to1:MD|pulseout~140 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.753 ns" { GPIO_0[16] GPIO_0[16]~combout pulse_ander:PD2|pulse_out pulse_ander:PD5|pulse_out pulse_ander:PD8|pulse_out pulse_ander:PD11|pulse_out mux4to1:MD|pulseout~0 mux4to1:MD|pulseout~140 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.420ns 0.259ns 0.458ns 0.260ns 0.458ns 0.251ns 0.249ns 1.101ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.393ns 0.150ns 0.150ns 0.420ns 0.150ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[16\] source 10.418 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_0\[16\]\" to source register is 10.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_0\[16\] 1 CLK PIN_H23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_H23; Fanout = 7; CLK Node = 'GPIO_0\[16\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.435 ns) + CELL(0.150 ns) 3.437 ns mux4to1:MD\|pulseout~2 2 COMB LCCOMB_X57_Y25_N26 1 " "Info: 2: + IC(2.435 ns) + CELL(0.150 ns) = 3.437 ns; Loc. = LCCOMB_X57_Y25_N26; Fanout = 1; COMB Node = 'mux4to1:MD\|pulseout~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { GPIO_0[16] mux4to1:MD|pulseout~2 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.419 ns) 4.803 ns rtl~4 3 COMB LCCOMB_X55_Y25_N14 5 " "Info: 3: + IC(0.947 ns) + CELL(0.419 ns) = 4.803 ns; Loc. = LCCOMB_X55_Y25_N14; Fanout = 5; COMB Node = 'rtl~4'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { mux4to1:MD|pulseout~2 rtl~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.438 ns) 6.342 ns coincidence_pulse:CP0\|y~33 4 COMB LCCOMB_X56_Y19_N28 1 " "Info: 4: + IC(1.101 ns) + CELL(0.438 ns) = 6.342 ns; Loc. = LCCOMB_X56_Y19_N28; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~33'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { rtl~4 coincidence_pulse:CP0|y~33 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 6.736 ns coincidence_pulse:CP0\|y 5 COMB LCCOMB_X56_Y19_N6 1 " "Info: 5: + IC(0.244 ns) + CELL(0.150 ns) = 6.736 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 8.864 ns coincidence_pulse:CP0\|y~clkctrl 6 COMB CLKCTRL_G15 32 " "Info: 6: + IC(2.128 ns) + CELL(0.000 ns) = 8.864 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 10.418 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y16_N31 2 " "Info: 7: + IC(1.017 ns) + CELL(0.537 ns) = 10.418 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.546 ns ( 24.44 % ) " "Info: Total cell delay = 2.546 ns ( 24.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.872 ns ( 75.56 % ) " "Info: Total interconnect delay = 7.872 ns ( 75.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.418 ns" { GPIO_0[16] mux4to1:MD|pulseout~2 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.418 ns" { GPIO_0[16] GPIO_0[16]~combout mux4to1:MD|pulseout~2 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.435ns 0.947ns 1.101ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.150ns 0.419ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.753 ns" { GPIO_0[16] pulse_ander:PD2|pulse_out pulse_ander:PD5|pulse_out pulse_ander:PD8|pulse_out pulse_ander:PD11|pulse_out mux4to1:MD|pulseout~0 mux4to1:MD|pulseout~140 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.753 ns" { GPIO_0[16] GPIO_0[16]~combout pulse_ander:PD2|pulse_out pulse_ander:PD5|pulse_out pulse_ander:PD8|pulse_out pulse_ander:PD11|pulse_out mux4to1:MD|pulseout~0 mux4to1:MD|pulseout~140 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.420ns 0.259ns 0.458ns 0.260ns 0.458ns 0.251ns 0.249ns 1.101ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.393ns 0.150ns 0.150ns 0.420ns 0.150ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.418 ns" { GPIO_0[16] mux4to1:MD|pulseout~2 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.418 ns" { GPIO_0[16] GPIO_0[16]~combout mux4to1:MD|pulseout~2 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.435ns 0.947ns 1.101ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.150ns 0.419ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y16_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y16_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y16_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.753 ns" { GPIO_0[16] pulse_ander:PD2|pulse_out pulse_ander:PD5|pulse_out pulse_ander:PD8|pulse_out pulse_ander:PD11|pulse_out mux4to1:MD|pulseout~0 mux4to1:MD|pulseout~140 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "11.753 ns" { GPIO_0[16] GPIO_0[16]~combout pulse_ander:PD2|pulse_out pulse_ander:PD5|pulse_out pulse_ander:PD8|pulse_out pulse_ander:PD11|pulse_out mux4to1:MD|pulseout~0 mux4to1:MD|pulseout~140 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.420ns 0.259ns 0.458ns 0.260ns 0.458ns 0.251ns 0.249ns 1.101ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.393ns 0.150ns 0.150ns 0.420ns 0.150ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.418 ns" { GPIO_0[16] mux4to1:MD|pulseout~2 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.418 ns" { GPIO_0[16] GPIO_0[16]~combout mux4to1:MD|pulseout~2 rtl~4 coincidence_pulse:CP0|y~33 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.435ns 0.947ns 1.101ns 0.244ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.150ns 0.419ns 0.438ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "GPIO_0\[12\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"GPIO_0\[12\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] GPIO_0\[12\] 1.362 ns " "Info: Found hold time violation between source  pin or register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"GPIO_0\[12\]\" (Hold time is 1.362 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.893 ns + Largest " "Info: + Largest clock skew is 1.893 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[12\] destination 12.443 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_0\[12\]\" to destination register is 12.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_0\[12\] 1 CLK PIN_G23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G23; Fanout = 7; CLK Node = 'GPIO_0\[12\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.410 ns) 2.636 ns pulse_ander:PB2\|pulse_out 2 COMB LCCOMB_X57_Y25_N8 5 " "Info: 2: + IC(1.374 ns) + CELL(0.410 ns) = 2.636 ns; Loc. = LCCOMB_X57_Y25_N8; Fanout = 5; COMB Node = 'pulse_ander:PB2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { GPIO_0[12] pulse_ander:PB2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.393 ns) 3.280 ns pulse_ander:PB5\|pulse_out 3 COMB LCCOMB_X57_Y25_N30 4 " "Info: 3: + IC(0.251 ns) + CELL(0.393 ns) = 3.280 ns; Loc. = LCCOMB_X57_Y25_N30; Fanout = 4; COMB Node = 'pulse_ander:PB5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.150 ns) 3.843 ns pulse_ander:PB8\|pulse_out 4 COMB LCCOMB_X56_Y25_N18 5 " "Info: 4: + IC(0.413 ns) + CELL(0.150 ns) = 3.843 ns; Loc. = LCCOMB_X56_Y25_N18; Fanout = 5; COMB Node = 'pulse_ander:PB8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.410 ns) 4.728 ns pulse_ander:PB11\|pulse_out 5 COMB LCCOMB_X56_Y25_N14 2 " "Info: 5: + IC(0.475 ns) + CELL(0.410 ns) = 4.728 ns; Loc. = LCCOMB_X56_Y25_N14; Fanout = 2; COMB Node = 'pulse_ander:PB11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.420 ns) 5.578 ns mux4to1:MB\|pulseout~0 6 COMB LCCOMB_X55_Y25_N12 1 " "Info: 6: + IC(0.430 ns) + CELL(0.420 ns) = 5.578 ns; Loc. = LCCOMB_X55_Y25_N12; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 6.281 ns mux4to1:MB\|pulseout~140 7 COMB LCCOMB_X55_Y25_N16 1 " "Info: 7: + IC(0.265 ns) + CELL(0.438 ns) = 6.281 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 6.808 ns rtl~3 8 COMB LCCOMB_X55_Y25_N26 5 " "Info: 8: + IC(0.252 ns) + CELL(0.275 ns) = 6.808 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { mux4to1:MB|pulseout~140 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.245 ns) 8.122 ns coincidence_pulse:CP0\|y~1 9 COMB LCCOMB_X56_Y19_N22 1 " "Info: 9: + IC(1.069 ns) + CELL(0.245 ns) = 8.122 ns; Loc. = LCCOMB_X56_Y19_N22; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { rtl~3 coincidence_pulse:CP0|y~1 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.393 ns) 8.761 ns coincidence_pulse:CP0\|y 10 COMB LCCOMB_X56_Y19_N6 1 " "Info: 10: + IC(0.246 ns) + CELL(0.393 ns) = 8.761 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 10.889 ns coincidence_pulse:CP0\|y~clkctrl 11 COMB CLKCTRL_G15 32 " "Info: 11: + IC(2.128 ns) + CELL(0.000 ns) = 10.889 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 12.443 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 12 REG LCFF_X33_Y16_N31 2 " "Info: 12: + IC(1.017 ns) + CELL(0.537 ns) = 12.443 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.523 ns ( 36.35 % ) " "Info: Total cell delay = 4.523 ns ( 36.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.920 ns ( 63.65 % ) " "Info: Total interconnect delay = 7.920 ns ( 63.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.443 ns" { GPIO_0[12] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.443 ns" { GPIO_0[12] GPIO_0[12]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.374ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 1.069ns 0.246ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.410ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.245ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[12\] source 10.550 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_0\[12\]\" to source register is 10.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns GPIO_0\[12\] 1 CLK PIN_G23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_G23; Fanout = 7; CLK Node = 'GPIO_0\[12\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.928 ns) + CELL(0.275 ns) 4.055 ns mux4to1:MB\|pulseout~1 2 COMB LCCOMB_X56_Y25_N10 1 " "Info: 2: + IC(2.928 ns) + CELL(0.275 ns) = 4.055 ns; Loc. = LCCOMB_X56_Y25_N10; Fanout = 1; COMB Node = 'mux4to1:MB\|pulseout~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { GPIO_0[12] mux4to1:MB|pulseout~1 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.419 ns) 4.915 ns rtl~3 3 COMB LCCOMB_X55_Y25_N26 5 " "Info: 3: + IC(0.441 ns) + CELL(0.419 ns) = 4.915 ns; Loc. = LCCOMB_X55_Y25_N26; Fanout = 5; COMB Node = 'rtl~3'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { mux4to1:MB|pulseout~1 rtl~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.245 ns) 6.229 ns coincidence_pulse:CP0\|y~1 4 COMB LCCOMB_X56_Y19_N22 1 " "Info: 4: + IC(1.069 ns) + CELL(0.245 ns) = 6.229 ns; Loc. = LCCOMB_X56_Y19_N22; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { rtl~3 coincidence_pulse:CP0|y~1 } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.393 ns) 6.868 ns coincidence_pulse:CP0\|y 5 COMB LCCOMB_X56_Y19_N6 1 " "Info: 5: + IC(0.246 ns) + CELL(0.393 ns) = 6.868 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 8.996 ns coincidence_pulse:CP0\|y~clkctrl 6 COMB CLKCTRL_G15 32 " "Info: 6: + IC(2.128 ns) + CELL(0.000 ns) = 8.996 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 10.550 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 7 REG LCFF_X33_Y16_N31 2 " "Info: 7: + IC(1.017 ns) + CELL(0.537 ns) = 10.550 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.721 ns ( 25.79 % ) " "Info: Total cell delay = 2.721 ns ( 25.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.829 ns ( 74.21 % ) " "Info: Total interconnect delay = 7.829 ns ( 74.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.550 ns" { GPIO_0[12] mux4to1:MB|pulseout~1 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.550 ns" { GPIO_0[12] GPIO_0[12]~combout mux4to1:MB|pulseout~1 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.928ns 0.441ns 1.069ns 0.246ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.275ns 0.419ns 0.245ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.443 ns" { GPIO_0[12] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.443 ns" { GPIO_0[12] GPIO_0[12]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.374ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 1.069ns 0.246ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.410ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.245ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.550 ns" { GPIO_0[12] mux4to1:MB|pulseout~1 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.550 ns" { GPIO_0[12] GPIO_0[12]~combout mux4to1:MB|pulseout~1 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.928ns 0.441ns 1.069ns 0.246ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.275ns 0.419ns 0.245ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y16_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y16_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y16_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.443 ns" { GPIO_0[12] pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.443 ns" { GPIO_0[12] GPIO_0[12]~combout pulse_ander:PB2|pulse_out pulse_ander:PB5|pulse_out pulse_ander:PB8|pulse_out pulse_ander:PB11|pulse_out mux4to1:MB|pulseout~0 mux4to1:MB|pulseout~140 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.374ns 0.251ns 0.413ns 0.475ns 0.430ns 0.265ns 0.252ns 1.069ns 0.246ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.410ns 0.393ns 0.150ns 0.410ns 0.420ns 0.438ns 0.275ns 0.245ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.550 ns" { GPIO_0[12] mux4to1:MB|pulseout~1 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.550 ns" { GPIO_0[12] GPIO_0[12]~combout mux4to1:MB|pulseout~1 rtl~3 coincidence_pulse:CP0|y~1 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 2.928ns 0.441ns 1.069ns 0.246ns 2.128ns 1.017ns } { 0.000ns 0.852ns 0.275ns 0.419ns 0.245ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "GPIO_0\[14\] 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"GPIO_0\[14\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] GPIO_0\[14\] 60 ps " "Info: Found hold time violation between source  pin or register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" and destination pin or register \"counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]\" for clock \"GPIO_0\[14\]\" (Hold time is 60 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.591 ns + Largest " "Info: + Largest clock skew is 0.591 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[14\] destination 10.397 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_0\[14\]\" to destination register is 10.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns GPIO_0\[14\] 1 CLK PIN_K22 7 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_K22; Fanout = 7; CLK Node = 'GPIO_0\[14\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.150 ns) 2.477 ns pulse_ander:PC2\|pulse_out 2 COMB LCCOMB_X57_Y25_N2 5 " "Info: 2: + IC(1.495 ns) + CELL(0.150 ns) = 2.477 ns; Loc. = LCCOMB_X57_Y25_N2; Fanout = 5; COMB Node = 'pulse_ander:PC2\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { GPIO_0[14] pulse_ander:PC2|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 2.888 ns pulse_ander:PC5\|pulse_out 3 COMB LCCOMB_X57_Y25_N6 4 " "Info: 3: + IC(0.261 ns) + CELL(0.150 ns) = 2.888 ns; Loc. = LCCOMB_X57_Y25_N6; Fanout = 4; COMB Node = 'pulse_ander:PC5\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 3.483 ns pulse_ander:PC8\|pulse_out 4 COMB LCCOMB_X56_Y25_N4 5 " "Info: 4: + IC(0.445 ns) + CELL(0.150 ns) = 3.483 ns; Loc. = LCCOMB_X56_Y25_N4; Fanout = 5; COMB Node = 'pulse_ander:PC8\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 4.029 ns pulse_ander:PC11\|pulse_out 5 COMB LCCOMB_X56_Y25_N30 2 " "Info: 5: + IC(0.271 ns) + CELL(0.275 ns) = 4.029 ns; Loc. = LCCOMB_X56_Y25_N30; Fanout = 2; COMB Node = 'pulse_ander:PC11\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { pulse_ander:PC8|pulse_out pulse_ander:PC11|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.150 ns) 4.595 ns mux4to1:MC\|pulseout~0 6 COMB LCCOMB_X55_Y25_N0 1 " "Info: 6: + IC(0.416 ns) + CELL(0.150 ns) = 4.595 ns; Loc. = LCCOMB_X55_Y25_N0; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 4.995 ns mux4to1:MC\|pulseout~140 7 COMB LCCOMB_X55_Y25_N30 1 " "Info: 7: + IC(0.250 ns) + CELL(0.150 ns) = 4.995 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 5.388 ns rtl~2 8 COMB LCCOMB_X55_Y25_N20 5 " "Info: 8: + IC(0.243 ns) + CELL(0.150 ns) = 5.388 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { mux4to1:MC|pulseout~140 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.275 ns) 6.715 ns coincidence_pulse:CP0\|y 9 COMB LCCOMB_X56_Y19_N6 1 " "Info: 9: + IC(1.052 ns) + CELL(0.275 ns) = 6.715 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { rtl~2 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 8.843 ns coincidence_pulse:CP0\|y~clkctrl 10 COMB CLKCTRL_G15 32 " "Info: 10: + IC(2.128 ns) + CELL(0.000 ns) = 8.843 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 10.397 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 11 REG LCFF_X33_Y16_N31 2 " "Info: 11: + IC(1.017 ns) + CELL(0.537 ns) = 10.397 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.819 ns ( 27.11 % ) " "Info: Total cell delay = 2.819 ns ( 27.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.578 ns ( 72.89 % ) " "Info: Total interconnect delay = 7.578 ns ( 72.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.397 ns" { GPIO_0[14] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.397 ns" { GPIO_0[14] GPIO_0[14]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.495ns 0.261ns 0.445ns 0.271ns 0.416ns 0.250ns 0.243ns 1.052ns 2.128ns 1.017ns } { 0.000ns 0.832ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_0\[14\] source 9.806 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_0\[14\]\" to source register is 9.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns GPIO_0\[14\] 1 CLK PIN_K22 7 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_K22; Fanout = 7; CLK Node = 'GPIO_0\[14\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.153 ns) + CELL(0.419 ns) 4.404 ns mux4to1:MC\|pulseout~140 2 COMB LCCOMB_X55_Y25_N30 1 " "Info: 2: + IC(3.153 ns) + CELL(0.419 ns) = 4.404 ns; Loc. = LCCOMB_X55_Y25_N30; Fanout = 1; COMB Node = 'mux4to1:MC\|pulseout~140'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.572 ns" { GPIO_0[14] mux4to1:MC|pulseout~140 } "NODE_NAME" } } { "mux4to1.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/mux4to1.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.797 ns rtl~2 3 COMB LCCOMB_X55_Y25_N20 5 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 4.797 ns; Loc. = LCCOMB_X55_Y25_N20; Fanout = 5; COMB Node = 'rtl~2'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { mux4to1:MC|pulseout~140 rtl~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.275 ns) 6.124 ns coincidence_pulse:CP0\|y 4 COMB LCCOMB_X56_Y19_N6 1 " "Info: 4: + IC(1.052 ns) + CELL(0.275 ns) = 6.124 ns; Loc. = LCCOMB_X56_Y19_N6; Fanout = 1; COMB Node = 'coincidence_pulse:CP0\|y'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { rtl~2 coincidence_pulse:CP0|y } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.000 ns) 8.252 ns coincidence_pulse:CP0\|y~clkctrl 5 COMB CLKCTRL_G15 32 " "Info: 5: + IC(2.128 ns) + CELL(0.000 ns) = 8.252 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'coincidence_pulse:CP0\|y~clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl } "NODE_NAME" } } { "coincidence_pulse.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/coincidence_pulse.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 9.806 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 6 REG LCFF_X33_Y16_N31 2 " "Info: 6: + IC(1.017 ns) + CELL(0.537 ns) = 9.806 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 22.57 % ) " "Info: Total cell delay = 2.213 ns ( 22.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.593 ns ( 77.43 % ) " "Info: Total interconnect delay = 7.593 ns ( 77.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.806 ns" { GPIO_0[14] mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.806 ns" { GPIO_0[14] GPIO_0[14]~combout mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 3.153ns 0.243ns 1.052ns 2.128ns 1.017ns } { 0.000ns 0.832ns 0.419ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.397 ns" { GPIO_0[14] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.397 ns" { GPIO_0[14] GPIO_0[14]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.495ns 0.261ns 0.445ns 0.271ns 0.416ns 0.250ns 0.243ns 1.052ns 2.128ns 1.017ns } { 0.000ns 0.832ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.806 ns" { GPIO_0[14] mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.806 ns" { GPIO_0[14] GPIO_0[14]~combout mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 3.153ns 0.243ns 1.052ns 2.128ns 1.017ns } { 0.000ns 0.832ns 0.419ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns - Shortest register register " "Info: - Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 1 REG LCFF_X33_Y16_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31 2 COMB LCCOMB_X33_Y16_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|counter_comb_bita31'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 190 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\] 3 REG LCFF_X33_Y16_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X33_Y16_N31; Fanout = 2; REG Node = 'counter:C4\|lpm_counter:lpm_counter_component\|cntr_b4i:auto_generated\|safe_q\[31\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_b4i.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.397 ns" { GPIO_0[14] pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.397 ns" { GPIO_0[14] GPIO_0[14]~combout pulse_ander:PC2|pulse_out pulse_ander:PC5|pulse_out pulse_ander:PC8|pulse_out pulse_ander:PC11|pulse_out mux4to1:MC|pulseout~0 mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 1.495ns 0.261ns 0.445ns 0.271ns 0.416ns 0.250ns 0.243ns 1.052ns 2.128ns 1.017ns } { 0.000ns 0.832ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.806 ns" { GPIO_0[14] mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "9.806 ns" { GPIO_0[14] GPIO_0[14]~combout mux4to1:MC|pulseout~140 rtl~2 coincidence_pulse:CP0|y coincidence_pulse:CP0|y~clkctrl counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.000ns 3.153ns 0.243ns 1.052ns 2.128ns 1.017ns } { 0.000ns 0.832ns 0.419ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita31 counter:C4|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[31] } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock_50 UART_TXD DataOut:D0\|UART_TXD 16.844 ns register " "Info: tco from clock \"Clock_50\" to destination pin \"UART_TXD\" through register \"DataOut:D0\|UART_TXD\" is 16.844 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50 source 10.451 ns + Longest register " "Info: + Longest clock path from clock \"Clock_50\" to source register is 10.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'Clock_50'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50 } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.787 ns) 2.856 ns baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[5\] 2 REG LCFF_X24_Y21_N15 3 " "Info: 2: + IC(1.070 ns) + CELL(0.787 ns) = 2.856 ns; Loc. = LCFF_X24_Y21_N15; Fanout = 3; REG Node = 'baud_counter:C1\|lpm_counter:lpm_counter_component\|cntr_a4i:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.857 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_a4i.tdf" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/db/cntr_a4i.tdf" 107 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.416 ns) 3.596 ns Equal3~118 3 COMB LCCOMB_X24_Y21_N2 1 " "Info: 3: + IC(0.324 ns) + CELL(0.416 ns) = 3.596 ns; Loc. = LCCOMB_X24_Y21_N2; Fanout = 1; COMB Node = 'Equal3~118'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.389 ns) 4.663 ns rtl~1 4 COMB LCCOMB_X27_Y21_N0 17 " "Info: 4: + IC(0.678 ns) + CELL(0.389 ns) = 4.663 ns; Loc. = LCCOMB_X27_Y21_N0; Fanout = 17; COMB Node = 'rtl~1'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { Equal3~118 rtl~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.215 ns) + CELL(0.000 ns) 8.878 ns rtl~1clkctrl 5 COMB CLKCTRL_G3 111 " "Info: 5: + IC(4.215 ns) + CELL(0.000 ns) = 8.878 ns; Loc. = CLKCTRL_G3; Fanout = 111; COMB Node = 'rtl~1clkctrl'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.215 ns" { rtl~1 rtl~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 10.451 ns DataOut:D0\|UART_TXD 6 REG LCFF_X31_Y22_N13 1 " "Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 10.451 ns; Loc. = LCFF_X31_Y22_N13; Fanout = 1; REG Node = 'DataOut:D0\|UART_TXD'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { rtl~1clkctrl DataOut:D0|UART_TXD } "NODE_NAME" } } { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.128 ns ( 29.93 % ) " "Info: Total cell delay = 3.128 ns ( 29.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.323 ns ( 70.07 % ) " "Info: Total interconnect delay = 7.323 ns ( 70.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.451 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D0|UART_TXD } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.451 ns" { Clock_50 Clock_50~combout baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D0|UART_TXD } { 0.000ns 0.000ns 1.070ns 0.324ns 0.678ns 4.215ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.389ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.143 ns + Longest register pin " "Info: + Longest register to pin delay is 6.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DataOut:D0\|UART_TXD 1 REG LCFF_X31_Y22_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y22_N13; Fanout = 1; REG Node = 'DataOut:D0\|UART_TXD'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut:D0|UART_TXD } "NODE_NAME" } } { "DataOut.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/DataOut.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.471 ns) + CELL(2.672 ns) 6.143 ns UART_TXD 2 PIN PIN_B25 0 " "Info: 2: + IC(3.471 ns) + CELL(2.672 ns) = 6.143 ns; Loc. = PIN_B25; Fanout = 0; PIN Node = 'UART_TXD'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.143 ns" { DataOut:D0|UART_TXD UART_TXD } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.672 ns ( 43.50 % ) " "Info: Total cell delay = 2.672 ns ( 43.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.471 ns ( 56.50 % ) " "Info: Total interconnect delay = 3.471 ns ( 56.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.143 ns" { DataOut:D0|UART_TXD UART_TXD } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.143 ns" { DataOut:D0|UART_TXD UART_TXD } { 0.000ns 3.471ns } { 0.000ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.451 ns" { Clock_50 baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D0|UART_TXD } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "10.451 ns" { Clock_50 Clock_50~combout baud_counter:C1|lpm_counter:lpm_counter_component|cntr_a4i:auto_generated|safe_q[5] Equal3~118 rtl~1 rtl~1clkctrl DataOut:D0|UART_TXD } { 0.000ns 0.000ns 1.070ns 0.324ns 0.678ns 4.215ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.389ns 0.000ns 0.537ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.143 ns" { DataOut:D0|UART_TXD UART_TXD } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "6.143 ns" { DataOut:D0|UART_TXD UART_TXD } { 0.000ns 3.471ns } { 0.000ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Dummy_in\[8\] Dummy_out\[12\] 12.250 ns Longest " "Info: Longest tpd from source pin \"Dummy_in\[8\]\" to destination pin \"Dummy_out\[12\]\" is 12.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Dummy_in\[8\] 1 CLK PIN_F25 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F25; Fanout = 16; CLK Node = 'Dummy_in\[8\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dummy_in[8] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.463 ns) + CELL(0.150 ns) 6.475 ns pulse_ander:PA10\|pulse_out 2 COMB LCCOMB_X56_Y25_N26 3 " "Info: 2: + IC(5.463 ns) + CELL(0.150 ns) = 6.475 ns; Loc. = LCCOMB_X56_Y25_N26; Fanout = 3; COMB Node = 'pulse_ander:PA10\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { Dummy_in[8] pulse_ander:PA10|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.275 ns) 7.965 ns pulse_ander:PA12\|pulse_out 3 COMB LCCOMB_X64_Y24_N0 1 " "Info: 3: + IC(1.215 ns) + CELL(0.275 ns) = 7.965 ns; Loc. = LCCOMB_X64_Y24_N0; Fanout = 1; COMB Node = 'pulse_ander:PA12\|pulse_out'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { pulse_ander:PA10|pulse_out pulse_ander:PA12|pulse_out } "NODE_NAME" } } { "pulse_ander.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/pulse_ander.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(2.798 ns) 12.250 ns Dummy_out\[12\] 4 PIN PIN_C21 0 " "Info: 4: + IC(1.487 ns) + CELL(2.798 ns) = 12.250 ns; Loc. = PIN_C21; Fanout = 0; PIN Node = 'Dummy_out\[12\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.285 ns" { pulse_ander:PA12|pulse_out Dummy_out[12] } "NODE_NAME" } } { "RS232coincidencecounter.vhd" "" { Text "C:/Documents and Settings/fpga/Desktop/RS232 CC/RS232coincidencecounter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.085 ns ( 33.35 % ) " "Info: Total cell delay = 4.085 ns ( 33.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.165 ns ( 66.65 % ) " "Info: Total interconnect delay = 8.165 ns ( 66.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.250 ns" { Dummy_in[8] pulse_ander:PA10|pulse_out pulse_ander:PA12|pulse_out Dummy_out[12] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "12.250 ns" { Dummy_in[8] Dummy_in[8]~combout pulse_ander:PA10|pulse_out pulse_ander:PA12|pulse_out Dummy_out[12] } { 0.000ns 0.000ns 5.463ns 1.215ns 1.487ns } { 0.000ns 0.862ns 0.150ns 0.275ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 23 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "123 " "Info: Allocated 123 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 15:28:20 2008 " "Info: Processing ended: Tue Feb 19 15:28:20 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 474 s " "Info: Quartus II Full Compilation was successful. 0 errors, 474 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
