# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ReRAM_On_FPGA.srcs/sources_1/new/twin_range_sar_adc.v" \
"../../../../ReRAM_On_FPGA.srcs/sources_1/new/trq_adc_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
