# Net $PACKER_VCC_NET
L_Y06X01.IMUX59 = 18
L_Y06X00.IMUX15 = 23
L_Y04X00.IMUX19 = 10
L_Y06X02.IMUX18 = 24
L_Y04X00.IMUX07 = 9
L_Y06X00.IMUX55 = 23
L_Y05X00.IMUX15 = 9
L_Y04X00.IMUX39 = 9
L_Y05X02.RMUX93 = 18
L_Y05X00.RMUX82 = 6
L_Y05X00.IMUX62 = 24
L_Y05X00.IMUX39 = 9
L_Y06X00.IMUX14 = 23
L_Y05X01.RMUX56 = 18
L_Y05X01.RMUX42 = 11
L_Y05X00.IMUX31 = 9
L_Y04X01.RMUX56 = 19
L_Y04X00.IMUX63 = 9
L_Y05X01.RMUX60 = 18
L_Y05X00.IMUX26 = 10
L_Y06X02.IMUX38 = 24
L_Y04X00.IMUX11 = 10
L_Y04X01.IMUX63 = 17
L_Y06X00.IMUX31 = 23
L_Y06X01.IMUX47 = 18
L_Y06X02.RMUX93 = 17
L_Y04X00.IMUX27 = 10
L_Y06X02.IMUX23 = 23
L_Y04X00.IMUX43 = 10
L_Y05X01.IMUX50 = 17
L_Y06X00.IMUX11 = 10
L_Y04X01.IMUX59 = 17
L_Y04X01.IMUX15 = 17
L_Y07X00.IMUX46 = 12
L_Y06X02.IMUX11 = 23
L_Y04X00.IMUX10 = 10
L_Y06X00.IMUX23 = 23
L_Y06X00.RMUX77 = 6
L_Y04X01.IMUX35 = 17
L_Y05X02.IMUX27 = 23
L_Y06X02.IMUX62 = 24
L_Y05X01.IMUX27 = 18
L_Y07X01.RMUX14 = 2
L_Y07X00.IMUX06 = 12
L_Y05X02.RMUX77 = 18
L_Y06X00.IMUX02 = 10
L_Y07X00.RMUX10 = 5
L_Y06X02.IMUX26 = 24
L_Y04X02.IMUX06 = 24
L_Y05X02.IMUX03 = 23
L_Y06X00.RMUX76 = 6
L_Y04X01.IMUX43 = 17
L_Y04X01.RMUX60 = 19
L_Y05X02.IMUX23 = 23
L_Y05X02.IMUX39 = 23
L_Y05X00.IMUX27 = 10
L_Y06X00.IMUX27 = 10
L_Y07X01.RMUX18 = 2
L_Y07X00.IMUX35 = 9
L_Y04X01.IMUX03 = 17
L_Y05X01.IMUX03 = 18
L_Y06X02.IMUX35 = 23
L_Y04X00.IMUX26 = 10
L_Y06X01.IMUX39 = 18
L_Y04X01.RMUX66 = 19
L_Y07X00.IMUX62 = 12
L_Y05X01.IMUX35 = 18
L_Y06X02.IMUX07 = 23
L_Y05X02.IMUX10 = 24
L_Y05X01.IMUX34 = 17
L_Y04X02.IMUX07 = 24
L_Y07X00.IMUX63 = 11
L_Y06X02.IMUX46 = 24
L_Y06X01.IMUX31 = 18
L_Y05X01.IMUX63 = 18
L_Y06X02.IMUX06 = 24
L_Y04X01.IMUX19 = 17
L_Y05X02.IMUX11 = 23
L_Y06X01.IMUX51 = 18
L_Y05X01.IMUX51 = 18
L_Y04X01.RMUX46 = 19
L_Y04X01.IMUX22 = 18
L_Y05X01.IMUX19 = 18
L_Y06X01.RMUX60 = 17
L_Y07X00.RMUX05 = 5
L_Y05X01.IMUX18 = 17
L_Y06X02.IMUX19 = 23
L_Y06X02.IMUX63 = 23
L_Y04X01.IMUX23 = 17
L_Y04X01.RMUX41 = 19
L_Y04X02.RMUX82 = 19
L_Y07X00.IMUX47 = 11
L_Y05X02.IMUX62 = 24
L_Y06X01.IMUX23 = 18
L_Y05X01.IMUX26 = 17
L_Y05X02.RMUX82 = 18
L_Y04X02.IMUX55 = 24
L_Y06X02.IMUX39 = 23
L_Y05X01.RMUX66 = 18
L_Y05X01.IMUX07 = 18
L_Y05X02.IMUX63 = 23
L_Y07X00.IMUX15 = 11
L_Y04X01.IMUX62 = 18
L_Y04X01.RMUX42 = 11
L_Y04X01.IMUX58 = 18
L_Y06X01.RMUX47 = 17
L_Y04X00.IMUX18 = 10
L_Y07X00.IMUX34 = 9
L_Y05X01.IMUX23 = 18
L_Y04X02.RMUX83 = 19
L_Y05X02.IMUX31 = 23
L_Y06X02.RMUX82 = 17
L_Y06X00.IMUX03 = 10
L_Y05X00.IMUX51 = 10
L_Y06X02.IMUX59 = 23
L_Y05X00.IMUX63 = 9
L_Y05X02.IMUX35 = 23
L_Y06X02.IMUX27 = 23
L_Y07X01.OMUX08 = 0
L_Y07X01.OMUX06 = 0
L_Y05X01.RMUX40 = 18
L_Y07X00.IMUX14 = 12
L_Y06X02.IMUX10 = 24
L_Y07X01.RMUX07 = 2
L_Y05X01.RMUX47 = 18
L_Y06X02.RMUX77 = 17
L_Y06X01.RMUX66 = 17
L_Y04X01.IMUX14 = 18
L_Y07X02.RMUX21 = 2
L_Y05X02.IMUX51 = 23
L_Y05X02.IMUX34 = 24
L_Y07X01.RMUX12 = 2
L_Y07X01.RMUX03 = 2
L_Y07X00.IMUX07 = 11
L_Y06X02.IMUX47 = 23

# Net $abc$1483$auto$alumacc.cc:485:replace_alu$194.lcu.g[5]_new_
L_Y04X00.OMUX33 = 0
L_Y04X01.RMUX65 = 3
L_Y04X01.IMUX07 = 21

# Net $abc$1483$auto$alumacc.cc:485:replace_alu$204.lcu.g[1]_new_
L_Y05X02.RMUX71 = 0
L_Y05X02.IMUX53 = 22
L_Y05X02.OMUX26 = 0

# Net $abc$1483$auto$alumacc.cc:485:replace_alu$204.lcu.g[2]_new_
L_Y05X02.IMUX12 = 7
L_Y05X02.OMUX37 = 0
L_Y05X02.IMUX60 = 6

# Net $abc$1483$auto$alumacc.cc:485:replace_alu$204.lcu.g[5]_new_
L_Y05X02.OMUX10 = 0
L_Y05X02.IMUX05 = 2
L_Y05X02.OMUX11 = 0
L_Y05X02.RMUX22 = 3
L_Y05X02.IMUX00 = 14

# Net $abc$1483$auto$alumacc.cc:485:replace_alu$207.lcu.g[2]_new_
L_Y05X01.IMUX20 = 0
L_Y05X01.IMUX32 = 0
L_Y05X01.IMUX56 = 0
L_Y05X01.IMUX40 = 0
L_Y05X01.OMUX01 = 0

# Net $abc$1483$auto$alumacc.cc:485:replace_alu$207.lcu.g[5]_new_
L_Y05X01.OMUX43 = 0
L_Y05X01.IMUX60 = 7
L_Y05X01.IMUX05 = 24
L_Y05X01.OMUX44 = 0
L_Y05X01.RMUX83 = 2

# Net $abc$1483$auto$opt_reduce.cc:134:opt_mux$219_new_
L_Y04X01.OMUX23 = 0
L_Y04X01.RMUX40 = 3
L_Y04X01.IMUX44 = 17

# Net $abc$1483$auto$simplemap.cc:127:simplemap_reduce$614[2]_new_inv_
L_Y05X00.OMUX20 = 0
L_Y05X00.RMUX27 = 2
L_Y04X00.RMUX11 = 17
L_Y04X00.IMUX47 = 12
L_Y05X00.IMUX14 = 4
L_Y05X00.OMUX19 = 0
L_Y04X00.IMUX61 = 12

# Net $abc$1483$auto$simplemap.cc:127:simplemap_reduce$638_new_inv_
L_Y05X00.OMUX32 = 0
L_Y05X00.RMUX53 = 2
L_Y05X00.IMUX13 = 19

# Net $abc$1483$auto$simplemap.cc:256:simplemap_eqne$725_new_inv_
L_Y04X01.OMUX26 = 0
L_Y04X01.RMUX71 = 0
L_Y04X01.IMUX45 = 22

# Net $abc$1483$auto$simplemap.cc:256:simplemap_eqne$832_new_inv_
L_Y04X01.IMUX00 = 3
L_Y04X01.OMUX13 = 0
L_Y04X01.IMUX06 = 3
L_Y04X01.OMUX14 = 0
L_Y04X01.RMUX47 = 0
L_Y04X01.IMUX57 = 18

# Net $abc$1483$auto$simplemap.cc:256:simplemap_eqne$858_new_inv_
L_Y04X01.IMUX60 = 12
L_Y04X01.IMUX01 = 11
L_Y04X01.RMUX10 = 17
L_Y04X01.IMUX56 = 12
L_Y05X01.IMUX38 = 3
L_Y05X01.OMUX19 = 0
L_Y05X01.OMUX20 = 0
L_Y05X01.RMUX27 = 2
L_Y05X01.IMUX48 = 3
L_Y04X01.RMUX05 = 17
L_Y05X01.IMUX04 = 4

# Net $abc$1483$new_n100_
L_Y05X02.OMUX13 = 0
L_Y05X02.IMUX08 = 3

# Net $abc$1483$new_n101_
L_Y05X02.OMUX44 = 0
L_Y05X02.RMUX83 = 2
L_Y05X02.IMUX09 = 24

# Net $abc$1483$new_n103_
L_Y05X02.IMUX52 = 23
L_Y05X02.IMUX36 = 23
L_Y06X02.OMUX04 = 0
L_Y05X02.IMUX04 = 23
L_Y06X02.OMUX05 = 0
L_Y06X02.IMUX09 = 0
L_Y05X02.RMUX76 = 17
L_Y06X02.RMUX21 = 1

# Net $abc$1483$new_n105_
L_Y06X01.IMUX46 = 10
L_Y06X01.RMUX46 = 5
L_Y06X01.IMUX58 = 18
L_Y06X00.IMUX54 = 18
L_Y06X02.RMUX84 = 3
L_Y06X01.IMUX30 = 10
L_Y06X00.IMUX26 = 18
L_Y06X01.IMUX22 = 10
L_Y06X02.OMUX47 = 0
L_Y06X00.IMUX22 = 18
L_Y06X00.IMUX30 = 18
L_Y06X02.RMUX79 = 3
L_Y06X00.RMUX46 = 6

# Net $abc$1483$new_n114_
L_Y05X02.IMUX37 = 25
L_Y05X02.IMUX06 = 26
L_Y06X02.OMUX29 = 0
L_Y05X02.RMUX89 = 17
L_Y06X02.RMUX67 = 1
L_Y05X02.RMUX94 = 17
L_Y05X02.IMUX54 = 26

# Net $abc$1483$new_n119_
L_Y05X02.IMUX28 = 10
L_Y05X02.OMUX47 = 0
L_Y05X02.RMUX73 = 3
L_Y04X02.RMUX23 = 17
L_Y04X02.IMUX53 = 14
L_Y05X02.OMUX45 = 0
B_Y05X03.RMUX72 = 3
L_Y05X02.IMUX44 = 10

# Net $abc$1483$new_n121_
L_Y04X02.RMUX04 = 1
L_Y06X02.IMUX56 = 25
L_Y05X02.IMUX46 = 25
L_Y04X02.IMUX52 = 11
L_Y05X02.IMUX24 = 25
L_Y06X02.IMUX32 = 25
L_Y04X02.OMUX05 = 0
L_Y05X02.RMUX88 = 13
L_Y04X02.RMUX19 = 1
L_Y06X02.IMUX20 = 25
L_Y05X02.IMUX20 = 25
L_Y06X02.RMUX88 = 14
L_Y06X02.IMUX54 = 25

# Net $abc$1483$new_n124_
L_Y05X02.OMUX22 = 0
L_Y05X02.IMUX21 = 4

# Net $abc$1483$new_n128_
L_Y05X02.RMUX23 = 0
L_Y05X02.IMUX25 = 14
L_Y05X02.OMUX02 = 0

# Net $abc$1483$new_n131_
L_Y06X02.IMUX52 = 2
L_Y06X02.OMUX13 = 0
L_Y06X02.OMUX14 = 0
L_Y06X02.RMUX41 = 0
L_Y06X02.IMUX33 = 17

# Net $abc$1483$new_n134_
L_Y06X02.IMUX57 = 26
L_Y06X02.OMUX38 = 0
L_Y06X02.RMUX95 = 0

# Net $abc$1483$new_n136_
L_Y07X00.OMUX01 = 0
L_Y07X00.IMUX04 = 0

# Net $abc$1483$new_n137_
L_Y07X00.RMUX88 = 13
L_Y07X00.IMUX30 = 25
L_Y07X00.IMUX03 = 26
L_Y06X00.RMUX19 = 0
L_Y07X00.RMUX95 = 13
L_Y07X00.IMUX27 = 26
L_Y06X00.OMUX02 = 0

# Net $abc$1483$new_n138_
L_Y06X01.RMUX54 = 1
L_Y06X01.OMUX29 = 0
L_Y06X00.RMUX52 = 5
L_Y06X01.RMUX63 = 1
L_Y06X00.IMUX01 = 10
L_Y06X00.IMUX12 = 19

# Net $abc$1483$new_n139_
L_Y06X01.OMUX37 = 0
L_Y06X01.IMUX36 = 7

# Net $abc$1483$new_n141_
L_Y07X00.OMUX23 = 0
L_Y07X00.RMUX40 = 3
L_Y07X00.IMUX32 = 17

# Net $abc$1483$new_n143_
L_Y07X00.OMUX31 = 0
L_Y07X00.IMUX44 = 5

# Net $abc$1483$new_n144_
L_Y06X00.OMUX11 = 0
L_Y06X00.RMUX09 = 3
L_Y07X00.RMUX29 = 13
L_Y07X00.IMUX11 = 15
L_Y07X00.IMUX43 = 15

# Net $abc$1483$new_n146_
L_Y07X00.OMUX07 = 0
L_Y07X00.IMUX12 = 1

# Net $abc$1483$new_n148_
L_Y07X00.OMUX19 = 0
L_Y07X00.IMUX60 = 3

# Net $abc$1483$new_n151_
L_Y05X01.OMUX41 = 0
L_Y05X01.RMUX82 = 1
L_Y05X01.IMUX24 = 24

# Net $abc$1483$new_n152_
L_Y05X01.OMUX34 = 0
L_Y05X01.IMUX25 = 6

# Net $abc$1483$new_n154_
L_Y04X01.OMUX32 = 0
L_Y04X01.RMUX53 = 2
L_Y04X01.IMUX17 = 19
L_Y04X01.OMUX31 = 0
L_Y04X01.IMUX34 = 6

# Net $abc$1483$new_n156_
L_Y04X01.OMUX47 = 0
L_Y04X02.RMUX93 = 3
L_Y04X00.IMUX05 = 24
L_Y04X01.RMUX94 = 3
L_Y04X01.OMUX45 = 0
L_Y04X00.RMUX83 = 6
L_Y04X01.IMUX12 = 26

# Net $abc$1483$new_n157_
L_Y05X00.IMUX04 = 14
L_Y04X00.IMUX40 = 17
L_Y04X00.IMUX16 = 17
L_Y05X00.IMUX36 = 14
L_Y05X00.RMUX22 = 13
L_Y04X01.RMUX79 = 2
L_Y04X01.IMUX54 = 8
L_Y04X01.RMUX73 = 2
L_Y04X01.RMUX72 = 4
L_Y04X01.OMUX43 = 0
L_Y04X00.IMUX04 = 10
L_Y04X01.OMUX44 = 0
L_Y04X00.RMUX25 = 5
L_Y04X00.RMUX40 = 5

# Net $abc$1483$new_n159_
L_Y04X01.IMUX52 = 14
L_Y04X01.IMUX48 = 14
L_Y04X01.RMUX22 = 3
L_Y04X01.OMUX11 = 0
L_Y04X01.IMUX20 = 14

# Net $abc$1483$new_n165_
L_Y04X00.OMUX31 = 0
L_Y04X00.IMUX36 = 6
L_Y04X00.OMUX32 = 0
L_Y04X00.RMUX53 = 2
L_Y04X00.IMUX09 = 19

# Net $abc$1483$new_n166_
L_Y05X00.OMUX05 = 0
L_Y05X00.IMUX08 = 12
L_Y05X00.RMUX10 = 1
L_Y05X00.IMUX48 = 12

# Net $abc$1483$new_n183_
L_Y04X00.IMUX20 = 25
L_Y04X00.RMUX88 = 3
L_Y04X00.RMUX75 = 3
L_Y05X00.RMUX04 = 13
L_Y04X00.OMUX47 = 0
L_Y05X00.IMUX60 = 11

# Net $abc$1483$new_n186_
L_Y05X00.OMUX11 = 0
L_Y05X00.RMUX07 = 3
L_Y04X00.RMUX41 = 17
L_Y04X00.IMUX21 = 17
L_Y05X00.OMUX10 = 0
L_Y05X00.IMUX61 = 1

# Net $abc$1483$new_n204_
L_Y06X00.OMUX25 = 0
L_Y06X00.IMUX10 = 5

# Net $abc$1483$new_n205_
L_Y06X00.OMUX08 = 0
L_Y06X00.RMUX07 = 2
L_Y05X00.RMUX47 = 17
L_Y05X00.IMUX47 = 18

# Net $abc$1483$new_n210_
L_Y04X00.OMUX15 = 0
L_Y04X01.RMUX29 = 1
L_Y04X01.IMUX05 = 15

# Net $abc$1483$new_n212_
L_Y04X01.OMUX19 = 0
L_Y04X01.IMUX04 = 4

# Net $abc$1483$new_n213_
L_Y04X01.OMUX04 = 0
L_Y04X01.IMUX47 = 0

# Net $abc$1483$new_n214_
L_Y05X00.OMUX16 = 0
L_Y05X00.IMUX19 = 3

# Net $abc$1483$new_n215_
L_Y05X00.OMUX14 = 0
L_Y05X00.RMUX41 = 0
L_Y05X00.IMUX45 = 17

# Net $abc$1483$new_n216_
L_Y05X00.IMUX44 = 0
L_Y05X00.OMUX01 = 0

# Net $abc$1483$new_n98_
L_Y06X02.IMUX61 = 16
L_Y06X02.RMUX35 = 2
L_Y06X02.IMUX16 = 4
L_Y06X02.IMUX44 = 3
L_Y06X02.IMUX21 = 16
L_Y06X02.OMUX20 = 0
L_Y06X02.OMUX19 = 0
L_Y06X02.IMUX48 = 3

# Net $abc$1483$new_n99_
L_Y06X02.IMUX24 = 15
L_Y05X02.OMUX08 = 0
L_Y05X02.RMUX09 = 2
L_Y06X02.RMUX28 = 13
L_Y06X02.IMUX36 = 15

# Net $abc$1483$send.data_byte[1]_new_
L_Y05X00.OMUX33 = 0
L_Y04X01.IMUX46 = 25
L_Y05X01.RMUX67 = 3
L_Y04X01.RMUX88 = 17

# Net $abc$1483$send.data_byte[5]_new_inv_
L_Y05X00.OMUX47 = 0
L_Y05X00.RMUX88 = 3
L_Y05X00.IMUX46 = 25

# Net $abc$1483$techmap$auto$alumacc.cc:485:replace_alu$194.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:256$915_Y_new_
L_Y04X00.OMUX19 = 0
L_Y04X00.IMUX60 = 3

# Net $abc$1483$techmap$auto$alumacc.cc:485:replace_alu$194.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:256$921_Y_new_
L_Y05X00.RMUX40 = 3
L_Y05X00.OMUX23 = 0
L_Y05X00.RMUX25 = 3
L_Y05X00.IMUX12 = 17
L_Y06X00.RMUX16 = 13
L_Y06X00.IMUX08 = 13

# Net $abc$1483$techmap\recv.$0\buffer_valid[0:0]
L_Y06X02.IMUX40 = 6
L_Y06X02.OMUX34 = 0
L_Y06X02.OMUX35 = 0
L_Y06X02.RMUX70 = 3
L_Y06X02.IMUX08 = 22

# Net $abc$1483$techmap\recv.$eq$rs232demo.v:105$61_Y_new_
L_Y06X02.OMUX23 = 0
L_Y06X02.IMUX60 = 17
L_Y06X02.RMUX40 = 3
L_Y06X02.OMUX22 = 0
L_Y06X02.IMUX45 = 3

# Net LED1
L_Y07X00.OMUX47 = 1
L_Y07X00.RMUX73 = 3
L_Y05X00.RMUX16 = 18
L_Y05X00.IMUX00 = 13
L_Y07X01.RMUX74 = 3
L_Y07X02.RMUX09 = 9
I_Y09X02.RMUX12 = 3
I_Y09X02.IOMUX00 = 3
L_Y07X00.OMUX45 = 1
L_Y07X00.OMUX46 = 1
L_Y07X00.IMUX61 = 8

# Net LED2
L_Y07X00.OMUX10 = 1
L_Y07X00.OMUX09 = 1
L_Y07X01.RMUX19 = 3
I_Y09X01.RMUX24 = 1
I_Y09X01.IOMUX03 = 6
L_Y07X00.OMUX11 = 1
L_Y07X00.IMUX13 = 2
L_Y05X00.RMUX46 = 18
L_Y05X00.IMUX22 = 18
L_Y07X00.RMUX07 = 3

# Net LED3
L_Y07X00.OMUX34 = 1
L_Y07X00.IMUX45 = 6
I_Y09X00.RMUX08 = 1
L_Y07X00.RMUX57 = 3
L_Y06X00.RMUX28 = 17
L_Y06X00.IMUX32 = 15
L_Y07X00.OMUX35 = 1
L_Y07X00.RMUX55 = 3
I_Y09X00.IOMUX02 = 2

# Net LED4
L_Y07X00.RMUX67 = 0
L_Y07X00.OMUX26 = 1
L_Y06X00.RMUX88 = 17
L_Y07X00.OMUX25 = 1
L_Y07X00.RMUX69 = 0
I_Y09X00.RMUX28 = 3
I_Y09X00.IOMUX00 = 7
L_Y07X00.IMUX33 = 4
L_Y06X00.IMUX34 = 25

# Net LED5
L_Y07X00.OMUX05 = 1
L_Y07X00.RMUX21 = 1
L_Y05X00.RMUX83 = 18
L_Y07X00.OMUX03 = 1
L_Y05X00.IMUX17 = 24
I_Y09X01.RMUX12 = 3
I_Y09X01.IOMUX01 = 3
L_Y07X00.OMUX04 = 1
L_Y07X01.RMUX09 = 1
L_Y07X00.IMUX05 = 1

# Net RX
L_Y05X02.IMUX40 = 9
L_Y04X12.RMUX08 = 16
B_Y04X03.RMUX30 = 8
L_Y06X01.IMUX45 = 13
I_Y00X12.InputMUX01 = 0
L_Y04X02.IMUX05 = 9
L_Y05X04.RMUX49 = 13
L_Y04X08.RMUX20 = 8
L_Y06X04.RMUX49 = 14
L_Y06X01.RMUX17 = 7
L_Y04X12.RMUX03 = 16
L_Y04X07.RMUX79 = 8
L_Y06X02.IMUX05 = 13
B_Y05X03.RMUX00 = 5
L_Y06X02.RMUX17 = 6
L_Y04X11.RMUX43 = 8
L_Y04X04.RMUX85 = 8

# Net TX
L_Y04X01.RMUX68 = 3
L_Y04X09.RMUX08 = 12
L_Y04X11.RMUX27 = 10
L_Y04X01.OMUX35 = 1
I_Y00X11.RMUX04 = 5
L_Y04X05.RMUX74 = 12
I_Y00X11.IOMUX01 = 1

# Net clk
L_Y06X01.ClkMUX11 = 1
L_Y05X01.ClkMUX05 = 1
L_Y06X01.ClkMUX14 = 1
L_Y05X02.ClkMUX13 = 0
L_Y06X00.ClkMUX13 = 1
L_Y07X00.ClkMUX08 = 0
L_Y04X00.RMUX76 = 20
L_Y04X00.CtrlMUX00 = 28
L_Y04X00.TileClkMUX00 = 1
L_Y04X00.ClkMUX09 = 0
L_Y05X01.ClkMUX01 = 1
L_Y05X02.ClkMUX05 = 0
L_Y05X01.ClkMUX12 = 1
L_Y05X01.ClkMUX10 = 1
L_Y07X00.ClkMUX01 = 0
B_Y08X03.RMUX14 = 5
L_Y04X02.CtrlMUX02 = 13
L_Y05X01.ClkMUX04 = 1
L_Y05X02.CtrlMUX00 = 12
L_Y05X01.RMUX70 = 7
L_Y06X00.ClkMUX06 = 1
L_Y05X02.ClkMUX10 = 0
L_Y04X01.ClkMUX12 = 1
L_Y06X02.ClkMUX14 = 1
L_Y05X02.ClkMUX09 = 0
L_Y05X01.CtrlMUX02 = 27
L_Y05X01.ClkMUX15 = 1
B_Y04X03.RMUX60 = 20
L_Y07X00.ClkMUX15 = 0
L_Y05X02.ClkMUX06 = 0
L_Y06X02.ClkMUX10 = 1
L_Y06X01.TileClkMUX01 = 1
L_Y06X02.ClkMUX13 = 1
L_Y04X01.ClkMUX05 = 1
L_Y06X01.ClkMUX05 = 1
L_Y06X02.ClkMUX05 = 1
L_Y08X04.RMUX03 = 17
L_Y06X00.RMUX64 = 8
L_Y06X01.ClkMUX07 = 1
L_Y04X02.ClkMUX13 = 1
L_Y06X00.CtrlMUX02 = 26
L_Y05X01.ClkMUX08 = 1
L_Y04X00.ClkMUX01 = 0
L_Y04X01.RMUX76 = 20
L_Y04X01.ClkMUX13 = 1
L_Y08X01.RMUX21 = 7
L_Y04X01.CtrlMUX02 = 28
L_Y06X02.ClkMUX02 = 1
L_Y06X02.ClkMUX08 = 1
L_Y04X01.ClkMUX00 = 1
L_Y06X01.CtrlMUX02 = 26
L_Y05X02.ClkMUX01 = 0
L_Y06X00.TileClkMUX01 = 1
L_Y05X00.RMUX71 = 8
L_Y04X00.ClkMUX04 = 0
L_Y05X00.ClkMUX09 = 0
L_Y05X00.ClkMUX12 = 0
B_Y05X03.RMUX48 = 5
L_Y05X00.CtrlMUX01 = 27
L_Y04X00.ClkMUX02 = 0
I_Y09X04.InputMUX01 = 0
L_Y04X02.TileClkMUX01 = 1
L_Y07X00.TileClkMUX00 = 2
L_Y05X04.RMUX13 = 20
L_Y06X02.TileClkMUX01 = 2
L_Y07X00.ClkMUX03 = 0
L_Y05X02.ClkMUX11 = 0
L_Y05X00.TileClkMUX00 = 2
L_Y06X02.CtrlMUX03 = 12
L_Y06X04.RMUX13 = 19
L_Y05X00.ClkMUX02 = 0
B_Y06X03.RMUX54 = 5
L_Y04X01.TileClkMUX01 = 1
L_Y04X01.ClkMUX11 = 1
L_Y05X01.ClkMUX09 = 1
L_Y07X00.ClkMUX11 = 0
L_Y05X02.TileClkMUX00 = 1
L_Y07X04.RMUX13 = 18
L_Y07X00.RMUX65 = 8
L_Y06X01.RMUX64 = 7
L_Y07X00.CtrlMUX01 = 26
L_Y06X00.ClkMUX07 = 1
L_Y06X00.ClkMUX05 = 1
L_Y05X01.TileClkMUX01 = 1
L_Y08X00.RMUX21 = 8

# Net recv.bit_cnt[0]
L_Y06X02.IMUX22 = 3
L_Y06X02.OMUX17 = 1
L_Y06X02.RMUX34 = 1
L_Y06X02.IMUX30 = 16
L_Y06X02.IMUX51 = 2
L_Y06X02.OMUX16 = 1
L_Y06X02.IMUX17 = 3

# Net recv.bit_cnt[1]
L_Y06X02.IMUX49 = 21
L_Y06X02.OMUX26 = 1
L_Y06X02.RMUX65 = 0
L_Y06X02.IMUX53 = 21
L_Y06X02.IMUX28 = 5
L_Y06X02.OMUX25 = 1
L_Y06X02.IMUX34 = 4

# Net recv.bit_cnt[2]
L_Y06X02.IMUX55 = 7
L_Y06X02.IMUX29 = 7
L_Y06X02.OMUX40 = 1
L_Y06X02.IMUX50 = 7

# Net recv.bit_cnt[3]
L_Y06X02.OMUX44 = 1
L_Y06X02.RMUX83 = 2
L_Y06X02.IMUX58 = 7
L_Y06X02.IMUX31 = 24
L_Y06X02.OMUX43 = 1

# Net recv.buffer[0]
L_Y07X00.IMUX26 = 22
L_Y07X00.IMUX09 = 22
L_Y06X00.OMUX40 = 1
L_Y06X00.IMUX52 = 7
L_Y07X00.IMUX02 = 22
L_Y07X00.IMUX28 = 22
L_Y07X00.RMUX71 = 13
L_Y06X00.OMUX41 = 1
L_Y07X00.RMUX70 = 13
L_Y06X00.RMUX85 = 1
L_Y07X00.IMUX42 = 22

# Net recv.buffer[1]
L_Y06X00.IMUX53 = 3
L_Y06X00.IMUX13 = 4
L_Y06X00.OMUX23 = 1
L_Y06X00.IMUX28 = 4
L_Y06X00.OMUX22 = 1
L_Y06X00.RMUX40 = 3
L_Y06X00.IMUX00 = 17

# Net recv.buffer[2]
L_Y06X00.OMUX19 = 1
L_Y06X00.IMUX24 = 3
L_Y06X00.IMUX29 = 3
L_Y07X00.IMUX24 = 13
L_Y07X00.IMUX01 = 14
L_Y07X00.RMUX23 = 13
L_Y07X00.RMUX16 = 13
L_Y06X00.OMUX20 = 1
L_Y07X00.IMUX40 = 13
L_Y06X00.RMUX25 = 2
L_Y07X00.IMUX31 = 14
L_Y07X00.IMUX08 = 13

# Net recv.buffer[3]
L_Y06X00.IMUX20 = 3
L_Y06X00.OMUX16 = 1
L_Y06X00.IMUX25 = 2
L_Y07X00.IMUX41 = 19
L_Y07X00.IMUX25 = 19
L_Y07X00.IMUX10 = 19
L_Y07X00.RMUX53 = 13
L_Y07X00.IMUX29 = 19
L_Y06X00.RMUX39 = 1
L_Y07X00.RMUX52 = 13
L_Y06X00.OMUX17 = 1
L_Y07X00.IMUX00 = 19

# Net recv.buffer[4]
L_Y06X01.RMUX31 = 3
L_Y06X01.RMUX30 = 4
L_Y06X01.OMUX23 = 1
L_Y06X00.IMUX21 = 9
L_Y06X01.IMUX37 = 3
L_Y06X01.IMUX28 = 4
L_Y06X01.OMUX22 = 1

# Net recv.buffer[5]
L_Y06X01.IMUX56 = 7
L_Y06X01.IMUX38 = 8
L_Y06X01.OMUX44 = 1
L_Y06X01.RMUX83 = 2
L_Y06X01.IMUX29 = 24
L_Y06X01.OMUX43 = 1

# Net recv.buffer[6]
L_Y06X01.IMUX57 = 2
L_Y06X01.OMUX17 = 1
L_Y06X01.IMUX48 = 15
L_Y06X01.RMUX28 = 1
L_Y06X01.OMUX16 = 1
L_Y06X01.IMUX20 = 3

# Net recv.buffer[7]
L_Y06X01.IMUX49 = 5
L_Y06X01.OMUX34 = 1
L_Y06X01.IMUX44 = 6
L_Y06X01.IMUX21 = 6

# Net recv.buffer_valid
L_Y06X02.RMUX60 = 2
L_Y06X01.IMUX50 = 10
L_Y06X02.OMUX32 = 1

# Net recv.cycle_cnt[0]
L_Y05X02.IMUX48 = 20
L_Y05X02.RMUX58 = 1
L_Y05X02.IMUX56 = 20
L_Y05X02.IMUX32 = 5
L_Y05X02.IMUX41 = 4
L_Y05X02.OMUX29 = 1
L_Y05X02.OMUX28 = 1
L_Y05X02.IMUX38 = 5

# Net recv.cycle_cnt[1]
L_Y05X02.OMUX31 = 1
L_Y05X02.IMUX33 = 19
L_Y05X02.IMUX49 = 19
L_Y05X02.RMUX53 = 2
L_Y05X02.OMUX32 = 1
L_Y05X02.IMUX42 = 5
L_Y05X02.IMUX57 = 19

# Net recv.cycle_cnt[2]
L_Y05X02.IMUX19 = 7
L_Y05X02.OMUX40 = 1
L_Y05X02.IMUX50 = 7
L_Y05X02.IMUX55 = 7

# Net recv.cycle_cnt[3]
L_Y05X02.IMUX45 = 21
L_Y05X02.RMUX64 = 13
L_Y05X02.IMUX58 = 21
L_Y05X02.IMUX29 = 21
L_Y04X02.OMUX40 = 1
L_Y04X02.OMUX41 = 1
L_Y04X02.RMUX85 = 1
L_Y05X02.RMUX65 = 13
L_Y05X02.IMUX13 = 21
L_Y04X02.IMUX54 = 7

# Net recv.cycle_cnt[4]
L_Y05X02.OMUX34 = 1
L_Y05X02.IMUX47 = 6
L_Y05X02.IMUX30 = 22
L_Y05X02.IMUX16 = 22
L_Y05X02.IMUX14 = 22
L_Y05X02.OMUX35 = 1
L_Y05X02.RMUX70 = 3

# Net recv.cycle_cnt[5]
L_Y05X02.IMUX15 = 3
L_Y05X02.IMUX17 = 3
L_Y05X02.OMUX16 = 1
L_Y05X02.IMUX22 = 3

# Net recv.cycle_cnt[6]
L_Y05X02.IMUX59 = 0
L_Y05X02.IMUX07 = 1
L_Y05X02.OMUX04 = 1
L_Y05X02.IMUX01 = 1

# Net recv.cycle_cnt[7]
L_Y05X02.IMUX18 = 4
L_Y05X02.IMUX26 = 3
L_Y05X02.OMUX19 = 1

# Net recv.recv
L_Y06X02.IMUX37 = 11
L_Y06X02.IMUX25 = 11
L_Y06X02.RMUX05 = 2
L_Y06X02.OMUX07 = 1
L_Y06X02.IMUX04 = 2
L_Y05X02.RMUX47 = 17
L_Y05X02.IMUX43 = 18
L_Y05X02.RMUX40 = 17
L_Y04X02.RMUX46 = 18
L_Y06X02.OMUX08 = 1
L_Y04X02.IMUX04 = 18
L_Y05X02.IMUX61 = 18
L_Y06X02.RMUX07 = 2
L_Y05X02.IMUX02 = 17

# Net send.bit_cnt[0]
L_Y04X00.IMUX22 = 21
L_Y04X01.RMUX13 = 0
L_Y04X01.IMUX31 = 13
L_Y04X01.IMUX02 = 0
L_Y04X00.RMUX64 = 5
L_Y04X01.IMUX25 = 13
L_Y04X01.IMUX40 = 0
L_Y04X01.OMUX01 = 1
L_Y04X01.IMUX61 = 13
L_Y04X01.OMUX02 = 1
L_Y04X01.RMUX17 = 0

# Net send.bit_cnt[1]
L_Y04X01.RMUX16 = 1
L_Y04X00.OMUX04 = 1
L_Y04X01.IMUX13 = 12
L_Y04X00.OMUX03 = 1
L_Y04X00.IMUX23 = 0
L_Y04X01.IMUX42 = 13
L_Y04X01.RMUX11 = 1
L_Y04X00.IMUX06 = 1

# Net send.bit_cnt[2]
L_Y04X01.IMUX21 = 3
L_Y04X01.IMUX32 = 16
L_Y04X01.IMUX53 = 2
L_Y04X01.IMUX28 = 16
L_Y04X01.OMUX16 = 1
L_Y04X01.IMUX16 = 3
L_Y04X01.OMUX17 = 1
L_Y04X01.IMUX27 = 2
L_Y04X01.RMUX34 = 1
L_Y04X01.IMUX49 = 2

# Net send.bit_cnt[3]
L_Y04X01.IMUX18 = 24
L_Y04X01.OMUX41 = 1
L_Y04X01.IMUX30 = 24
L_Y04X01.RMUX82 = 1
L_Y04X01.IMUX26 = 24
L_Y04X01.OMUX40 = 1
L_Y04X01.IMUX55 = 7
L_Y04X01.IMUX33 = 7
L_Y04X01.IMUX50 = 7

# Net send.bit_cnt[4]
L_Y04X01.IMUX29 = 25
L_Y04X01.RMUX89 = 0
L_Y04X01.IMUX41 = 25
L_Y04X01.IMUX24 = 7
L_Y04X01.OMUX38 = 1
L_Y04X01.OMUX37 = 1
L_Y04X01.IMUX51 = 6

# Net send.byte_cnt[0]
L_Y05X00.IMUX23 = 20
L_Y04X00.RMUX47 = 0
L_Y05X00.IMUX03 = 20
L_Y06X00.IMUX35 = 20
L_Y04X00.IMUX41 = 18
L_Y06X00.RMUX59 = 14
L_Y05X00.IMUX37 = 20
L_Y06X00.IMUX09 = 20
L_Y05X00.IMUX41 = 20
L_Y04X00.OMUX14 = 1
L_Y05X00.IMUX06 = 19
L_Y04X00.OMUX13 = 1
L_Y04X00.IMUX62 = 2
L_Y05X00.RMUX52 = 13
L_Y04X00.RMUX39 = 0
L_Y05X00.RMUX59 = 13
L_Y04X00.IMUX17 = 2

# Net send.byte_cnt[1]
L_Y05X00.RMUX69 = 1
L_Y05X00.IMUX43 = 4
L_Y04X00.IMUX44 = 26
L_Y05X00.IMUX02 = 20
L_Y04X00.RMUX94 = 17
L_Y04X00.IMUX42 = 26
L_Y06X00.IMUX33 = 24
L_Y05X00.RMUX67 = 1
L_Y05X00.OMUX28 = 1
L_Y05X00.IMUX38 = 5
L_Y05X00.IMUX28 = 20
L_Y05X00.OMUX29 = 1
L_Y05X00.IMUX07 = 5
L_Y06X00.RMUX83 = 13
L_Y05X00.RMUX58 = 1

# Net send.byte_cnt[2]
L_Y04X00.IMUX45 = 11
L_Y04X00.IMUX37 = 11
L_Y04X00.IMUX08 = 1
L_Y05X00.RMUX34 = 13
L_Y05X00.IMUX01 = 15
L_Y05X00.IMUX18 = 16
L_Y05X00.RMUX29 = 13
L_Y05X00.IMUX30 = 16
L_Y04X00.RMUX09 = 2
L_Y05X00.IMUX40 = 16
L_Y04X00.RMUX05 = 2
L_Y04X00.OMUX07 = 1
L_Y04X00.IMUX24 = 1
L_Y05X00.IMUX05 = 15
L_Y04X00.OMUX08 = 1

# Net send.byte_cnt[3]
L_Y05X00.IMUX09 = 23
L_Y05X00.IMUX16 = 23
L_Y04X00.IMUX38 = 5
L_Y04X00.OMUX28 = 1
L_Y05X00.IMUX49 = 23
L_Y05X00.IMUX29 = 23
L_Y04X00.IMUX46 = 19
L_Y04X00.RMUX69 = 1
L_Y05X00.RMUX77 = 13
L_Y04X00.RMUX52 = 1
L_Y04X00.OMUX29 = 1
L_Y05X00.RMUX76 = 13
L_Y05X00.IMUX42 = 23
L_Y04X00.IMUX25 = 5

# Net send.byte_cnt[4]
L_Y05X00.IMUX10 = 7
L_Y05X00.IMUX20 = 7
L_Y05X00.IMUX50 = 6
L_Y05X00.OMUX37 = 1
L_Y05X00.IMUX24 = 7

# Net send.byte_cnt[5]
L_Y05X00.IMUX11 = 1
L_Y05X00.OMUX08 = 1
L_Y05X00.IMUX25 = 12
L_Y05X00.OMUX07 = 1
L_Y05X00.RMUX11 = 2
L_Y05X00.IMUX21 = 12

# Net send.cycle_cnt[0]
L_Y05X01.IMUX36 = 7
L_Y05X01.IMUX44 = 7
L_Y05X01.IMUX00 = 7
L_Y05X01.IMUX16 = 7
L_Y05X01.IMUX49 = 6
L_Y05X01.OMUX37 = 1

# Net send.cycle_cnt[1]
L_Y05X01.IMUX02 = 3
L_Y05X01.IMUX37 = 17
L_Y05X01.OMUX13 = 1
L_Y05X01.RMUX41 = 0
L_Y05X01.IMUX45 = 17
L_Y05X01.IMUX17 = 2
L_Y05X01.OMUX14 = 1

# Net send.cycle_cnt[2]
L_Y05X01.IMUX01 = 5
L_Y05X01.IMUX39 = 5
L_Y05X01.IMUX47 = 4
L_Y05X01.OMUX28 = 1

# Net send.cycle_cnt[3]
L_Y05X01.IMUX21 = 22
L_Y05X01.IMUX57 = 22
L_Y05X01.IMUX33 = 4
L_Y05X01.OMUX26 = 1
L_Y05X01.IMUX41 = 22
L_Y05X01.RMUX71 = 0
L_Y05X01.IMUX52 = 4
L_Y05X01.OMUX25 = 1

# Net send.cycle_cnt[4]
L_Y05X01.IMUX22 = 3
L_Y05X01.IMUX58 = 15
L_Y05X01.OMUX17 = 1
L_Y05X01.OMUX16 = 1
L_Y05X01.RMUX28 = 1
L_Y05X01.IMUX53 = 2
L_Y05X01.IMUX42 = 15

# Net send.cycle_cnt[5]
L_Y05X01.OMUX32 = 1
L_Y05X01.RMUX59 = 2
L_Y05X01.IMUX59 = 20
L_Y05X01.OMUX31 = 1
L_Y05X01.IMUX43 = 5
L_Y05X01.IMUX54 = 5

# Net send.cycle_cnt[6]
L_Y05X01.OMUX04 = 1
L_Y05X01.IMUX06 = 1
L_Y05X01.IMUX61 = 0
L_Y05X01.OMUX05 = 1
L_Y05X01.IMUX46 = 12
L_Y05X01.RMUX10 = 1

# Net send.cycle_cnt[7]
L_Y05X01.IMUX62 = 8
L_Y05X01.OMUX46 = 1
L_Y05X01.IMUX55 = 8

# Cell $PACKER_VCC at LogicTILE(01,07):alta_slice02
L_Y07X01.alta_slice02.INIT[15:0] = 16'b1111111111111111

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1484_LC at LogicTILE(02,06):alta_slice02
L_Y06X02.alta_slice02.INIT[15:0] = 16'b0001000100010001
L_Y06X02.alta_slice02.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1485_LC at LogicTILE(02,06):alta_slice11
L_Y06X02.alta_slice11.INIT[15:0] = 16'b1000100010001000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1486_LC at LogicTILE(02,06):alta_slice06
L_Y06X02.alta_slice06.INIT[15:0] = 16'b1000100010001000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1487_LC at LogicTILE(02,05):alta_slice02
L_Y05X02.alta_slice02.INIT[15:0] = 16'b1000100010001000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1488_LC at LogicTILE(02,05):alta_slice04
L_Y05X02.alta_slice04.INIT[15:0] = 16'b0000000100000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1489_LC at LogicTILE(02,05):alta_slice14
L_Y05X02.alta_slice14.INIT[15:0] = 16'b0000000100000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1490_LC at LogicTILE(02,06):alta_slice07
L_Y06X02.alta_slice07.INIT[15:0] = 16'b0001000000000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1491_LC at LogicTILE(02,06):alta_slice01
L_Y06X02.alta_slice01.INIT[15:0] = 16'b0100010001000100

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1492_LC at LogicTILE(00,06):alta_slice13
L_Y06X00.alta_slice13.INIT[15:0] = 16'b1100101011001010
L_Y06X00.alta_slice13.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1493_LC at LogicTILE(02,06):alta_slice15
L_Y06X02.alta_slice15.INIT[15:0] = 16'b0100010001000100

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1494_LC at LogicTILE(00,06):alta_slice07
L_Y06X00.alta_slice07.INIT[15:0] = 16'b1100101011001010
L_Y06X00.alta_slice07.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1495_LC at LogicTILE(00,06):alta_slice06
L_Y06X00.alta_slice06.INIT[15:0] = 16'b1100101011001010
L_Y06X00.alta_slice06.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1496_LC at LogicTILE(00,06):alta_slice05
L_Y06X00.alta_slice05.INIT[15:0] = 16'b1100101011001010
L_Y06X00.alta_slice05.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1497_LC at LogicTILE(01,06):alta_slice07
L_Y06X01.alta_slice07.FF_USED
L_Y06X01.alta_slice07.INIT[15:0] = 16'b1100101011001010

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1498_LC at LogicTILE(01,06):alta_slice14
L_Y06X01.alta_slice14.FF_USED
L_Y06X01.alta_slice14.INIT[15:0] = 16'b1100101011001010

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1499_LC at LogicTILE(01,06):alta_slice05
L_Y06X01.alta_slice05.FF_USED
L_Y06X01.alta_slice05.INIT[15:0] = 16'b1100101011001010

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1500_LC at LogicTILE(01,06):alta_slice11
L_Y06X01.alta_slice11.INIT[15:0] = 16'b1100101011001010
L_Y06X01.alta_slice11.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1501_LC at LogicTILE(02,05):alta_slice09
L_Y05X02.alta_slice09.INIT[15:0] = 16'b1010110010101100
L_Y05X02.alta_slice09.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1502_LC at LogicTILE(02,06):alta_slice09
L_Y06X02.alta_slice09.INIT[15:0] = 16'b0100010001000100

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1503_LC at LogicTILE(02,05):alta_slice10
L_Y05X02.alta_slice10.INIT[15:0] = 16'b0011110011110101
L_Y05X02.alta_slice10.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1504_LC at LogicTILE(02,05):alta_slice13
L_Y05X02.alta_slice13.INIT[15:0] = 16'b1011101011000000
L_Y05X02.alta_slice13.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1505_LC at LogicTILE(02,05):alta_slice08
L_Y05X02.alta_slice08.INIT[15:0] = 16'b1000100010001000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1506_LC at LogicTILE(02,04):alta_slice13
L_Y04X02.alta_slice13.INIT[15:0] = 16'b0001110000011100
L_Y04X02.alta_slice13.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1507_LC at LogicTILE(02,05):alta_slice15
L_Y05X02.alta_slice15.INIT[15:0] = 16'b1000100010001000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1508_LC at LogicTILE(02,05):alta_slice12
L_Y05X02.alta_slice12.INIT[15:0] = 16'b1000000010000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1509_LC at LogicTILE(02,04):alta_slice01
L_Y04X02.alta_slice01.INIT[15:0] = 16'b0001000100010001

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1510_LC at LogicTILE(02,05):alta_slice11
L_Y05X02.alta_slice11.INIT[15:0] = 16'b0000011110001000
L_Y05X02.alta_slice11.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1511_LC at LogicTILE(02,05):alta_slice05
L_Y05X02.alta_slice05.INIT[15:0] = 16'b0011111000111110
L_Y05X02.alta_slice05.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1512_LC at LogicTILE(02,05):alta_slice07
L_Y05X02.alta_slice07.INIT[15:0] = 16'b1000000010000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1513_LC at LogicTILE(02,05):alta_slice01
L_Y05X02.alta_slice01.INIT[15:0] = 16'b1011101011000000
L_Y05X02.alta_slice01.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1514_LC at LogicTILE(02,05):alta_slice03
L_Y05X02.alta_slice03.INIT[15:0] = 16'b1000000000000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1515_LC at LogicTILE(02,05):alta_slice06
L_Y05X02.alta_slice06.INIT[15:0] = 16'b0001110000011100
L_Y05X02.alta_slice06.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1516_LC at LogicTILE(02,05):alta_slice00
L_Y05X02.alta_slice00.INIT[15:0] = 16'b1000000010000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1517_LC at LogicTILE(02,06):alta_slice05
L_Y06X02.alta_slice05.FF_USED
L_Y06X02.alta_slice05.INIT[15:0] = 16'b0001110000011100

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1518_LC at LogicTILE(02,06):alta_slice08
L_Y06X02.alta_slice08.FF_USED
L_Y06X02.alta_slice08.INIT[15:0] = 16'b0001110000011100

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1519_LC at LogicTILE(02,06):alta_slice04
L_Y06X02.alta_slice04.INIT[15:0] = 16'b1000100010001000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1520_LC at LogicTILE(02,06):alta_slice13
L_Y06X02.alta_slice13.FF_USED
L_Y06X02.alta_slice13.INIT[15:0] = 16'b0000011110001000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1521_LC at LogicTILE(02,06):alta_slice14
L_Y06X02.alta_slice14.INIT[15:0] = 16'b0001110000011100
L_Y06X02.alta_slice14.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1522_LC at LogicTILE(02,06):alta_slice12
L_Y06X02.alta_slice12.INIT[15:0] = 16'b1000000000000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1523_LC at LogicTILE(00,07):alta_slice01
L_Y07X00.alta_slice01.INIT[15:0] = 16'b0110011001100110
L_Y07X00.alta_slice01.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1524_LC at LogicTILE(00,07):alta_slice00
L_Y07X00.alta_slice00.INIT[15:0] = 16'b0100000000000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1525_LC at LogicTILE(00,06):alta_slice00
L_Y06X00.alta_slice00.INIT[15:0] = 16'b0100010001000100

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1526_LC at LogicTILE(01,06):alta_slice09
L_Y06X01.alta_slice09.INIT[15:0] = 16'b1000000010000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1527_LC at LogicTILE(01,06):alta_slice12
L_Y06X01.alta_slice12.INIT[15:0] = 16'b0001000000010000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1528_LC at LogicTILE(00,07):alta_slice08
L_Y07X00.alta_slice08.FF_USED
L_Y07X00.alta_slice08.INIT[15:0] = 16'b0110011001100110

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1529_LC at LogicTILE(00,07):alta_slice07
L_Y07X00.alta_slice07.INIT[15:0] = 16'b0001000000000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1530_LC at LogicTILE(00,07):alta_slice11
L_Y07X00.alta_slice11.INIT[15:0] = 16'b0110011001100110
L_Y07X00.alta_slice11.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1531_LC at LogicTILE(00,07):alta_slice10
L_Y07X00.alta_slice10.INIT[15:0] = 16'b0001000000000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1532_LC at LogicTILE(00,06):alta_slice03
L_Y06X00.alta_slice03.INIT[15:0] = 16'b1000100010001000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1533_LC at LogicTILE(00,07):alta_slice03
L_Y07X00.alta_slice03.INIT[15:0] = 16'b0110011001100110
L_Y07X00.alta_slice03.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1534_LC at LogicTILE(00,07):alta_slice02
L_Y07X00.alta_slice02.INIT[15:0] = 16'b0000000100000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1535_LC at LogicTILE(00,07):alta_slice15
L_Y07X00.alta_slice15.INIT[15:0] = 16'b0110011001100110
L_Y07X00.alta_slice15.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1536_LC at LogicTILE(00,07):alta_slice06
L_Y07X00.alta_slice06.INIT[15:0] = 16'b0001000000000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1537_LC at LogicTILE(01,04):alta_slice00
L_Y04X01.alta_slice00.FF_USED
L_Y04X01.alta_slice00.INIT[15:0] = 16'b0001010000010100

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1538_LC at LogicTILE(01,05):alta_slice06
L_Y05X01.alta_slice06.INIT[15:0] = 16'b1000100010001000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1539_LC at LogicTILE(01,05):alta_slice13
L_Y05X01.alta_slice13.INIT[15:0] = 16'b0000000000000001

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1540_LC at LogicTILE(01,05):alta_slice11
L_Y05X01.alta_slice11.INIT[15:0] = 16'b0001000000000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1541_LC at LogicTILE(01,04):alta_slice04
L_Y04X01.alta_slice04.INIT[15:0] = 16'b0100000001000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1542_LC at LogicTILE(01,04):alta_slice10
L_Y04X01.alta_slice10.INIT[15:0] = 16'b0001000000010000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1543_LC at LogicTILE(00,04):alta_slice01
L_Y04X00.alta_slice01.FF_USED
L_Y04X00.alta_slice01.INIT[15:0] = 16'b0001010000010100

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1544_LC at LogicTILE(01,04):alta_slice15
L_Y04X01.alta_slice15.INIT[15:0] = 16'b1000100010001000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1545_LC at LogicTILE(01,04):alta_slice14
L_Y04X01.alta_slice14.INIT[15:0] = 16'b1000100010001000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1546_LC at LogicTILE(01,04):alta_slice05
L_Y04X01.alta_slice05.FF_USED
L_Y04X01.alta_slice05.INIT[15:0] = 16'b0110011001100110

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1547_LC at LogicTILE(01,04):alta_slice03
L_Y04X01.alta_slice03.INIT[15:0] = 16'b1000100010001000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1548_LC at LogicTILE(01,04):alta_slice13
L_Y04X01.alta_slice13.INIT[15:0] = 16'b0000011100001000
L_Y04X01.alta_slice13.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1549_LC at LogicTILE(01,04):alta_slice12
L_Y04X01.alta_slice12.FF_USED
L_Y04X01.alta_slice12.INIT[15:0] = 16'b0111111110000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1550_LC at LogicTILE(00,04):alta_slice04
L_Y04X00.alta_slice04.INIT[15:0] = 16'b0110011001100110
L_Y04X00.alta_slice04.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1551_LC at LogicTILE(00,05):alta_slice09
L_Y05X00.alta_slice09.INIT[15:0] = 16'b0111100001111000
L_Y05X00.alta_slice09.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1552_LC at LogicTILE(00,04):alta_slice02
L_Y04X00.alta_slice02.FF_USED
L_Y04X00.alta_slice02.INIT[15:0] = 16'b0110011001100110

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1553_LC at LogicTILE(00,04):alta_slice10
L_Y04X00.alta_slice10.INIT[15:0] = 16'b1000000010000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1554_LC at LogicTILE(00,05):alta_slice01
L_Y05X00.alta_slice01.INIT[15:0] = 16'b1000000000000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1555_LC at LogicTILE(00,04):alta_slice09
L_Y04X00.alta_slice09.INIT[15:0] = 16'b0111100001111000
L_Y04X00.alta_slice09.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1556_LC at LogicTILE(00,05):alta_slice12
L_Y05X00.alta_slice12.INIT[15:0] = 16'b0111100001111000
L_Y05X00.alta_slice12.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1557_LC at LogicTILE(00,05):alta_slice02
L_Y05X00.alta_slice02.INIT[15:0] = 16'b0111111110000000
L_Y05X00.alta_slice02.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1558_LC at LogicTILE(01,05):alta_slice12
L_Y05X01.alta_slice12.INIT[15:0] = 16'b0001000100010001
L_Y05X01.alta_slice12.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1559_LC at LogicTILE(01,05):alta_slice04
L_Y05X01.alta_slice04.INIT[15:0] = 16'b0110011001100110
L_Y05X01.alta_slice04.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1560_LC at LogicTILE(01,05):alta_slice09
L_Y05X01.alta_slice09.INIT[15:0] = 16'b0000011100001000
L_Y05X01.alta_slice09.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1561_LC at LogicTILE(01,05):alta_slice08
L_Y05X01.alta_slice08.INIT[15:0] = 16'b0110011001100110
L_Y05X01.alta_slice08.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1562_LC at LogicTILE(01,05):alta_slice00
L_Y05X01.alta_slice00.INIT[15:0] = 16'b1000000010000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1563_LC at LogicTILE(01,05):alta_slice05
L_Y05X01.alta_slice05.INIT[15:0] = 16'b0111100001111000
L_Y05X01.alta_slice05.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1564_LC at LogicTILE(01,05):alta_slice10
L_Y05X01.alta_slice10.INIT[15:0] = 16'b0111111110000000
L_Y05X01.alta_slice10.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1565_LC at LogicTILE(01,05):alta_slice01
L_Y05X01.alta_slice01.INIT[15:0] = 16'b0001010000010100
L_Y05X01.alta_slice01.FF_USED

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1566_LC at LogicTILE(01,05):alta_slice14
L_Y05X01.alta_slice14.INIT[15:0] = 16'b1000000000000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1567_LC at LogicTILE(01,05):alta_slice15
L_Y05X01.alta_slice15.FF_USED
L_Y05X01.alta_slice15.INIT[15:0] = 16'b0111100001111000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1568_LC at LogicTILE(01,04):alta_slice11
L_Y04X01.alta_slice11.FF_USED
L_Y04X01.alta_slice11.INIT[15:0] = 16'b1100101011111111

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1569_LC at LogicTILE(00,05):alta_slice15
L_Y05X00.alta_slice15.INIT[15:0] = 16'b1000100010001000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1570_LC at LogicTILE(00,04):alta_slice15
L_Y04X00.alta_slice15.INIT[15:0] = 16'b0111111101111111

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1571_LC at LogicTILE(00,04):alta_slice06
L_Y04X00.alta_slice06.INIT[15:0] = 16'b0001000100010001

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1572_LC at LogicTILE(00,05):alta_slice06
L_Y05X00.alta_slice06.INIT[15:0] = 16'b0001000100010001

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1573_LC at LogicTILE(00,05):alta_slice03
L_Y05X00.alta_slice03.INIT[15:0] = 16'b0001111100011111

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1574_LC at LogicTILE(00,05):alta_slice07
L_Y05X00.alta_slice07.INIT[15:0] = 16'b0001000000010000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1575_LC at LogicTILE(00,05):alta_slice10
L_Y05X00.alta_slice10.INIT[15:0] = 16'b0000000100000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1576_LC at LogicTILE(01,04):alta_slice08
L_Y04X01.alta_slice08.INIT[15:0] = 16'b0001000000010000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1577_LC at LogicTILE(01,04):alta_slice07
L_Y04X01.alta_slice07.INIT[15:0] = 16'b0000000100000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1578_LC at LogicTILE(00,06):alta_slice08
L_Y06X00.alta_slice08.INIT[15:0] = 16'b1011101100001111

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1579_LC at LogicTILE(00,06):alta_slice02
L_Y06X00.alta_slice02.INIT[15:0] = 16'b1101001111010011

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1580_LC at LogicTILE(00,04):alta_slice05
L_Y04X00.alta_slice05.INIT[15:0] = 16'b0000011111111111

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1581_LC at LogicTILE(00,04):alta_slice11
L_Y04X00.alta_slice11.INIT[15:0] = 16'b0000011100000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1582_LC at LogicTILE(01,04):alta_slice06
L_Y04X01.alta_slice06.INIT[15:0] = 16'b0000000101000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1583_LC at LogicTILE(01,04):alta_slice01
L_Y04X01.alta_slice01.INIT[15:0] = 16'b0000011100000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1584_LC at LogicTILE(00,05):alta_slice05
L_Y05X00.alta_slice05.INIT[15:0] = 16'b0001000100001111

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1585_LC at LogicTILE(00,05):alta_slice04
L_Y05X00.alta_slice04.INIT[15:0] = 16'b0011010100000000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1586_LC at LogicTILE(00,05):alta_slice00
L_Y05X00.alta_slice00.INIT[15:0] = 16'b0000110100110000

# Cell $abc$1483$auto$blifparse.cc:498:parse_blif$1587_LC at LogicTILE(00,05):alta_slice11
L_Y05X00.alta_slice11.INIT[15:0] = 16'b0000011100000000

# Cell $auto$simplemap.cc:420:simplemap_dff$280_DFFLC at LogicTILE(02,06):alta_slice10
L_Y06X02.alta_slice10.FF_USED
L_Y06X02.alta_slice10.INIT[15:0] = 16'b1010101010101010

# Cell clk_ibuf at IOTILE(04,09):alta_rio00
I_Y09X04.alta_rio00.INPUT_USED

# Cell led1_obuf at IOTILE(02,09):alta_rio00
I_Y09X02.alta_rio00.OUTPUT_USED

# Cell led2_obuf at IOTILE(01,09):alta_rio03
I_Y09X01.alta_rio03.OUTPUT_USED

# Cell led3_obuf at IOTILE(00,09):alta_rio02
I_Y09X00.alta_rio02.OUTPUT_USED

# Cell led4_obuf at IOTILE(00,09):alta_rio00
I_Y09X00.alta_rio00.OUTPUT_USED

# Cell led5_obuf at IOTILE(01,09):alta_rio01
I_Y09X01.alta_rio01.OUTPUT_USED

# Cell rx_ibuf at IOTILE(12,00):alta_rio00
I_Y00X12.alta_rio00.INPUT_USED

# Cell tx_ibuf at IOTILE(11,00):alta_rio01
I_Y00X11.alta_rio01.OUTPUT_USED

