# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../processor.srcs/sources_1/ip/memory_block_module/memory_block_module_sim_netlist.vhdl" \
"../../../../processor.srcs/sources_1/ip/instruction_block_module/instruction_block_module_sim_netlist.vhdl" \
"../../../../processor.srcs/sources_1/imports/p1/AND.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/Adder.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/Control_Unit.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/Divider_module.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/Dot_prod_module.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/MUlT.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/Register_Dot.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/Shift_right_module.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/Two_bit_adder.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/add_branch.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/add_enable.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/add_pc.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/adder-16.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/adder_32.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/adder_8bit.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/alu.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/alu_control.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/branch_and.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/counter_module.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/demux.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/div1.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/dot_mux_module.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/enable_demux_bus.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/four_bit_adder.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/jump_mux.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/jump_shift_left_2.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/mem_addr_helper.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/multiplier.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/mux_alu.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/mux_mem.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/mux_reg.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/one_bit_adder.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/or_bit.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/pc_main.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/pc_main_helper.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/pc_mux.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/processor.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/register_file.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/set_less_module.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/shift_left_2.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/shift_left_module.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/sign_extend.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/two_complement.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/xor_bit.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/zero_m.vhd" \
"../../../../processor.srcs/sources_1/imports/p1/Test_p1_2.vhd" \

# Do not sort compile order
nosort
