0.7
2020.1
May 27 2020
20:09:33
C:/Users/student/201211/dual_port_ram/dual_port_ram.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/student/201211/dual_port_ram/dual_port_ram.srcs/sim_1/new/testbench.v,1670479688,verilog,,,,testbench,,,,,,,,
C:/Users/student/201211/dual_port_ram/dual_port_ram.srcs/sources_1/new/dual_port_ram.v,1670478168,verilog,,C:/Users/student/201211/dual_port_ram/dual_port_ram.srcs/sim_1/new/testbench.v,,dual_port_ram,,,,,,,,
