# Odysseyé¡¹ç›®ç»“æ„è¯´æ˜

æœ¬æ–‡æ¡£è¯´æ˜Odysseyé¡¹ç›®çš„ç›®å½•ç»“æ„å’Œæ–‡ä»¶ç»„ç»‡ã€‚

---

## ğŸ“ ç›®å½•ç»“æ„

```
Odyssey_proj/
â”œâ”€â”€ README.md                          # é¡¹ç›®ä¸»æ–‡æ¡£ï¼ˆæ¯”èµ›å±•ç¤ºç‰ˆï¼‰
â”œâ”€â”€ README_OLD.md                      # æ—§ç‰ˆREADMEï¼ˆå·²å½’æ¡£ï¼‰
â”œâ”€â”€ Odyssey.pds                        # Tang Dynastyå·¥ç¨‹æ–‡ä»¶
â”œâ”€â”€ LICENSE                            # MITå¼€æºè®¸å¯è¯
â”‚
â”œâ”€â”€ source/                            # æºä»£ç ç›®å½•
â”‚   â”œâ”€â”€ signal_analyzer_top.v          # é¡¶å±‚æ¨¡å—ï¼ˆ3115è¡Œï¼‰
â”‚   â”œâ”€â”€ adc_capture_dual.v             # åŒé€šé“ADCé‡‡é›†
â”‚   â”œâ”€â”€ dual_channel_fft_controller.v  # FFTæ§åˆ¶å™¨
â”‚   â”œâ”€â”€ signal_parameter_measure.v     # å‚æ•°æµ‹é‡æ¨¡å—
â”‚   â”œâ”€â”€ dual_channel_phase.v           # ç›¸ä½å·®æµ‹é‡
â”‚   â”œâ”€â”€ weak_signal_detector.v         # å¾®å¼±ä¿¡å·æ£€æµ‹ï¼ˆé”ç›¸æ”¾å¤§ï¼‰
â”‚   â”œâ”€â”€ auto_test.v                    # è‡ªåŠ¨æµ‹è¯•æ¨¡å—
â”‚   â”œâ”€â”€ hdmi_display_ctrl.v            # HDMIæ˜¾ç¤ºæ§åˆ¶ï¼ˆ3299è¡Œï¼‰
â”‚   â”œâ”€â”€ uart_tx.v                      # UARTè°ƒè¯•è¾“å‡º
â”‚   â””â”€â”€ ...                            # å…¶ä»–æ¨¡å—
â”‚
â”œâ”€â”€ ipcore/                            # IPæ ¸ç›®å½•
â”‚   â”œâ”€â”€ fft_8192/                      # 8192ç‚¹FFT IPæ ¸
â”‚   â”‚   â”œâ”€â”€ fft_8192.v                 # FFTæ ¸å¿ƒä»£ç 
â”‚   â”‚   â”œâ”€â”€ fft_8192.idf               # IPå®šä¹‰æ–‡ä»¶
â”‚   â”‚   â””â”€â”€ sim/                       # ä»¿çœŸæ–‡ä»¶
â”‚   â”œâ”€â”€ pll_sys/                       # ç³»ç»ŸPLLï¼ˆ100MHz/35MHzï¼‰
â”‚   â”œâ”€â”€ pll_hdmi/                      # HDMI PLLï¼ˆ74.25MHz/10MHzï¼‰
â”‚   â”œâ”€â”€ FIFO_ASYNC_8192x11/            # å¼‚æ­¥FIFOï¼ˆè·¨æ—¶é’ŸåŸŸåŒæ­¥ï¼‰
â”‚   â””â”€â”€ hann_window/                   # æ±‰å®çª—ç³»æ•°ROM
â”‚       â”œâ”€â”€ hann_window_8192.coe       # ç³»æ•°æ–‡ä»¶
â”‚       â””â”€â”€ verify_hann_window.py      # éªŒè¯è„šæœ¬
â”‚
â”œâ”€â”€ sim/                               # ä»¿çœŸæ–‡ä»¶ç›®å½•
â”‚   â””â”€â”€ behav/                         # è¡Œä¸ºä»¿çœŸ
â”‚
â”œâ”€â”€ compile/                           # ç»¼åˆè¾“å‡ºç›®å½•
â”‚   â”œâ”€â”€ signal_analyzer_top.snr        # ç»¼åˆæŠ¥å‘Š
â”‚   â””â”€â”€ ...
â”‚
â”œâ”€â”€ synthesize/                        # ç»¼åˆè¾“å‡ºç›®å½•
â”‚   â”œâ”€â”€ signal_analyzer_top.snr        # ç»¼åˆæŠ¥å‘Š
â”‚   â””â”€â”€ ...
â”‚
â”œâ”€â”€ place_route/                       # å¸ƒå±€å¸ƒçº¿è¾“å‡º
â”‚   â”œâ”€â”€ signal_analyzer_top_timing_summary_after_hold_fix.txt  # æ—¶åºæŠ¥å‘Š
â”‚   â””â”€â”€ ...
â”‚
â”œâ”€â”€ device_map/                        # å™¨ä»¶æ˜ å°„
â”‚   â”œâ”€â”€ signal_analyzer_top.pcf        # å¼•è„šçº¦æŸ
â”‚   â””â”€â”€ ...
â”‚
â”œâ”€â”€ generate_bitstream/                # æ¯”ç‰¹æµç”Ÿæˆ
â”‚   â””â”€â”€ ...
â”‚
â”œâ”€â”€ constraint_check/                  # çº¦æŸæ£€æŸ¥
â”‚   â””â”€â”€ ...
â”‚
â”œâ”€â”€ docs/                              # ğŸ“š æ–‡æ¡£ç›®å½•ï¼ˆé‡è¦ï¼‰
â”‚   â”œâ”€â”€ æ–‡æ¡£ç´¢å¼•.md                    # æ‰€æœ‰æ–‡æ¡£ç´¢å¼•
â”‚   â”œâ”€â”€ é¡¹ç›®ç»“æ„è¯´æ˜.md                # æœ¬æ–‡ä»¶
â”‚   â””â”€â”€ ...
â”‚
â”œâ”€â”€ æŠ€æœ¯æ–‡æ¡£/                          # ğŸ“„ æŠ€æœ¯æ–‡æ¡£ï¼ˆæ ¹ç›®å½•ï¼‰
â”‚   â”œâ”€â”€ é«˜ç²¾åº¦åŒé€šé“ç›¸ä½å·®æµ‹é‡-å®ç°æ€»ç»“.md
â”‚   â”œâ”€â”€ ADCæ—¶åºè¿ä¾‹ä¿®å¤æŠ¥å‘Š.md
â”‚   â”œâ”€â”€ æ—¶åºä¼˜åŒ–æ€»ç»“.md
â”‚   â”œâ”€â”€ ç›¸ä½å·®æµ‹é‡å¿«é€Ÿä½¿ç”¨æŒ‡å—.md
â”‚   â””â”€â”€ ... ï¼ˆçº¦56ç¯‡æ–‡æ¡£ï¼‰
â”‚
â”œâ”€â”€ è¾…åŠ©è„šæœ¬/                          # ğŸ› ï¸ è¾…åŠ©å·¥å…·
â”‚   â”œâ”€â”€ generate_hann_window.py        # ç”Ÿæˆæ±‰å®çª—ç³»æ•°
â”‚   â”œâ”€â”€ generate_ascii_font.py         # ç”Ÿæˆå­—ç¬¦ROM
â”‚   â”œâ”€â”€ refactor_table_display.py      # è¡¨æ ¼æ˜¾ç¤ºé‡æ„å·¥å…·
â”‚   â”œâ”€â”€ fix_color.ps1                  # é¢œè‰²ä¿®å¤è„šæœ¬
â”‚   â””â”€â”€ ...
â”‚
â””â”€â”€ log/                               # æ—¥å¿—æ–‡ä»¶ç›®å½•
    â””â”€â”€ ...
```

---

## ğŸ“‚ æ ¸å¿ƒç›®å½•è¯´æ˜

### 1. `source/` - æºä»£ç 
- **ä¿¡å·é‡‡é›†**ï¼š`adc_capture_dual.v` - åŒé€šé“ADCæ¥å£
- **é¢‘è°±åˆ†æ**ï¼š`dual_channel_fft_controller.v` - FFTæ§åˆ¶å™¨
- **å‚æ•°æµ‹é‡**ï¼š`signal_parameter_measure.v` - 6é¡¹å‚æ•°æµ‹é‡
- **ç›¸ä½å·®**ï¼š`dual_channel_phase.v` - æ—¶åŸŸè¿‡é›¶æ£€æµ‹
- **å¾®å¼±ä¿¡å·**ï¼š`weak_signal_detector.v` - æ•°å­—é”ç›¸æ”¾å¤§
- **è‡ªåŠ¨æµ‹è¯•**ï¼š`auto_test.v` - é˜ˆå€¼åˆ¤æ–­å’ŒLEDæ§åˆ¶
- **æ˜¾ç¤ºæ§åˆ¶**ï¼š`hdmi_display_ctrl.v` - 720p@60Hz HDMIæ˜¾ç¤º

### 2. `ipcore/` - IPæ ¸
- **FFT**ï¼š8192ç‚¹åŸº-2 FFTï¼ˆç›˜å¤IPï¼‰
- **PLL**ï¼šç³»ç»Ÿæ—¶é’Ÿã€HDMIæ—¶é’Ÿç”Ÿæˆ
- **FIFO**ï¼šå¼‚æ­¥FIFOï¼ˆè·¨æ—¶é’ŸåŸŸåŒæ­¥ï¼‰
- **ROM**ï¼šæ±‰å®çª—ç³»æ•°ã€å­—ç¬¦ç‚¹é˜µ

### 3. `docs/` - æ–‡æ¡£ä¸­å¿ƒï¼ˆæ¨èï¼‰
- **æ–‡æ¡£ç´¢å¼•.md**ï¼šæ‰€æœ‰æŠ€æœ¯æ–‡æ¡£ç´¢å¼•ï¼ˆåˆ†ç±»æ¸…æ™°ï¼‰
- **é¡¹ç›®ç»“æ„è¯´æ˜.md**ï¼šæœ¬æ–‡ä»¶
- æ¨èå°†æ ¹ç›®å½•çš„.mdæ–‡æ¡£ç§»åŠ¨åˆ°æ­¤å¤„

### 4. ç»¼åˆè¾“å‡ºç›®å½•
- `compile/`ï¼šç»¼åˆï¼ˆSynthesisï¼‰è¾“å‡º
- `place_route/`ï¼šå¸ƒå±€å¸ƒçº¿è¾“å‡ºï¼ŒåŒ…å«**æ—¶åºæŠ¥å‘Š**
- `generate_bitstream/`ï¼šæœ€ç»ˆæ¯”ç‰¹æµæ–‡ä»¶ï¼ˆ.sbitï¼‰

---

## ğŸ“ å…³é”®æ–‡ä»¶è¯´æ˜

| æ–‡ä»¶ | è·¯å¾„ | è¯´æ˜ |
|------|------|------|
| **é¡¹ç›®ä¸»æ–‡æ¡£** | `README.md` | â­ æ¯”èµ›å±•ç¤ºç‰ˆï¼ˆåŒ…å«åˆ›æ–°ç‚¹ã€æ€§èƒ½å¯¹æ¯”ã€åŠŸèƒ½æ¼”ç¤ºï¼‰ |
| **é¡¶å±‚æ¨¡å—** | `source/signal_analyzer_top.v` | é›†æˆæ‰€æœ‰å­æ¨¡å—ï¼ˆ3115è¡Œï¼‰ |
| **æ˜¾ç¤ºæ§åˆ¶** | `source/hdmi_display_ctrl.v` | HDMIæ˜¾ç¤ºé€»è¾‘ï¼ˆ3299è¡Œï¼‰ |
| **æ—¶åºæŠ¥å‘Š** | `place_route/signal_analyzer_top_timing_summary_after_hold_fix.txt` | æ—¶åºåˆ†æç»“æœï¼ˆWNS/TNSï¼‰ |
| **å¼•è„šçº¦æŸ** | `device_map/signal_analyzer_top.pcf` | å¼•è„šå®šä¹‰ |
| **æ¯”ç‰¹æµ** | `generate_bitstream/*.sbit` | æœ€ç»ˆä¸‹è½½æ–‡ä»¶ |
| **æ–‡æ¡£ç´¢å¼•** | `docs/æ–‡æ¡£ç´¢å¼•.md` | æ‰€æœ‰æŠ€æœ¯æ–‡æ¡£ç´¢å¼• |

---

## ğŸ”§ å¼€å‘æµç¨‹

### 1. ä¿®æ”¹ä»£ç 
ç¼–è¾‘ `source/` ç›®å½•ä¸‹çš„ `.v` æ–‡ä»¶

### 2. ç»¼åˆï¼ˆSynthesizeï¼‰
```
Tang Dynasty IDE â†’ Synthesize
è¾“å‡ºï¼šcompile/signal_analyzer_top.snr
```

### 3. å¸ƒå±€å¸ƒçº¿ï¼ˆPlace & Routeï¼‰
```
Tang Dynasty IDE â†’ Place & Route
è¾“å‡ºï¼šplace_route/signal_analyzer_top_timing_summary.txt
```

### 4. æ£€æŸ¥æ—¶åº
æŸ¥çœ‹æ—¶åºæŠ¥å‘Šï¼š
- **WNS**ï¼ˆWorst Negative Slackï¼‰ï¼šå¿…é¡»â‰¥0ï¼ˆå½“å‰v2.0å…¨éƒ¨è½¬æ­£ï¼‰
- **TNS**ï¼ˆTotal Negative Slackï¼‰ï¼šå¿…é¡»=0

### 5. ç”Ÿæˆæ¯”ç‰¹æµ
```
Tang Dynasty IDE â†’ Generate Bitstream
è¾“å‡ºï¼šgenerate_bitstream/*.sbit
```

### 6. ä¸‹è½½åˆ°FPGA
```
Tang Dynasty IDE â†’ Program Device
é€‰æ‹© .sbit æ–‡ä»¶ä¸‹è½½
```

---

## ğŸ“Š ä»£ç è§„æ¨¡ç»Ÿè®¡

| æ¨¡å— | æ–‡ä»¶ | ä»£ç è¡Œæ•° | å¤æ‚åº¦ |
|------|------|---------|--------|
| é¡¶å±‚æ¨¡å— | `signal_analyzer_top.v` | 3115 | â­â­â­â­â­ |
| HDMIæ˜¾ç¤º | `hdmi_display_ctrl.v` | 3299 | â­â­â­â­â­ |
| FFTæ§åˆ¶å™¨ | `dual_channel_fft_controller.v` | ~800 | â­â­â­â­ |
| å‚æ•°æµ‹é‡ | `signal_parameter_measure.v` | ~1200 | â­â­â­â­ |
| å¾®å¼±ä¿¡å·æ£€æµ‹ | `weak_signal_detector.v` | ~1500 | â­â­â­â­â­ |
| è‡ªåŠ¨æµ‹è¯• | `auto_test.v` | ~600 | â­â­â­ |
| ç›¸ä½å·®æµ‹é‡ | `dual_channel_phase.v` | ~400 | â­â­â­ |
| ADCé‡‡é›† | `adc_capture_dual.v` | ~300 | â­â­ |
| UARTè°ƒè¯• | `uart_tx.v` | ~200 | â­ |

**æ€»ä»£ç é‡**ï¼šçº¦11000è¡ŒVerilog HDL

---

## ğŸ—‚ï¸ å»ºè®®çš„ç›®å½•ä¼˜åŒ–

### å½“å‰é—®é¢˜
- âŒ æŠ€æœ¯æ–‡æ¡£ï¼ˆ.mdï¼‰æ•£è½åœ¨æ ¹ç›®å½•ï¼Œä¸æ˜“ç®¡ç†
- âŒ è¾…åŠ©è„šæœ¬ï¼ˆ.pyã€.ps1ï¼‰æ··åœ¨æ ¹ç›®å½•

### ä¼˜åŒ–æ–¹æ¡ˆ
```
å»ºè®®ç»“æ„ï¼š
Odyssey_proj/
â”œâ”€â”€ README.md
â”œâ”€â”€ docs/               # æ‰€æœ‰.mdæ–‡æ¡£é›†ä¸­ç®¡ç†
â”‚   â”œâ”€â”€ æ–‡æ¡£ç´¢å¼•.md
â”‚   â”œâ”€â”€ æ ¸å¿ƒæŠ€æœ¯/
â”‚   â”œâ”€â”€ æ—¶åºä¼˜åŒ–/
â”‚   â”œâ”€â”€ é—®é¢˜ä¿®å¤/
â”‚   â””â”€â”€ ç”¨æˆ·æŒ‡å—/
â”œâ”€â”€ scripts/            # æ‰€æœ‰è¾…åŠ©è„šæœ¬
â”‚   â”œâ”€â”€ generate_hann_window.py
â”‚   â”œâ”€â”€ generate_ascii_font.py
â”‚   â””â”€â”€ ...
â””â”€â”€ source/             # Verilogæºä»£ç 
```

---

## ğŸ“§ ç»´æŠ¤ä¿¡æ¯

- **åˆ›å»ºæ—¥æœŸ**ï¼š2025å¹´11æœˆ7æ—¥
- **æœ€åæ›´æ–°**ï¼š2025å¹´11æœˆ7æ—¥
- **ç»´æŠ¤è€…**ï¼šDrSkyFire
- **é¡¹ç›®ç‰ˆæœ¬**ï¼šv2.0

---

<div align="center">

**Odyssey Project Structure Documentation**  
**Â© 2025 DrSkyFire**

</div>
