SIS is a logic synthesis package developed at the University of California
at Berkeley which allows interactive optimization of sequential digital
circuits.
