--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml adccontroller3.twx adccontroller3.ncd -o
adccontroller3.twr adccontroller3.pcf

Design file:              adccontroller3.ncd
Physical constraint file: adccontroller3.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock S_AXI_ACLK
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
S_AXI_ARADDR<0>|    2.812(R)|      SLOW  |   -1.838(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<1>|    2.325(R)|      SLOW  |   -1.458(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<2>|    2.515(R)|      SLOW  |   -1.553(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<3>|    2.441(R)|      SLOW  |   -1.539(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<4>|    2.225(R)|      SLOW  |   -1.393(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<5>|    2.039(R)|      SLOW  |   -1.305(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<6>|    2.241(R)|      SLOW  |   -1.364(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<7>|    2.063(R)|      SLOW  |   -1.305(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARADDR<8>|    1.967(R)|      SLOW  |   -1.258(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARESETN  |    2.964(R)|      SLOW  |   -0.557(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_ARVALID  |    2.761(R)|      SLOW  |   -0.672(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<0>|    4.012(R)|      SLOW  |   -2.601(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<1>|    3.520(R)|      SLOW  |   -2.301(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<2>|    3.344(R)|      SLOW  |   -2.075(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<3>|    3.596(R)|      SLOW  |   -2.295(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<4>|    4.158(R)|      SLOW  |   -2.625(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<5>|    3.262(R)|      SLOW  |   -2.105(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<6>|    3.559(R)|      SLOW  |   -2.283(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<7>|    3.052(R)|      SLOW  |   -1.942(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWADDR<8>|    2.515(R)|      SLOW  |   -1.588(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWVALID  |    2.948(R)|      SLOW  |   -0.514(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BREADY   |    3.618(R)|      SLOW  |   -1.752(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RREADY   |    4.001(R)|      SLOW  |   -1.909(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<0> |    4.578(R)|      SLOW  |   -1.394(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<1> |    4.517(R)|      SLOW  |   -0.743(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<2> |    4.346(R)|      SLOW  |   -0.805(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WDATA<3> |    4.439(R)|      SLOW  |   -0.847(R)|      SLOW  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WVALID   |    3.320(R)|      SLOW  |   -1.413(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock S_AXI_ACLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
S_AXI_ARREADY |         9.078(R)|      SLOW  |         5.039(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_AWREADY |        11.881(R)|      SLOW  |         6.033(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BRESP<1>|         8.837(R)|      SLOW  |         4.924(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_BVALID  |         8.675(R)|      SLOW  |         4.843(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RRESP<1>|         9.446(R)|      SLOW  |         5.284(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_RVALID  |         8.783(R)|      SLOW  |         4.888(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
S_AXI_WREADY  |        11.870(R)|      SLOW  |         6.040(R)|      FAST  |S_AXI_ACLK_BUFGP  |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
S_AXI_ACLK     |    3.886|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
S_AXI_WDATA<0> |S_AXI_AWREADY  |   12.379|
S_AXI_WDATA<0> |S_AXI_WREADY   |   12.368|
S_AXI_WDATA<1> |S_AXI_AWREADY  |   12.318|
S_AXI_WDATA<1> |S_AXI_WREADY   |   12.307|
S_AXI_WDATA<2> |S_AXI_AWREADY  |   12.147|
S_AXI_WDATA<2> |S_AXI_WREADY   |   12.136|
S_AXI_WDATA<3> |S_AXI_AWREADY  |   12.240|
S_AXI_WDATA<3> |S_AXI_WREADY   |   12.229|
---------------+---------------+---------+


Analysis completed Mon Dec 01 21:33:15 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



