RADIX hex
CDEBUG 0
DEBUGVARS {input IN transactor_input 0 output OUT transactor_output 0 channels IN transactor_channels 1 height IN transactor_height 1 width IN transactor_width 1 pool_size IN transactor_pool_size 1 stride IN transactor_stride 1 }
WAVELIST {{DUT input:rsc input_rsc_clken {scverify_top rtl dut_inst input_rsc_clken} {}} {DUT input:rsc input_rsc_q {scverify_top rtl dut_inst input_rsc_q} {}} {DUT input:rsc input_rsc_re {scverify_top rtl dut_inst input_rsc_re} {}} {DUT input:rsc input_rsc_radr {scverify_top rtl dut_inst input_rsc_radr} {}} {DUT output:rsc output_rsc_clken {scverify_top rtl dut_inst output_rsc_clken} {}} {DUT output:rsc output_rsc_we {scverify_top rtl dut_inst output_rsc_we} {}} {DUT output:rsc output_rsc_d {scverify_top rtl dut_inst output_rsc_d} {}} {DUT output:rsc output_rsc_wadr {scverify_top rtl dut_inst output_rsc_wadr} {}} {DUT channels:rsc channels {scverify_top rtl dut_inst channels} {}} {DUT height:rsc height {scverify_top rtl dut_inst height} {}} {DUT width:rsc width {scverify_top rtl dut_inst width} {}} {DUT pool_size:rsc pool_size {scverify_top rtl dut_inst pool_size} {}} {DUT stride:rsc stride {scverify_top rtl dut_inst stride} {}} {DUT {} input_triosy_lz {scverify_top rtl dut_inst input_triosy_lz} {}} {DUT {} output_triosy_lz {scverify_top rtl dut_inst output_triosy_lz} {}} {OutputCompare output output-TRANS# {scverify_top user_tb output_comp _compare_cnt_sig} blue} {OutputCompare output output-GOLDEN {scverify_top user_tb output_comp _golden_sig} {}} {OutputCompare output output-DUT {scverify_top user_tb output_comp _dut_sig} {}} {OutputCompare output output-ERR# {scverify_top user_tb output_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl dut_inst clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench arst_n {scverify_top rtl dut_inst arst_n} {}} {Sync_Signals testbench rst {scverify_top rtl dut_inst rst} {}} }
STALL_CTRLS_ADDED 1
