Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/ --output-directory=D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/SoC/ --report-file=bsf:D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/SoC.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/SoC.qsys
Progress: Loading Part1/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding led_out [altera_avalon_pio 13.1]
Progress: Parameterizing module led_out
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/ --output-directory=D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/SoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/SoC.html --report-file=sopcinfo:D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/SoC.sopcinfo --report-file=cmp:D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/SoC.cmp --report-file=qip:D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/SoC/synthesis/SoC.qip --report-file=svd --report-file=regmap:D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/SoC/synthesis/SoC.regmap --report-file=debuginfo:D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/SoC/synthesis/SoC.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/SoC.qsys --language=VERILOG
Progress: Loading Part1/SoC.qsys
Progress: Reading input file
Progress: Adding clock [clock_source 13.1]
Progress: Parameterizing module clock
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu
Progress: Adding timer [altera_avalon_timer 13.1]
Progress: Parameterizing module timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Adding led_out [altera_avalon_pio 13.1]
Progress: Parameterizing module led_out
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SoC.sysid: Time stamp will be automatically updated when this component is generated.
Info: SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 28 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 26 connections
Info: merlin_translator_transform: After transform: 15 modules, 58 connections
Info: merlin_domain_transform: After transform: 30 modules, 158 connections
Info: merlin_router_transform: After transform: 38 modules, 190 connections
Info: merlin_network_to_switch_transform: After transform: 53 modules, 230 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 55 modules, 284 connections
Info: merlin_hierarchy_transform: After transform: 8 modules, 31 connections
Info: merlin_mm_transform: After transform: 8 modules, 31 connections
Info: merlin_interrupt_mapper_transform: After transform: 9 modules, 35 connections
Info: reset_adaptation_transform: After transform: 11 modules, 37 connections
Info: onchip_mem: Starting RTL generation for module 'SoC_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SoC_onchip_mem --dir=C:/Users/Wishula/AppData/Local/Temp/alt9802_4001785269174070701.dir/0001_onchip_mem_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9802_4001785269174070701.dir/0001_onchip_mem_gen//SoC_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'SoC_onchip_mem'
Info: onchip_mem: "SoC" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'SoC_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=SoC_cpu --dir=C:/Users/Wishula/AppData/Local/Temp/alt9802_4001785269174070701.dir/0002_cpu_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9802_4001785269174070701.dir/0002_cpu_gen//SoC_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.03.20 19:23:40 (*) Starting Nios II generation
Info: cpu: # 2024.03.20 19:23:40 (*)   Checking for plaintext license.
Info: cpu: # 2024.03.20 19:23:45 (*)   Plaintext license not found.
Info: cpu: # 2024.03.20 19:23:45 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.03.20 19:23:45 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.03.20 19:23:45 (*)   Creating all objects for CPU
Info: cpu: # 2024.03.20 19:23:48 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.03.20 19:23:48 (*)   Creating plain-text RTL
Info: cpu: # 2024.03.20 19:23:52 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SoC_cpu'
Info: cpu: "SoC" instantiated altera_nios2_qsys "cpu"
Info: timer: Starting RTL generation for module 'SoC_timer'
Info: timer:   Generation command is [exec C:/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/altera/13.1/quartus/bin//perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SoC_timer --dir=C:/Users/Wishula/AppData/Local/Temp/alt9802_4001785269174070701.dir/0003_timer_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9802_4001785269174070701.dir/0003_timer_gen//SoC_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'SoC_timer'
Info: timer: "SoC" instantiated altera_avalon_timer "timer"
Info: sysid: "SoC" instantiated altera_avalon_sysid_qsys "sysid"
Info: led_out: Starting RTL generation for module 'SoC_led_out'
Info: led_out:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SoC_led_out --dir=C:/Users/Wishula/AppData/Local/Temp/alt9802_4001785269174070701.dir/0005_led_out_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9802_4001785269174070701.dir/0005_led_out_gen//SoC_led_out_component_configuration.pl  --do_build_sim=0  ]
Info: led_out: Done RTL generation for module 'SoC_led_out'
Info: led_out: "SoC" instantiated altera_avalon_pio "led_out"
Info: jtag_uart: Starting RTL generation for module 'SoC_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SoC_jtag_uart --dir=C:/Users/Wishula/AppData/Local/Temp/alt9802_4001785269174070701.dir/0006_jtag_uart_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Wishula/AppData/Local/Temp/alt9802_4001785269174070701.dir/0006_jtag_uart_gen//SoC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'SoC_jtag_uart'
Info: jtag_uart: "SoC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: pipeline_bridge_swap_transform: After transform: 48 modules, 159 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: mm_interconnect_0: "SoC" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "SoC" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SoC" instantiated altera_reset_controller "rst_controller"
Info: cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/AAApera/Sem6/CO503/Practicals/Practical1/Part1/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SoC: Done "SoC" with 26 modules, 40 files, 2195318 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
