Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_vending_machine_behav xil_defaultlib.tb_vending_machine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 8 is different from right argument length 7 for 'std_logic_vector_93' array [C:/Users/phony/Desktop/Poli/PCLP4/tema/vending_machine/vending_machine.srcs/sources_1/new/vending_machine.vhd:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.vending_machine [vending_machine_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_vending_machine
Built simulation snapshot tb_vending_machine_behav
