// SPDX-License-Identifier: GPL-2.0-or-later

#include "rtl930x.dtsi"
#include "macros.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>

/ {
	compatible = "xikestor,sks8300-8t", "realtek,rtl9303-soc";
	model = "XikeStor SKS8300-8T";

	memory@0 {
		device_type = "memory";
		reg = <0x00000000 0x10000000>, /* first 256 MiB */
					<0x20000000 0x10000000>; /* remaining 256 MiB */
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	keys {
		compatible = "gpio-keys";

		button-reset {
			label = "reset";
			gpios = <&gpio0 20 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};

	led_set {
		compatible = "realtek,rtl9300-leds";
		active-low;

		led_set0 = <(RTL93XX_LED_SET_10G | RTL93XX_LED_SET_LINK | RTL93XX_LED_SET_ACT)
			(RTL93XX_LED_SET_1G | RTL93XX_LED_SET_2P5G | RTL93XX_LED_SET_5G |
				RTL93XX_LED_SET_LINK | RTL93XX_LED_SET_ACT)>;
	};
};

&mdio_aux {
	status = "okay";

	gpio1: gpio@0 {
		compatible = "realtek,rtl8231";
		reg = <0>;

		gpio-controller;
		#gpio-cells = <2>;
		gpio-ranges = <&gpio1 0 0 37>;
		status = "okay";

		led-controller {
			compatible = "realtek,rtl8231-leds";
			status = "disabled";
		};
	};
};

&i2c_mst1 {
	status = "okay";

	i2c@0 {
		reg = <0>;
		clock-frequency = <100000>;

		temp_sensor: temp-sensor@48 {
			compatible = "national,lm75";
			reg = <0x48>;
		};
	};
};

&spi0 {
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0x1c0000>;
				read-only;
			};

			partition@1c0000 {
				label = "u-boot-env";
				reg = <0x1c0000 0x10000>;
			};

			partition@1d0000 {
				label = "sysinfo";
				reg = <0x1d0000 0x10000>;
				read-only;
			};

			partition@1e0000 {
				label = "factory";
				reg = <0x1e0000 0x10000>;
				read-only;
			};

			partition@1f0000 {
				label = "sysdata";
				reg = <0x1f0000 0x10000>;
			};

			partition@200000 {
				label = "jffs2_filesystem";
				reg = <0x200000 0xa00000>;
			};

			partition@c00000 {
				compatible = "openwrt,uimage", "denx,uimage";
				label = "firmware";
				reg = <0xc00000 0x1400000>;
				openwrt,ih-magic = <0x93000000>;
				openwrt,offset = <0x10>;
			};
		};
	};
};

&ethernet0 {
	mdio: mdio-bus {
		compatible = "realtek,rtl838x-mdio";
		regmap = <&ethernet0>;
		#address-cells = <1>;
		#size-cells = <0>;

		phy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <0>;
			sds = <2>;
			rtl9300,smi-address = <0 0>;
		};

		phy8: ethernet-phy@8 {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <8>;
			sds = <3>;
			rtl9300,smi-address = <0 1>;
		};

		phy16: ethernet-phy@16 {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <16>;
			sds = <4>;
			rtl9300,smi-address = <0 2>;
		};

		phy20: ethernet-phy@20 {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <20>;
			sds = <5>;
			rtl9300,smi-address = <0 3>;
		};

		phy24: ethernet-phy@24 {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <24>;
			sds = <6>;
			rtl9300,smi-address = <1 0>;
		};

		phy25: ethernet-phy@25 {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <25>;
			sds = <7>;
			rtl9300,smi-address = <1 1>;
		};

		phy26: ethernet-phy@26 {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <26>;
			sds = <8>;
			rtl9300,smi-address = <1 2>;
		};

		phy27: ethernet-phy@27 {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <27>;
			sds = <9>;
			rtl9300,smi-address = <1 3>;
		};
	};
};

&switch0 {
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			label = "lan1";
			phy-handle = <&phy0>;
			phy-mode = "usxgmii";
			led-set = <0>;
		};

		port@8 {
			reg = <8>;
			label = "lan2";
			phy-handle = <&phy8>;
			phy-mode = "usxgmii";
			led-set = <0>;
		};

		port@16 {
			reg = <16>;
			label = "lan3";
			phy-handle = <&phy16>;
			phy-mode = "usxgmii";
			led-set = <0>;
		};

		port@20 {
			reg = <20>;
			label = "lan4";
			phy-handle = <&phy20>;
			phy-mode = "usxgmii";
			led-set = <0>;
		};

		port@24 {
			reg = <24>;
			label = "lan5";
			phy-handle = <&phy24>;
			phy-mode = "usxgmii";
			led-set = <0>;
		};

		port@25 {
			reg = <25>;
			label = "lan6";
			phy-handle = <&phy25>;
			phy-mode = "usxgmii";
			led-set = <0>;
		};

		port@26 {
			reg = <26>;
			label = "lan7";
			phy-handle = <&phy26>;
			phy-mode = "usxgmii";
			led-set = <0>;
		};

		port@27 {
			reg = <27>;
			label = "lan8";
			phy-handle = <&phy27>;
			phy-mode = "usxgmii";
			led-set = <0>;
		};

		port@28 {
			ethernet = <&ethernet0>;
			reg = <28>;
			phy-mode = "internal";
			fixed-link {
				speed = <10000>;
				full-duplex;
			};
		};
	};
};
