DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
itemName "ALL"
)
]
instances [
(Instance
name "Udut"
duLibraryName "hsio"
duName "top_outputs"
elements [
]
mwi 0
uid 109,0
)
(Instance
name "Utst"
duLibraryName "hsio"
duName "top_outputs_tester"
elements [
]
mwi 0
uid 936,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs_tb"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs_tb"
)
(vvPair
variable "date"
value "07/26/13"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "26"
)
(vvPair
variable "entity_name"
value "top_outputs_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "top_outputs_tb"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:10:43"
)
(vvPair
variable "unit"
value "top_outputs_tb"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 620,0
optionalChildren [
*1 (SaComponent
uid 109,0
optionalChildren [
*2 (CptPort
uid 9,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,55625,16000,56375"
)
tg (CPTG
uid 11,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12,0
va (VaSet
)
xt "17000,55500,27200,56500"
st "reg_com_enable_i : (15:0)"
blo "17000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "reg_com_enable_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 1,0
)
)
)
*3 (CptPort
uid 13,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,35625,16000,36375"
)
tg (CPTG
uid 15,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16,0
va (VaSet
)
xt "17000,35500,18000,36500"
st "clk"
blo "17000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
)
*4 (CptPort
uid 17,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,56625,16000,57375"
)
tg (CPTG
uid 19,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20,0
va (VaSet
)
xt "17000,56500,25500,57500"
st "reg_control_i : (15:0)"
blo "17000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "reg_control_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 17,0
)
)
)
*5 (CptPort
uid 25,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,36625,16000,37375"
)
tg (CPTG
uid 27,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "17000,36500,18000,37500"
st "rst"
blo "17000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 7
suid 20,0
)
)
)
*6 (CptPort
uid 37,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,44625,16000,45375"
)
tg (CPTG
uid 39,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40,0
va (VaSet
)
xt "17000,44500,19200,45500"
st "com_i"
blo "17000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 3
suid 70,0
)
)
)
*7 (CptPort
uid 45,0
ps "OnEdgeStrategy"
shape (Triangle
uid 46,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,41625,16000,42375"
)
tg (CPTG
uid 47,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 48,0
va (VaSet
)
xt "17000,41500,20600,42500"
st "clk_bco_i"
blo "17000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_bco_i"
t "std_logic"
o 2
suid 76,0
)
)
)
*8 (CptPort
uid 49,0
ps "OnEdgeStrategy"
shape (Triangle
uid 50,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,55625,38750,56375"
)
tg (CPTG
uid 51,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 52,0
va (VaSet
)
xt "30800,55500,37000,56500"
st "ibepp0_clk_mo"
ju 2
blo "37000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp0_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 16
suid 77,0
)
)
)
*9 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,54625,38750,55375"
)
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "30900,54500,37000,55500"
st "ibepp0_clk_po"
ju 2
blo "37000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp0_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 17
suid 78,0
)
)
)
*10 (CptPort
uid 57,0
ps "OnEdgeStrategy"
shape (Triangle
uid 58,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,50625,38750,51375"
)
tg (CPTG
uid 59,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 60,0
va (VaSet
)
xt "30900,50500,37000,51500"
st "ibpp1_o : (7:0)"
ju 2
blo "37000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp1_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 23
suid 79,0
)
)
)
*11 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Triangle
uid 62,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,51625,38750,52375"
)
tg (CPTG
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64,0
va (VaSet
)
xt "30900,51500,37000,52500"
st "ibpp0_o : (7:0)"
ju 2
blo "37000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibpp0_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 22
suid 80,0
)
)
)
*12 (CptPort
uid 65,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,42625,38750,43375"
)
tg (CPTG
uid 67,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 68,0
va (VaSet
)
xt "31600,42500,37000,43500"
st "ibe_bcot_mo"
ju 2
blo "37000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_bcot_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 12
suid 81,0
)
)
)
*13 (CptPort
uid 69,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,44625,38750,45375"
)
tg (CPTG
uid 71,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72,0
va (VaSet
)
xt "32000,44500,37000,45500"
st "ibe_bco_po"
ju 2
blo "37000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 11
suid 82,0
)
)
)
*14 (CptPort
uid 73,0
ps "OnEdgeStrategy"
shape (Triangle
uid 74,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,64625,38750,65375"
)
tg (CPTG
uid 75,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76,0
va (VaSet
)
xt "31000,64500,37000,65500"
st "ibepp1_bc_po"
ju 2
blo "37000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp1_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 19
suid 83,0
)
)
)
*15 (CptPort
uid 77,0
ps "OnEdgeStrategy"
shape (Triangle
uid 78,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,45625,38750,46375"
)
tg (CPTG
uid 79,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 80,0
va (VaSet
)
xt "31900,45500,37000,46500"
st "ibe_bco_mo"
ju 2
blo "37000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_bco_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 10
suid 84,0
)
)
)
*16 (CptPort
uid 81,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,63625,38750,64375"
)
tg (CPTG
uid 83,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "30900,63500,37000,64500"
st "ibepp1_bc_mo"
ju 2
blo "37000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp1_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 18
suid 85,0
)
)
)
*17 (CptPort
uid 85,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,60625,38750,61375"
)
tg (CPTG
uid 87,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 88,0
va (VaSet
)
xt "31000,60500,37000,61500"
st "ibepp0_bc_po"
ju 2
blo "37000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp0_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 15
suid 86,0
)
)
)
*18 (CptPort
uid 89,0
ps "OnEdgeStrategy"
shape (Triangle
uid 90,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,61625,38750,62375"
)
tg (CPTG
uid 91,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 92,0
va (VaSet
)
xt "30900,61500,37000,62500"
st "ibepp0_bc_mo"
ju 2
blo "37000,62300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp0_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 14
suid 87,0
)
)
)
*19 (CptPort
uid 93,0
ps "OnEdgeStrategy"
shape (Triangle
uid 94,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,41625,38750,42375"
)
tg (CPTG
uid 95,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 96,0
va (VaSet
)
xt "31700,41500,37000,42500"
st "ibe_bcot_po"
ju 2
blo "37000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibe_bcot_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 13
suid 88,0
)
)
)
*20 (CptPort
uid 97,0
ps "OnEdgeStrategy"
shape (Triangle
uid 98,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,57625,38750,58375"
)
tg (CPTG
uid 99,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 100,0
va (VaSet
)
xt "30900,57500,37000,58500"
st "ibepp1_clk_po"
ju 2
blo "37000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp1_clk_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 21
suid 89,0
)
)
)
*21 (CptPort
uid 101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 102,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,58625,38750,59375"
)
tg (CPTG
uid 103,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 104,0
va (VaSet
)
xt "30800,58500,37000,59500"
st "ibepp1_clk_mo"
ju 2
blo "37000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp1_clk_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 20
suid 90,0
)
)
)
*22 (CptPort
uid 105,0
ps "OnEdgeStrategy"
shape (Triangle
uid 106,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,38625,16000,39375"
)
tg (CPTG
uid 107,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 108,0
va (VaSet
)
xt "17000,38500,21600,39500"
st "strobe40_i"
blo "17000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 8
suid 91,0
)
)
)
*23 (CptPort
uid 1381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,35625,38750,36375"
)
tg (CPTG
uid 1383,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1384,0
va (VaSet
)
xt "27900,35500,37000,36500"
st "dbg_outsigs_o : (15:0)"
ju 2
blo "37000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_outsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 9
suid 103,0
)
)
)
*24 (CptPort
uid 1385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,67625,38750,68375"
)
tg (CPTG
uid 1387,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1388,0
va (VaSet
)
xt "31600,67500,37000,68500"
st "ibstb_com_o"
ju 2
blo "37000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibstb_com_o"
t "std_logic"
o 24
suid 94,0
)
)
)
*25 (CptPort
uid 1389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,70625,38750,71375"
)
tg (CPTG
uid 1391,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1392,0
va (VaSet
)
xt "32100,70500,37000,71500"
st "ibstb_l1r_o"
ju 2
blo "37000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibstb_l1r_o"
t "std_logic"
o 25
suid 101,0
)
)
)
*26 (CptPort
uid 1393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,39625,38750,40375"
)
tg (CPTG
uid 1395,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1396,0
va (VaSet
)
xt "31100,39500,37000,40500"
st "ibstb_noise_o"
ju 2
blo "37000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibstb_noise_o"
t "std_logic"
o 26
suid 92,0
)
)
)
*27 (CptPort
uid 1397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,66625,38750,67375"
)
tg (CPTG
uid 1399,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1400,0
va (VaSet
)
xt "31800,66500,37000,67500"
st "ibstt_com_o"
ju 2
blo "37000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibstt_com_o"
t "std_logic"
o 27
suid 97,0
)
)
)
*28 (CptPort
uid 1401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,69625,38750,70375"
)
tg (CPTG
uid 1403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1404,0
va (VaSet
)
xt "32300,69500,37000,70500"
st "ibstt_l1r_o"
ju 2
blo "37000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibstt_l1r_o"
t "std_logic"
o 28
suid 99,0
)
)
)
*29 (CptPort
uid 1405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,38625,38750,39375"
)
tg (CPTG
uid 1407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1408,0
va (VaSet
)
xt "31300,38500,37000,39500"
st "ibstt_noise_o"
ju 2
blo "37000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ibstt_noise_o"
t "std_logic"
o 29
suid 95,0
)
)
)
*30 (CptPort
uid 1409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15250,47625,16000,48375"
)
tg (CPTG
uid 1411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1412,0
va (VaSet
)
xt "17000,47500,23800,48500"
st "outsigs_i : (15:0)"
blo "17000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "outsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 4
suid 102,0
)
)
)
]
shape (Rectangle
uid 110,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "16000,35000,38000,73000"
)
oxt "15000,14000,38000,47000"
ttg (MlTextGroup
uid 111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*31 (Text
uid 112,0
va (VaSet
font "helvetica,8,1"
)
xt "16850,69000,18550,70000"
st "hsio"
blo "16850,69800"
tm "BdLibraryNameMgr"
)
*32 (Text
uid 113,0
va (VaSet
font "helvetica,8,1"
)
xt "16850,70000,22250,71000"
st "top_outputs"
blo "16850,70800"
tm "CptNameMgr"
)
*33 (Text
uid 114,0
va (VaSet
font "helvetica,8,1"
)
xt "16850,71000,18750,72000"
st "Udut"
blo "16850,71800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 115,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 116,0
text (MLText
uid 117,0
va (VaSet
)
xt "0,34000,0,34000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*34 (Net
uid 142,0
decl (Decl
n "ibepp0_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 10
suid 4,0
)
declText (MLText
uid 143,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,13800,101500,15000"
st "signal ibepp0_clk_mo    : std_logic -- CLKB (J33.4) CLKLB (J26.D4)"
)
)
*35 (Net
uid 150,0
decl (Decl
n "ibepp0_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 11
suid 5,0
)
declText (MLText
uid 151,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,15000,100000,16200"
st "signal ibepp0_clk_po    : std_logic -- CLK (J33.3) CLKL (J26.C4)"
)
)
*36 (Net
uid 158,0
decl (Decl
n "ibpp1_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 17
suid 6,0
)
declText (MLText
uid 159,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,22200,95500,23400"
st "signal ibpp1_o          : std_logic_vector(7 DOWNTO 0)"
)
)
*37 (Net
uid 166,0
decl (Decl
n "ibpp0_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 7,0
)
declText (MLText
uid 167,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,21000,95500,22200"
st "signal ibpp0_o          : std_logic_vector(7 DOWNTO 0)"
)
)
*38 (Net
uid 174,0
decl (Decl
n "ibe_bcot_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 6
suid 8,0
)
declText (MLText
uid 175,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,9000,109000,10200"
st "signal ibe_bcot_mo      : std_logic -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
)
)
*39 (Net
uid 182,0
decl (Decl
n "ibe_bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 5
suid 9,0
)
declText (MLText
uid 183,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,7800,107600,9000"
st "signal ibe_bco_po       : std_logic -- HARDRESET (J32.5/J33.13) HRST (J26.A3)"
)
)
*40 (Net
uid 190,0
decl (Decl
n "ibepp1_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 13
suid 10,0
)
declText (MLText
uid 191,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,17400,100100,18600"
st "signal ibepp1_bc_po     : std_logic -- CLK (J33.3) CLKL (J26.C4)"
)
)
*41 (Net
uid 198,0
decl (Decl
n "ibe_bco_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 4
suid 11,0
)
declText (MLText
uid 199,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,6600,109000,7800"
st "signal ibe_bco_mo       : std_logic -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
)
)
*42 (Net
uid 206,0
decl (Decl
n "ibepp1_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 12
suid 12,0
)
declText (MLText
uid 207,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,16200,101600,17400"
st "signal ibepp1_bc_mo     : std_logic -- CLKB (J33.4) CLKLB (J26.D4)"
)
)
*43 (Net
uid 214,0
decl (Decl
n "ibepp0_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 9
suid 13,0
)
declText (MLText
uid 215,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,12600,100100,13800"
st "signal ibepp0_bc_po     : std_logic -- CLK (J33.3) CLKL (J26.C4)"
)
)
*44 (Net
uid 222,0
decl (Decl
n "ibepp0_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 8
suid 14,0
)
declText (MLText
uid 223,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,11400,101600,12600"
st "signal ibepp0_bc_mo     : std_logic -- CLKB (J33.4) CLKLB (J26.D4)"
)
)
*45 (Net
uid 230,0
decl (Decl
n "ibe_bcot_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 7
suid 15,0
)
declText (MLText
uid 231,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,10200,107600,11400"
st "signal ibe_bcot_po      : std_logic -- HARDRESET (J32.5/J33.13) HRST (J26.A3)"
)
)
*46 (Net
uid 238,0
decl (Decl
n "ibepp1_clk_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 15
suid 16,0
)
declText (MLText
uid 239,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,19800,104000,21000"
st "signal ibepp1_clk_po    : std_logic -- BC (J32.3/J33.7) SW_CLK (J26.E4)"
)
)
*47 (Net
uid 246,0
decl (Decl
n "ibepp1_clk_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 14
suid 17,0
)
declText (MLText
uid 247,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "70000,18600,105500,19800"
st "signal ibepp1_clk_mo    : std_logic -- BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
)
)
*48 (Grouping
uid 527,0
optionalChildren [
*49 (CommentText
uid 529,0
shape (Rectangle
uid 530,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "11000,79000,28000,80000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 531,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "11200,79000,21100,80000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*50 (CommentText
uid 532,0
shape (Rectangle
uid 533,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,75000,32000,76000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 534,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,75000,31100,76000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*51 (CommentText
uid 535,0
shape (Rectangle
uid 536,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "11000,77000,28000,78000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 537,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "11200,77000,21100,78000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*52 (CommentText
uid 538,0
shape (Rectangle
uid 539,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,77000,11000,78000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 540,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "7200,77000,8900,78000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*53 (CommentText
uid 541,0
shape (Rectangle
uid 542,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,76000,48000,80000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 543,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,76200,37300,77200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*54 (CommentText
uid 544,0
shape (Rectangle
uid 545,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,75000,48000,76000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 546,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,75000,33800,76000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*55 (CommentText
uid 547,0
shape (Rectangle
uid 548,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,75000,28000,77000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 549,0
va (VaSet
fg "32768,0,0"
)
xt "14050,75500,20950,76500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*56 (CommentText
uid 550,0
shape (Rectangle
uid 551,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,78000,11000,79000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 552,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "7200,78000,9200,79000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*57 (CommentText
uid 553,0
shape (Rectangle
uid 554,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "7000,79000,11000,80000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 555,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "7200,79000,9900,80000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*58 (CommentText
uid 556,0
shape (Rectangle
uid 557,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "11000,78000,28000,79000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 558,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "11200,78000,21700,79000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 528,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "7000,75000,48000,80000"
)
oxt "14000,66000,55000,71000"
)
*59 (SaComponent
uid 936,0
optionalChildren [
*60 (CptPort
uid 1147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,41625,2750,42375"
)
tg (CPTG
uid 1149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1150,0
va (VaSet
)
xt "-1900,41500,1000,42500"
st "clk_bco"
ju 2
blo "1000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_bco"
t "std_logic"
o 3
)
)
)
*61 (CptPort
uid 1151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,35625,2750,36375"
)
tg (CPTG
uid 1153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1154,0
va (VaSet
)
xt "-1000,35500,1000,36500"
st "clk_o"
ju 2
blo "1000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_o"
t "std_logic"
o 2
)
)
)
*62 (CptPort
uid 1155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,44625,2750,45375"
)
tg (CPTG
uid 1157,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1158,0
va (VaSet
)
xt "-500,44500,1000,45500"
st "com"
ju 2
blo "1000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "com"
t "std_logic"
o 4
)
)
)
*63 (CptPort
uid 1159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,45625,2750,46375"
)
tg (CPTG
uid 1161,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1162,0
va (VaSet
)
xt "0,45500,1000,46500"
st "l1r"
ju 2
blo "1000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r"
t "std_logic"
o 5
)
)
)
*64 (CptPort
uid 1163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,55625,2750,56375"
)
tg (CPTG
uid 1165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1166,0
va (VaSet
)
xt "-5600,55500,1000,56500"
st "reg_com_enable"
ju 2
blo "1000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg_com_enable"
t "std_logic_vector"
b "(15 downto 0)"
o 6
)
)
)
*65 (CptPort
uid 1167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,56625,2750,57375"
)
tg (CPTG
uid 1169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1170,0
va (VaSet
)
xt "-3900,56500,1000,57500"
st "reg_control"
ju 2
blo "1000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg_control"
t "std_logic_vector"
b "(15 downto 0)"
o 7
)
)
)
*66 (CptPort
uid 1171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,36625,2750,37375"
)
tg (CPTG
uid 1173,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1174,0
va (VaSet
)
xt "-1000,36500,1000,37500"
st "rst_o"
ju 2
blo "1000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_o"
t "std_logic"
o 8
)
)
)
*67 (CptPort
uid 1175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,38625,2750,39375"
)
tg (CPTG
uid 1177,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1178,0
va (VaSet
)
xt "-2400,38500,1000,39500"
st "strobe40"
ju 2
blo "1000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strobe40"
t "std_logic"
o 9
)
)
)
*68 (CptPort
uid 1413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,47625,2750,48375"
)
tg (CPTG
uid 1415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1416,0
va (VaSet
)
xt "-1700,47500,1000,48500"
st "outsigs"
ju 2
blo "1000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 1
)
)
)
]
shape (Rectangle
uid 937,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,32896,0"
lineWidth 2
)
xt "-10000,35000,2000,73000"
)
oxt "15000,6000,38000,39000"
ttg (MlTextGroup
uid 938,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 939,0
va (VaSet
font "helvetica,8,1"
)
xt "-8650,68500,-6950,69500"
st "hsio"
blo "-8650,69300"
tm "BdLibraryNameMgr"
)
*70 (Text
uid 940,0
va (VaSet
font "helvetica,8,1"
)
xt "-8650,69500,-350,70500"
st "top_outputs_tester"
blo "-8650,70300"
tm "CptNameMgr"
)
*71 (Text
uid 941,0
va (VaSet
font "helvetica,8,1"
)
xt "-8650,70500,-6950,71500"
st "Utst"
blo "-8650,71300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 942,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 943,0
text (MLText
uid 944,0
va (VaSet
)
xt "-34000,47500,-34000,47500"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*72 (Net
uid 1179,0
lang 11
decl (Decl
n "clk_bco"
t "std_logic"
o 2
suid 26,0
)
declText (MLText
uid 1180,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*73 (Net
uid 1195,0
lang 11
decl (Decl
n "com"
t "std_logic"
o 3
suid 28,0
)
declText (MLText
uid 1196,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*74 (Net
uid 1203,0
lang 11
decl (Decl
n "l1r"
t "std_logic"
o 21
suid 29,0
)
declText (MLText
uid 1204,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*75 (Net
uid 1211,0
lang 11
decl (Decl
n "reg_com_enable"
t "std_logic_vector"
b "(15 downto 0)"
o 22
suid 30,0
)
declText (MLText
uid 1212,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*76 (Net
uid 1219,0
lang 11
decl (Decl
n "reg_control"
t "std_logic_vector"
b "(15 downto 0)"
o 23
suid 31,0
)
declText (MLText
uid 1220,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*77 (Net
uid 1235,0
lang 11
decl (Decl
n "strobe40"
t "std_logic"
o 25
suid 33,0
)
declText (MLText
uid 1236,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*78 (Net
uid 1259,0
lang 11
decl (Decl
n "clk"
t "std_logic"
o 1
suid 34,0
)
declText (MLText
uid 1260,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*79 (Net
uid 1261,0
lang 11
decl (Decl
n "rst"
t "std_logic"
o 24
suid 35,0
)
declText (MLText
uid 1262,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*80 (Net
uid 1417,0
decl (Decl
n "outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 26
suid 36,0
)
declText (MLText
uid 1418,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*81 (Wire
uid 144,0
shape (OrthoPolyLine
uid 145,0
va (VaSet
vasetType 3
)
xt "38750,56000,47000,56000"
pts [
"38750,56000"
"47000,56000"
]
)
start &8
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149,0
va (VaSet
)
xt "40000,55000,46200,56000"
st "ibepp0_clk_mo"
blo "40000,55800"
tm "WireNameMgr"
)
)
on &34
)
*82 (Wire
uid 152,0
shape (OrthoPolyLine
uid 153,0
va (VaSet
vasetType 3
)
xt "38750,55000,47000,55000"
pts [
"38750,55000"
"47000,55000"
]
)
start &9
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 157,0
va (VaSet
)
xt "40000,54000,46100,55000"
st "ibepp0_clk_po"
blo "40000,54800"
tm "WireNameMgr"
)
)
on &35
)
*83 (Wire
uid 160,0
shape (OrthoPolyLine
uid 161,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,51000,47000,51000"
pts [
"38750,51000"
"47000,51000"
]
)
start &10
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 165,0
va (VaSet
)
xt "40000,50000,46100,51000"
st "ibpp1_o : (7:0)"
blo "40000,50800"
tm "WireNameMgr"
)
)
on &36
)
*84 (Wire
uid 168,0
shape (OrthoPolyLine
uid 169,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,52000,47000,52000"
pts [
"38750,52000"
"47000,52000"
]
)
start &11
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 173,0
va (VaSet
)
xt "40000,51000,46100,52000"
st "ibpp0_o : (7:0)"
blo "40000,51800"
tm "WireNameMgr"
)
)
on &37
)
*85 (Wire
uid 176,0
shape (OrthoPolyLine
uid 177,0
va (VaSet
vasetType 3
)
xt "38750,43000,47000,43000"
pts [
"38750,43000"
"47000,43000"
]
)
start &12
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 181,0
va (VaSet
)
xt "40000,42000,45400,43000"
st "ibe_bcot_mo"
blo "40000,42800"
tm "WireNameMgr"
)
)
on &38
)
*86 (Wire
uid 184,0
shape (OrthoPolyLine
uid 185,0
va (VaSet
vasetType 3
)
xt "38750,45000,47000,45000"
pts [
"38750,45000"
"47000,45000"
]
)
start &13
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 189,0
va (VaSet
)
xt "40000,44000,45000,45000"
st "ibe_bco_po"
blo "40000,44800"
tm "WireNameMgr"
)
)
on &39
)
*87 (Wire
uid 192,0
shape (OrthoPolyLine
uid 193,0
va (VaSet
vasetType 3
)
xt "38750,65000,47000,65000"
pts [
"38750,65000"
"47000,65000"
]
)
start &14
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 197,0
va (VaSet
)
xt "40000,64000,46000,65000"
st "ibepp1_bc_po"
blo "40000,64800"
tm "WireNameMgr"
)
)
on &40
)
*88 (Wire
uid 200,0
shape (OrthoPolyLine
uid 201,0
va (VaSet
vasetType 3
)
xt "38750,46000,47000,46000"
pts [
"38750,46000"
"47000,46000"
]
)
start &15
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 205,0
va (VaSet
)
xt "40000,45000,45100,46000"
st "ibe_bco_mo"
blo "40000,45800"
tm "WireNameMgr"
)
)
on &41
)
*89 (Wire
uid 208,0
shape (OrthoPolyLine
uid 209,0
va (VaSet
vasetType 3
)
xt "38750,64000,47000,64000"
pts [
"38750,64000"
"47000,64000"
]
)
start &16
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 213,0
va (VaSet
)
xt "40000,63000,46100,64000"
st "ibepp1_bc_mo"
blo "40000,63800"
tm "WireNameMgr"
)
)
on &42
)
*90 (Wire
uid 216,0
shape (OrthoPolyLine
uid 217,0
va (VaSet
vasetType 3
)
xt "38750,61000,47000,61000"
pts [
"38750,61000"
"47000,61000"
]
)
start &17
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 221,0
va (VaSet
)
xt "40000,60000,46000,61000"
st "ibepp0_bc_po"
blo "40000,60800"
tm "WireNameMgr"
)
)
on &43
)
*91 (Wire
uid 224,0
shape (OrthoPolyLine
uid 225,0
va (VaSet
vasetType 3
)
xt "38750,62000,47000,62000"
pts [
"38750,62000"
"47000,62000"
]
)
start &18
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 229,0
va (VaSet
)
xt "40000,61000,46100,62000"
st "ibepp0_bc_mo"
blo "40000,61800"
tm "WireNameMgr"
)
)
on &44
)
*92 (Wire
uid 232,0
shape (OrthoPolyLine
uid 233,0
va (VaSet
vasetType 3
)
xt "38750,42000,47000,42000"
pts [
"38750,42000"
"47000,42000"
]
)
start &19
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 237,0
va (VaSet
)
xt "40000,41000,45300,42000"
st "ibe_bcot_po"
blo "40000,41800"
tm "WireNameMgr"
)
)
on &45
)
*93 (Wire
uid 240,0
shape (OrthoPolyLine
uid 241,0
va (VaSet
vasetType 3
)
xt "38750,58000,47000,58000"
pts [
"38750,58000"
"47000,58000"
]
)
start &20
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 245,0
va (VaSet
)
xt "40000,57000,46100,58000"
st "ibepp1_clk_po"
blo "40000,57800"
tm "WireNameMgr"
)
)
on &46
)
*94 (Wire
uid 248,0
shape (OrthoPolyLine
uid 249,0
va (VaSet
vasetType 3
)
xt "38750,59000,47000,59000"
pts [
"38750,59000"
"47000,59000"
]
)
start &21
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 253,0
va (VaSet
)
xt "40000,58000,46200,59000"
st "ibepp1_clk_mo"
blo "40000,58800"
tm "WireNameMgr"
)
)
on &47
)
*95 (Wire
uid 1181,0
shape (OrthoPolyLine
uid 1182,0
va (VaSet
vasetType 3
)
xt "2750,42000,15250,42000"
pts [
"2750,42000"
"9000,42000"
"15250,42000"
]
)
start &60
end &7
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1186,0
va (VaSet
)
xt "4000,41000,6900,42000"
st "clk_bco"
blo "4000,41800"
tm "WireNameMgr"
)
)
on &72
)
*96 (Wire
uid 1189,0
shape (OrthoPolyLine
uid 1190,0
va (VaSet
vasetType 3
)
xt "2750,36000,15250,36000"
pts [
"2750,36000"
"9000,36000"
"15250,36000"
]
)
start &61
end &3
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1194,0
va (VaSet
)
xt "4000,35000,5000,36000"
st "clk"
blo "4000,35800"
tm "WireNameMgr"
)
)
on &78
)
*97 (Wire
uid 1197,0
shape (OrthoPolyLine
uid 1198,0
va (VaSet
vasetType 3
)
xt "2750,45000,15250,45000"
pts [
"2750,45000"
"9000,45000"
"15250,45000"
]
)
start &62
end &6
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1202,0
va (VaSet
)
xt "4000,44000,5500,45000"
st "com"
blo "4000,44800"
tm "WireNameMgr"
)
)
on &73
)
*98 (Wire
uid 1205,0
shape (OrthoPolyLine
uid 1206,0
va (VaSet
vasetType 3
)
xt "2750,46000,14250,46000"
pts [
"2750,46000"
"14250,46000"
]
)
start &63
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1210,0
va (VaSet
)
xt "4000,45000,5000,46000"
st "l1r"
blo "4000,45800"
tm "WireNameMgr"
)
)
on &74
)
*99 (Wire
uid 1213,0
shape (OrthoPolyLine
uid 1214,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2750,56000,15250,56000"
pts [
"2750,56000"
"9000,56000"
"15250,56000"
]
)
start &64
end &2
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1218,0
va (VaSet
)
xt "4000,55000,10600,56000"
st "reg_com_enable"
blo "4000,55800"
tm "WireNameMgr"
)
)
on &75
)
*100 (Wire
uid 1221,0
shape (OrthoPolyLine
uid 1222,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2750,57000,15250,57000"
pts [
"2750,57000"
"9000,57000"
"15250,57000"
]
)
start &65
end &4
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1226,0
va (VaSet
)
xt "4000,56000,8900,57000"
st "reg_control"
blo "4000,56800"
tm "WireNameMgr"
)
)
on &76
)
*101 (Wire
uid 1229,0
shape (OrthoPolyLine
uid 1230,0
va (VaSet
vasetType 3
)
xt "2750,37000,15250,37000"
pts [
"2750,37000"
"9000,37000"
"15250,37000"
]
)
start &66
end &5
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1234,0
va (VaSet
)
xt "4000,36000,5000,37000"
st "rst"
blo "4000,36800"
tm "WireNameMgr"
)
)
on &79
)
*102 (Wire
uid 1237,0
shape (OrthoPolyLine
uid 1238,0
va (VaSet
vasetType 3
)
xt "2750,39000,15250,39000"
pts [
"2750,39000"
"9000,39000"
"15250,39000"
]
)
start &67
end &22
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1242,0
va (VaSet
)
xt "4000,38000,7400,39000"
st "strobe40"
blo "4000,38800"
tm "WireNameMgr"
)
)
on &77
)
*103 (Wire
uid 1419,0
shape (OrthoPolyLine
uid 1420,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2750,48000,15250,48000"
pts [
"2750,48000"
"9000,48000"
"15250,48000"
]
)
start &68
end &30
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1424,0
va (VaSet
)
xt "4000,47000,6700,48000"
st "outsigs"
blo "4000,47800"
tm "WireNameMgr"
)
)
on &80
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *104 (PackageList
uid 609,0
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
uid 610,0
va (VaSet
font "courier,8,1"
)
xt "-10000,75100,-3500,76000"
st "Package List"
blo "-10000,75800"
)
*106 (MLText
uid 611,0
va (VaSet
)
xt "-10000,76000,2900,80000"
st "library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_arith.ALL;
use ieee.std_logic_unsigned.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 612,0
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
uid 613,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*108 (Text
uid 614,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*109 (MLText
uid 615,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*110 (Text
uid 616,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*111 (MLText
uid 617,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*112 (Text
uid 618,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*113 (MLText
uid 619,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1201"
viewArea "-10944,34069,52067,80929"
cachedDiagramExtent "-10000,0,109000,80000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1426,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*115 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*116 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*118 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*119 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*121 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*122 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*124 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*125 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*127 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*128 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*130 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*132 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*134 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "68000,1000,73500,2000"
st "Declarations"
blo "68000,1800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "68000,2000,70400,3000"
st "Ports:"
blo "68000,2800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "68000,1000,71700,2000"
st "Pre User:"
blo "68000,1800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "68000,1000,68000,1000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "68000,2000,75200,3000"
st "Diagram Signals:"
blo "68000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "68000,1000,72700,2000"
st "Post User:"
blo "68000,1800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "68000,1000,68000,1000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 36,0
usingSuid 1
emptyRow *135 (LEmptyRow
)
uid 622,0
optionalChildren [
*136 (RefLabelRowHdr
)
*137 (TitleRowHdr
)
*138 (FilterRowHdr
)
*139 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*140 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*141 (GroupColHdr
tm "GroupColHdrMgr"
)
*142 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*143 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*144 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*145 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*146 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*147 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibepp0_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 10
suid 4,0
)
)
uid 565,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibepp0_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 11
suid 5,0
)
)
uid 567,0
)
*150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp1_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 17
suid 6,0
)
)
uid 569,0
)
*151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibpp0_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 7,0
)
)
uid 571,0
)
*152 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_bcot_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 6
suid 8,0
)
)
uid 573,0
)
*153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 5
suid 9,0
)
)
uid 575,0
)
*154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibepp1_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 13
suid 10,0
)
)
uid 577,0
)
*155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_bco_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 4
suid 11,0
)
)
uid 579,0
)
*156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibepp1_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 12
suid 12,0
)
)
uid 581,0
)
*157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibepp0_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 9
suid 13,0
)
)
uid 583,0
)
*158 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibepp0_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 8
suid 14,0
)
)
uid 585,0
)
*159 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_bcot_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 7
suid 15,0
)
)
uid 587,0
)
*160 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibepp1_clk_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 15
suid 16,0
)
)
uid 589,0
)
*161 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibepp1_clk_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 14
suid 17,0
)
)
uid 591,0
)
*162 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk_bco"
t "std_logic"
o 2
suid 26,0
)
)
uid 1243,0
)
*163 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "com"
t "std_logic"
o 3
suid 28,0
)
)
uid 1247,0
)
*164 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "l1r"
t "std_logic"
o 21
suid 29,0
)
)
uid 1249,0
)
*165 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "reg_com_enable"
t "std_logic_vector"
b "(15 downto 0)"
o 22
suid 30,0
)
)
uid 1251,0
)
*166 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "reg_control"
t "std_logic_vector"
b "(15 downto 0)"
o 23
suid 31,0
)
)
uid 1253,0
)
*167 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "strobe40"
t "std_logic"
o 25
suid 33,0
)
)
uid 1257,0
)
*168 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clk"
t "std_logic"
o 1
suid 34,0
)
)
uid 1263,0
)
*169 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rst"
t "std_logic"
o 24
suid 35,0
)
)
uid 1265,0
)
*170 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 26
suid 36,0
)
)
uid 1425,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 635,0
optionalChildren [
*171 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *172 (MRCItem
litem &135
pos 23
dimension 20
)
uid 637,0
optionalChildren [
*173 (MRCItem
litem &136
pos 0
dimension 20
uid 638,0
)
*174 (MRCItem
litem &137
pos 1
dimension 23
uid 639,0
)
*175 (MRCItem
litem &138
pos 2
hidden 1
dimension 20
uid 640,0
)
*176 (MRCItem
litem &148
pos 0
dimension 20
uid 566,0
)
*177 (MRCItem
litem &149
pos 1
dimension 20
uid 568,0
)
*178 (MRCItem
litem &150
pos 2
dimension 20
uid 570,0
)
*179 (MRCItem
litem &151
pos 3
dimension 20
uid 572,0
)
*180 (MRCItem
litem &152
pos 4
dimension 20
uid 574,0
)
*181 (MRCItem
litem &153
pos 5
dimension 20
uid 576,0
)
*182 (MRCItem
litem &154
pos 6
dimension 20
uid 578,0
)
*183 (MRCItem
litem &155
pos 7
dimension 20
uid 580,0
)
*184 (MRCItem
litem &156
pos 8
dimension 20
uid 582,0
)
*185 (MRCItem
litem &157
pos 9
dimension 20
uid 584,0
)
*186 (MRCItem
litem &158
pos 10
dimension 20
uid 586,0
)
*187 (MRCItem
litem &159
pos 11
dimension 20
uid 588,0
)
*188 (MRCItem
litem &160
pos 12
dimension 20
uid 590,0
)
*189 (MRCItem
litem &161
pos 13
dimension 20
uid 592,0
)
*190 (MRCItem
litem &162
pos 14
dimension 20
uid 1244,0
)
*191 (MRCItem
litem &163
pos 15
dimension 20
uid 1248,0
)
*192 (MRCItem
litem &164
pos 16
dimension 20
uid 1250,0
)
*193 (MRCItem
litem &165
pos 17
dimension 20
uid 1252,0
)
*194 (MRCItem
litem &166
pos 18
dimension 20
uid 1254,0
)
*195 (MRCItem
litem &167
pos 19
dimension 20
uid 1258,0
)
*196 (MRCItem
litem &168
pos 20
dimension 20
uid 1264,0
)
*197 (MRCItem
litem &169
pos 21
dimension 20
uid 1266,0
)
*198 (MRCItem
litem &170
pos 22
dimension 20
uid 1426,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 641,0
optionalChildren [
*199 (MRCItem
litem &139
pos 0
dimension 20
uid 642,0
)
*200 (MRCItem
litem &141
pos 1
dimension 50
uid 643,0
)
*201 (MRCItem
litem &142
pos 2
dimension 100
uid 644,0
)
*202 (MRCItem
litem &143
pos 3
dimension 50
uid 645,0
)
*203 (MRCItem
litem &144
pos 4
dimension 100
uid 646,0
)
*204 (MRCItem
litem &145
pos 5
dimension 100
uid 647,0
)
*205 (MRCItem
litem &146
pos 6
dimension 50
uid 648,0
)
*206 (MRCItem
litem &147
pos 7
dimension 80
uid 649,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 636,0
vaOverrides [
]
)
]
)
uid 621,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *207 (LEmptyRow
)
uid 651,0
optionalChildren [
*208 (RefLabelRowHdr
)
*209 (TitleRowHdr
)
*210 (FilterRowHdr
)
*211 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*212 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*213 (GroupColHdr
tm "GroupColHdrMgr"
)
*214 (NameColHdr
tm "GenericNameColHdrMgr"
)
*215 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*216 (InitColHdr
tm "GenericValueColHdrMgr"
)
*217 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*218 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 663,0
optionalChildren [
*219 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *220 (MRCItem
litem &207
pos 0
dimension 20
)
uid 665,0
optionalChildren [
*221 (MRCItem
litem &208
pos 0
dimension 20
uid 666,0
)
*222 (MRCItem
litem &209
pos 1
dimension 23
uid 667,0
)
*223 (MRCItem
litem &210
pos 2
hidden 1
dimension 20
uid 668,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 669,0
optionalChildren [
*224 (MRCItem
litem &211
pos 0
dimension 20
uid 670,0
)
*225 (MRCItem
litem &213
pos 1
dimension 50
uid 671,0
)
*226 (MRCItem
litem &214
pos 2
dimension 100
uid 672,0
)
*227 (MRCItem
litem &215
pos 3
dimension 100
uid 673,0
)
*228 (MRCItem
litem &216
pos 4
dimension 50
uid 674,0
)
*229 (MRCItem
litem &217
pos 5
dimension 50
uid 675,0
)
*230 (MRCItem
litem &218
pos 6
dimension 80
uid 676,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 664,0
vaOverrides [
]
)
]
)
uid 650,0
type 1
)
activeModelName "BlockDiag"
)
