// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module canny_accel_xFSobel3x3_0_2_1080_1920_0_3_1_2_2_2_1_5_1921_3_9_false_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        gaussian_mat_data1_dout,
        gaussian_mat_data1_num_data_valid,
        gaussian_mat_data1_fifo_cap,
        gaussian_mat_data1_empty_n,
        gaussian_mat_data1_read,
        gradx_mat_data2_din,
        gradx_mat_data2_num_data_valid,
        gradx_mat_data2_fifo_cap,
        gradx_mat_data2_full_n,
        gradx_mat_data2_write,
        grady_mat_data5_din,
        grady_mat_data5_num_data_valid,
        grady_mat_data5_fifo_cap,
        grady_mat_data5_full_n,
        grady_mat_data5_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] gaussian_mat_data1_dout;
input  [1:0] gaussian_mat_data1_num_data_valid;
input  [1:0] gaussian_mat_data1_fifo_cap;
input   gaussian_mat_data1_empty_n;
output   gaussian_mat_data1_read;
output  [15:0] gradx_mat_data2_din;
input  [1:0] gradx_mat_data2_num_data_valid;
input  [1:0] gradx_mat_data2_fifo_cap;
input   gradx_mat_data2_full_n;
output   gradx_mat_data2_write;
output  [15:0] grady_mat_data5_din;
input  [1:0] grady_mat_data5_num_data_valid;
input  [1:0] grady_mat_data5_fifo_cap;
input   grady_mat_data5_full_n;
output   grady_mat_data5_write;
input  [15:0] img_height;
input  [15:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg gaussian_mat_data1_read;
reg gradx_mat_data2_write;
reg grady_mat_data5_write;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln464_fu_193_p1;
reg   [63:0] zext_ln464_reg_460;
wire   [1:0] empty_fu_210_p1;
reg   [1:0] empty_reg_468;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln1027_fu_205_p2;
wire   [1:0] empty_79_fu_226_p1;
reg   [1:0] empty_79_reg_501;
wire   [16:0] add_i_i69_fu_250_p2;
reg   [16:0] add_i_i69_reg_506;
wire    ap_CS_fsm_state6;
wire   [16:0] sub344_i_fu_256_p2;
reg   [16:0] sub344_i_reg_511;
reg   [12:0] row_ind_V_10_reg_517;
wire    ap_CS_fsm_state7;
reg   [12:0] row_ind_V_11_reg_522;
reg   [12:0] row_ind_V_load_reg_530;
wire   [0:0] icmp_ln1027_2_fu_281_p2;
wire   [0:0] cmp_i_i554_i_fu_290_p2;
reg   [0:0] cmp_i_i554_i_reg_535;
wire   [0:0] spec_select57_fu_324_p2;
reg   [0:0] spec_select57_reg_540;
wire   [0:0] spec_select61_fu_337_p2;
reg   [0:0] spec_select61_reg_545;
wire   [0:0] spec_select65_fu_360_p2;
reg   [0:0] spec_select65_reg_550;
wire   [1:0] empty_80_fu_367_p1;
reg   [1:0] empty_80_reg_555;
wire   [1:0] empty_81_fu_372_p1;
reg   [1:0] empty_81_reg_560;
wire   [1:0] empty_82_fu_377_p1;
reg   [1:0] empty_82_reg_565;
wire   [1:0] empty_83_fu_382_p1;
reg   [1:0] empty_83_reg_570;
reg   [10:0] buf_V_address0;
reg    buf_V_ce0;
wire   [7:0] buf_V_q0;
reg   [10:0] buf_V_address1;
reg    buf_V_ce1;
reg    buf_V_we1;
reg   [7:0] buf_V_d1;
reg   [10:0] buf_V_3_address0;
reg    buf_V_3_ce0;
wire   [7:0] buf_V_3_q0;
reg   [10:0] buf_V_3_address1;
reg    buf_V_3_ce1;
reg    buf_V_3_we1;
reg   [7:0] buf_V_3_d1;
reg   [10:0] buf_V_4_address0;
reg    buf_V_4_ce0;
wire   [7:0] buf_V_4_q0;
reg   [10:0] buf_V_4_address1;
reg    buf_V_4_ce1;
reg    buf_V_4_we1;
reg   [7:0] buf_V_4_d1;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_done;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_idle;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_ready;
wire   [12:0] grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_4_out;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_4_out_ap_vld;
wire   [12:0] grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_3_out;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_3_out_ap_vld;
wire   [12:0] grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_out;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_out_ap_vld;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_done;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_idle;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_ready;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_gaussian_mat_data1_read;
wire   [10:0] grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_address1;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_ce1;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_we1;
wire   [7:0] grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_d1;
wire   [10:0] grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_address1;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_ce1;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_we1;
wire   [7:0] grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_d1;
wire   [10:0] grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_address1;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_ce1;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_we1;
wire   [7:0] grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_d1;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_done;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_idle;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_ready;
wire   [10:0] grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_address0;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_ce0;
wire   [10:0] grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_address1;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_ce1;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_we1;
wire   [7:0] grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_d1;
wire   [10:0] grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_3_address0;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_3_ce0;
wire   [10:0] grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_4_address0;
wire    grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_4_ce0;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_done;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_idle;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_ready;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gaussian_mat_data1_read;
wire   [15:0] grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gradx_mat_data2_din;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gradx_mat_data2_write;
wire   [15:0] grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_grady_mat_data5_din;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_grady_mat_data5_write;
wire   [10:0] grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_address0;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_ce0;
wire   [10:0] grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_address1;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_ce1;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_we1;
wire   [7:0] grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_d1;
wire   [10:0] grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_address0;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_ce0;
wire   [10:0] grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_address1;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_ce1;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_we1;
wire   [7:0] grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_d1;
wire   [10:0] grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_address0;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_ce0;
wire   [10:0] grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_address1;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_ce1;
wire    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_we1;
wire   [7:0] grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_d1;
reg    grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start_reg;
reg    grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start_reg;
wire    ap_CS_fsm_state8;
reg   [63:0] init_buf_fu_72;
wire   [63:0] add_ln464_fu_215_p2;
wire   [63:0] zext_ln541_fu_189_p1;
reg   [12:0] row_V_fu_100;
wire   [12:0] row_V_5_fu_387_p2;
reg   [12:0] row_ind_V_fu_104;
reg   [12:0] row_ind_V_8_fu_108;
reg   [12:0] row_ind_V_9_fu_112;
wire   [16:0] conv3_i_i_i64_fu_247_p1;
wire   [16:0] zext_ln1027_1_fu_277_p1;
wire   [15:0] zext_ln1027_fu_273_p1;
wire   [16:0] sub_i_i484_i_fu_301_p2;
wire  signed [17:0] sub_i_i484_i_cast_fu_306_p1;
wire   [17:0] sub_i460_i_fu_310_p2;
wire   [0:0] cmp_i_i516_i_fu_296_p2;
wire   [0:0] tmp_fu_316_p3;
wire   [0:0] cmp_i_i440_i_1_fu_331_p2;
wire   [16:0] tmp_1_fu_344_p4;
wire   [0:0] icmp_fu_354_p2;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start_reg = 1'b0;
#0 grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start_reg = 1'b0;
#0 grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start_reg = 1'b0;
#0 grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start_reg = 1'b0;
end

canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_address0),
    .ce0(buf_V_ce0),
    .q0(buf_V_q0),
    .address1(buf_V_address1),
    .ce1(buf_V_ce1),
    .we1(buf_V_we1),
    .d1(buf_V_d1)
);

canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_3_address0),
    .ce0(buf_V_3_ce0),
    .q0(buf_V_3_q0),
    .address1(buf_V_3_address1),
    .ce1(buf_V_3_ce1),
    .we1(buf_V_3_we1),
    .d1(buf_V_3_d1)
);

canny_accel_xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_4_address0),
    .ce0(buf_V_4_ce0),
    .q0(buf_V_4_q0),
    .address1(buf_V_4_address1),
    .ce1(buf_V_4_ce1),
    .we1(buf_V_4_we1),
    .d1(buf_V_4_d1)
);

canny_accel_xFSobel3x3_Pipeline_VITIS_LOOP_456_1 grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start),
    .ap_done(grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_done),
    .ap_idle(grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_idle),
    .ap_ready(grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_ready),
    .row_ind_V_4_out(grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_4_out),
    .row_ind_V_4_out_ap_vld(grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_4_out_ap_vld),
    .row_ind_V_3_out(grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_3_out),
    .row_ind_V_3_out_ap_vld(grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_3_out_ap_vld),
    .row_ind_V_out(grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_out),
    .row_ind_V_out_ap_vld(grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_out_ap_vld)
);

canny_accel_xFSobel3x3_Pipeline_VITIS_LOOP_468_2 grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start),
    .ap_done(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_done),
    .ap_idle(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_idle),
    .ap_ready(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_ready),
    .gaussian_mat_data1_dout(gaussian_mat_data1_dout),
    .gaussian_mat_data1_num_data_valid(2'd0),
    .gaussian_mat_data1_fifo_cap(2'd0),
    .gaussian_mat_data1_empty_n(gaussian_mat_data1_empty_n),
    .gaussian_mat_data1_read(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_gaussian_mat_data1_read),
    .img_width(img_width),
    .buf_V_4_address1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_address1),
    .buf_V_4_ce1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_ce1),
    .buf_V_4_we1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_we1),
    .buf_V_4_d1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_d1),
    .buf_V_3_address1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_address1),
    .buf_V_3_ce1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_ce1),
    .buf_V_3_we1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_we1),
    .buf_V_3_d1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_d1),
    .buf_V_address1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_address1),
    .buf_V_ce1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_ce1),
    .buf_V_we1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_we1),
    .buf_V_d1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_d1),
    .init_buf_cast(empty_reg_468)
);

canny_accel_xFSobel3x3_Pipeline_VITIS_LOOP_479_3 grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start),
    .ap_done(grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_done),
    .ap_idle(grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_idle),
    .ap_ready(grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_ready),
    .img_width(img_width),
    .buf_V_address0(grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_address0),
    .buf_V_ce0(grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_ce0),
    .buf_V_q0(buf_V_q0),
    .buf_V_address1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_address1),
    .buf_V_ce1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_ce1),
    .buf_V_we1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_we1),
    .buf_V_d1(grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_d1),
    .buf_V_3_address0(grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_3_address0),
    .buf_V_3_ce0(grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_3_ce0),
    .buf_V_3_q0(buf_V_3_q0),
    .buf_V_4_address0(grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_4_address0),
    .buf_V_4_ce0(grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_4_ce0),
    .buf_V_4_q0(buf_V_4_q0),
    .row_ind_V_3_cast(empty_79_reg_501)
);

canny_accel_xFSobel3x3_Pipeline_Col_Loop grp_xFSobel3x3_Pipeline_Col_Loop_fu_155(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start),
    .ap_done(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_done),
    .ap_idle(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_idle),
    .ap_ready(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_ready),
    .gaussian_mat_data1_dout(gaussian_mat_data1_dout),
    .gaussian_mat_data1_num_data_valid(2'd0),
    .gaussian_mat_data1_fifo_cap(2'd0),
    .gaussian_mat_data1_empty_n(gaussian_mat_data1_empty_n),
    .gaussian_mat_data1_read(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gaussian_mat_data1_read),
    .gradx_mat_data2_din(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gradx_mat_data2_din),
    .gradx_mat_data2_num_data_valid(2'd0),
    .gradx_mat_data2_fifo_cap(2'd0),
    .gradx_mat_data2_full_n(gradx_mat_data2_full_n),
    .gradx_mat_data2_write(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gradx_mat_data2_write),
    .grady_mat_data5_din(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_grady_mat_data5_din),
    .grady_mat_data5_num_data_valid(2'd0),
    .grady_mat_data5_fifo_cap(2'd0),
    .grady_mat_data5_full_n(grady_mat_data5_full_n),
    .grady_mat_data5_write(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_grady_mat_data5_write),
    .img_width(img_width),
    .buf_V_4_address0(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_address0),
    .buf_V_4_ce0(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_ce0),
    .buf_V_4_q0(buf_V_4_q0),
    .buf_V_4_address1(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_address1),
    .buf_V_4_ce1(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_ce1),
    .buf_V_4_we1(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_we1),
    .buf_V_4_d1(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_d1),
    .buf_V_address0(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_address0),
    .buf_V_ce0(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_ce0),
    .buf_V_q0(buf_V_q0),
    .buf_V_address1(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_address1),
    .buf_V_ce1(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_ce1),
    .buf_V_we1(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_we1),
    .buf_V_d1(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_d1),
    .buf_V_3_address0(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_address0),
    .buf_V_3_ce0(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_ce0),
    .buf_V_3_q0(buf_V_3_q0),
    .buf_V_3_address1(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_address1),
    .buf_V_3_ce1(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_ce1),
    .buf_V_3_we1(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_we1),
    .buf_V_3_d1(grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_d1),
    .row_ind_V_9(row_ind_V_load_reg_530),
    .row_ind_V_10(row_ind_V_10_reg_517),
    .row_ind_V_11(row_ind_V_11_reg_522),
    .sub_i460_i_cast(empty_80_reg_555),
    .row_ind_V_9_cast(empty_81_reg_560),
    .spec_select57(spec_select57_reg_540),
    .row_ind_V_10_cast(empty_82_reg_565),
    .spec_select61(spec_select61_reg_545),
    .row_ind_V_11_cast(empty_83_reg_570),
    .spec_select65(spec_select65_reg_550),
    .cmp_i_i554_i(cmp_i_i554_i_reg_535)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1027_2_fu_281_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start_reg <= 1'b1;
        end else if ((grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_ready == 1'b1)) begin
            grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start_reg <= 1'b1;
        end else if ((grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_ready == 1'b1)) begin
            grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1027_fu_205_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start_reg <= 1'b1;
        end else if ((grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_ready == 1'b1)) begin
            grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1027_fu_205_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start_reg <= 1'b1;
        end else if ((grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_ready == 1'b1)) begin
            grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        init_buf_fu_72 <= zext_ln541_fu_189_p1;
    end else if (((icmp_ln1027_fu_205_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        init_buf_fu_72 <= add_ln464_fu_215_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_205_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_V_fu_100 <= 13'd1;
    end else if (((icmp_ln1027_2_fu_281_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        row_V_fu_100 <= row_V_5_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_205_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_8_fu_108 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_3_out;
    end else if (((icmp_ln1027_2_fu_281_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_V_8_fu_108 <= row_ind_V_9_fu_112;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_205_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_9_fu_112 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_4_out;
    end else if (((icmp_ln1027_2_fu_281_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_V_9_fu_112 <= row_ind_V_fu_104;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_205_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_fu_104 <= grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_out;
    end else if (((icmp_ln1027_2_fu_281_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_V_fu_104 <= row_ind_V_8_fu_108;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_i_i69_reg_506 <= add_i_i69_fu_250_p2;
        sub344_i_reg_511 <= sub344_i_fu_256_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_2_fu_281_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        cmp_i_i554_i_reg_535 <= cmp_i_i554_i_fu_290_p2;
        empty_80_reg_555 <= empty_80_fu_367_p1;
        empty_81_reg_560 <= empty_81_fu_372_p1;
        empty_82_reg_565 <= empty_82_fu_377_p1;
        empty_83_reg_570 <= empty_83_fu_382_p1;
        row_ind_V_load_reg_530 <= row_ind_V_fu_104;
        spec_select57_reg_540 <= spec_select57_fu_324_p2;
        spec_select61_reg_545 <= spec_select61_fu_337_p2;
        spec_select65_reg_550 <= spec_select65_fu_360_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_205_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_79_reg_501 <= empty_79_fu_226_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_205_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_reg_468 <= empty_fu_210_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        row_ind_V_10_reg_517 <= row_ind_V_8_fu_108;
        row_ind_V_11_reg_522 <= row_ind_V_9_fu_112;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        zext_ln464_reg_460[12 : 0] <= zext_ln464_fu_193_p1[12 : 0];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_2_fu_281_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1027_2_fu_281_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_address0 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_3_address0 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_3_address0;
    end else begin
        buf_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_address1 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_3_address1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_address1;
    end else begin
        buf_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_ce0 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_3_ce0 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_3_ce0;
    end else begin
        buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_ce1 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_3_ce1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_ce1;
    end else begin
        buf_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_d1 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_3_d1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_d1;
    end else begin
        buf_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_we1 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_3_we1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_3_we1;
    end else begin
        buf_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_address0 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_4_address0 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_4_address0;
    end else begin
        buf_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_address1 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_4_address1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_address1;
    end else begin
        buf_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_ce0 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_4_ce0 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_4_ce0;
    end else begin
        buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_ce1 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_4_ce1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_ce1;
    end else begin
        buf_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_d1 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_4_d1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_d1;
    end else begin
        buf_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_we1 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_4_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_4_we1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_4_we1;
    end else begin
        buf_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_address0 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_address0 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_address0;
    end else begin
        buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_address1 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_address1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_address1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_address1;
    end else begin
        buf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_ce0 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_ce0 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_ce0;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_ce1 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_ce1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_ce1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_ce1;
    end else begin
        buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_d1 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_d1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_d1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_d1;
    end else begin
        buf_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_we1 = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_buf_V_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_we1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_buf_V_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_we1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_buf_V_we1;
    end else begin
        buf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        gaussian_mat_data1_read = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gaussian_mat_data1_read;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        gaussian_mat_data1_read = grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_gaussian_mat_data1_read;
    end else begin
        gaussian_mat_data1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        gradx_mat_data2_write = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gradx_mat_data2_write;
    end else begin
        gradx_mat_data2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grady_mat_data5_write = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_grady_mat_data5_write;
    end else begin
        grady_mat_data5_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln1027_fu_205_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln1027_2_fu_281_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i69_fu_250_p2 = (conv3_i_i_i64_fu_247_p1 + 17'd1);

assign add_ln464_fu_215_p2 = (init_buf_fu_72 + 64'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign cmp_i_i440_i_1_fu_331_p2 = (($signed(sub_i460_i_fu_310_p2) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign cmp_i_i516_i_fu_296_p2 = (($signed(sub344_i_reg_511) < $signed(zext_ln1027_1_fu_277_p1)) ? 1'b1 : 1'b0);

assign cmp_i_i554_i_fu_290_p2 = ((zext_ln1027_fu_273_p1 < img_height) ? 1'b1 : 1'b0);

assign conv3_i_i_i64_fu_247_p1 = img_height;

assign empty_79_fu_226_p1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_3_out[1:0];

assign empty_80_fu_367_p1 = sub_i460_i_fu_310_p2[1:0];

assign empty_81_fu_372_p1 = row_ind_V_fu_104[1:0];

assign empty_82_fu_377_p1 = row_ind_V_8_fu_108[1:0];

assign empty_83_fu_382_p1 = row_ind_V_9_fu_112[1:0];

assign empty_fu_210_p1 = init_buf_fu_72[1:0];

assign gradx_mat_data2_din = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_gradx_mat_data2_din;

assign grady_mat_data5_din = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_grady_mat_data5_din;

assign grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start = grp_xFSobel3x3_Pipeline_Col_Loop_fu_155_ap_start_reg;

assign grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start = grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_ap_start_reg;

assign grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start = grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135_ap_start_reg;

assign grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start = grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146_ap_start_reg;

assign icmp_fu_354_p2 = (($signed(tmp_1_fu_344_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1027_2_fu_281_p2 = ((zext_ln1027_1_fu_277_p1 < add_i_i69_reg_506) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_205_p2 = ((init_buf_fu_72 < zext_ln464_reg_460) ? 1'b1 : 1'b0);

assign row_V_5_fu_387_p2 = (row_V_fu_100 + 13'd1);

assign spec_select57_fu_324_p2 = (tmp_fu_316_p3 & cmp_i_i516_i_fu_296_p2);

assign spec_select61_fu_337_p2 = (cmp_i_i516_i_fu_296_p2 & cmp_i_i440_i_1_fu_331_p2);

assign spec_select65_fu_360_p2 = (icmp_fu_354_p2 & cmp_i_i516_i_fu_296_p2);

assign sub344_i_fu_256_p2 = ($signed(conv3_i_i_i64_fu_247_p1) + $signed(17'd131071));

assign sub_i460_i_fu_310_p2 = ($signed(18'd2) - $signed(sub_i_i484_i_cast_fu_306_p1));

assign sub_i_i484_i_cast_fu_306_p1 = $signed(sub_i_i484_i_fu_301_p2);

assign sub_i_i484_i_fu_301_p2 = (zext_ln1027_1_fu_277_p1 - sub344_i_reg_511);

assign tmp_1_fu_344_p4 = {{sub_i460_i_fu_310_p2[17:1]}};

assign tmp_fu_316_p3 = sub_i460_i_fu_310_p2[32'd17];

assign zext_ln1027_1_fu_277_p1 = row_V_fu_100;

assign zext_ln1027_fu_273_p1 = row_V_fu_100;

assign zext_ln464_fu_193_p1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_4_out;

assign zext_ln541_fu_189_p1 = grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128_row_ind_V_3_out;

always @ (posedge ap_clk) begin
    zext_ln464_reg_460[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //canny_accel_xFSobel3x3_0_2_1080_1920_0_3_1_2_2_2_1_5_1921_3_9_false_s
