Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jun 12 12:32:47 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (13104)
8. checking generated_clocks (0)
9. checking loops (43)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13104)
----------------------------------
 There are 13104 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (43)
----------------------
 There are 43 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.632       -1.632                      1                29925        0.025        0.000                      0                29909        3.000        0.000                       0                 13112  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 92.574}       185.149         5.401           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 92.574}       185.149         5.401           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         14.223        0.000                      0                18554        0.163        0.000                      0                18554       18.822        0.000                       0                  9335  
  o_clk_5mhz_clk_wiz_0          20.921        0.000                      0                10777        0.096        0.000                      0                10777       28.211        0.000                       0                  3773  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       14.228        0.000                      0                18554        0.163        0.000                      0                18554       18.822        0.000                       0                  9335  
  o_clk_5mhz_clk_wiz_0_1        20.930        0.000                      0                10777        0.105        0.000                      0                10777       28.211        0.000                       0                  3773  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0        183.817        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         14.223        0.000                      0                18554        0.025        0.000                      0                18554  
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0        183.817        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0          -1.632       -1.632                      1                    9        0.073        0.000                      0                    1  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0          -1.632       -1.632                      1                    9        0.073        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          20.921        0.000                      0                10777        0.031        0.000                      0                10777  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       14.223        0.000                      0                18554        0.025        0.000                      0                18554  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0_1      183.817        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0_1      183.817        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1        -1.623       -1.623                      1                    9        0.082        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        20.921        0.000                      0                10777        0.031        0.000                      0                10777  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1        -1.623       -1.623                      1                    9        0.082        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0         35.144        0.000                      0                   74        0.742        0.000                      0                   74  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         35.144        0.000                      0                   74        0.604        0.000                      0                   74  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       35.144        0.000                      0                   74        0.604        0.000                      0                   74  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0_1       35.149        0.000                      0                   74        0.742        0.000                      0                   74  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0          85.337        0.000                      0                  503        1.514        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          85.337        0.000                      0                  503        1.331        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        85.337        0.000                      0                  503        1.331        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0_1        85.346        0.000                      0                  503        1.514        0.000                      0                  503  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.223ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.076ns  (logic 2.454ns (9.786%)  route 22.622ns (90.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.622    24.211    debuggerTop/video_output/D[0]
    SLICE_X3Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X3Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[4][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.138    38.515    
    SLICE_X3Y105         FDCE (Setup_fdce_C_D)       -0.081    38.434    debuggerTop/video_output/r_linebuffer2_reg[4][4]
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -24.211    
  -------------------------------------------------------------------
                         slack                                 14.223    

Slack (MET) :             14.224ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[11][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.073ns  (logic 2.454ns (9.787%)  route 22.619ns (90.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.619    24.208    debuggerTop/video_output/D[0]
    SLICE_X4Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X4Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)       -0.081    38.432    debuggerTop/video_output/r_linebuffer2_reg[11][4]
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                         -24.208    
  -------------------------------------------------------------------
                         slack                                 14.224    

Slack (MET) :             14.232ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[8][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.065ns  (logic 2.454ns (9.791%)  route 22.611ns (90.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.611    24.200    debuggerTop/video_output/D[0]
    SLICE_X7Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X7Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[8][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)       -0.081    38.432    debuggerTop/video_output/r_linebuffer2_reg[8][4]
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                         -24.200    
  -------------------------------------------------------------------
                         slack                                 14.232    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[9][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.065ns  (logic 2.454ns (9.791%)  route 22.611ns (90.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.611    24.200    debuggerTop/video_output/D[0]
    SLICE_X6Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X6Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[9][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X6Y106         FDCE (Setup_fdce_C_D)       -0.045    38.468    debuggerTop/video_output/r_linebuffer2_reg[9][4]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                         -24.200    
  -------------------------------------------------------------------
                         slack                                 14.268    

Slack (MET) :             14.272ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[10][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.080ns  (logic 2.454ns (9.785%)  route 22.626ns (90.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.626    24.215    debuggerTop/video_output/D[0]
    SLICE_X2Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X2Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[10][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.138    38.515    
    SLICE_X2Y105         FDCE (Setup_fdce_C_D)       -0.028    38.487    debuggerTop/video_output/r_linebuffer2_reg[10][4]
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                         -24.215    
  -------------------------------------------------------------------
                         slack                                 14.272    

Slack (MET) :             14.323ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.975ns  (logic 2.454ns (9.826%)  route 22.521ns (90.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.171 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.521    24.110    debuggerTop/video_output/D[0]
    SLICE_X3Y107         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.588    38.171    debuggerTop/video_output/o_clk_25mhz
    SLICE_X3Y107         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][4]/C
                         clock pessimism              0.480    38.652    
                         clock uncertainty           -0.138    38.514    
    SLICE_X3Y107         FDCE (Setup_fdce_C_D)       -0.081    38.433    debuggerTop/video_output/r_linebuffer2_reg[7][4]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -24.110    
  -------------------------------------------------------------------
                         slack                                 14.323    

Slack (MET) :             14.366ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.947ns  (logic 2.454ns (9.837%)  route 22.493ns (90.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.493    24.081    debuggerTop/video_output/D[0]
    SLICE_X0Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X0Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[1][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.138    38.515    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)       -0.067    38.448    debuggerTop/video_output/r_linebuffer2_reg[1][4]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                         -24.081    
  -------------------------------------------------------------------
                         slack                                 14.366    

Slack (MET) :             14.372ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[14][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.941ns  (logic 2.454ns (9.839%)  route 22.487ns (90.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.487    24.076    debuggerTop/video_output/D[0]
    SLICE_X1Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X1Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.138    38.515    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)       -0.067    38.448    debuggerTop/video_output/r_linebuffer2_reg[14][4]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                         -24.076    
  -------------------------------------------------------------------
                         slack                                 14.372    

Slack (MET) :             14.388ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.932ns  (logic 2.454ns (9.843%)  route 22.478ns (90.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.478    24.067    debuggerTop/video_output/D[0]
    SLICE_X5Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X5Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X5Y105         FDCE (Setup_fdce_C_D)       -0.058    38.455    debuggerTop/video_output/r_linebuffer2_reg[2][4]
  -------------------------------------------------------------------
                         required time                         38.455    
                         arrival time                         -24.067    
  -------------------------------------------------------------------
                         slack                                 14.388    

Slack (MET) :             14.393ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[12][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.923ns  (logic 2.454ns (9.846%)  route 22.469ns (90.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.469    24.058    debuggerTop/video_output/D[0]
    SLICE_X4Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X4Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)       -0.062    38.451    debuggerTop/video_output/r_linebuffer2_reg[12][4]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                         -24.058    
  -------------------------------------------------------------------
                         slack                                 14.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.065    -0.406    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X48Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.017    -0.569    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.563    -0.601    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.072    -0.382    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X56Y89         LUT5 (Prop_lut5_I0_O)        0.098    -0.284 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X56Y89         FDRE (Hold_fdre_C_D)         0.121    -0.480    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.563    -0.601    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.105    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X55Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.287 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[2]
    SLICE_X55Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.252    -0.588    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.092    -0.496    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.599%)  route 0.131ns (41.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.131    -0.327    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X9Y133         LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  debuggerTop/vga_generator/r_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    debuggerTop/vga_generator/r_y[2]_i_1_n_2
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X9Y133         FDCE (Hold_fdce_C_D)         0.091    -0.495    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.563%)  route 0.155ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.563    -0.601    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.155    -0.305    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X54Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.255    -0.585    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.059    -0.526    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.356    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X54Y89         LUT3 (Prop_lut3_I2_O)        0.099    -0.257 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.121    -0.481    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.859%)  route 0.101ns (29.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.564    -0.600    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDCE (Prop_fdce_C_Q)         0.148    -0.452 r  debuggerTop/vga_generator/r_x_reg[9]/Q
                         net (fo=8, routed)           0.101    -0.351    debuggerTop/vga_generator/Q[9]
    SLICE_X10Y133        LUT4 (Prop_lut4_I0_O)        0.098    -0.253 r  debuggerTop/vga_generator/r_x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debuggerTop/vga_generator/r_x[10]
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X10Y133        FDCE (Hold_fdce_C_D)         0.121    -0.479    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.352    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.017    -0.582    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.108    -0.347    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.099    -0.248 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.121    -0.481    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X8Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  debuggerTop/vga_generator/r_y_reg[4]/Q
                         net (fo=8, routed)           0.149    -0.286    debuggerTop/vga_generator/r_y_reg[10]_0[3]
    SLICE_X8Y134         LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X8Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X8Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X8Y134         FDCE (Hold_fdce_C_D)         0.121    -0.478    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y36     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X65Y141    debuggerTop/video_output/r_linebuffer0_reg[223][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X62Y142    debuggerTop/video_output/r_linebuffer0_reg[223][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X56Y140    debuggerTop/video_output/r_linebuffer0_reg[223][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X57Y141    debuggerTop/video_output/r_linebuffer0_reg[223][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X56Y140    debuggerTop/video_output/r_linebuffer0_reg[223][22]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X61Y141    debuggerTop/video_output/r_linebuffer0_reg[223][23]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X65Y141    debuggerTop/video_output/r_linebuffer0_reg[223][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y131    debuggerTop/video_output/r_linebuffer0_reg[224][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y129    debuggerTop/video_output/r_linebuffer0_reg[224][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y131    debuggerTop/video_output/r_linebuffer0_reg[225][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X46Y129    debuggerTop/video_output/r_linebuffer0_reg[225][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y131    debuggerTop/video_output/r_linebuffer0_reg[225][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y131    debuggerTop/video_output/r_linebuffer0_reg[225][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y131    debuggerTop/video_output/r_linebuffer0_reg[225][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y131    debuggerTop/video_output/r_linebuffer0_reg[225][23]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X65Y141    debuggerTop/video_output/r_linebuffer0_reg[223][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X62Y142    debuggerTop/video_output/r_linebuffer0_reg[223][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y140    debuggerTop/video_output/r_linebuffer0_reg[223][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y141    debuggerTop/video_output/r_linebuffer0_reg[223][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y140    debuggerTop/video_output/r_linebuffer0_reg[223][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X61Y141    debuggerTop/video_output/r_linebuffer0_reg[223][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X65Y141    debuggerTop/video_output/r_linebuffer0_reg[223][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X61Y141    debuggerTop/video_output/r_linebuffer0_reg[223][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.921ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        70.763ns  (logic 11.616ns (16.415%)  route 59.147ns (83.584%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 183.774 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.746   162.591    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.646   183.774    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.261    
                         clock uncertainty           -0.183   184.078    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.512    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.512    
                         arrival time                        -162.592    
  -------------------------------------------------------------------
                         slack                                 20.921    

Slack (MET) :             20.965ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        70.720ns  (logic 11.616ns (16.425%)  route 59.103ns (83.574%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 183.775 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.702   162.548    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.647   183.775    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.262    
                         clock uncertainty           -0.183   184.079    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.513    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.513    
                         arrival time                        -162.548    
  -------------------------------------------------------------------
                         slack                                 20.965    

Slack (MET) :             21.353ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        70.328ns  (logic 11.616ns (16.517%)  route 58.711ns (83.483%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 183.771 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.311   162.156    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.643   183.771    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.258    
                         clock uncertainty           -0.183   184.075    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.509    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.509    
                         arrival time                        -162.156    
  -------------------------------------------------------------------
                         slack                                 21.353    

Slack (MET) :             21.378ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        70.299ns  (logic 11.616ns (16.524%)  route 58.683ns (83.476%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 183.767 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.282   162.127    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.639   183.767    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.254    
                         clock uncertainty           -0.183   184.071    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.505    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.505    
                         arrival time                        -162.127    
  -------------------------------------------------------------------
                         slack                                 21.378    

Slack (MET) :             21.869ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.715ns  (logic 11.616ns (16.662%)  route 58.099ns (83.338%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 183.675 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.698   161.544    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.547   183.675    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.162    
                         clock uncertainty           -0.183   183.979    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.413    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.413    
                         arrival time                        -161.544    
  -------------------------------------------------------------------
                         slack                                 21.869    

Slack (MET) :             21.875ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.804ns  (logic 11.616ns (16.641%)  route 58.188ns (83.359%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 183.769 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.787   161.632    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.641   183.769    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.256    
                         clock uncertainty           -0.183   184.073    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.507    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.507    
                         arrival time                        -161.632    
  -------------------------------------------------------------------
                         slack                                 21.875    

Slack (MET) :             21.939ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.735ns  (logic 11.616ns (16.657%)  route 58.119ns (83.342%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 183.764 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.718   161.563    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.636   183.764    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.251    
                         clock uncertainty           -0.183   184.068    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.502    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.502    
                         arrival time                        -161.564    
  -------------------------------------------------------------------
                         slack                                 21.939    

Slack (MET) :             22.019ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.666ns  (logic 11.296ns (16.215%)  route 58.369ns (83.785%))
  Logic Levels:           72  (LUT2=5 LUT3=12 LUT4=11 LUT5=11 LUT6=33)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 183.775 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.735   155.228    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.124   155.352 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.471   155.824    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X31Y20         LUT6 (Prop_lut6_I3_O)        0.124   155.948 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=9, routed)           0.695   156.642    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124   156.766 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=3, routed)           0.744   157.510    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124   157.634 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.860   161.494    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.647   183.775    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.262    
                         clock uncertainty           -0.183   184.079    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.513    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.513    
                         arrival time                        -161.494    
  -------------------------------------------------------------------
                         slack                                 22.019    

Slack (MET) :             22.066ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.513ns  (logic 11.616ns (16.710%)  route 57.897ns (83.289%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 183.670 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.496   161.342    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.542   183.670    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.157    
                         clock uncertainty           -0.183   183.974    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.408    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.408    
                         arrival time                        -161.342    
  -------------------------------------------------------------------
                         slack                                 22.066    

Slack (MET) :             22.233ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.450ns  (logic 11.296ns (16.265%)  route 58.154ns (83.735%))
  Logic Levels:           72  (LUT2=5 LUT3=12 LUT4=11 LUT5=11 LUT6=33)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 183.774 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.735   155.228    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.124   155.352 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.471   155.824    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X31Y20         LUT6 (Prop_lut6_I3_O)        0.124   155.948 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=9, routed)           0.695   156.642    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124   156.766 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=3, routed)           0.744   157.510    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124   157.634 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.645   161.279    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.646   183.774    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.261    
                         clock uncertainty           -0.183   184.078    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.512    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.512    
                         arrival time                        -161.279    
  -------------------------------------------------------------------
                         slack                                 22.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.165ns (8.918%)  route 1.685ns (91.082%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT5=2)
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.767    -0.397    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X34Y26         LUT5 (Prop_lut5_I3_O)        0.045    -0.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.204    -0.148    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.045    -0.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=3, routed)           0.215     0.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.049     0.161 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=1, routed)           0.000     0.161    debuggerTop/nes/cpu2A03/cpu6502/abh/D[2]
    SLICE_X35Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X35Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.222    
                         clock uncertainty            0.183    -0.039    
    SLICE_X35Y24         FDCE (Hold_fdce_C_D)         0.104     0.065    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.116ns (6.415%)  route 1.692ns (93.585%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.853    -0.311    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X30Y24         LUT4 (Prop_lut4_I1_O)        0.045    -0.266 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.154    -0.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.186     0.119    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.557    -0.223    
                         clock uncertainty            0.183    -0.040    
    SLICE_X38Y24         FDCE (Hold_fdce_C_D)         0.063     0.023    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.899ns  (logic 0.161ns (8.479%)  route 1.738ns (91.521%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 91.801 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.853    92.263    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X30Y24         LUT4 (Prop_lut4_I1_O)        0.045    92.308 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.187    92.495    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I5_O)        0.045    92.540 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_d_i_2/O
                         net (fo=5, routed)           0.199    92.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_reg_0[3]
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.045    92.784 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_d_i_1/O
                         net (fo=1, routed)           0.000    92.784    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg_1
    SLICE_X34Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.900    91.801    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.358    
                         clock uncertainty            0.183    92.541    
    SLICE_X34Y20         FDCE (Hold_fdce_C_D)         0.124    92.665    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg
  -------------------------------------------------------------------
                         required time                        -92.665    
                         arrival time                          92.784    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.161ns (8.410%)  route 1.753ns (91.590%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.865    -0.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X37Y18         LUT5 (Prop_lut5_I1_O)        0.045    -0.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[5]_i_13/O
                         net (fo=1, routed)           0.052    -0.202    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[5]_i_13_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[5]_i_6/O
                         net (fo=7, routed)           0.338     0.181    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[5]_i_6_n_2
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.045     0.226 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.226    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]_1[0]
    SLICE_X41Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X41Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.220    
                         clock uncertainty            0.183    -0.037    
    SLICE_X41Y22         FDCE (Hold_fdce_C_D)         0.091     0.054    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.934ns  (logic 0.161ns (8.325%)  route 1.773ns (91.676%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 91.801 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.787    92.197    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X47Y15         LUT6 (Prop_lut6_I1_O)        0.045    92.242 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_26/O
                         net (fo=1, routed)           0.109    92.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.045    92.396 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2/O
                         net (fo=11, routed)          0.378    92.775    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_n_2
    SLICE_X31Y21         LUT5 (Prop_lut5_I2_O)        0.045    92.820 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.000    92.820    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0[2]
    SLICE_X31Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.900    91.801    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X31Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.358    
                         clock uncertainty            0.183    92.541    
    SLICE_X31Y21         FDCE (Hold_fdce_C_D)         0.099    92.640    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.640    
                         arrival time                          92.820    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.830ns  (logic 0.116ns (6.340%)  route 1.714ns (93.660%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 91.801 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.804    92.215    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.045    92.260 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_4__7/O
                         net (fo=1, routed)           0.137    92.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[7]_3
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.045    92.442 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.273    92.715    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X31Y21         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.900    91.801    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X31Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.358    
                         clock uncertainty            0.183    92.541    
    SLICE_X31Y21         FDCE (Hold_fdce_C_CE)       -0.032    92.509    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -92.509    
                         arrival time                          92.715    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.830ns  (logic 0.116ns (6.340%)  route 1.714ns (93.660%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 91.801 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.804    92.215    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.045    92.260 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_4__7/O
                         net (fo=1, routed)           0.137    92.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[7]_3
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.045    92.442 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.273    92.715    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X31Y21         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.900    91.801    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X31Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.358    
                         clock uncertainty            0.183    92.541    
    SLICE_X31Y21         FDCE (Hold_fdce_C_CE)       -0.032    92.509    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.509    
                         arrival time                          92.715    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.830ns  (logic 0.116ns (6.340%)  route 1.714ns (93.660%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 91.801 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.804    92.215    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.045    92.260 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_4__7/O
                         net (fo=1, routed)           0.137    92.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[7]_3
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.045    92.442 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.273    92.715    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X31Y21         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.900    91.801    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X31Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.358    
                         clock uncertainty            0.183    92.541    
    SLICE_X31Y21         FDCE (Hold_fdce_C_CE)       -0.032    92.509    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.509    
                         arrival time                          92.715    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.159ns (7.978%)  route 1.834ns (92.022%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.775    -0.389    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.045    -0.344 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_16__0/O
                         net (fo=1, routed)           0.137    -0.206    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_16__0_n_2
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.045    -0.161 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_5__0/O
                         net (fo=18, routed)          0.422     0.261    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X34Y25         LUT3 (Prop_lut3_I1_O)        0.043     0.304 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=1, routed)           0.000     0.304    debuggerTop/nes/cpu2A03/cpu6502/abh/D[4]
    SLICE_X34Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.557    -0.222    
                         clock uncertainty            0.183    -0.039    
    SLICE_X34Y25         FDCE (Hold_fdce_C_D)         0.133     0.094    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.836ns  (logic 0.116ns (6.317%)  route 1.720ns (93.684%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.694    92.104    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X43Y18         LUT6 (Prop_lut6_I5_O)        0.045    92.149 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_2__1/O
                         net (fo=1, routed)           0.211    92.360    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[7]_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I0_O)        0.045    92.405 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_1__15/O
                         net (fo=8, routed)           0.317    92.722    debuggerTop/nes/cpu2A03/cpu6502/ac/E[0]
    SLICE_X35Y21         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.899    91.800    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X35Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.357    
                         clock uncertainty            0.183    92.540    
    SLICE_X35Y21         FDCE (Hold_fdce_C_CE)       -0.032    92.508    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -92.508    
                         arrival time                          92.722    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y16     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y19     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y7      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y3      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y14     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y13     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y5      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y10     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y17     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y9      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X63Y31     debuggerTop/profiler/r_sample_index_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X63Y31     debuggerTop/profiler/r_sample_index_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X63Y31     debuggerTop/profiler/r_sample_index_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X63Y31     debuggerTop/profiler/r_sample_index_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X64Y32     debuggerTop/profiler/r_sample_write_enable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X28Y40     debuggerTop/nes/ppu/r_oam_reg[0][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X30Y42     debuggerTop/nes/ppu/r_oam_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X32Y57     debuggerTop/nes/ppu/r_oam_reg[100][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X19Y26     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X19Y26     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X19Y26     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X19Y26     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.228ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.076ns  (logic 2.454ns (9.786%)  route 22.622ns (90.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.622    24.211    debuggerTop/video_output/D[0]
    SLICE_X3Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X3Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[4][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.132    38.520    
    SLICE_X3Y105         FDCE (Setup_fdce_C_D)       -0.081    38.439    debuggerTop/video_output/r_linebuffer2_reg[4][4]
  -------------------------------------------------------------------
                         required time                         38.439    
                         arrival time                         -24.211    
  -------------------------------------------------------------------
                         slack                                 14.228    

Slack (MET) :             14.229ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[11][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.073ns  (logic 2.454ns (9.787%)  route 22.619ns (90.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.619    24.208    debuggerTop/video_output/D[0]
    SLICE_X4Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X4Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.132    38.518    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)       -0.081    38.437    debuggerTop/video_output/r_linebuffer2_reg[11][4]
  -------------------------------------------------------------------
                         required time                         38.437    
                         arrival time                         -24.208    
  -------------------------------------------------------------------
                         slack                                 14.229    

Slack (MET) :             14.237ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[8][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.065ns  (logic 2.454ns (9.791%)  route 22.611ns (90.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.611    24.200    debuggerTop/video_output/D[0]
    SLICE_X7Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X7Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[8][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.132    38.518    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)       -0.081    38.437    debuggerTop/video_output/r_linebuffer2_reg[8][4]
  -------------------------------------------------------------------
                         required time                         38.437    
                         arrival time                         -24.200    
  -------------------------------------------------------------------
                         slack                                 14.237    

Slack (MET) :             14.273ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[9][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.065ns  (logic 2.454ns (9.791%)  route 22.611ns (90.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.611    24.200    debuggerTop/video_output/D[0]
    SLICE_X6Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X6Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[9][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.132    38.518    
    SLICE_X6Y106         FDCE (Setup_fdce_C_D)       -0.045    38.473    debuggerTop/video_output/r_linebuffer2_reg[9][4]
  -------------------------------------------------------------------
                         required time                         38.473    
                         arrival time                         -24.200    
  -------------------------------------------------------------------
                         slack                                 14.273    

Slack (MET) :             14.277ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[10][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.080ns  (logic 2.454ns (9.785%)  route 22.626ns (90.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.626    24.215    debuggerTop/video_output/D[0]
    SLICE_X2Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X2Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[10][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.132    38.520    
    SLICE_X2Y105         FDCE (Setup_fdce_C_D)       -0.028    38.492    debuggerTop/video_output/r_linebuffer2_reg[10][4]
  -------------------------------------------------------------------
                         required time                         38.492    
                         arrival time                         -24.215    
  -------------------------------------------------------------------
                         slack                                 14.277    

Slack (MET) :             14.328ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.975ns  (logic 2.454ns (9.826%)  route 22.521ns (90.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.171 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.521    24.110    debuggerTop/video_output/D[0]
    SLICE_X3Y107         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.588    38.171    debuggerTop/video_output/o_clk_25mhz
    SLICE_X3Y107         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][4]/C
                         clock pessimism              0.480    38.652    
                         clock uncertainty           -0.132    38.519    
    SLICE_X3Y107         FDCE (Setup_fdce_C_D)       -0.081    38.438    debuggerTop/video_output/r_linebuffer2_reg[7][4]
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                         -24.110    
  -------------------------------------------------------------------
                         slack                                 14.328    

Slack (MET) :             14.372ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.947ns  (logic 2.454ns (9.837%)  route 22.493ns (90.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.493    24.081    debuggerTop/video_output/D[0]
    SLICE_X0Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X0Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[1][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.132    38.520    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)       -0.067    38.453    debuggerTop/video_output/r_linebuffer2_reg[1][4]
  -------------------------------------------------------------------
                         required time                         38.453    
                         arrival time                         -24.081    
  -------------------------------------------------------------------
                         slack                                 14.372    

Slack (MET) :             14.378ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[14][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.941ns  (logic 2.454ns (9.839%)  route 22.487ns (90.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.487    24.076    debuggerTop/video_output/D[0]
    SLICE_X1Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X1Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.132    38.520    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)       -0.067    38.453    debuggerTop/video_output/r_linebuffer2_reg[14][4]
  -------------------------------------------------------------------
                         required time                         38.453    
                         arrival time                         -24.076    
  -------------------------------------------------------------------
                         slack                                 14.378    

Slack (MET) :             14.393ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.932ns  (logic 2.454ns (9.843%)  route 22.478ns (90.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.478    24.067    debuggerTop/video_output/D[0]
    SLICE_X5Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X5Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.132    38.518    
    SLICE_X5Y105         FDCE (Setup_fdce_C_D)       -0.058    38.460    debuggerTop/video_output/r_linebuffer2_reg[2][4]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                         -24.067    
  -------------------------------------------------------------------
                         slack                                 14.393    

Slack (MET) :             14.398ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[12][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.923ns  (logic 2.454ns (9.846%)  route 22.469ns (90.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.469    24.058    debuggerTop/video_output/D[0]
    SLICE_X4Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X4Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.132    38.518    
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)       -0.062    38.456    debuggerTop/video_output/r_linebuffer2_reg[12][4]
  -------------------------------------------------------------------
                         required time                         38.456    
                         arrival time                         -24.058    
  -------------------------------------------------------------------
                         slack                                 14.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.065    -0.406    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X48Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.017    -0.569    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.563    -0.601    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.072    -0.382    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X56Y89         LUT5 (Prop_lut5_I0_O)        0.098    -0.284 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X56Y89         FDRE (Hold_fdre_C_D)         0.121    -0.480    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.563    -0.601    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.105    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X55Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.287 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[2]
    SLICE_X55Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.252    -0.588    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.092    -0.496    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.599%)  route 0.131ns (41.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.131    -0.327    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X9Y133         LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  debuggerTop/vga_generator/r_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    debuggerTop/vga_generator/r_y[2]_i_1_n_2
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X9Y133         FDCE (Hold_fdce_C_D)         0.091    -0.495    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.563%)  route 0.155ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.563    -0.601    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.155    -0.305    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X54Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.255    -0.585    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.059    -0.526    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.356    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X54Y89         LUT3 (Prop_lut3_I2_O)        0.099    -0.257 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.121    -0.481    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.859%)  route 0.101ns (29.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.564    -0.600    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDCE (Prop_fdce_C_Q)         0.148    -0.452 r  debuggerTop/vga_generator/r_x_reg[9]/Q
                         net (fo=8, routed)           0.101    -0.351    debuggerTop/vga_generator/Q[9]
    SLICE_X10Y133        LUT4 (Prop_lut4_I0_O)        0.098    -0.253 r  debuggerTop/vga_generator/r_x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debuggerTop/vga_generator/r_x[10]
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X10Y133        FDCE (Hold_fdce_C_D)         0.121    -0.479    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.352    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.017    -0.582    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.108    -0.347    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.099    -0.248 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.121    -0.481    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X8Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  debuggerTop/vga_generator/r_y_reg[4]/Q
                         net (fo=8, routed)           0.149    -0.286    debuggerTop/vga_generator/r_y_reg[10]_0[3]
    SLICE_X8Y134         LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X8Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X8Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X8Y134         FDCE (Hold_fdce_C_D)         0.121    -0.478    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y36     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X65Y141    debuggerTop/video_output/r_linebuffer0_reg[223][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X62Y142    debuggerTop/video_output/r_linebuffer0_reg[223][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X56Y140    debuggerTop/video_output/r_linebuffer0_reg[223][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X57Y141    debuggerTop/video_output/r_linebuffer0_reg[223][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X56Y140    debuggerTop/video_output/r_linebuffer0_reg[223][22]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X61Y141    debuggerTop/video_output/r_linebuffer0_reg[223][23]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X65Y141    debuggerTop/video_output/r_linebuffer0_reg[223][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y131    debuggerTop/video_output/r_linebuffer0_reg[224][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X54Y129    debuggerTop/video_output/r_linebuffer0_reg[224][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y131    debuggerTop/video_output/r_linebuffer0_reg[225][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X46Y129    debuggerTop/video_output/r_linebuffer0_reg[225][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y131    debuggerTop/video_output/r_linebuffer0_reg[225][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y131    debuggerTop/video_output/r_linebuffer0_reg[225][15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y131    debuggerTop/video_output/r_linebuffer0_reg[225][20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y131    debuggerTop/video_output/r_linebuffer0_reg[225][23]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X56Y92     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X65Y141    debuggerTop/video_output/r_linebuffer0_reg[223][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X62Y142    debuggerTop/video_output/r_linebuffer0_reg[223][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y140    debuggerTop/video_output/r_linebuffer0_reg[223][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X57Y141    debuggerTop/video_output/r_linebuffer0_reg[223][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X56Y140    debuggerTop/video_output/r_linebuffer0_reg[223][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X61Y141    debuggerTop/video_output/r_linebuffer0_reg[223][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X65Y141    debuggerTop/video_output/r_linebuffer0_reg[223][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X61Y141    debuggerTop/video_output/r_linebuffer0_reg[223][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.930ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        70.763ns  (logic 11.616ns (16.415%)  route 59.147ns (83.584%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 183.774 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.746   162.591    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.646   183.774    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.261    
                         clock uncertainty           -0.174   184.087    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.521    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.521    
                         arrival time                        -162.592    
  -------------------------------------------------------------------
                         slack                                 20.930    

Slack (MET) :             20.974ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        70.720ns  (logic 11.616ns (16.425%)  route 59.103ns (83.574%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 183.775 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.702   162.548    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.647   183.775    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.262    
                         clock uncertainty           -0.174   184.088    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.522    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.522    
                         arrival time                        -162.548    
  -------------------------------------------------------------------
                         slack                                 20.974    

Slack (MET) :             21.362ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        70.328ns  (logic 11.616ns (16.517%)  route 58.711ns (83.483%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 183.771 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.311   162.156    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.643   183.771    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.258    
                         clock uncertainty           -0.174   184.084    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.518    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.518    
                         arrival time                        -162.156    
  -------------------------------------------------------------------
                         slack                                 21.362    

Slack (MET) :             21.387ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        70.299ns  (logic 11.616ns (16.524%)  route 58.683ns (83.476%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 183.767 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.282   162.127    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.639   183.767    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.254    
                         clock uncertainty           -0.174   184.080    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.514    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.514    
                         arrival time                        -162.127    
  -------------------------------------------------------------------
                         slack                                 21.387    

Slack (MET) :             21.878ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.715ns  (logic 11.616ns (16.662%)  route 58.099ns (83.338%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 183.675 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.698   161.544    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.547   183.675    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.162    
                         clock uncertainty           -0.174   183.988    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.422    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.422    
                         arrival time                        -161.544    
  -------------------------------------------------------------------
                         slack                                 21.878    

Slack (MET) :             21.884ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.804ns  (logic 11.616ns (16.641%)  route 58.188ns (83.359%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 183.769 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.787   161.632    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.641   183.769    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.256    
                         clock uncertainty           -0.174   184.082    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.516    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.516    
                         arrival time                        -161.632    
  -------------------------------------------------------------------
                         slack                                 21.884    

Slack (MET) :             21.948ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.735ns  (logic 11.616ns (16.657%)  route 58.119ns (83.342%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 183.764 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.718   161.563    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.636   183.764    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.251    
                         clock uncertainty           -0.174   184.077    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.511    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.511    
                         arrival time                        -161.564    
  -------------------------------------------------------------------
                         slack                                 21.948    

Slack (MET) :             22.028ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.666ns  (logic 11.296ns (16.215%)  route 58.369ns (83.785%))
  Logic Levels:           72  (LUT2=5 LUT3=12 LUT4=11 LUT5=11 LUT6=33)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 183.775 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.735   155.228    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.124   155.352 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.471   155.824    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X31Y20         LUT6 (Prop_lut6_I3_O)        0.124   155.948 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=9, routed)           0.695   156.642    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124   156.766 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=3, routed)           0.744   157.510    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124   157.634 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.860   161.494    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.647   183.775    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.262    
                         clock uncertainty           -0.174   184.088    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.522    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.522    
                         arrival time                        -161.494    
  -------------------------------------------------------------------
                         slack                                 22.028    

Slack (MET) :             22.075ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.513ns  (logic 11.616ns (16.710%)  route 57.897ns (83.289%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 183.670 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.496   161.342    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.542   183.670    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.157    
                         clock uncertainty           -0.174   183.983    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.417    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.417    
                         arrival time                        -161.342    
  -------------------------------------------------------------------
                         slack                                 22.075    

Slack (MET) :             22.242ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.450ns  (logic 11.296ns (16.265%)  route 58.154ns (83.735%))
  Logic Levels:           72  (LUT2=5 LUT3=12 LUT4=11 LUT5=11 LUT6=33)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 183.774 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.735   155.228    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.124   155.352 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.471   155.824    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X31Y20         LUT6 (Prop_lut6_I3_O)        0.124   155.948 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=9, routed)           0.695   156.642    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124   156.766 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=3, routed)           0.744   157.510    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124   157.634 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.645   161.279    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.646   183.774    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.261    
                         clock uncertainty           -0.174   184.087    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.521    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.521    
                         arrival time                        -161.279    
  -------------------------------------------------------------------
                         slack                                 22.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.165ns (8.918%)  route 1.685ns (91.082%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT5=2)
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.767    -0.397    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X34Y26         LUT5 (Prop_lut5_I3_O)        0.045    -0.352 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.204    -0.148    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.045    -0.103 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=3, routed)           0.215     0.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.049     0.161 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=1, routed)           0.000     0.161    debuggerTop/nes/cpu2A03/cpu6502/abh/D[2]
    SLICE_X35Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X35Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.222    
                         clock uncertainty            0.174    -0.048    
    SLICE_X35Y24         FDCE (Hold_fdce_C_D)         0.104     0.056    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.116ns (6.415%)  route 1.692ns (93.585%))
  Logic Levels:           3  (BUFG=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.853    -0.311    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X30Y24         LUT4 (Prop_lut4_I1_O)        0.045    -0.266 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.154    -0.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I4_O)        0.045    -0.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.186     0.119    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.557    -0.223    
                         clock uncertainty            0.174    -0.049    
    SLICE_X38Y24         FDCE (Hold_fdce_C_D)         0.063     0.014    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.899ns  (logic 0.161ns (8.479%)  route 1.738ns (91.521%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 91.801 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.853    92.263    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X30Y24         LUT4 (Prop_lut4_I1_O)        0.045    92.308 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.187    92.495    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X33Y22         LUT6 (Prop_lut6_I5_O)        0.045    92.540 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_d_i_2/O
                         net (fo=5, routed)           0.199    92.739    debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_reg_0[3]
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.045    92.784 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_d_i_1/O
                         net (fo=1, routed)           0.000    92.784    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg_1
    SLICE_X34Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.900    91.801    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X34Y20         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.358    
                         clock uncertainty            0.174    92.532    
    SLICE_X34Y20         FDCE (Hold_fdce_C_D)         0.124    92.656    debuggerTop/nes/cpu2A03/cpu6502/p/r_d_reg
  -------------------------------------------------------------------
                         required time                        -92.656    
                         arrival time                          92.784    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.161ns (8.410%)  route 1.753ns (91.590%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.865    -0.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X37Y18         LUT5 (Prop_lut5_I1_O)        0.045    -0.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[5]_i_13/O
                         net (fo=1, routed)           0.052    -0.202    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[5]_i_13_n_2
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.157 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[5]_i_6/O
                         net (fo=7, routed)           0.338     0.181    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[5]_i_6_n_2
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.045     0.226 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.226    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[7]_1[0]
    SLICE_X41Y22         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.897    -0.776    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X41Y22         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.220    
                         clock uncertainty            0.174    -0.046    
    SLICE_X41Y22         FDCE (Hold_fdce_C_D)         0.091     0.045    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.934ns  (logic 0.161ns (8.325%)  route 1.773ns (91.676%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 91.801 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.787    92.197    debuggerTop/nes/cpu2A03/cpu6502/decoder/o_clk_5mhz
    SLICE_X47Y15         LUT6 (Prop_lut6_I1_O)        0.045    92.242 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_26/O
                         net (fo=1, routed)           0.109    92.351    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_3
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.045    92.396 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2/O
                         net (fo=11, routed)          0.378    92.775    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_9__2_n_2
    SLICE_X31Y21         LUT5 (Prop_lut5_I2_O)        0.045    92.820 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.000    92.820    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0[2]
    SLICE_X31Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.900    91.801    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X31Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.358    
                         clock uncertainty            0.174    92.532    
    SLICE_X31Y21         FDCE (Hold_fdce_C_D)         0.099    92.631    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.631    
                         arrival time                          92.820    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29][4]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.365ns  (logic 0.255ns (69.798%)  route 0.110ns (30.203%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 91.815 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 92.050 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.639    92.050    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X15Y38         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.146    92.196 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29][4]/Q
                         net (fo=3, routed)           0.110    92.306    debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29]_793[4]
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.045    92.351 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[4]_i_3/O
                         net (fo=1, routed)           0.000    92.351    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[4]_i_3_n_2
    SLICE_X14Y38         MUXF7 (Prop_muxf7_I1_O)      0.064    92.415 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    92.415    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]_i_1_n_2
    SLICE_X14Y38         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.914    91.815    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X14Y38         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.248    92.063    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.138    92.201    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.201    
                         arrival time                          92.415    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.830ns  (logic 0.116ns (6.340%)  route 1.714ns (93.660%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 91.801 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.804    92.215    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.045    92.260 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_4__7/O
                         net (fo=1, routed)           0.137    92.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[7]_3
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.045    92.442 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.273    92.715    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X31Y21         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.900    91.801    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X31Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.358    
                         clock uncertainty            0.174    92.532    
    SLICE_X31Y21         FDCE (Hold_fdce_C_CE)       -0.032    92.500    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -92.500    
                         arrival time                          92.715    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.830ns  (logic 0.116ns (6.340%)  route 1.714ns (93.660%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 91.801 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.804    92.215    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.045    92.260 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_4__7/O
                         net (fo=1, routed)           0.137    92.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[7]_3
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.045    92.442 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.273    92.715    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X31Y21         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.900    91.801    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X31Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.358    
                         clock uncertainty            0.174    92.532    
    SLICE_X31Y21         FDCE (Hold_fdce_C_CE)       -0.032    92.500    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.500    
                         arrival time                          92.715    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.830ns  (logic 0.116ns (6.340%)  route 1.714ns (93.660%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 91.801 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.804    92.215    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.045    92.260 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_4__7/O
                         net (fo=1, routed)           0.137    92.397    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[7]_3
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.045    92.442 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.273    92.715    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X31Y21         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.900    91.801    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X31Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.358    
                         clock uncertainty            0.174    92.532    
    SLICE_X31Y21         FDCE (Hold_fdce_C_CE)       -0.032    92.500    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.500    
                         arrival time                          92.715    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.240%)  route 0.137ns (41.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 91.802 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 92.040 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.629    92.040    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X33Y29         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.146    92.186 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[3]/Q
                         net (fo=1, routed)           0.137    92.323    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[3]
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.045    92.368 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[3]_i_1__1/O
                         net (fo=1, routed)           0.000    92.368    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[3]_i_1__1_n_2
    SLICE_X32Y29         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.901    91.802    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X32Y29         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.053    
    SLICE_X32Y29         FDCE (Hold_fdce_C_D)         0.099    92.152    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.152    
                         arrival time                          92.368    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y16     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y19     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y7      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y3      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y14     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y13     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y5      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y10     debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y17     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y9      debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X63Y31     debuggerTop/profiler/r_sample_index_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X63Y31     debuggerTop/profiler/r_sample_index_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X63Y31     debuggerTop/profiler/r_sample_index_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X63Y31     debuggerTop/profiler/r_sample_index_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X64Y32     debuggerTop/profiler/r_sample_write_enable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X28Y40     debuggerTop/nes/ppu/r_oam_reg[0][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X50Y85     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X30Y42     debuggerTop/nes/ppu/r_oam_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X32Y57     debuggerTop/nes/ppu/r_oam_reg[100][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X19Y26     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X19Y26     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X19Y26     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X19Y26     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.817ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.817ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.060ns  (logic 0.478ns (45.086%)  route 0.582ns (54.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.582     1.060    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X55Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)       -0.272   184.877    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.877    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                183.817    

Slack (MET) :             183.851ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.100%)  route 0.606ns (55.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.606     1.084    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)       -0.214   184.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.935    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                183.851    

Slack (MET) :             183.959ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.097ns  (logic 0.518ns (47.202%)  route 0.579ns (52.798%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.579     1.097    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X55Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                183.959    

Slack (MET) :             183.980ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.152%)  route 0.604ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.604     1.122    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                183.980    

Slack (MET) :             183.980ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.152%)  route 0.604ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.604     1.122    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X54Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X54Y87         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                183.980    

Slack (MET) :             183.997ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.109ns  (logic 0.518ns (46.714%)  route 0.591ns (53.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.591     1.109    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X56Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X56Y88         FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                183.997    

Slack (MET) :             184.010ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.688%)  route 0.498ns (54.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.498     0.917    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X56Y89         FDRE (Setup_fdre_C_D)       -0.222   184.927    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.927    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                184.010    

Slack (MET) :             184.046ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.162%)  route 0.600ns (56.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.600     1.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X56Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X56Y88         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                184.046    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.223ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.076ns  (logic 2.454ns (9.786%)  route 22.622ns (90.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.622    24.211    debuggerTop/video_output/D[0]
    SLICE_X3Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X3Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[4][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.138    38.515    
    SLICE_X3Y105         FDCE (Setup_fdce_C_D)       -0.081    38.434    debuggerTop/video_output/r_linebuffer2_reg[4][4]
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -24.211    
  -------------------------------------------------------------------
                         slack                                 14.223    

Slack (MET) :             14.224ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[11][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.073ns  (logic 2.454ns (9.787%)  route 22.619ns (90.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.619    24.208    debuggerTop/video_output/D[0]
    SLICE_X4Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X4Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)       -0.081    38.432    debuggerTop/video_output/r_linebuffer2_reg[11][4]
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                         -24.208    
  -------------------------------------------------------------------
                         slack                                 14.224    

Slack (MET) :             14.232ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[8][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.065ns  (logic 2.454ns (9.791%)  route 22.611ns (90.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.611    24.200    debuggerTop/video_output/D[0]
    SLICE_X7Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X7Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[8][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)       -0.081    38.432    debuggerTop/video_output/r_linebuffer2_reg[8][4]
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                         -24.200    
  -------------------------------------------------------------------
                         slack                                 14.232    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[9][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.065ns  (logic 2.454ns (9.791%)  route 22.611ns (90.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.611    24.200    debuggerTop/video_output/D[0]
    SLICE_X6Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X6Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[9][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X6Y106         FDCE (Setup_fdce_C_D)       -0.045    38.468    debuggerTop/video_output/r_linebuffer2_reg[9][4]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                         -24.200    
  -------------------------------------------------------------------
                         slack                                 14.268    

Slack (MET) :             14.272ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[10][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.080ns  (logic 2.454ns (9.785%)  route 22.626ns (90.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.626    24.215    debuggerTop/video_output/D[0]
    SLICE_X2Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X2Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[10][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.138    38.515    
    SLICE_X2Y105         FDCE (Setup_fdce_C_D)       -0.028    38.487    debuggerTop/video_output/r_linebuffer2_reg[10][4]
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                         -24.215    
  -------------------------------------------------------------------
                         slack                                 14.272    

Slack (MET) :             14.323ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.975ns  (logic 2.454ns (9.826%)  route 22.521ns (90.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.171 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.521    24.110    debuggerTop/video_output/D[0]
    SLICE_X3Y107         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.588    38.171    debuggerTop/video_output/o_clk_25mhz
    SLICE_X3Y107         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][4]/C
                         clock pessimism              0.480    38.652    
                         clock uncertainty           -0.138    38.514    
    SLICE_X3Y107         FDCE (Setup_fdce_C_D)       -0.081    38.433    debuggerTop/video_output/r_linebuffer2_reg[7][4]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -24.110    
  -------------------------------------------------------------------
                         slack                                 14.323    

Slack (MET) :             14.366ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.947ns  (logic 2.454ns (9.837%)  route 22.493ns (90.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.493    24.081    debuggerTop/video_output/D[0]
    SLICE_X0Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X0Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[1][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.138    38.515    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)       -0.067    38.448    debuggerTop/video_output/r_linebuffer2_reg[1][4]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                         -24.081    
  -------------------------------------------------------------------
                         slack                                 14.366    

Slack (MET) :             14.372ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[14][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.941ns  (logic 2.454ns (9.839%)  route 22.487ns (90.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.487    24.076    debuggerTop/video_output/D[0]
    SLICE_X1Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X1Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.138    38.515    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)       -0.067    38.448    debuggerTop/video_output/r_linebuffer2_reg[14][4]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                         -24.076    
  -------------------------------------------------------------------
                         slack                                 14.372    

Slack (MET) :             14.388ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.932ns  (logic 2.454ns (9.843%)  route 22.478ns (90.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.478    24.067    debuggerTop/video_output/D[0]
    SLICE_X5Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X5Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X5Y105         FDCE (Setup_fdce_C_D)       -0.058    38.455    debuggerTop/video_output/r_linebuffer2_reg[2][4]
  -------------------------------------------------------------------
                         required time                         38.455    
                         arrival time                         -24.067    
  -------------------------------------------------------------------
                         slack                                 14.388    

Slack (MET) :             14.393ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[12][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.923ns  (logic 2.454ns (9.846%)  route 22.469ns (90.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.469    24.058    debuggerTop/video_output/D[0]
    SLICE_X4Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X4Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)       -0.062    38.451    debuggerTop/video_output/r_linebuffer2_reg[12][4]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                         -24.058    
  -------------------------------------------------------------------
                         slack                                 14.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.065    -0.406    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X48Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.138    -0.449    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.017    -0.432    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.563    -0.601    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.072    -0.382    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X56Y89         LUT5 (Prop_lut5_I0_O)        0.098    -0.284 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.138    -0.464    
    SLICE_X56Y89         FDRE (Hold_fdre_C_D)         0.121    -0.343    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.563    -0.601    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.105    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X55Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.287 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[2]
    SLICE_X55Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.138    -0.451    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.092    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.599%)  route 0.131ns (41.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.131    -0.327    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X9Y133         LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  debuggerTop/vga_generator/r_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    debuggerTop/vga_generator/r_y[2]_i_1_n_2
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.138    -0.448    
    SLICE_X9Y133         FDCE (Hold_fdce_C_D)         0.091    -0.357    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.563%)  route 0.155ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.563    -0.601    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.155    -0.305    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X54Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.255    -0.585    
                         clock uncertainty            0.138    -0.448    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.059    -0.389    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.356    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X54Y89         LUT3 (Prop_lut3_I2_O)        0.099    -0.257 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.239    -0.602    
                         clock uncertainty            0.138    -0.465    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.121    -0.344    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.859%)  route 0.101ns (29.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.564    -0.600    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDCE (Prop_fdce_C_Q)         0.148    -0.452 r  debuggerTop/vga_generator/r_x_reg[9]/Q
                         net (fo=8, routed)           0.101    -0.351    debuggerTop/vga_generator/Q[9]
    SLICE_X10Y133        LUT4 (Prop_lut4_I0_O)        0.098    -0.253 r  debuggerTop/vga_generator/r_x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debuggerTop/vga_generator/r_x[10]
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.138    -0.462    
    SLICE_X10Y133        FDCE (Hold_fdce_C_D)         0.121    -0.341    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.352    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.138    -0.462    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.017    -0.445    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.108    -0.347    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.099    -0.248 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.239    -0.602    
                         clock uncertainty            0.138    -0.465    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.121    -0.344    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X8Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  debuggerTop/vga_generator/r_y_reg[4]/Q
                         net (fo=8, routed)           0.149    -0.286    debuggerTop/vga_generator/r_y_reg[10]_0[3]
    SLICE_X8Y134         LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X8Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X8Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X8Y134         FDCE (Hold_fdce_C_D)         0.121    -0.340    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.817ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.817ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.060ns  (logic 0.478ns (45.086%)  route 0.582ns (54.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.582     1.060    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X55Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)       -0.272   184.877    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.877    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                183.817    

Slack (MET) :             183.851ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.100%)  route 0.606ns (55.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.606     1.084    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)       -0.214   184.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.935    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                183.851    

Slack (MET) :             183.959ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.097ns  (logic 0.518ns (47.202%)  route 0.579ns (52.798%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.579     1.097    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X55Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                183.959    

Slack (MET) :             183.980ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.152%)  route 0.604ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.604     1.122    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                183.980    

Slack (MET) :             183.980ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.152%)  route 0.604ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.604     1.122    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X54Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X54Y87         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                183.980    

Slack (MET) :             183.997ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.109ns  (logic 0.518ns (46.714%)  route 0.591ns (53.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.591     1.109    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X56Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X56Y88         FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                183.997    

Slack (MET) :             184.010ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.688%)  route 0.498ns (54.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.498     0.917    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X56Y89         FDRE (Setup_fdre_C_D)       -0.222   184.927    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.927    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                184.010    

Slack (MET) :             184.046ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.162%)  route 0.600ns (56.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.600     1.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X56Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X56Y88         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                184.046    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.632ns,  Total Violation       -1.632ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.632ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        2.065ns  (logic 0.456ns (22.084%)  route 1.609ns (77.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 553.941 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 553.554 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.638   553.554    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X40Y91         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.456   554.010 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.609   555.619    debuggerTop/video_output_sync/r_data_0
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.516   553.941    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.337    
                         clock uncertainty           -0.303   554.034    
    SLICE_X40Y90         FDCE (Setup_fdce_C_D)       -0.047   553.987    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.987    
                         arrival time                        -555.619    
  -------------------------------------------------------------------
                         slack                                 -1.632    

Slack (MET) :             38.365ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.035%)  route 0.602ns (58.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.602     1.021    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X50Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                 38.365    

Slack (MET) :             38.423ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.086ns  (logic 0.456ns (41.981%)  route 0.630ns (58.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.630     1.086    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X52Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 38.423    

Slack (MET) :             38.452ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.133%)  route 0.601ns (56.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.601     1.057    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X51Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 38.452    

Slack (MET) :             38.460ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.401%)  route 0.595ns (56.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.595     1.051    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X52Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 38.460    

Slack (MET) :             38.467ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.869ns  (logic 0.419ns (48.206%)  route 0.450ns (51.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.450     0.869    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X51Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 38.467    

Slack (MET) :             38.469ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.040ns  (logic 0.456ns (43.843%)  route 0.584ns (56.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.584     1.040    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X51Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 38.469    

Slack (MET) :             38.474ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.865ns  (logic 0.419ns (48.429%)  route 0.446ns (51.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.446     0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X52Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 38.474    

Slack (MET) :             38.639ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.918ns  (logic 0.456ns (49.656%)  route 0.462ns (50.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.462     0.918    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X50Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 38.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.291%)  route 0.630ns (81.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.567    -0.597    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X40Y91         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.630     0.174    debuggerTop/video_output_sync/r_data_0
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.303     0.025    
    SLICE_X40Y90         FDCE (Hold_fdce_C_D)         0.075     0.100    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.632ns,  Total Violation       -1.632ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.632ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        2.065ns  (logic 0.456ns (22.084%)  route 1.609ns (77.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 553.941 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 553.554 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.638   553.554    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X40Y91         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.456   554.010 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.609   555.619    debuggerTop/video_output_sync/r_data_0
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.516   553.941    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.337    
                         clock uncertainty           -0.303   554.034    
    SLICE_X40Y90         FDCE (Setup_fdce_C_D)       -0.047   553.987    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.987    
                         arrival time                        -555.619    
  -------------------------------------------------------------------
                         slack                                 -1.632    

Slack (MET) :             38.365ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.035%)  route 0.602ns (58.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.602     1.021    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X50Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                 38.365    

Slack (MET) :             38.423ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.086ns  (logic 0.456ns (41.981%)  route 0.630ns (58.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.630     1.086    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X52Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 38.423    

Slack (MET) :             38.452ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.133%)  route 0.601ns (56.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.601     1.057    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X51Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 38.452    

Slack (MET) :             38.460ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.401%)  route 0.595ns (56.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.595     1.051    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X52Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 38.460    

Slack (MET) :             38.467ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.869ns  (logic 0.419ns (48.206%)  route 0.450ns (51.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.450     0.869    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X51Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 38.467    

Slack (MET) :             38.469ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.040ns  (logic 0.456ns (43.843%)  route 0.584ns (56.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.584     1.040    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X51Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 38.469    

Slack (MET) :             38.474ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.865ns  (logic 0.419ns (48.429%)  route 0.446ns (51.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.446     0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X52Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 38.474    

Slack (MET) :             38.639ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.918ns  (logic 0.456ns (49.656%)  route 0.462ns (50.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.462     0.918    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X50Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 38.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.291%)  route 0.630ns (81.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.567    -0.597    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X40Y91         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.630     0.174    debuggerTop/video_output_sync/r_data_0
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.303     0.025    
    SLICE_X40Y90         FDCE (Hold_fdce_C_D)         0.075     0.100    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.921ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        70.763ns  (logic 11.616ns (16.415%)  route 59.147ns (83.584%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 183.774 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.746   162.591    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.646   183.774    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.261    
                         clock uncertainty           -0.183   184.078    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.512    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.512    
                         arrival time                        -162.592    
  -------------------------------------------------------------------
                         slack                                 20.921    

Slack (MET) :             20.965ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        70.720ns  (logic 11.616ns (16.425%)  route 59.103ns (83.574%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 183.775 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.702   162.548    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.647   183.775    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.262    
                         clock uncertainty           -0.183   184.079    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.513    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.513    
                         arrival time                        -162.548    
  -------------------------------------------------------------------
                         slack                                 20.965    

Slack (MET) :             21.353ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        70.328ns  (logic 11.616ns (16.517%)  route 58.711ns (83.483%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 183.771 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.311   162.156    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.643   183.771    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.258    
                         clock uncertainty           -0.183   184.075    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.509    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.509    
                         arrival time                        -162.156    
  -------------------------------------------------------------------
                         slack                                 21.353    

Slack (MET) :             21.378ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        70.299ns  (logic 11.616ns (16.524%)  route 58.683ns (83.476%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 183.767 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.282   162.127    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.639   183.767    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.254    
                         clock uncertainty           -0.183   184.071    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.505    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.505    
                         arrival time                        -162.127    
  -------------------------------------------------------------------
                         slack                                 21.378    

Slack (MET) :             21.869ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.715ns  (logic 11.616ns (16.662%)  route 58.099ns (83.338%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 183.675 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.698   161.544    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.547   183.675    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.162    
                         clock uncertainty           -0.183   183.979    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.413    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.413    
                         arrival time                        -161.544    
  -------------------------------------------------------------------
                         slack                                 21.869    

Slack (MET) :             21.875ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.804ns  (logic 11.616ns (16.641%)  route 58.188ns (83.359%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 183.769 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.787   161.632    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.641   183.769    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.256    
                         clock uncertainty           -0.183   184.073    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.507    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.507    
                         arrival time                        -161.632    
  -------------------------------------------------------------------
                         slack                                 21.875    

Slack (MET) :             21.939ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.735ns  (logic 11.616ns (16.657%)  route 58.119ns (83.342%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 183.764 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.718   161.563    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.636   183.764    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.251    
                         clock uncertainty           -0.183   184.068    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.502    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.502    
                         arrival time                        -161.564    
  -------------------------------------------------------------------
                         slack                                 21.939    

Slack (MET) :             22.019ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.666ns  (logic 11.296ns (16.215%)  route 58.369ns (83.785%))
  Logic Levels:           72  (LUT2=5 LUT3=12 LUT4=11 LUT5=11 LUT6=33)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 183.775 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.735   155.228    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.124   155.352 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.471   155.824    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X31Y20         LUT6 (Prop_lut6_I3_O)        0.124   155.948 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=9, routed)           0.695   156.642    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124   156.766 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=3, routed)           0.744   157.510    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124   157.634 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.860   161.494    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.647   183.775    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.262    
                         clock uncertainty           -0.183   184.079    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.513    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.513    
                         arrival time                        -161.494    
  -------------------------------------------------------------------
                         slack                                 22.019    

Slack (MET) :             22.066ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.513ns  (logic 11.616ns (16.710%)  route 57.897ns (83.289%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 183.670 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.496   161.342    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.542   183.670    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.157    
                         clock uncertainty           -0.183   183.974    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.408    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.408    
                         arrival time                        -161.342    
  -------------------------------------------------------------------
                         slack                                 22.066    

Slack (MET) :             22.233ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.450ns  (logic 11.296ns (16.265%)  route 58.154ns (83.735%))
  Logic Levels:           72  (LUT2=5 LUT3=12 LUT4=11 LUT5=11 LUT6=33)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 183.774 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.735   155.228    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.124   155.352 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.471   155.824    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X31Y20         LUT6 (Prop_lut6_I3_O)        0.124   155.948 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=9, routed)           0.695   156.642    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124   156.766 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=3, routed)           0.744   157.510    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124   157.634 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.645   161.279    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.646   183.774    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.261    
                         clock uncertainty           -0.183   184.078    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.512    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.512    
                         arrival time                        -161.279    
  -------------------------------------------------------------------
                         slack                                 22.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29][4]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.365ns  (logic 0.255ns (69.798%)  route 0.110ns (30.203%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 91.815 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 92.050 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.639    92.050    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X15Y38         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.146    92.196 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29][4]/Q
                         net (fo=3, routed)           0.110    92.306    debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29]_793[4]
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.045    92.351 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[4]_i_3/O
                         net (fo=1, routed)           0.000    92.351    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[4]_i_3_n_2
    SLICE_X14Y38         MUXF7 (Prop_muxf7_I1_O)      0.064    92.415 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    92.415    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]_i_1_n_2
    SLICE_X14Y38         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.914    91.815    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X14Y38         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.248    92.063    
                         clock uncertainty            0.183    92.245    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.138    92.383    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.383    
                         arrival time                          92.415    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.240%)  route 0.137ns (41.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 91.802 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 92.040 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.629    92.040    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X33Y29         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.146    92.186 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[3]/Q
                         net (fo=1, routed)           0.137    92.323    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[3]
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.045    92.368 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[3]_i_1__1/O
                         net (fo=1, routed)           0.000    92.368    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[3]_i_1__1_n_2
    SLICE_X32Y29         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.901    91.802    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X32Y29         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.053    
                         clock uncertainty            0.183    92.235    
    SLICE_X32Y29         FDCE (Hold_fdce_C_D)         0.099    92.334    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.334    
                         arrival time                          92.368    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.213%)  route 0.137ns (41.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 91.803 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 92.041 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.630    92.041    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X33Y30         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.146    92.187 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[7]/Q
                         net (fo=1, routed)           0.137    92.324    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[7]
    SLICE_X32Y30         LUT6 (Prop_lut6_I5_O)        0.045    92.369 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[7]_i_1__20/O
                         net (fo=1, routed)           0.000    92.369    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[7]_i_1__20_n_2
    SLICE_X32Y30         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.902    91.803    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X32Y30         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.054    
                         clock uncertainty            0.183    92.236    
    SLICE_X32Y30         FDCE (Hold_fdce_C_D)         0.099    92.335    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.335    
                         arrival time                          92.369    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.358ns  (logic 0.212ns (59.150%)  route 0.146ns (40.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 91.804 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 92.040 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.629    92.040    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/o_clk_5mhz
    SLICE_X12Y23         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.167    92.207 r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[1]/Q
                         net (fo=1, routed)           0.146    92.353    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data__5[1]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.045    92.398 r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data[2]_i_1__12/O
                         net (fo=1, routed)           0.000    92.398    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data[2]_i_1__12_n_2
    SLICE_X12Y22         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.903    91.804    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/o_clk_5mhz
    SLICE_X12Y22         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.055    
                         clock uncertainty            0.183    92.237    
    SLICE_X12Y22         FDCE (Hold_fdce_C_D)         0.124    92.361    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.361    
                         arrival time                          92.398    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[5][7]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.371ns  (logic 0.253ns (68.175%)  route 0.118ns (31.824%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 91.809 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 92.047 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.636    92.047    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X15Y33         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[5][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.146    92.193 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[5][7]/Q
                         net (fo=3, routed)           0.118    92.311    debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[5]_769[7]
    SLICE_X14Y32         LUT6 (Prop_lut6_I3_O)        0.045    92.356 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[7]_i_3/O
                         net (fo=1, routed)           0.000    92.356    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[7]_i_3_n_2
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I0_O)      0.062    92.418 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    92.418    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]_i_2_n_2
    SLICE_X14Y32         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    91.809    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X14Y32         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.060    
                         clock uncertainty            0.183    92.242    
    SLICE_X14Y32         FDRE (Hold_fdre_C_D)         0.138    92.380    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.380    
                         arrival time                          92.418    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.649%)  route 0.128ns (46.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.564    -0.600    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X50Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.128    -0.324    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_rd_rst_wr
    SLICE_X48Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.183    -0.379    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.017    -0.362    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.334ns  (logic 0.191ns (57.102%)  route 0.143ns (42.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 91.802 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 92.040 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.629    92.040    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X33Y29         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.146    92.186 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[4]/Q
                         net (fo=1, routed)           0.143    92.329    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[4]
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.045    92.374 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000    92.374    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[4]_i_1__1_n_2
    SLICE_X32Y29         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.901    91.802    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X32Y29         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.053    
                         clock uncertainty            0.183    92.235    
    SLICE_X32Y29         FDCE (Hold_fdce_C_D)         0.099    92.334    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.334    
                         arrival time                          92.374    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.321ns  (logic 0.146ns (45.449%)  route 0.175ns (54.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 92.045 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.634    92.045    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X32Y35         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.146    92.191 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[12]/Q
                         net (fo=2, routed)           0.175    92.366    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg_n_2_[12]
    SLICE_X31Y35         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.907    91.808    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X31Y35         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.252    92.060    
                         clock uncertainty            0.183    92.242    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.078    92.320    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[13]
  -------------------------------------------------------------------
                         required time                        -92.320    
                         arrival time                          92.366    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.322ns  (logic 0.146ns (45.290%)  route 0.176ns (54.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 91.806 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 92.044 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.633    92.044    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X36Y36         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.146    92.190 r  debuggerTop/nes/ppu/r_ppuaddr_reg[10]/Q
                         net (fo=3, routed)           0.176    92.366    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[8]
    SLICE_X34Y34         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.905    91.806    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X34Y34         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.252    92.058    
                         clock uncertainty            0.183    92.240    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.080    92.320    debuggerTop/nes/ppu/r_video_address_reg[10]
  -------------------------------------------------------------------
                         required time                        -92.320    
                         arrival time                          92.366    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_buffer_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/mcu_nametable/r_nes_write_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.340ns  (logic 0.191ns (56.155%)  route 0.149ns (43.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 92.045 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.634    92.045    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X32Y36         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.146    92.191 r  debuggerTop/nes/ppu/r_video_buffer_reg[0]/Q
                         net (fo=2, routed)           0.149    92.340    debuggerTop/nes/ppu/r_video_buffer_reg_n_2_[0]
    SLICE_X33Y36         LUT2 (Prop_lut2_I0_O)        0.045    92.385 r  debuggerTop/nes/ppu/r_nes_write_data[0]_i_1/O
                         net (fo=2, routed)           0.000    92.385    debuggerTop/mcu_nametable/r_nes_write_data_reg[7]_0[0]
    SLICE_X33Y36         FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.907    91.808    debuggerTop/mcu_nametable/o_clk_5mhz
    SLICE_X33Y36         FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.250    92.058    
                         clock uncertainty            0.183    92.240    
    SLICE_X33Y36         FDCE (Hold_fdce_C_D)         0.098    92.338    debuggerTop/mcu_nametable/r_nes_write_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -92.338    
                         arrival time                          92.385    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.223ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.076ns  (logic 2.454ns (9.786%)  route 22.622ns (90.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.622    24.211    debuggerTop/video_output/D[0]
    SLICE_X3Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X3Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[4][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.138    38.515    
    SLICE_X3Y105         FDCE (Setup_fdce_C_D)       -0.081    38.434    debuggerTop/video_output/r_linebuffer2_reg[4][4]
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -24.211    
  -------------------------------------------------------------------
                         slack                                 14.223    

Slack (MET) :             14.224ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[11][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.073ns  (logic 2.454ns (9.787%)  route 22.619ns (90.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.619    24.208    debuggerTop/video_output/D[0]
    SLICE_X4Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X4Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X4Y105         FDCE (Setup_fdce_C_D)       -0.081    38.432    debuggerTop/video_output/r_linebuffer2_reg[11][4]
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                         -24.208    
  -------------------------------------------------------------------
                         slack                                 14.224    

Slack (MET) :             14.232ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[8][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.065ns  (logic 2.454ns (9.791%)  route 22.611ns (90.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.611    24.200    debuggerTop/video_output/D[0]
    SLICE_X7Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X7Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[8][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X7Y106         FDCE (Setup_fdce_C_D)       -0.081    38.432    debuggerTop/video_output/r_linebuffer2_reg[8][4]
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                         -24.200    
  -------------------------------------------------------------------
                         slack                                 14.232    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[9][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.065ns  (logic 2.454ns (9.791%)  route 22.611ns (90.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.611    24.200    debuggerTop/video_output/D[0]
    SLICE_X6Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X6Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[9][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X6Y106         FDCE (Setup_fdce_C_D)       -0.045    38.468    debuggerTop/video_output/r_linebuffer2_reg[9][4]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                         -24.200    
  -------------------------------------------------------------------
                         slack                                 14.268    

Slack (MET) :             14.272ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[10][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.080ns  (logic 2.454ns (9.785%)  route 22.626ns (90.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.626    24.215    debuggerTop/video_output/D[0]
    SLICE_X2Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X2Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[10][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.138    38.515    
    SLICE_X2Y105         FDCE (Setup_fdce_C_D)       -0.028    38.487    debuggerTop/video_output/r_linebuffer2_reg[10][4]
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                         -24.215    
  -------------------------------------------------------------------
                         slack                                 14.272    

Slack (MET) :             14.323ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[7][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.975ns  (logic 2.454ns (9.826%)  route 22.521ns (90.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 38.171 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.521    24.110    debuggerTop/video_output/D[0]
    SLICE_X3Y107         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.588    38.171    debuggerTop/video_output/o_clk_25mhz
    SLICE_X3Y107         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][4]/C
                         clock pessimism              0.480    38.652    
                         clock uncertainty           -0.138    38.514    
    SLICE_X3Y107         FDCE (Setup_fdce_C_D)       -0.081    38.433    debuggerTop/video_output/r_linebuffer2_reg[7][4]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -24.110    
  -------------------------------------------------------------------
                         slack                                 14.323    

Slack (MET) :             14.366ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.947ns  (logic 2.454ns (9.837%)  route 22.493ns (90.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.493    24.081    debuggerTop/video_output/D[0]
    SLICE_X0Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X0Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[1][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.138    38.515    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)       -0.067    38.448    debuggerTop/video_output/r_linebuffer2_reg[1][4]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                         -24.081    
  -------------------------------------------------------------------
                         slack                                 14.366    

Slack (MET) :             14.372ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[14][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.941ns  (logic 2.454ns (9.839%)  route 22.487ns (90.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 38.172 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.487    24.076    debuggerTop/video_output/D[0]
    SLICE_X1Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.589    38.172    debuggerTop/video_output/o_clk_25mhz
    SLICE_X1Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][4]/C
                         clock pessimism              0.480    38.653    
                         clock uncertainty           -0.138    38.515    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)       -0.067    38.448    debuggerTop/video_output/r_linebuffer2_reg[14][4]
  -------------------------------------------------------------------
                         required time                         38.448    
                         arrival time                         -24.076    
  -------------------------------------------------------------------
                         slack                                 14.372    

Slack (MET) :             14.388ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.932ns  (logic 2.454ns (9.843%)  route 22.478ns (90.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.478    24.067    debuggerTop/video_output/D[0]
    SLICE_X5Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X5Y105         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X5Y105         FDCE (Setup_fdce_C_D)       -0.058    38.455    debuggerTop/video_output/r_linebuffer2_reg[2][4]
  -------------------------------------------------------------------
                         required time                         38.455    
                         arrival time                         -24.067    
  -------------------------------------------------------------------
                         slack                                 14.388    

Slack (MET) :             14.393ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[12][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.923ns  (logic 2.454ns (9.846%)  route 22.469ns (90.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        22.469    24.058    debuggerTop/video_output/D[0]
    SLICE_X4Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/video_output/o_clk_25mhz
    SLICE_X4Y106         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][4]/C
                         clock pessimism              0.480    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X4Y106         FDCE (Setup_fdce_C_D)       -0.062    38.451    debuggerTop/video_output/r_linebuffer2_reg[12][4]
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                         -24.058    
  -------------------------------------------------------------------
                         slack                                 14.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.065    -0.406    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X48Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.138    -0.449    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.017    -0.432    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.563    -0.601    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.072    -0.382    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X56Y89         LUT5 (Prop_lut5_I0_O)        0.098    -0.284 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.138    -0.464    
    SLICE_X56Y89         FDRE (Hold_fdre_C_D)         0.121    -0.343    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.563    -0.601    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.105    -0.332    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X55Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.287 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[2]
    SLICE_X55Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.252    -0.588    
                         clock uncertainty            0.138    -0.451    
    SLICE_X55Y91         FDRE (Hold_fdre_C_D)         0.092    -0.359    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.599%)  route 0.131ns (41.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  debuggerTop/vga_generator/r_y_reg[9]/Q
                         net (fo=10, routed)          0.131    -0.327    debuggerTop/vga_generator/r_y_reg[10]_0[8]
    SLICE_X9Y133         LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  debuggerTop/vga_generator/r_y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    debuggerTop/vga_generator/r_y[2]_i_1_n_2
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.138    -0.448    
    SLICE_X9Y133         FDCE (Hold_fdce_C_D)         0.091    -0.357    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.563%)  route 0.155ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.563    -0.601    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.155    -0.305    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X54Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.255    -0.585    
                         clock uncertainty            0.138    -0.448    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.059    -0.389    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.356    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X54Y89         LUT3 (Prop_lut3_I2_O)        0.099    -0.257 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.239    -0.602    
                         clock uncertainty            0.138    -0.465    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.121    -0.344    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.859%)  route 0.101ns (29.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.564    -0.600    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDCE (Prop_fdce_C_Q)         0.148    -0.452 r  debuggerTop/vga_generator/r_x_reg[9]/Q
                         net (fo=8, routed)           0.101    -0.351    debuggerTop/vga_generator/Q[9]
    SLICE_X10Y133        LUT4 (Prop_lut4_I0_O)        0.098    -0.253 r  debuggerTop/vga_generator/r_x[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debuggerTop/vga_generator/r_x[10]
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.138    -0.462    
    SLICE_X10Y133        FDCE (Hold_fdce_C_D)         0.121    -0.341    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.352    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[1]
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X49Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.138    -0.462    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.017    -0.445    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.247ns (69.669%)  route 0.108ns (30.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.562    -0.602    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.108    -0.347    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.099    -0.248 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[1]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.239    -0.602    
                         clock uncertainty            0.138    -0.465    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.121    -0.344    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.364%)  route 0.149ns (41.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X8Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  debuggerTop/vga_generator/r_y_reg[4]/Q
                         net (fo=8, routed)           0.149    -0.286    debuggerTop/vga_generator/r_y_reg[10]_0[3]
    SLICE_X8Y134         LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X8Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.834    -0.839    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X8Y134         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X8Y134         FDCE (Hold_fdce_C_D)         0.121    -0.340    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.817ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.817ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.060ns  (logic 0.478ns (45.086%)  route 0.582ns (54.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.582     1.060    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X55Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)       -0.272   184.877    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.877    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                183.817    

Slack (MET) :             183.851ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.100%)  route 0.606ns (55.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.606     1.084    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)       -0.214   184.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.935    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                183.851    

Slack (MET) :             183.959ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.097ns  (logic 0.518ns (47.202%)  route 0.579ns (52.798%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.579     1.097    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X55Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                183.959    

Slack (MET) :             183.980ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.152%)  route 0.604ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.604     1.122    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                183.980    

Slack (MET) :             183.980ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.152%)  route 0.604ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.604     1.122    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X54Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X54Y87         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                183.980    

Slack (MET) :             183.997ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.109ns  (logic 0.518ns (46.714%)  route 0.591ns (53.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.591     1.109    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X56Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X56Y88         FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                183.997    

Slack (MET) :             184.010ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.688%)  route 0.498ns (54.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.498     0.917    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X56Y89         FDRE (Setup_fdre_C_D)       -0.222   184.927    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.927    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                184.010    

Slack (MET) :             184.046ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.162%)  route 0.600ns (56.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.600     1.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X56Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X56Y88         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                184.046    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.817ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.817ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.060ns  (logic 0.478ns (45.086%)  route 0.582ns (54.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.582     1.060    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X55Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)       -0.272   184.877    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.877    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                183.817    

Slack (MET) :             183.851ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.100%)  route 0.606ns (55.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.606     1.084    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)       -0.214   184.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.935    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                183.851    

Slack (MET) :             183.959ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.097ns  (logic 0.518ns (47.202%)  route 0.579ns (52.798%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.579     1.097    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X55Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                183.959    

Slack (MET) :             183.980ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.152%)  route 0.604ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.604     1.122    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                183.980    

Slack (MET) :             183.980ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.152%)  route 0.604ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.604     1.122    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X54Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X54Y87         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                183.980    

Slack (MET) :             183.997ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.109ns  (logic 0.518ns (46.714%)  route 0.591ns (53.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.591     1.109    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X56Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X56Y88         FDRE (Setup_fdre_C_D)       -0.043   185.106    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.106    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                183.997    

Slack (MET) :             184.010ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.688%)  route 0.498ns (54.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.498     0.917    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X56Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X56Y89         FDRE (Setup_fdre_C_D)       -0.222   184.927    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.927    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                184.010    

Slack (MET) :             184.046ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.162%)  route 0.600ns (56.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.600     1.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X56Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X56Y88         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                184.046    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.623ns,  Total Violation       -1.623ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.623ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        2.065ns  (logic 0.456ns (22.084%)  route 1.609ns (77.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 553.941 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 553.554 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.638   553.554    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X40Y91         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.456   554.010 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.609   555.619    debuggerTop/video_output_sync/r_data_0
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.516   553.941    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.337    
                         clock uncertainty           -0.294   554.043    
    SLICE_X40Y90         FDCE (Setup_fdce_C_D)       -0.047   553.996    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.995    
                         arrival time                        -555.619    
  -------------------------------------------------------------------
                         slack                                 -1.623    

Slack (MET) :             38.365ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.035%)  route 0.602ns (58.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.602     1.021    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X50Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                 38.365    

Slack (MET) :             38.423ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.086ns  (logic 0.456ns (41.981%)  route 0.630ns (58.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.630     1.086    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X52Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 38.423    

Slack (MET) :             38.452ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.133%)  route 0.601ns (56.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.601     1.057    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X51Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 38.452    

Slack (MET) :             38.460ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.401%)  route 0.595ns (56.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.595     1.051    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X52Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 38.460    

Slack (MET) :             38.467ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.869ns  (logic 0.419ns (48.206%)  route 0.450ns (51.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.450     0.869    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X51Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 38.467    

Slack (MET) :             38.469ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.040ns  (logic 0.456ns (43.843%)  route 0.584ns (56.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.584     1.040    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X51Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 38.469    

Slack (MET) :             38.474ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.865ns  (logic 0.419ns (48.429%)  route 0.446ns (51.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.446     0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X52Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 38.474    

Slack (MET) :             38.639ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.918ns  (logic 0.456ns (49.656%)  route 0.462ns (50.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.462     0.918    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X50Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 38.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.291%)  route 0.630ns (81.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.567    -0.597    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X40Y91         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.630     0.174    debuggerTop/video_output_sync/r_data_0
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.294     0.016    
    SLICE_X40Y90         FDCE (Hold_fdce_C_D)         0.075     0.091    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.921ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        70.763ns  (logic 11.616ns (16.415%)  route 59.147ns (83.584%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 183.774 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.746   162.591    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.646   183.774    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.261    
                         clock uncertainty           -0.183   184.078    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.512    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.512    
                         arrival time                        -162.592    
  -------------------------------------------------------------------
                         slack                                 20.921    

Slack (MET) :             20.965ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        70.720ns  (logic 11.616ns (16.425%)  route 59.103ns (83.574%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 183.775 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.702   162.548    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.647   183.775    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.262    
                         clock uncertainty           -0.183   184.079    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.513    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.513    
                         arrival time                        -162.548    
  -------------------------------------------------------------------
                         slack                                 20.965    

Slack (MET) :             21.353ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        70.328ns  (logic 11.616ns (16.517%)  route 58.711ns (83.483%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 183.771 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.311   162.156    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.643   183.771    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.258    
                         clock uncertainty           -0.183   184.075    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.509    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.509    
                         arrival time                        -162.156    
  -------------------------------------------------------------------
                         slack                                 21.353    

Slack (MET) :             21.378ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        70.299ns  (logic 11.616ns (16.524%)  route 58.683ns (83.476%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 183.767 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.282   162.127    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.639   183.767    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.254    
                         clock uncertainty           -0.183   184.071    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.505    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.505    
                         arrival time                        -162.127    
  -------------------------------------------------------------------
                         slack                                 21.378    

Slack (MET) :             21.869ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.715ns  (logic 11.616ns (16.662%)  route 58.099ns (83.338%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 183.675 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.698   161.544    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.547   183.675    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.162    
                         clock uncertainty           -0.183   183.979    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.413    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.413    
                         arrival time                        -161.544    
  -------------------------------------------------------------------
                         slack                                 21.869    

Slack (MET) :             21.875ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.804ns  (logic 11.616ns (16.641%)  route 58.188ns (83.359%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 183.769 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.787   161.632    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.641   183.769    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.256    
                         clock uncertainty           -0.183   184.073    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.507    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.507    
                         arrival time                        -161.632    
  -------------------------------------------------------------------
                         slack                                 21.875    

Slack (MET) :             21.939ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.735ns  (logic 11.616ns (16.657%)  route 58.119ns (83.342%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 183.764 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.718   161.563    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.636   183.764    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.251    
                         clock uncertainty           -0.183   184.068    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.502    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.502    
                         arrival time                        -161.564    
  -------------------------------------------------------------------
                         slack                                 21.939    

Slack (MET) :             22.019ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.666ns  (logic 11.296ns (16.215%)  route 58.369ns (83.785%))
  Logic Levels:           72  (LUT2=5 LUT3=12 LUT4=11 LUT5=11 LUT6=33)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 183.775 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.735   155.228    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.124   155.352 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.471   155.824    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X31Y20         LUT6 (Prop_lut6_I3_O)        0.124   155.948 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=9, routed)           0.695   156.642    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124   156.766 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=3, routed)           0.744   157.510    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124   157.634 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.860   161.494    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.647   183.775    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.262    
                         clock uncertainty           -0.183   184.079    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.513    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.513    
                         arrival time                        -161.494    
  -------------------------------------------------------------------
                         slack                                 22.019    

Slack (MET) :             22.066ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.513ns  (logic 11.616ns (16.710%)  route 57.897ns (83.289%))
  Logic Levels:           73  (LUT2=5 LUT3=13 LUT4=11 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 183.670 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           1.057   155.550    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[3]_3[2]
    SLICE_X29Y23         LUT6 (Prop_lut6_I1_O)        0.124   155.674 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[3]_i_1__0/O
                         net (fo=7, routed)           0.626   156.301    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[3]_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.124   156.425 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.450   156.875    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.116   156.991 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43/O
                         net (fo=2, routed)           0.628   157.619    debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_43_n_2
    SLICE_X45Y26         LUT4 (Prop_lut4_I0_O)        0.328   157.947 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=3, routed)           0.774   158.721    debuggerTop/nes/cpu2A03/cpu6502/abh/FSM_sequential_r_state_reg[0]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I3_O)        0.124   158.845 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.496   161.342    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.542   183.670    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.157    
                         clock uncertainty           -0.183   183.974    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.408    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.408    
                         arrival time                        -161.342    
  -------------------------------------------------------------------
                         slack                                 22.066    

Slack (MET) :             22.233ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.450ns  (logic 11.296ns (16.265%)  route 58.154ns (83.735%))
  Logic Levels:           72  (LUT2=5 LUT3=12 LUT4=11 LUT5=11 LUT6=33)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 183.774 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.746ns = ( 91.829 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    91.829    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X38Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDCE (Prop_fdce_C_Q)         0.484    92.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]/Q
                         net (fo=198, routed)         2.156    94.469    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_18_0[4]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.295    94.764 r  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_c_i_8/O
                         net (fo=74, routed)          1.314    96.077    debuggerTop/nes/cpu2A03/cpu6502/decoder/r_ir_reg[4]_1
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.124    96.201 f  debuggerTop/nes/cpu2A03/cpu6502/decoder/r_data[7]_i_8__1/O
                         net (fo=3, routed)           0.909    97.110    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_10
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124    97.234 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0/O
                         net (fo=1, routed)           0.855    98.089    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_20__0_n_2
    SLICE_X38Y15         LUT6 (Prop_lut6_I3_O)        0.124    98.213 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          0.959    99.173    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.124    99.297 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.525    99.822    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    99.946 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.667   100.613    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I1_O)        0.124   100.737 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.613   101.350    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X38Y24         LUT3 (Prop_lut3_I2_O)        0.124   101.474 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.404   101.878    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X41Y24         LUT3 (Prop_lut3_I2_O)        0.118   101.996 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.513   102.510    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X41Y25         LUT3 (Prop_lut3_I2_O)        0.320   102.830 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          0.781   103.611    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X43Y37         LUT6 (Prop_lut6_I4_O)        0.326   103.937 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          1.012   104.949    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   105.073 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           1.208   106.281    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.405 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.578   106.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X32Y22         LUT3 (Prop_lut3_I2_O)        0.150   107.133 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           0.651   107.784    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.326   108.110 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.872   108.983    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X41Y25         LUT2 (Prop_lut2_I0_O)        0.152   109.135 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.347   109.481    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.332   109.813 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.555   110.368    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.119   110.487 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.037   111.524    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.332   111.856 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.062   112.917    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   113.041 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.623   113.664    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124   113.788 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.483   114.271    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.124   114.395 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.768   115.163    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124   115.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_3/O
                         net (fo=7, routed)           0.885   116.172    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124   116.296 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.869   117.165    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.150   117.315 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         0.942   118.257    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X44Y49         LUT6 (Prop_lut6_I0_O)        0.326   118.583 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.906   119.488    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.124   119.612 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.702   120.314    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124   120.438 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         0.833   121.271    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X34Y26         LUT4 (Prop_lut4_I1_O)        0.124   121.395 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.714   122.109    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   122.233 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.606   122.840    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.124   122.964 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.737   123.701    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X34Y25         LUT5 (Prop_lut5_I2_O)        0.124   123.825 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.578   124.403    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.124   124.527 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=15, routed)          0.819   125.346    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.124   125.470 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.434   125.904    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X44Y30         LUT6 (Prop_lut6_I4_O)        0.124   126.028 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.433   126.461    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   126.585 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.527   127.112    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   127.236 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.267   128.503    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X34Y23         LUT5 (Prop_lut5_I3_O)        0.150   128.653 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.352   129.005    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.328   129.333 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.283   129.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   129.740 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.568   130.308    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.118   130.426 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.761   131.188    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X44Y25         LUT4 (Prop_lut4_I0_O)        0.326   131.514 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.698   132.212    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124   132.336 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.974   134.310    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124   134.434 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.609   135.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124   135.167 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           1.016   136.182    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.124   136.306 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   136.455    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124   136.579 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.293   136.872    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X43Y31         LUT6 (Prop_lut6_I4_O)        0.124   136.996 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.623   137.619    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I5_O)        0.124   137.743 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.043   138.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124   138.911 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.790   139.701    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.124   139.825 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.774   140.599    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124   140.723 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.650   141.373    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.124   141.497 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=5, routed)           0.450   141.947    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X43Y27         LUT6 (Prop_lut6_I4_O)        0.124   142.071 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.440   143.511    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.124   143.635 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           1.189   144.824    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124   144.948 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.450   145.398    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.522 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.185   145.707    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I0_O)        0.124   145.831 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.911   146.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.124   146.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.632   147.498    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.124   147.622 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.470   148.092    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X29Y21         LUT5 (Prop_lut5_I0_O)        0.124   148.216 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.801   149.017    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X32Y25         LUT5 (Prop_lut5_I1_O)        0.124   149.141 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.640   149.780    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124   149.904 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.458   150.363    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.124   150.486 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=32, routed)          0.619   151.105    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.124   151.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.377   152.607    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I1_O)        0.124   152.731 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           1.020   153.750    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.124   153.874 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.495   154.369    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124   154.493 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.735   155.228    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X30Y24         LUT4 (Prop_lut4_I3_O)        0.124   155.352 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.471   155.824    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X31Y20         LUT6 (Prop_lut6_I3_O)        0.124   155.948 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=9, routed)           0.695   156.642    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I2_O)        0.124   156.766 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=3, routed)           0.744   157.510    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I3_O)        0.124   157.634 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.645   161.279    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.646   183.774    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.261    
                         clock uncertainty           -0.183   184.078    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.512    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.512    
                         arrival time                        -161.279    
  -------------------------------------------------------------------
                         slack                                 22.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29][4]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.365ns  (logic 0.255ns (69.798%)  route 0.110ns (30.203%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 91.815 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.525ns = ( 92.050 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.639    92.050    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X15Y38         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDRE (Prop_fdre_C_Q)         0.146    92.196 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29][4]/Q
                         net (fo=3, routed)           0.110    92.306    debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[29]_793[4]
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.045    92.351 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[4]_i_3/O
                         net (fo=1, routed)           0.000    92.351    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[4]_i_3_n_2
    SLICE_X14Y38         MUXF7 (Prop_muxf7_I1_O)      0.064    92.415 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    92.415    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]_i_1_n_2
    SLICE_X14Y38         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.914    91.815    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X14Y38         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.248    92.063    
                         clock uncertainty            0.183    92.245    
    SLICE_X14Y38         FDRE (Hold_fdre_C_D)         0.138    92.383    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.383    
                         arrival time                          92.415    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.240%)  route 0.137ns (41.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 91.802 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 92.040 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.629    92.040    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X33Y29         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.146    92.186 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[3]/Q
                         net (fo=1, routed)           0.137    92.323    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[3]
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.045    92.368 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[3]_i_1__1/O
                         net (fo=1, routed)           0.000    92.368    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[3]_i_1__1_n_2
    SLICE_X32Y29         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.901    91.802    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X32Y29         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.053    
                         clock uncertainty            0.183    92.235    
    SLICE_X32Y29         FDCE (Hold_fdce_C_D)         0.099    92.334    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.334    
                         arrival time                          92.368    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.213%)  route 0.137ns (41.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 91.803 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.534ns = ( 92.041 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.630    92.041    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X33Y30         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.146    92.187 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[7]/Q
                         net (fo=1, routed)           0.137    92.324    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[7]
    SLICE_X32Y30         LUT6 (Prop_lut6_I5_O)        0.045    92.369 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[7]_i_1__20/O
                         net (fo=1, routed)           0.000    92.369    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[7]_i_1__20_n_2
    SLICE_X32Y30         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.902    91.803    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X32Y30         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.054    
                         clock uncertainty            0.183    92.236    
    SLICE_X32Y30         FDCE (Hold_fdce_C_D)         0.099    92.335    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.335    
                         arrival time                          92.369    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.358ns  (logic 0.212ns (59.150%)  route 0.146ns (40.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns = ( 91.804 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 92.040 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.629    92.040    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/o_clk_5mhz
    SLICE_X12Y23         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDCE (Prop_fdce_C_Q)         0.167    92.207 r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[1]/Q
                         net (fo=1, routed)           0.146    92.353    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data__5[1]
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.045    92.398 r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data[2]_i_1__12/O
                         net (fo=1, routed)           0.000    92.398    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data[2]_i_1__12_n_2
    SLICE_X12Y22         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.903    91.804    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/o_clk_5mhz
    SLICE_X12Y22         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.055    
                         clock uncertainty            0.183    92.237    
    SLICE_X12Y22         FDCE (Hold_fdce_C_D)         0.124    92.361    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileLo/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.361    
                         arrival time                          92.398    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[5][7]/C
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.371ns  (logic 0.253ns (68.175%)  route 0.118ns (31.824%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 91.809 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 92.047 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.636    92.047    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X15Y33         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[5][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.146    92.193 r  debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[5][7]/Q
                         net (fo=3, routed)           0.118    92.311    debuggerTop/nes/ppu/sprites/r_secondary_oam_reg[5]_769[7]
    SLICE_X14Y32         LUT6 (Prop_lut6_I3_O)        0.045    92.356 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[7]_i_3/O
                         net (fo=1, routed)           0.000    92.356    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile[7]_i_3_n_2
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I0_O)      0.062    92.418 r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    92.418    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]_i_2_n_2
    SLICE_X14Y32         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.908    91.809    debuggerTop/nes/ppu/sprites/o_clk_5mhz
    SLICE_X14Y32         FDRE                                         r  debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.060    
                         clock uncertainty            0.183    92.242    
    SLICE_X14Y32         FDRE (Hold_fdre_C_D)         0.138    92.380    debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_tile_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.380    
                         arrival time                          92.418    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.649%)  route 0.128ns (46.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.564    -0.600    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X50Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.128    -0.324    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_rd_rst_wr
    SLICE_X48Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.183    -0.379    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.017    -0.362    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.334ns  (logic 0.191ns (57.102%)  route 0.143ns (42.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 91.802 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 92.040 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.629    92.040    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X33Y29         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.146    92.186 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[4]/Q
                         net (fo=1, routed)           0.143    92.329    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[4]
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.045    92.374 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000    92.374    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[4]_i_1__1_n_2
    SLICE_X32Y29         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.901    91.802    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X32Y29         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.053    
                         clock uncertainty            0.183    92.235    
    SLICE_X32Y29         FDCE (Hold_fdce_C_D)         0.099    92.334    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.334    
                         arrival time                          92.374    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.321ns  (logic 0.146ns (45.449%)  route 0.175ns (54.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 92.045 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.634    92.045    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X32Y35         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDCE (Prop_fdce_C_Q)         0.146    92.191 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[12]/Q
                         net (fo=2, routed)           0.175    92.366    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg_n_2_[12]
    SLICE_X31Y35         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.907    91.808    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X31Y35         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.252    92.060    
                         clock uncertainty            0.183    92.242    
    SLICE_X31Y35         FDCE (Hold_fdce_C_D)         0.078    92.320    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[13]
  -------------------------------------------------------------------
                         required time                        -92.320    
                         arrival time                          92.366    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.322ns  (logic 0.146ns (45.290%)  route 0.176ns (54.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( 91.806 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 92.044 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.633    92.044    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X36Y36         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.146    92.190 r  debuggerTop/nes/ppu/r_ppuaddr_reg[10]/Q
                         net (fo=3, routed)           0.176    92.366    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[8]
    SLICE_X34Y34         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.905    91.806    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X34Y34         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.252    92.058    
                         clock uncertainty            0.183    92.240    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.080    92.320    debuggerTop/nes/ppu/r_video_address_reg[10]
  -------------------------------------------------------------------
                         required time                        -92.320    
                         arrival time                          92.366    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_video_buffer_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/mcu_nametable/r_nes_write_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.340ns  (logic 0.191ns (56.155%)  route 0.149ns (43.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 92.045 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.634    92.045    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X32Y36         FDCE                                         r  debuggerTop/nes/ppu/r_video_buffer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.146    92.191 r  debuggerTop/nes/ppu/r_video_buffer_reg[0]/Q
                         net (fo=2, routed)           0.149    92.340    debuggerTop/nes/ppu/r_video_buffer_reg_n_2_[0]
    SLICE_X33Y36         LUT2 (Prop_lut2_I0_O)        0.045    92.385 r  debuggerTop/nes/ppu/r_nes_write_data[0]_i_1/O
                         net (fo=2, routed)           0.000    92.385    debuggerTop/mcu_nametable/r_nes_write_data_reg[7]_0[0]
    SLICE_X33Y36         FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.907    91.808    debuggerTop/mcu_nametable/o_clk_5mhz
    SLICE_X33Y36         FDCE                                         r  debuggerTop/mcu_nametable/r_nes_write_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.250    92.058    
                         clock uncertainty            0.183    92.240    
    SLICE_X33Y36         FDCE (Hold_fdce_C_D)         0.098    92.338    debuggerTop/mcu_nametable/r_nes_write_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -92.338    
                         arrival time                          92.385    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.623ns,  Total Violation       -1.623ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.623ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        2.065ns  (logic 0.456ns (22.084%)  route 1.609ns (77.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 553.941 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 553.554 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.638   553.554    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X40Y91         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.456   554.010 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.609   555.619    debuggerTop/video_output_sync/r_data_0
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.516   553.941    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.337    
                         clock uncertainty           -0.294   554.043    
    SLICE_X40Y90         FDCE (Setup_fdce_C_D)       -0.047   553.996    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.995    
                         arrival time                        -555.619    
  -------------------------------------------------------------------
                         slack                                 -1.623    

Slack (MET) :             38.365ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.035%)  route 0.602ns (58.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.602     1.021    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X50Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                 38.365    

Slack (MET) :             38.423ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.086ns  (logic 0.456ns (41.981%)  route 0.630ns (58.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.630     1.086    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X52Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                 38.423    

Slack (MET) :             38.452ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.133%)  route 0.601ns (56.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.601     1.057    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X51Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 38.452    

Slack (MET) :             38.460ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.401%)  route 0.595ns (56.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.595     1.051    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X52Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 38.460    

Slack (MET) :             38.467ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.869ns  (logic 0.419ns (48.206%)  route 0.450ns (51.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.450     0.869    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X51Y87         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 38.467    

Slack (MET) :             38.469ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.040ns  (logic 0.456ns (43.843%)  route 0.584ns (56.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.584     1.040    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X51Y86         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 38.469    

Slack (MET) :             38.474ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.865ns  (logic 0.419ns (48.429%)  route 0.446ns (51.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.446     0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X52Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 38.474    

Slack (MET) :             38.639ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.918ns  (logic 0.456ns (49.656%)  route 0.462ns (50.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.462     0.918    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X50Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 38.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.291%)  route 0.630ns (81.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.567    -0.597    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X40Y91         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.630     0.174    debuggerTop/video_output_sync/r_data_0
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.839    -0.834    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X40Y90         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.294     0.016    
    SLICE_X40Y90         FDCE (Hold_fdce_C_D)         0.075     0.091    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.742ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.144ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.580ns (14.912%)  route 3.309ns (85.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.521     2.964    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X15Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.508    38.091    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X15Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X15Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                 35.144    

Slack (MET) :             35.144ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.580ns (14.912%)  route 3.309ns (85.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.521     2.964    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X15Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.508    38.091    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X15Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X15Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                 35.144    

Slack (MET) :             35.496ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.580ns (16.038%)  route 3.036ns (83.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.248     2.691    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X5Y146         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X5Y146         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.560    38.730    
                         clock uncertainty           -0.138    38.592    
    SLICE_X5Y146         FDCE (Recov_fdce_C_CLR)     -0.405    38.187    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.187    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                 35.496    

Slack (MET) :             35.496ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.580ns (16.038%)  route 3.036ns (83.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.248     2.691    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X5Y146         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X5Y146         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__2/C
                         clock pessimism              0.560    38.730    
                         clock uncertainty           -0.138    38.592    
    SLICE_X5Y146         FDCE (Recov_fdce_C_CLR)     -0.405    38.187    debuggerTop/vga_generator/r_x_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         38.187    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                 35.496    

Slack (MET) :             35.535ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.580ns (16.223%)  route 2.995ns (83.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.168 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.207     2.650    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X4Y140         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.585    38.168    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X4Y140         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__9/C
                         clock pessimism              0.560    38.728    
                         clock uncertainty           -0.138    38.590    
    SLICE_X4Y140         FDCE (Recov_fdce_C_CLR)     -0.405    38.185    debuggerTop/vga_generator/r_x_reg[3]_rep__9
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 35.535    

Slack (MET) :             35.535ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.580ns (16.223%)  route 2.995ns (83.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.168 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.207     2.650    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X4Y140         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.585    38.168    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X4Y140         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep/C
                         clock pessimism              0.560    38.728    
                         clock uncertainty           -0.138    38.590    
    SLICE_X4Y140         FDCE (Recov_fdce_C_CLR)     -0.405    38.185    debuggerTop/vga_generator/r_x_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 35.535    

Slack (MET) :             35.535ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.580ns (16.223%)  route 2.995ns (83.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.168 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.207     2.650    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X4Y140         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.585    38.168    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X4Y140         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.560    38.728    
                         clock uncertainty           -0.138    38.590    
    SLICE_X4Y140         FDCE (Recov_fdce_C_CLR)     -0.405    38.185    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 35.535    

Slack (MET) :             35.673ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.580ns (17.380%)  route 2.757ns (82.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.969     2.412    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y125        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y125        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.560    38.628    
                         clock uncertainty           -0.138    38.490    
    SLICE_X40Y125        FDCE (Recov_fdce_C_CLR)     -0.405    38.085    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.085    
                         arrival time                          -2.412    
  -------------------------------------------------------------------
                         slack                                 35.673    

Slack (MET) :             35.673ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.580ns (17.380%)  route 2.757ns (82.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.969     2.412    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y125        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y125        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.560    38.628    
                         clock uncertainty           -0.138    38.490    
    SLICE_X40Y125        FDCE (Recov_fdce_C_CLR)     -0.405    38.085    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.085    
                         arrival time                          -2.412    
  -------------------------------------------------------------------
                         slack                                 35.673    

Slack (MET) :             35.676ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.580ns (17.296%)  route 2.773ns (82.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.087 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.985     2.428    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X33Y146        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.504    38.087    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X33Y146        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.560    38.647    
                         clock uncertainty           -0.138    38.509    
    SLICE_X33Y146        FDCE (Recov_fdce_C_CLR)     -0.405    38.104    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -2.428    
  -------------------------------------------------------------------
                         slack                                 35.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.962%)  route 0.479ns (72.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.196     0.060    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.827    -0.845    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.255    -0.590    
    SLICE_X28Y132        FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.962%)  route 0.479ns (72.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.196     0.060    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.827    -0.845    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__16/C
                         clock pessimism              0.255    -0.590    
    SLICE_X28Y132        FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    debuggerTop/vga_generator/r_x_reg[1]_rep__16
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.275    -0.573    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.275    -0.573    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.275    -0.573    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__6/C
                         clock pessimism              0.275    -0.573    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    debuggerTop/vga_generator/r_x_reg[3]_rep__6
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__8/C
                         clock pessimism              0.275    -0.573    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    debuggerTop/vga_generator/r_x_reg[3]_rep__8
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.334%)  route 0.686ns (78.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.402     0.267    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X9Y133         FDCE                                         f  debuggerTop/vga_generator/r_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X9Y133         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.334%)  route 0.686ns (78.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.402     0.267    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X9Y133         FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X9Y133         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.480     0.344    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X10Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X10Y133        FDCE (Remov_fdce_C_CLR)     -0.067    -0.632    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.976    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.144ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.580ns (14.912%)  route 3.309ns (85.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.521     2.964    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X15Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.508    38.091    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X15Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X15Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                 35.144    

Slack (MET) :             35.144ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.580ns (14.912%)  route 3.309ns (85.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.521     2.964    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X15Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.508    38.091    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X15Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X15Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                 35.144    

Slack (MET) :             35.496ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.580ns (16.038%)  route 3.036ns (83.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.248     2.691    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X5Y146         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X5Y146         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.560    38.730    
                         clock uncertainty           -0.138    38.592    
    SLICE_X5Y146         FDCE (Recov_fdce_C_CLR)     -0.405    38.187    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.187    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                 35.496    

Slack (MET) :             35.496ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.580ns (16.038%)  route 3.036ns (83.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.248     2.691    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X5Y146         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X5Y146         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__2/C
                         clock pessimism              0.560    38.730    
                         clock uncertainty           -0.138    38.592    
    SLICE_X5Y146         FDCE (Recov_fdce_C_CLR)     -0.405    38.187    debuggerTop/vga_generator/r_x_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         38.187    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                 35.496    

Slack (MET) :             35.535ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.580ns (16.223%)  route 2.995ns (83.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.168 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.207     2.650    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X4Y140         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.585    38.168    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X4Y140         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__9/C
                         clock pessimism              0.560    38.728    
                         clock uncertainty           -0.138    38.590    
    SLICE_X4Y140         FDCE (Recov_fdce_C_CLR)     -0.405    38.185    debuggerTop/vga_generator/r_x_reg[3]_rep__9
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 35.535    

Slack (MET) :             35.535ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.580ns (16.223%)  route 2.995ns (83.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.168 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.207     2.650    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X4Y140         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.585    38.168    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X4Y140         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep/C
                         clock pessimism              0.560    38.728    
                         clock uncertainty           -0.138    38.590    
    SLICE_X4Y140         FDCE (Recov_fdce_C_CLR)     -0.405    38.185    debuggerTop/vga_generator/r_x_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 35.535    

Slack (MET) :             35.535ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.580ns (16.223%)  route 2.995ns (83.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.168 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.207     2.650    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X4Y140         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.585    38.168    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X4Y140         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.560    38.728    
                         clock uncertainty           -0.138    38.590    
    SLICE_X4Y140         FDCE (Recov_fdce_C_CLR)     -0.405    38.185    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 35.535    

Slack (MET) :             35.673ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.580ns (17.380%)  route 2.757ns (82.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.969     2.412    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y125        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y125        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.560    38.628    
                         clock uncertainty           -0.138    38.490    
    SLICE_X40Y125        FDCE (Recov_fdce_C_CLR)     -0.405    38.085    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.085    
                         arrival time                          -2.412    
  -------------------------------------------------------------------
                         slack                                 35.673    

Slack (MET) :             35.673ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.580ns (17.380%)  route 2.757ns (82.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.969     2.412    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y125        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y125        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.560    38.628    
                         clock uncertainty           -0.138    38.490    
    SLICE_X40Y125        FDCE (Recov_fdce_C_CLR)     -0.405    38.085    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.085    
                         arrival time                          -2.412    
  -------------------------------------------------------------------
                         slack                                 35.673    

Slack (MET) :             35.676ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.580ns (17.296%)  route 2.773ns (82.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.087 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.985     2.428    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X33Y146        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.504    38.087    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X33Y146        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.560    38.647    
                         clock uncertainty           -0.138    38.509    
    SLICE_X33Y146        FDCE (Recov_fdce_C_CLR)     -0.405    38.104    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -2.428    
  -------------------------------------------------------------------
                         slack                                 35.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.962%)  route 0.479ns (72.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.196     0.060    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.827    -0.845    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.138    -0.452    
    SLICE_X28Y132        FDCE (Remov_fdce_C_CLR)     -0.092    -0.544    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.962%)  route 0.479ns (72.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.196     0.060    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.827    -0.845    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__16/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.138    -0.452    
    SLICE_X28Y132        FDCE (Remov_fdce_C_CLR)     -0.092    -0.544    debuggerTop/vga_generator/r_x_reg[1]_rep__16
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.138    -0.435    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.138    -0.435    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.138    -0.435    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__6/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.138    -0.435    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    debuggerTop/vga_generator/r_x_reg[3]_rep__6
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__8/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.138    -0.435    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    debuggerTop/vga_generator/r_x_reg[3]_rep__8
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.334%)  route 0.686ns (78.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.402     0.267    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X9Y133         FDCE                                         f  debuggerTop/vga_generator/r_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.138    -0.427    
    SLICE_X9Y133         FDCE (Remov_fdce_C_CLR)     -0.092    -0.519    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.334%)  route 0.686ns (78.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.402     0.267    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X9Y133         FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.138    -0.427    
    SLICE_X9Y133         FDCE (Remov_fdce_C_CLR)     -0.092    -0.519    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.480     0.344    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X10Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.138    -0.427    
    SLICE_X10Y133        FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.838    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.144ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.580ns (14.912%)  route 3.309ns (85.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.521     2.964    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X15Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.508    38.091    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X15Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X15Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                 35.144    

Slack (MET) :             35.144ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.580ns (14.912%)  route 3.309ns (85.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.521     2.964    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X15Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.508    38.091    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X15Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X15Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                 35.144    

Slack (MET) :             35.496ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.580ns (16.038%)  route 3.036ns (83.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.248     2.691    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X5Y146         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X5Y146         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.560    38.730    
                         clock uncertainty           -0.138    38.592    
    SLICE_X5Y146         FDCE (Recov_fdce_C_CLR)     -0.405    38.187    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.187    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                 35.496    

Slack (MET) :             35.496ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.580ns (16.038%)  route 3.036ns (83.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.248     2.691    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X5Y146         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X5Y146         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__2/C
                         clock pessimism              0.560    38.730    
                         clock uncertainty           -0.138    38.592    
    SLICE_X5Y146         FDCE (Recov_fdce_C_CLR)     -0.405    38.187    debuggerTop/vga_generator/r_x_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         38.187    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                 35.496    

Slack (MET) :             35.535ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.580ns (16.223%)  route 2.995ns (83.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.168 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.207     2.650    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X4Y140         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.585    38.168    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X4Y140         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__9/C
                         clock pessimism              0.560    38.728    
                         clock uncertainty           -0.138    38.590    
    SLICE_X4Y140         FDCE (Recov_fdce_C_CLR)     -0.405    38.185    debuggerTop/vga_generator/r_x_reg[3]_rep__9
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 35.535    

Slack (MET) :             35.535ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.580ns (16.223%)  route 2.995ns (83.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.168 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.207     2.650    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X4Y140         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.585    38.168    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X4Y140         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep/C
                         clock pessimism              0.560    38.728    
                         clock uncertainty           -0.138    38.590    
    SLICE_X4Y140         FDCE (Recov_fdce_C_CLR)     -0.405    38.185    debuggerTop/vga_generator/r_x_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 35.535    

Slack (MET) :             35.535ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.580ns (16.223%)  route 2.995ns (83.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.168 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.207     2.650    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X4Y140         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.585    38.168    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X4Y140         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.560    38.728    
                         clock uncertainty           -0.138    38.590    
    SLICE_X4Y140         FDCE (Recov_fdce_C_CLR)     -0.405    38.185    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 35.535    

Slack (MET) :             35.673ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.580ns (17.380%)  route 2.757ns (82.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.969     2.412    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y125        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y125        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.560    38.628    
                         clock uncertainty           -0.138    38.490    
    SLICE_X40Y125        FDCE (Recov_fdce_C_CLR)     -0.405    38.085    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.085    
                         arrival time                          -2.412    
  -------------------------------------------------------------------
                         slack                                 35.673    

Slack (MET) :             35.673ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.580ns (17.380%)  route 2.757ns (82.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.969     2.412    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y125        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y125        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.560    38.628    
                         clock uncertainty           -0.138    38.490    
    SLICE_X40Y125        FDCE (Recov_fdce_C_CLR)     -0.405    38.085    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.085    
                         arrival time                          -2.412    
  -------------------------------------------------------------------
                         slack                                 35.673    

Slack (MET) :             35.676ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.580ns (17.296%)  route 2.773ns (82.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.087 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.985     2.428    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X33Y146        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.504    38.087    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X33Y146        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.560    38.647    
                         clock uncertainty           -0.138    38.509    
    SLICE_X33Y146        FDCE (Recov_fdce_C_CLR)     -0.405    38.104    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         38.104    
                         arrival time                          -2.428    
  -------------------------------------------------------------------
                         slack                                 35.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.962%)  route 0.479ns (72.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.196     0.060    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.827    -0.845    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.138    -0.452    
    SLICE_X28Y132        FDCE (Remov_fdce_C_CLR)     -0.092    -0.544    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.962%)  route 0.479ns (72.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.196     0.060    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.827    -0.845    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__16/C
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.138    -0.452    
    SLICE_X28Y132        FDCE (Remov_fdce_C_CLR)     -0.092    -0.544    debuggerTop/vga_generator/r_x_reg[1]_rep__16
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.138    -0.435    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.138    -0.435    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.138    -0.435    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__6/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.138    -0.435    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    debuggerTop/vga_generator/r_x_reg[3]_rep__6
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__8/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.138    -0.435    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    debuggerTop/vga_generator/r_x_reg[3]_rep__8
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.334%)  route 0.686ns (78.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.402     0.267    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X9Y133         FDCE                                         f  debuggerTop/vga_generator/r_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.138    -0.427    
    SLICE_X9Y133         FDCE (Remov_fdce_C_CLR)     -0.092    -0.519    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.334%)  route 0.686ns (78.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.402     0.267    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X9Y133         FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.138    -0.427    
    SLICE_X9Y133         FDCE (Remov_fdce_C_CLR)     -0.092    -0.519    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.480     0.344    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X10Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.138    -0.427    
    SLICE_X10Y133        FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.838    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.742ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.149ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.580ns (14.912%)  route 3.309ns (85.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.521     2.964    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X15Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.508    38.091    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X15Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.132    38.519    
    SLICE_X15Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.114    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                 35.149    

Slack (MET) :             35.149ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.580ns (14.912%)  route 3.309ns (85.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 38.091 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.521     2.964    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X15Y145        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.508    38.091    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X15Y145        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__7/C
                         clock pessimism              0.560    38.651    
                         clock uncertainty           -0.132    38.519    
    SLICE_X15Y145        FDCE (Recov_fdce_C_CLR)     -0.405    38.114    debuggerTop/vga_generator/r_x_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                 35.149    

Slack (MET) :             35.501ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.580ns (16.038%)  route 3.036ns (83.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.248     2.691    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X5Y146         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X5Y146         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.560    38.730    
                         clock uncertainty           -0.132    38.598    
    SLICE_X5Y146         FDCE (Recov_fdce_C_CLR)     -0.405    38.193    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.193    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                 35.501    

Slack (MET) :             35.501ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.580ns (16.038%)  route 3.036ns (83.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 38.170 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.248     2.691    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X5Y146         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.587    38.170    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X5Y146         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__2/C
                         clock pessimism              0.560    38.730    
                         clock uncertainty           -0.132    38.598    
    SLICE_X5Y146         FDCE (Recov_fdce_C_CLR)     -0.405    38.193    debuggerTop/vga_generator/r_x_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         38.193    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                 35.501    

Slack (MET) :             35.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.580ns (16.223%)  route 2.995ns (83.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.168 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.207     2.650    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X4Y140         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.585    38.168    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X4Y140         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__9/C
                         clock pessimism              0.560    38.728    
                         clock uncertainty           -0.132    38.596    
    SLICE_X4Y140         FDCE (Recov_fdce_C_CLR)     -0.405    38.191    debuggerTop/vga_generator/r_x_reg[3]_rep__9
  -------------------------------------------------------------------
                         required time                         38.191    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 35.541    

Slack (MET) :             35.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.580ns (16.223%)  route 2.995ns (83.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.168 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.207     2.650    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X4Y140         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.585    38.168    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X4Y140         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep/C
                         clock pessimism              0.560    38.728    
                         clock uncertainty           -0.132    38.596    
    SLICE_X4Y140         FDCE (Recov_fdce_C_CLR)     -0.405    38.191    debuggerTop/vga_generator/r_x_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         38.191    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 35.541    

Slack (MET) :             35.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.580ns (16.223%)  route 2.995ns (83.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 38.168 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.207     2.650    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X4Y140         FDCE                                         f  debuggerTop/vga_generator/r_x_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.585    38.168    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X4Y140         FDCE                                         r  debuggerTop/vga_generator/r_x_reg[4]_rep__0/C
                         clock pessimism              0.560    38.728    
                         clock uncertainty           -0.132    38.596    
    SLICE_X4Y140         FDCE (Recov_fdce_C_CLR)     -0.405    38.191    debuggerTop/vga_generator/r_x_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         38.191    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                 35.541    

Slack (MET) :             35.678ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.580ns (17.380%)  route 2.757ns (82.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.969     2.412    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y125        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y125        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.560    38.628    
                         clock uncertainty           -0.132    38.496    
    SLICE_X40Y125        FDCE (Recov_fdce_C_CLR)     -0.405    38.091    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         38.091    
                         arrival time                          -2.412    
  -------------------------------------------------------------------
                         slack                                 35.678    

Slack (MET) :             35.678ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.580ns (17.380%)  route 2.757ns (82.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.969     2.412    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X40Y125        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X40Y125        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.560    38.628    
                         clock uncertainty           -0.132    38.496    
    SLICE_X40Y125        FDCE (Recov_fdce_C_CLR)     -0.405    38.091    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         38.091    
                         arrival time                          -2.412    
  -------------------------------------------------------------------
                         slack                                 35.678    

Slack (MET) :             35.681ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.580ns (17.296%)  route 2.773ns (82.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.087 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.615    -0.925    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.456    -0.469 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.788     0.319    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.124     0.443 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.985     2.428    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X33Y146        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.504    38.087    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X33Y146        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.560    38.647    
                         clock uncertainty           -0.132    38.515    
    SLICE_X33Y146        FDCE (Recov_fdce_C_CLR)     -0.405    38.110    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         38.110    
                         arrival time                          -2.428    
  -------------------------------------------------------------------
                         slack                                 35.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.962%)  route 0.479ns (72.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.196     0.060    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.827    -0.845    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]/C
                         clock pessimism              0.255    -0.590    
    SLICE_X28Y132        FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    debuggerTop/vga_generator/r_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.186ns (27.962%)  route 0.479ns (72.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.196     0.060    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X28Y132        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.827    -0.845    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X28Y132        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__16/C
                         clock pessimism              0.255    -0.590    
    SLICE_X28Y132        FDCE (Remov_fdce_C_CLR)     -0.092    -0.682    debuggerTop/vga_generator/r_x_reg[1]_rep__16
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.275    -0.573    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__6/C
                         clock pessimism              0.275    -0.573    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    debuggerTop/vga_generator/r_x_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.275    -0.573    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__6/C
                         clock pessimism              0.275    -0.573    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    debuggerTop/vga_generator/r_x_reg[3]_rep__6
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.262%)  route 0.614ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.330     0.194    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X39Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X39Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__8/C
                         clock pessimism              0.275    -0.573    
    SLICE_X39Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.665    debuggerTop/vga_generator/r_x_reg[3]_rep__8
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.334%)  route 0.686ns (78.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.402     0.267    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X9Y133         FDCE                                         f  debuggerTop/vga_generator/r_y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[1]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X9Y133         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    debuggerTop/vga_generator/r_y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.186ns (21.334%)  route 0.686ns (78.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.402     0.267    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X9Y133         FDCE                                         f  debuggerTop/vga_generator/r_y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X9Y133         FDCE                                         r  debuggerTop/vga_generator/r_y_reg[2]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X9Y133         FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    debuggerTop/vga_generator/r_y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.598%)  route 0.763ns (80.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y131        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.283    -0.181    debuggerTop/video_output/w_vga_reset_n
    SLICE_X29Y134        LUT1 (Prop_lut1_I0_O)        0.045    -0.136 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.480     0.344    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X10Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.833    -0.840    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X10Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X10Y133        FDCE (Remov_fdce_C_CLR)     -0.067    -0.632    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.976    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       85.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.337ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 0.580ns (8.737%)  route 6.058ns (91.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.108     5.892    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X14Y26         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X14Y26         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.727    
                         clock uncertainty           -0.183    91.544    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.314    91.230    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.230    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 85.337    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.580ns (8.989%)  route 5.873ns (91.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 91.235 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.922     5.707    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[7]_9
    SLICE_X10Y28         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.681    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/o_clk_5mhz
    SLICE_X10Y28         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.731    
                         clock uncertainty           -0.183    91.548    
    SLICE_X10Y28         FDCE (Recov_fdce_C_CLR)     -0.314    91.234    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.234    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.580ns (8.989%)  route 5.873ns (91.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 91.235 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.922     5.707    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[7]_9
    SLICE_X10Y28         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.681    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/o_clk_5mhz
    SLICE_X10Y28         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.731    
                         clock uncertainty           -0.183    91.548    
    SLICE_X10Y28         FDCE (Recov_fdce_C_CLR)     -0.314    91.234    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.234    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.580ns (8.989%)  route 5.873ns (91.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 91.235 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.922     5.707    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[7]_9
    SLICE_X10Y28         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.681    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/o_clk_5mhz
    SLICE_X10Y28         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.731    
                         clock uncertainty           -0.183    91.548    
    SLICE_X10Y28         FDCE (Recov_fdce_C_CLR)     -0.314    91.234    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.234    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.532ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.580ns (9.133%)  route 5.771ns (90.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.820     5.605    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[7]_9
    SLICE_X17Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X17Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X17Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 85.532    

Slack (MET) :             85.532ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.580ns (9.133%)  route 5.771ns (90.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.820     5.605    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[7]_9
    SLICE_X17Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X17Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X17Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 85.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.514ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.186ns (10.894%)  route 1.521ns (89.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.160     1.170    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X34Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.345    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.514ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.186ns (10.894%)  route 1.521ns (89.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.160     1.170    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X34Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.345    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.532ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.186ns (10.933%)  route 1.515ns (89.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.154     1.164    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X32Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X32Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.501    -0.277    
    SLICE_X32Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.770ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.501    -0.279    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.346    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.501    -0.279    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.346    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.501    -0.279    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.346    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.795ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X39Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X39Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.501    -0.279    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.186ns (9.284%)  route 1.817ns (90.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.456     1.466    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.370    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.186ns (9.284%)  route 1.817ns (90.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.456     1.466    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.370    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.186ns (9.284%)  route 1.817ns (90.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.456     1.466    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.370    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  1.835    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       85.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.337ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 0.580ns (8.737%)  route 6.058ns (91.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.108     5.892    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X14Y26         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X14Y26         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.727    
                         clock uncertainty           -0.183    91.544    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.314    91.230    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.230    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 85.337    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.580ns (8.989%)  route 5.873ns (91.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 91.235 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.922     5.707    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[7]_9
    SLICE_X10Y28         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.681    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/o_clk_5mhz
    SLICE_X10Y28         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.731    
                         clock uncertainty           -0.183    91.548    
    SLICE_X10Y28         FDCE (Recov_fdce_C_CLR)     -0.314    91.234    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.234    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.580ns (8.989%)  route 5.873ns (91.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 91.235 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.922     5.707    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[7]_9
    SLICE_X10Y28         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.681    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/o_clk_5mhz
    SLICE_X10Y28         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.731    
                         clock uncertainty           -0.183    91.548    
    SLICE_X10Y28         FDCE (Recov_fdce_C_CLR)     -0.314    91.234    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.234    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.580ns (8.989%)  route 5.873ns (91.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 91.235 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.922     5.707    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[7]_9
    SLICE_X10Y28         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.681    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/o_clk_5mhz
    SLICE_X10Y28         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.731    
                         clock uncertainty           -0.183    91.548    
    SLICE_X10Y28         FDCE (Recov_fdce_C_CLR)     -0.314    91.234    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.234    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.532ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.580ns (9.133%)  route 5.771ns (90.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.820     5.605    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[7]_9
    SLICE_X17Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X17Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X17Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 85.532    

Slack (MET) :             85.532ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.580ns (9.133%)  route 5.771ns (90.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.820     5.605    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[7]_9
    SLICE_X17Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X17Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X17Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 85.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.186ns (10.894%)  route 1.521ns (89.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.160     1.170    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X34Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.162    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.186ns (10.894%)  route 1.521ns (89.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.160     1.170    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X34Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.162    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.349ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.186ns (10.933%)  route 1.515ns (89.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.154     1.164    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X32Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X32Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.501    -0.277    
                         clock uncertainty            0.183    -0.094    
    SLICE_X32Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.186    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.501    -0.279    
                         clock uncertainty            0.183    -0.096    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.163    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.501    -0.279    
                         clock uncertainty            0.183    -0.096    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.163    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.501    -0.279    
                         clock uncertainty            0.183    -0.096    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.163    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X39Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X39Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.501    -0.279    
                         clock uncertainty            0.183    -0.096    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.188    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.186ns (9.284%)  route 1.817ns (90.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.456     1.466    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.187    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.186ns (9.284%)  route 1.817ns (90.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.456     1.466    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.187    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.186ns (9.284%)  route 1.817ns (90.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.456     1.466    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.187    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  1.653    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       85.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.337ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 0.580ns (8.737%)  route 6.058ns (91.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.108     5.892    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X14Y26         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X14Y26         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.727    
                         clock uncertainty           -0.183    91.544    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.314    91.230    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.230    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 85.337    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.580ns (8.989%)  route 5.873ns (91.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 91.235 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.922     5.707    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[7]_9
    SLICE_X10Y28         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.681    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/o_clk_5mhz
    SLICE_X10Y28         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.731    
                         clock uncertainty           -0.183    91.548    
    SLICE_X10Y28         FDCE (Recov_fdce_C_CLR)     -0.314    91.234    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.234    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.580ns (8.989%)  route 5.873ns (91.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 91.235 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.922     5.707    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[7]_9
    SLICE_X10Y28         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.681    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/o_clk_5mhz
    SLICE_X10Y28         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.731    
                         clock uncertainty           -0.183    91.548    
    SLICE_X10Y28         FDCE (Recov_fdce_C_CLR)     -0.314    91.234    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.234    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.580ns (8.989%)  route 5.873ns (91.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 91.235 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.922     5.707    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[7]_9
    SLICE_X10Y28         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.681    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/o_clk_5mhz
    SLICE_X10Y28         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.731    
                         clock uncertainty           -0.183    91.548    
    SLICE_X10Y28         FDCE (Recov_fdce_C_CLR)     -0.314    91.234    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.234    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.527ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.527    

Slack (MET) :             85.532ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.580ns (9.133%)  route 5.771ns (90.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.820     5.605    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[7]_9
    SLICE_X17Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X17Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X17Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 85.532    

Slack (MET) :             85.532ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.580ns (9.133%)  route 5.771ns (90.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.820     5.605    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[7]_9
    SLICE_X17Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X17Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.183    91.539    
    SLICE_X17Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.137    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.137    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 85.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.186ns (10.894%)  route 1.521ns (89.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.160     1.170    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X34Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.162    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.186ns (10.894%)  route 1.521ns (89.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.160     1.170    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X34Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.162    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.349ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.186ns (10.933%)  route 1.515ns (89.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.154     1.164    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X32Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X32Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.501    -0.277    
                         clock uncertainty            0.183    -0.094    
    SLICE_X32Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.186    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.501    -0.279    
                         clock uncertainty            0.183    -0.096    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.163    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.501    -0.279    
                         clock uncertainty            0.183    -0.096    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.163    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.501    -0.279    
                         clock uncertainty            0.183    -0.096    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.163    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X39Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X39Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.501    -0.279    
                         clock uncertainty            0.183    -0.096    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.188    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.186ns (9.284%)  route 1.817ns (90.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.456     1.466    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.187    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.186ns (9.284%)  route 1.817ns (90.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.456     1.466    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.187    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.186ns (9.284%)  route 1.817ns (90.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.456     1.466    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.501    -0.278    
                         clock uncertainty            0.183    -0.095    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.187    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  1.653    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       85.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.346ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.638ns  (logic 0.580ns (8.737%)  route 6.058ns (91.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 91.231 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.108     5.892    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X14Y26         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.677    91.231    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X14Y26         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.727    
                         clock uncertainty           -0.174    91.553    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.314    91.239    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.239    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 85.346    

Slack (MET) :             85.536ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.580ns (8.989%)  route 5.873ns (91.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 91.235 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.922     5.707    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[7]_9
    SLICE_X10Y28         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.681    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/o_clk_5mhz
    SLICE_X10Y28         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.731    
                         clock uncertainty           -0.174    91.557    
    SLICE_X10Y28         FDCE (Recov_fdce_C_CLR)     -0.314    91.243    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.243    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 85.536    

Slack (MET) :             85.536ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.580ns (8.989%)  route 5.873ns (91.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 91.235 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.922     5.707    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[7]_9
    SLICE_X10Y28         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.681    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/o_clk_5mhz
    SLICE_X10Y28         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.731    
                         clock uncertainty           -0.174    91.557    
    SLICE_X10Y28         FDCE (Recov_fdce_C_CLR)     -0.314    91.243    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.243    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 85.536    

Slack (MET) :             85.536ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.580ns (8.989%)  route 5.873ns (91.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 91.235 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.922     5.707    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[7]_9
    SLICE_X10Y28         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.681    91.235    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/o_clk_5mhz
    SLICE_X10Y28         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.731    
                         clock uncertainty           -0.174    91.557    
    SLICE_X10Y28         FDCE (Recov_fdce_C_CLR)     -0.314    91.243    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileLo/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.243    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                 85.536    

Slack (MET) :             85.536ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.174    91.548    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.146    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.146    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.536    

Slack (MET) :             85.536ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.174    91.548    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.146    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.146    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.536    

Slack (MET) :             85.536ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.174    91.548    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.146    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.146    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.536    

Slack (MET) :             85.536ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.824     5.609    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[0]_1
    SLICE_X16Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/o_clk_5mhz
    SLICE_X16Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.174    91.548    
    SLICE_X16Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.146    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.146    
                         arrival time                          -5.609    
  -------------------------------------------------------------------
                         slack                                 85.536    

Slack (MET) :             85.541ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.580ns (9.133%)  route 5.771ns (90.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.820     5.605    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[7]_9
    SLICE_X17Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X17Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.174    91.548    
    SLICE_X17Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.146    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.146    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 85.541    

Slack (MET) :             85.541ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.580ns (9.133%)  route 5.771ns (90.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 91.226 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.794    -0.746    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.950     0.661    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.124     0.785 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         4.820     5.605    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[7]_9
    SLICE_X17Y25         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.672    91.226    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/o_clk_5mhz
    SLICE_X17Y25         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.722    
                         clock uncertainty           -0.174    91.548    
    SLICE_X17Y25         FDCE (Recov_fdce_C_CLR)     -0.402    91.146    debuggerTop/nes/ppu/sprites/genblk1[5].shiftTileLo/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.146    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                 85.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.514ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.186ns (10.894%)  route 1.521ns (89.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.160     1.170    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X34Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.345    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.514ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.186ns (10.894%)  route 1.521ns (89.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.160     1.170    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X34Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.345    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.532ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.186ns (10.933%)  route 1.515ns (89.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.154     1.164    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X32Y25         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.896    -0.777    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X32Y25         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]/C
                         clock pessimism              0.501    -0.277    
    SLICE_X32Y25         FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.770ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.501    -0.279    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.346    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.501    -0.279    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.346    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X38Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X38Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.501    -0.279    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.346    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.795ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.186ns (9.482%)  route 1.776ns (90.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.414     1.424    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X39Y24         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.894    -0.779    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X39Y24         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.501    -0.279    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.186ns (9.284%)  route 1.817ns (90.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.456     1.466    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.370    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.186ns (9.284%)  route 1.817ns (90.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.456     1.466    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.370    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.835ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.186ns (9.284%)  route 1.817ns (90.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X59Y32         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.361    -0.035    debuggerTop/values/w_nes_reset_n
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.456     1.466    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X41Y23         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.895    -0.778    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X41Y23         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]/C
                         clock pessimism              0.501    -0.278    
    SLICE_X41Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.370    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  1.835    





