$date
	Mon Jan 24 20:22:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fulladdr_tb $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var reg 1 " c $end
$var reg 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1%
#20
1$
0%
#30
1"
0!
1%
#40
0"
1!
1#
0$
0%
#50
1"
0!
1%
#60
1$
0%
#70
1!
1%
#80
