# Summary

Date : 2023-03-30 23:01:06

Directory d:\\TLProject\\Verilog\\cpu\\TL_RISCV_CPU\\src

Total : 8 files,  133 codes, 4 comments, 16 blanks, all 153 lines

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Languages
| language | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| Verilog | 8 | 133 | 4 | 16 | 153 |

## Directories
| path | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| . | 8 | 133 | 4 | 16 | 153 |

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)