# File saved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
# 
# non-default properties - (restore without -noprops)
property attrcolor #000000
property attrfontsize 8
property autobundle 1
property backgroundcolor #ffffff
property boxcolor0 #000000
property boxcolor1 #000000
property boxcolor2 #000000
property boxinstcolor #000000
property boxpincolor #000000
property buscolor #008000
property closeenough 5
property createnetattrdsp 2048
property decorate 1
property elidetext 40
property fillcolor1 #ffffcc
property fillcolor2 #dfebf8
property fillcolor3 #f0f0f0
property gatecellname 2
property instattrmax 30
property instdrag 15
property instorder 1
property marksize 12
property maxfontsize 12
property maxzoom 5
property netcolor #19b400
property objecthighlight0 #ff00ff
property objecthighlight1 #ffff00
property objecthighlight2 #00ff00
property objecthighlight3 #0095ff
property objecthighlight4 #8000ff
property objecthighlight5 #ffc800
property objecthighlight7 #00ffff
property objecthighlight8 #ff00ff
property objecthighlight9 #ccccff
property objecthighlight10 #0ead00
property objecthighlight11 #cefc00
property objecthighlight12 #9e2dbe
property objecthighlight13 #ba6a29
property objecthighlight14 #fc0188
property objecthighlight15 #02f990
property objecthighlight16 #f1b0fb
property objecthighlight17 #fec004
property objecthighlight18 #149bff
property objecthighlight19 #eb591b
property overlapcolor #19b400
property pbuscolor #000000
property pbusnamecolor #000000
property pinattrmax 20
property pinorder 2
property pinpermute 0
property portcolor #000000
property portnamecolor #000000
property ripindexfontsize 8
property rippercolor #000000
property rubberbandcolor #000000
property rubberbandfontsize 12
property selectattr 0
property selectionappearance 2
property selectioncolor #0000ff
property sheetheight 44
property sheetwidth 68
property showmarks 1
property shownetname 0
property showpagenumbers 1
property showripindex 4
property timelimit 1
#
module new pcie_top_kc705 work:pcie_top_kc705:NOFILE -nosplit
load symbol pcie_phy_top work:pcie_phy_top:NOFILE HIERBOX pin as_cdr_hold_req output.right pin as_mac_in_detect output.right pin clk_i input.left pin en_i input.left pin fc_initialized_o output.right pin link_up_o output.right pin m_tlp_axis_tlast output.right pin m_tlp_axis_tready input.left pin m_tlp_axis_tvalid output.right pin phy_phystatus_rst input.left pin phy_ready_en input.left pin phy_txdeemph output.right pin phy_txdetectrx output.right pin phy_txswing output.right pin pipe_rx_usr_clk_i input.left pin pipe_tx_usr_clk_i input.left pin rst_i input.left pin s_tlp_axis_tlast input.left pin s_tlp_axis_tready output.right pin s_tlp_axis_tvalid input.left pin tx_elec_idle input.left pinBus debug_state output.right [7:0] pinBus m_tlp_axis_tdata output.right [31:0] pinBus m_tlp_axis_tkeep output.right [3:0] pinBus m_tlp_axis_tuser output.right [4:0] pinBus phy_phystatus input.left [0:0] pinBus phy_powerdown output.right [1:0] pinBus phy_rate output.right [2:0] pinBus phy_rxdata input.left [31:0] pinBus phy_rxdata_valid input.left [0:0] pinBus phy_rxdatak input.left [3:0] pinBus phy_rxelecidle input.left [0:0] pinBus phy_rxeq_adapt_done input.left [0:0] pinBus phy_rxeq_ctrl output.right [1:0] pinBus phy_rxeq_done input.left [0:0] pinBus phy_rxeq_new_txcoeff input.left [17:0] pinBus phy_rxeq_preset_sel input.left [0:0] pinBus phy_rxeq_txpreset output.right [3:0] pinBus phy_rxpolarity output.right [0:0] pinBus phy_rxstart_block input.left [0:0] pinBus phy_rxstatus input.left [2:0] pinBus phy_rxsync_header input.left [1:0] pinBus phy_rxvalid input.left [0:0] pinBus phy_txcompliance output.right [0:0] pinBus phy_txdata output.right [31:0] pinBus phy_txdata_valid output.right [0:0] pinBus phy_txdatak output.right [3:0] pinBus phy_txelecidle output.right [0:0] pinBus phy_txeq_coeff output.right [5:0] pinBus phy_txeq_ctrl output.right [1:0] pinBus phy_txeq_done input.left [0:0] pinBus phy_txeq_fs input.left [5:0] pinBus phy_txeq_lf input.left [5:0] pinBus phy_txeq_new_coeff input.left [17:0] pinBus phy_txeq_preset output.right [3:0] pinBus phy_txmargin output.right [2:0] pinBus phy_txstart_block output.right [0:0] pinBus phy_txsync_header output.right [1:0] pinBus pipe_width_o output.right [7:0] pinBus s_tlp_axis_tdata input.left [31:0] pinBus s_tlp_axis_tkeep input.left [3:0] pinBus s_tlp_axis_tuser input.left [4:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RTL_OR0 work OR pin I0 input pin I1 input pin O output fillcolor 1
load symbol RTL_AND0 work AND pin I0 input pin I1 input pin O output fillcolor 1
load symbol RTL_EQ37 work RTL(=) pin O output.right pinBus I0 input.left [2:0] pinBus I1 input.left [2:0] fillcolor 1
load symbol RTL_REG_SYNC__BREG_47 work GEN pin C input.clk.left pin CE input.left pin D input.left pin Q output.right pin RST input.top pin SET input.bot fillcolor 1
load symbol RTL_MUX862 work MUX pin S input.bot pinBus I0 input.left [5:0] pinBus I1 input.left [5:0] pinBus O output.right [5:0] fillcolor 1
load symbol pcie_datalink_layer work:pcie_datalink_layer:NOFILE HIERBOX pin clk_i input.left pin ext_tag_enable_o output.right pin fc_initialized_o output.right pin m_phy_axis_tlast output.right pin m_phy_axis_tready input.left pin m_phy_axis_tvalid output.right pin m_tlp_axis_tlast output.right pin m_tlp_axis_tready input.left pin m_tlp_axis_tvalid output.right pin msix_enable_o output.right pin msix_mask_o output.right pin phy_link_up_i input.left pin rcb_128b_o output.right pin rst_i input.left pin rx_cpl_stall_i input.left pin s_phy_axis_tlast input.left pin s_phy_axis_tready output.right pin s_phy_axis_tvalid input.left pin s_tlp_axis_tlast input.left pin s_tlp_axis_tready output.right pin s_tlp_axis_tvalid input.left pin status_error_cor_i input.left pin status_error_uncor_i input.left pinBus bus_num_o output.right [7:0] pinBus m_phy_axis_tdata output.right [31:0] pinBus m_phy_axis_tkeep output.right [3:0] pinBus m_phy_axis_tuser output.right [4:0] pinBus m_tlp_axis_tdata output.right [31:0] pinBus m_tlp_axis_tkeep output.right [3:0] pinBus m_tlp_axis_tuser output.right [4:0] pinBus max_payload_size_o output.right [2:0] pinBus max_read_request_size_o output.right [2:0] pinBus s_phy_axis_tdata input.left [31:0] pinBus s_phy_axis_tkeep input.left [3:0] pinBus s_phy_axis_tuser input.left [4:0] pinBus s_tlp_axis_tdata input.left [31:0] pinBus s_tlp_axis_tkeep input.left [3:0] pinBus s_tlp_axis_tuser input.left [4:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol pcie_ltssm_downstream work:pcie_ltssm_downstream:NOFILE HIERBOX pin changed_speed_recovery_o output.right pin clk_i input.left pin data_rate_o[autonomous_change] output.right pin data_rate_o[rsvd0] output.right pin data_rate_o[speed_change] output.right pin directed_speed_change_i input.left pin en_i input.left pin error_disable_o output.right pin error_loopback_o output.right pin error_o output.right pin extended_synch_i input.left pin from_l0_i input.left pin gen_os_ctrl_o[gen2_eieos] output.right pin gen_os_ctrl_o[gen3_eieos] output.right pin gen_os_ctrl_o[gen_eios] output.right pin gen_os_ctrl_o[gen_idle] output.right pin gen_os_ctrl_o[gen_skp] output.right pin gen_os_ctrl_o[gen_ts1] output.right pin gen_os_ctrl_o[gen_ts2] output.right pin gen_os_ctrl_o[rate_id][autonomous_change] output.right pin gen_os_ctrl_o[rate_id][rsvd0] output.right pin gen_os_ctrl_o[rate_id][speed_change] output.right pin gen_os_ctrl_o[set_lane] output.right pin gen_os_ctrl_o[set_link] output.right pin gen_os_ctrl_o[set_speed_change] output.right pin gen_os_ctrl_o[ts6_sym][quience_guarantee] output.right pin gen_os_ctrl_o[ts6_sym][req_equal] output.right pin gen_os_ctrl_o[valid] output.right pin goto_cfg_o output.right pin goto_detect_o output.right pin is_timeout_i input.left pin link_up_o output.right pin ordered_set_i[0][rate_id][autonomous_change] input.left pin ordered_set_i[0][rate_id][rsvd0] input.left pin ordered_set_i[0][rate_id][speed_change] input.left pin ordered_set_i[0][train_ctrl][dis_link] input.left pin ordered_set_i[0][train_ctrl][hot_rst] input.left pin ordered_set_i[0][train_ctrl][loopback] input.left pin ordered_set_i[0][train_ctrl][scramble] input.left pin ordered_set_i[0][ts_s9][parity] input.left pin ordered_set_i[0][ts_s9][reject_coef] input.left pin ordered_set_tranmitted_i input.left pin phy_phystatus_rst_i input.left pin phy_rxpolarity_o output.right pin phy_txcompliance_o output.right pin phy_txdeemph_o output.right pin phy_txdetectrx_o output.right pin recovery_i input.left pin rst_i input.left pin send_ordered_set_o output.right pin success_o output.right pinBus active_lanes_o output.right [0:0] pinBus config_copmlete_ts2_i input.left [0:0] pinBus curr_data_rate_o output.right [4:0] pinBus data_rate_o[rate] output.right [4:0] pinBus gen_os_ctrl_o[link_number] output.right [7:0] pinBus gen_os_ctrl_o[rate_id][rate] output.right [4:0] pinBus gen_os_ctrl_o[ts6_sym][rsvd] output.right [5:0] pinBus idle_valid_i input.left [0:0] pinBus lane_status_i input.left [0:0] pinBus lanes_ts2_satisfied_i input.left [0:0] pinBus ltssm_state_o output.right [3:0] pinBus ordered_set_i[0][com] input.left [7:0] pinBus ordered_set_i[0][lane_num] input.left [7:0] pinBus ordered_set_i[0][link_num] input.left [7:0] pinBus ordered_set_i[0][n_fts] input.left [7:0] pinBus ordered_set_i[0][rate_id][rate] input.left [4:0] pinBus ordered_set_i[0][train_ctrl][rsvd] input.left [7:4] pinBus ordered_set_i[0][ts_id][0][symbol] input.left [7:0] pinBus ordered_set_i[0][ts_id][1][symbol] input.left [7:0] pinBus ordered_set_i[0][ts_id][2][symbol] input.left [7:0] pinBus ordered_set_i[0][ts_id][3][symbol] input.left [7:0] pinBus ordered_set_i[0][ts_id][4][symbol] input.left [7:0] pinBus ordered_set_i[0][ts_id][5][symbol] input.left [7:0] pinBus ordered_set_i[0][ts_s6] input.left [7:0] pinBus ordered_set_i[0][ts_s7][fs_pre_cursor] input.left [5:0] pinBus ordered_set_i[0][ts_s7][rsvd] input.left [1:0] pinBus ordered_set_i[0][ts_s8][lf_cursor_coef] input.left [5:0] pinBus ordered_set_i[0][ts_s8][rsvd] input.left [1:0] pinBus ordered_set_i[0][ts_s9][post_cursor_coef] input.left [5:0] pinBus ordered_set_o[symbols][0] output.right [7:0] pinBus ordered_set_o[symbols][10] output.right [7:0] pinBus ordered_set_o[symbols][11] output.right [7:0] pinBus ordered_set_o[symbols][12] output.right [7:0] pinBus ordered_set_o[symbols][13] output.right [7:0] pinBus ordered_set_o[symbols][14] output.right [7:0] pinBus ordered_set_o[symbols][15] output.right [7:0] pinBus ordered_set_o[symbols][1] output.right [7:0] pinBus ordered_set_o[symbols][2] output.right [7:0] pinBus ordered_set_o[symbols][3] output.right [7:0] pinBus ordered_set_o[symbols][4] output.right [7:0] pinBus ordered_set_o[symbols][5] output.right [7:0] pinBus ordered_set_o[symbols][6] output.right [7:0] pinBus ordered_set_o[symbols][7] output.right [7:0] pinBus ordered_set_o[symbols][8] output.right [7:0] pinBus ordered_set_o[symbols][9] output.right [7:0] pinBus phy_phystatus_i input.left [0:0] pinBus phy_powerdown_o output.right [1:0] pinBus phy_rxelecidle_i input.left [0:0] pinBus phy_rxstatus_i input.left [2:0] pinBus phy_txelecidle_o output.right [0:0] pinBus phy_txmargin_o output.right [2:0] pinBus preset_coeff_o[0][cursor_coef] output.right [7:0] pinBus preset_coeff_o[0][lane_equal_reg][RsvdP2] output.right [15:15] pinBus preset_coeff_o[0][lane_equal_reg][RsvdP] output.right [7:7] pinBus preset_coeff_o[0][lane_equal_reg][downstream_rx_preset_hint] output.right [6:4] pinBus preset_coeff_o[0][lane_equal_reg][downstream_tx_preset] output.right [3:0] pinBus preset_coeff_o[0][lane_equal_reg][upstream_rx_preset_hint] output.right [14:12] pinBus preset_coeff_o[0][lane_equal_reg][upstream_tx_preset] output.right [11:8] pinBus preset_coeff_o[0][pre_cursor] output.right [7:0] pinBus receiver_detected_i input.left [0:0] pinBus ts1_valid_i input.left [0:0] pinBus ts2_valid_i input.left [0:0] pinBus tx_enter_elec_idle_o output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RTL_SUB37 work RTL(-) pin I1 input.left pinBus I0 input.left [2:0] pinBus O output.right [2:0] fillcolor 1
load symbol phy_receive work:phy_receive:NOFILE HIERBOX pin clk_i input.left pin en_i input.left pin link_up_i input.left pin m_dllp_axis_tlast output.right pin m_dllp_axis_tready input.left pin m_dllp_axis_tvalid output.right pin pipe_rx_usr_clk_i input.left pin rst_i input.left pinBus curr_data_rate_i input.left [4:0] pinBus idle_valid_o output.right [0:0] pinBus m_dllp_axis_tdata output.right [31:0] pinBus m_dllp_axis_tkeep output.right [3:0] pinBus m_dllp_axis_tuser output.right [4:0] pinBus num_active_lanes_i input.left [5:0] pinBus ordered_set_o[0][symbols][0] output.right [7:0] pinBus ordered_set_o[0][symbols][10] output.right [7:0] pinBus ordered_set_o[0][symbols][11] output.right [7:0] pinBus ordered_set_o[0][symbols][12] output.right [7:0] pinBus ordered_set_o[0][symbols][13] output.right [7:0] pinBus ordered_set_o[0][symbols][14] output.right [7:0] pinBus ordered_set_o[0][symbols][15] output.right [7:0] pinBus ordered_set_o[0][symbols][1] output.right [7:0] pinBus ordered_set_o[0][symbols][2] output.right [7:0] pinBus ordered_set_o[0][symbols][3] output.right [7:0] pinBus ordered_set_o[0][symbols][4] output.right [7:0] pinBus ordered_set_o[0][symbols][5] output.right [7:0] pinBus ordered_set_o[0][symbols][6] output.right [7:0] pinBus ordered_set_o[0][symbols][7] output.right [7:0] pinBus ordered_set_o[0][symbols][8] output.right [7:0] pinBus ordered_set_o[0][symbols][9] output.right [7:0] pinBus pipe_block_start_i input.left [0:0] pinBus pipe_data_i input.left [31:0] pinBus pipe_data_k_i input.left [3:0] pinBus pipe_data_valid_i input.left [0:0] pinBus pipe_sync_header_i input.left [1:0] pinBus pipe_width_i input.left [5:0] pinBus ts1_valid_o output.right [0:0] pinBus ts2_valid_o output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol phy_transmit work:phy_transmit:NOFILE HIERBOX pin clk_i input.left pin en_i input.left pin gen_os_ctrl_i[gen2_eieos] input.left pin gen_os_ctrl_i[gen3_eieos] input.left pin gen_os_ctrl_i[gen_eios] input.left pin gen_os_ctrl_i[gen_idle] input.left pin gen_os_ctrl_i[gen_skp] input.left pin gen_os_ctrl_i[gen_ts1] input.left pin gen_os_ctrl_i[gen_ts2] input.left pin gen_os_ctrl_i[rate_id][autonomous_change] input.left pin gen_os_ctrl_i[rate_id][rsvd0] input.left pin gen_os_ctrl_i[rate_id][speed_change] input.left pin gen_os_ctrl_i[set_lane] input.left pin gen_os_ctrl_i[set_link] input.left pin gen_os_ctrl_i[set_speed_change] input.left pin gen_os_ctrl_i[ts6_sym][quience_guarantee] input.left pin gen_os_ctrl_i[ts6_sym][req_equal] input.left pin gen_os_ctrl_i[valid] input.left pin link_up_i input.left pin ordered_set_tranmitted_o output.right pin pipe_rx_usr_clk_i input.left pin pipe_tx_usr_clk_i input.left pin rst_i input.left pin s_dllp_axis_tlast input.left pin s_dllp_axis_tready output.right pin s_dllp_axis_tvalid input.left pin send_ordered_set_i input.left pinBus curr_data_rate_i input.left [4:0] pinBus gen_os_ctrl_i[link_number] input.left [7:0] pinBus gen_os_ctrl_i[rate_id][rate] input.left [4:0] pinBus gen_os_ctrl_i[ts6_sym][rsvd] input.left [5:0] pinBus num_active_lanes_i input.left [5:0] pinBus ordered_set_i[symbols][0] input.left [7:0] pinBus ordered_set_i[symbols][10] input.left [7:0] pinBus ordered_set_i[symbols][11] input.left [7:0] pinBus ordered_set_i[symbols][12] input.left [7:0] pinBus ordered_set_i[symbols][13] input.left [7:0] pinBus ordered_set_i[symbols][14] input.left [7:0] pinBus ordered_set_i[symbols][15] input.left [7:0] pinBus ordered_set_i[symbols][1] input.left [7:0] pinBus ordered_set_i[symbols][2] input.left [7:0] pinBus ordered_set_i[symbols][3] input.left [7:0] pinBus ordered_set_i[symbols][4] input.left [7:0] pinBus ordered_set_i[symbols][5] input.left [7:0] pinBus ordered_set_i[symbols][6] input.left [7:0] pinBus ordered_set_i[symbols][7] input.left [7:0] pinBus ordered_set_i[symbols][8] input.left [7:0] pinBus ordered_set_i[symbols][9] input.left [7:0] pinBus pipe_data_k_o output.right [3:0] pinBus pipe_data_o output.right [31:0] pinBus pipe_data_valid_o output.right [0:0] pinBus pipe_sync_header_o output.right [1:0] pinBus pipe_txstart_block_o output.right [0:0] pinBus pipe_width_o output.right [5:0] pinBus s_dllp_axis_tdata input.left [31:0] pinBus s_dllp_axis_tkeep input.left [3:0] pinBus s_dllp_axis_tuser input.left [4:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RTL_REG_SYNC__BREG_251 work[5:0]ssswww GEN pin C input.clk.left pin CE input.left pin D input.left pinBus Q output.right [5:0] pinBus RST input.top [5:0] pinBus SET input.bot [5:0] fillcolor 1 sandwich 3 prop @bundle 6
load inst pcie_phy_top_inst pcie_phy_top work:pcie_phy_top:NOFILE -attr @cell(#000000) pcie_phy_top -pinAttr as_cdr_hold_req @attr n/c -pinAttr as_mac_in_detect @attr n/c -pinAttr fc_initialized_o @attr n/c -pinAttr phy_ready_en @attr n/c -pinAttr phy_txswing @attr n/c -pinAttr tx_elec_idle @attr n/c -pinBusAttr debug_state @name debug_state[7:0] -pinBusAttr debug_state @attr n/c -pinBusAttr m_tlp_axis_tdata @name m_tlp_axis_tdata[31:0] -pinBusAttr m_tlp_axis_tkeep @name m_tlp_axis_tkeep[3:0] -pinBusAttr m_tlp_axis_tuser @name m_tlp_axis_tuser[4:0] -pinBusAttr phy_phystatus @name phy_phystatus -pinBusAttr phy_powerdown @name phy_powerdown[1:0] -pinBusAttr phy_rate @name phy_rate[2:0] -pinBusAttr phy_rxdata @name phy_rxdata[31:0] -pinBusAttr phy_rxdata_valid @name phy_rxdata_valid -pinBusAttr phy_rxdatak @name phy_rxdatak[3:0] -pinBusAttr phy_rxelecidle @name phy_rxelecidle -pinBusAttr phy_rxeq_adapt_done @name phy_rxeq_adapt_done -pinBusAttr phy_rxeq_adapt_done @attr n/c -pinBusAttr phy_rxeq_ctrl @name phy_rxeq_ctrl[1:0] -pinBusAttr phy_rxeq_ctrl @attr n/c -pinBusAttr phy_rxeq_done @name phy_rxeq_done -pinBusAttr phy_rxeq_done @attr n/c -pinBusAttr phy_rxeq_new_txcoeff @name phy_rxeq_new_txcoeff[17:0] -pinBusAttr phy_rxeq_new_txcoeff @attr n/c -pinBusAttr phy_rxeq_preset_sel @name phy_rxeq_preset_sel -pinBusAttr phy_rxeq_preset_sel @attr n/c -pinBusAttr phy_rxeq_txpreset @name phy_rxeq_txpreset[3:0] -pinBusAttr phy_rxeq_txpreset @attr n/c -pinBusAttr phy_rxpolarity @name phy_rxpolarity -pinBusAttr phy_rxstart_block @name phy_rxstart_block -pinBusAttr phy_rxstart_block @attr n/c -pinBusAttr phy_rxstatus @name phy_rxstatus[2:0] -pinBusAttr phy_rxsync_header @name phy_rxsync_header[1:0] -pinBusAttr phy_rxsync_header @attr n/c -pinBusAttr phy_rxvalid @name phy_rxvalid -pinBusAttr phy_rxvalid @attr n/c -pinBusAttr phy_txcompliance @name phy_txcompliance -pinBusAttr phy_txdata @name phy_txdata[31:0] -pinBusAttr phy_txdata_valid @name phy_txdata_valid -pinBusAttr phy_txdata_valid @attr n/c -pinBusAttr phy_txdatak @name phy_txdatak[3:0] -pinBusAttr phy_txelecidle @name phy_txelecidle -pinBusAttr phy_txeq_coeff @name phy_txeq_coeff[5:0] -pinBusAttr phy_txeq_coeff @attr n/c -pinBusAttr phy_txeq_ctrl @name phy_txeq_ctrl[1:0] -pinBusAttr phy_txeq_ctrl @attr n/c -pinBusAttr phy_txeq_done @name phy_txeq_done -pinBusAttr phy_txeq_done @attr n/c -pinBusAttr phy_txeq_fs @name phy_txeq_fs[5:0] -pinBusAttr phy_txeq_fs @attr n/c -pinBusAttr phy_txeq_lf @name phy_txeq_lf[5:0] -pinBusAttr phy_txeq_lf @attr n/c -pinBusAttr phy_txeq_new_coeff @name phy_txeq_new_coeff[17:0] -pinBusAttr phy_txeq_new_coeff @attr n/c -pinBusAttr phy_txeq_preset @name phy_txeq_preset[3:0] -pinBusAttr phy_txeq_preset @attr n/c -pinBusAttr phy_txmargin @name phy_txmargin[2:0] -pinBusAttr phy_txstart_block @name phy_txstart_block -pinBusAttr phy_txstart_block @attr n/c -pinBusAttr phy_txsync_header @name phy_txsync_header[1:0] -pinBusAttr phy_txsync_header @attr n/c -pinBusAttr pipe_width_o @name pipe_width_o[7:0] -pinBusAttr pipe_width_o @attr n/c -pinBusAttr s_tlp_axis_tdata @name s_tlp_axis_tdata[31:0] -pinBusAttr s_tlp_axis_tkeep @name s_tlp_axis_tkeep[3:0] -pinBusAttr s_tlp_axis_tuser @name s_tlp_axis_tuser[4:0] -pg 1 -lvl 1 -x 230 -y 60
load inst pcie_phy_top_inst|lane_status0_i RTL_OR0 work -hier pcie_phy_top_inst -attr @name lane_status0_i -attr @cell(#000000) RTL_OR -pg 1 -lvl 2 -x 770 -y 970
load inst pcie_phy_top_inst|lane_status0_i__0 RTL_AND0 work -hier pcie_phy_top_inst -attr @name lane_status0_i__0 -attr @cell(#000000) RTL_AND -pg 1 -lvl 2 -x 770 -y 830
load inst pcie_phy_top_inst|lane_status1_i RTL_EQ37 work -hier pcie_phy_top_inst -attr @name lane_status1_i -attr @cell(#000000) RTL_EQ -pinBusAttr I0 @name I0[2:0] -pinBusAttr I1 @name I1[2:0] -pinBusAttr I1 @attr V=B\"011\" -pg 1 -lvl 1 -x 480 -y 870
load inst pcie_phy_top_inst|lane_status_reg[0] RTL_REG_SYNC__BREG_47 work -hier pcie_phy_top_inst -attr @name lane_status_reg[0] -attr @cell(#000000) RTL_REG_SYNC -pg 1 -lvl 3 -x 1030 -y 1040
load inst pcie_phy_top_inst|num_active_lanes_i_i RTL_MUX862 work -hier pcie_phy_top_inst -attr @name num_active_lanes_i_i -attr @cell(#000000) RTL_MUX -pinBusAttr I0 @name I0[5:0] -pinBusAttr I0 @attr V=B\"111110\",\ S=1'b1 -pinBusAttr I1 @name I1[5:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[5:0] -pg 1 -lvl 4 -x 1450 -y 1050
load inst pcie_phy_top_inst|num_active_lanes_i_i__0 RTL_MUX862 work -hier pcie_phy_top_inst -attr @name num_active_lanes_i_i__0 -attr @cell(#000000) RTL_MUX -pinBusAttr I0 @name I0[5:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[5:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[5:0] -pg 1 -lvl 5 -x 1840 -y 1000
load inst pcie_phy_top_inst|num_active_lanes_i_i__1 RTL_MUX862 work -hier pcie_phy_top_inst -attr @name num_active_lanes_i_i__1 -attr @cell(#000000) RTL_MUX -pinBusAttr I0 @name I0[5:0] -pinBusAttr I0 @attr V=B\"000001\",\ S=1'b1 -pinBusAttr I1 @name I1[5:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[5:0] -pg 1 -lvl 5 -x 1840 -y 1140
load inst pcie_phy_top_inst|pcie_datalink_layer_inst pcie_datalink_layer work:pcie_datalink_layer:NOFILE -hier pcie_phy_top_inst -autohide -attr @name pcie_datalink_layer_inst -attr @cell(#000000) pcie_datalink_layer -pinAttr ext_tag_enable_o @attr n/c -pinAttr msix_enable_o @attr n/c -pinAttr msix_mask_o @attr n/c -pinAttr rcb_128b_o @attr n/c -pinAttr rx_cpl_stall_i @attr n/c -pinAttr status_error_cor_i @attr n/c -pinAttr status_error_uncor_i @attr n/c -pinBusAttr bus_num_o @name bus_num_o[7:0] -pinBusAttr bus_num_o @attr n/c -pinBusAttr m_phy_axis_tdata @name m_phy_axis_tdata[31:0] -pinBusAttr m_phy_axis_tkeep @name m_phy_axis_tkeep[3:0] -pinBusAttr m_phy_axis_tuser @name m_phy_axis_tuser[4:0] -pinBusAttr m_tlp_axis_tdata @name m_tlp_axis_tdata[31:0] -pinBusAttr m_tlp_axis_tkeep @name m_tlp_axis_tkeep[3:0] -pinBusAttr m_tlp_axis_tuser @name m_tlp_axis_tuser[4:0] -pinBusAttr max_payload_size_o @name max_payload_size_o[2:0] -pinBusAttr max_payload_size_o @attr n/c -pinBusAttr max_read_request_size_o @name max_read_request_size_o[2:0] -pinBusAttr max_read_request_size_o @attr n/c -pinBusAttr s_phy_axis_tdata @name s_phy_axis_tdata[31:0] -pinBusAttr s_phy_axis_tkeep @name s_phy_axis_tkeep[3:0] -pinBusAttr s_phy_axis_tuser @name s_phy_axis_tuser[4:0] -pinBusAttr s_tlp_axis_tdata @name s_tlp_axis_tdata[31:0] -pinBusAttr s_tlp_axis_tkeep @name s_tlp_axis_tkeep[3:0] -pinBusAttr s_tlp_axis_tuser @name s_tlp_axis_tuser[4:0] -pg 1 -lvl 10 -x 6270 -y 1180
load inst pcie_phy_top_inst|pcie_ltssm_downstream_inst pcie_ltssm_downstream work:pcie_ltssm_downstream:NOFILE -hier pcie_phy_top_inst -autohide -attr @name pcie_ltssm_downstream_inst -attr @cell(#000000) pcie_ltssm_downstream -pinAttr changed_speed_recovery_o @attr n/c -pinAttr data_rate_o[autonomous_change] @attr n/c -pinAttr data_rate_o[rsvd0] @attr n/c -pinAttr data_rate_o[speed_change] @attr n/c -pinAttr error_disable_o @attr n/c -pinAttr error_loopback_o @attr n/c -pinAttr error_o @attr n/c -pinAttr extended_synch_i @attr n/c -pinAttr from_l0_i @attr n/c -pinAttr goto_cfg_o @attr n/c -pinAttr goto_detect_o @attr n/c -pinAttr is_timeout_i @attr n/c -pinAttr recovery_i @attr n/c -pinAttr success_o @attr n/c -pinBusAttr active_lanes_o @name active_lanes_o -pinBusAttr active_lanes_o @attr n/c -pinBusAttr config_copmlete_ts2_i @name config_copmlete_ts2_i -pinBusAttr config_copmlete_ts2_i @attr n/c -pinBusAttr curr_data_rate_o @name curr_data_rate_o[4:0] -pinBusAttr data_rate_o[rate] @name data_rate_o[rate][4:0] -pinBusAttr data_rate_o[rate] @attr n/c -pinBusAttr gen_os_ctrl_o[link_number] @name gen_os_ctrl_o[link_number][7:0] -pinBusAttr gen_os_ctrl_o[rate_id][rate] @name gen_os_ctrl_o[rate_id][rate][4:0] -pinBusAttr gen_os_ctrl_o[ts6_sym][rsvd] @name gen_os_ctrl_o[ts6_sym][rsvd][5:0] -pinBusAttr idle_valid_i @name idle_valid_i -pinBusAttr lane_status_i @name lane_status_i -pinBusAttr lanes_ts2_satisfied_i @name lanes_ts2_satisfied_i -pinBusAttr lanes_ts2_satisfied_i @attr n/c -pinBusAttr ltssm_state_o @name ltssm_state_o[3:0] -pinBusAttr ltssm_state_o @attr n/c -pinBusAttr ordered_set_i[0][com] @name ordered_set_i[0][com][7:0] -pinBusAttr ordered_set_i[0][lane_num] @name ordered_set_i[0][lane_num][7:0] -pinBusAttr ordered_set_i[0][link_num] @name ordered_set_i[0][link_num][7:0] -pinBusAttr ordered_set_i[0][n_fts] @name ordered_set_i[0][n_fts][7:0] -pinBusAttr ordered_set_i[0][rate_id][rate] @name ordered_set_i[0][rate_id][rate][4:0] -pinBusAttr ordered_set_i[0][train_ctrl][rsvd] @name ordered_set_i[0][train_ctrl][rsvd][7:4] -pinBusAttr ordered_set_i[0][ts_id][0][symbol] @name ordered_set_i[0][ts_id][0][symbol][7:0] -pinBusAttr ordered_set_i[0][ts_id][1][symbol] @name ordered_set_i[0][ts_id][1][symbol][7:0] -pinBusAttr ordered_set_i[0][ts_id][2][symbol] @name ordered_set_i[0][ts_id][2][symbol][7:0] -pinBusAttr ordered_set_i[0][ts_id][3][symbol] @name ordered_set_i[0][ts_id][3][symbol][7:0] -pinBusAttr ordered_set_i[0][ts_id][4][symbol] @name ordered_set_i[0][ts_id][4][symbol][7:0] -pinBusAttr ordered_set_i[0][ts_id][5][symbol] @name ordered_set_i[0][ts_id][5][symbol][7:0] -pinBusAttr ordered_set_i[0][ts_s6] @name ordered_set_i[0][ts_s6][7:0] -pinBusAttr ordered_set_i[0][ts_s7][fs_pre_cursor] @name ordered_set_i[0][ts_s7][fs_pre_cursor][5:0] -pinBusAttr ordered_set_i[0][ts_s7][rsvd] @name ordered_set_i[0][ts_s7][rsvd][1:0] -pinBusAttr ordered_set_i[0][ts_s8][lf_cursor_coef] @name ordered_set_i[0][ts_s8][lf_cursor_coef][5:0] -pinBusAttr ordered_set_i[0][ts_s8][rsvd] @name ordered_set_i[0][ts_s8][rsvd][1:0] -pinBusAttr ordered_set_i[0][ts_s9][post_cursor_coef] @name ordered_set_i[0][ts_s9][post_cursor_coef][5:0] -pinBusAttr ordered_set_o[symbols][0] @name ordered_set_o[symbols][0][7:0] -pinBusAttr ordered_set_o[symbols][10] @name ordered_set_o[symbols][10][7:0] -pinBusAttr ordered_set_o[symbols][11] @name ordered_set_o[symbols][11][7:0] -pinBusAttr ordered_set_o[symbols][12] @name ordered_set_o[symbols][12][7:0] -pinBusAttr ordered_set_o[symbols][13] @name ordered_set_o[symbols][13][7:0] -pinBusAttr ordered_set_o[symbols][14] @name ordered_set_o[symbols][14][7:0] -pinBusAttr ordered_set_o[symbols][15] @name ordered_set_o[symbols][15][7:0] -pinBusAttr ordered_set_o[symbols][1] @name ordered_set_o[symbols][1][7:0] -pinBusAttr ordered_set_o[symbols][2] @name ordered_set_o[symbols][2][7:0] -pinBusAttr ordered_set_o[symbols][3] @name ordered_set_o[symbols][3][7:0] -pinBusAttr ordered_set_o[symbols][4] @name ordered_set_o[symbols][4][7:0] -pinBusAttr ordered_set_o[symbols][5] @name ordered_set_o[symbols][5][7:0] -pinBusAttr ordered_set_o[symbols][6] @name ordered_set_o[symbols][6][7:0] -pinBusAttr ordered_set_o[symbols][7] @name ordered_set_o[symbols][7][7:0] -pinBusAttr ordered_set_o[symbols][8] @name ordered_set_o[symbols][8][7:0] -pinBusAttr ordered_set_o[symbols][9] @name ordered_set_o[symbols][9][7:0] -pinBusAttr phy_phystatus_i @name phy_phystatus_i -pinBusAttr phy_powerdown_o @name phy_powerdown_o[1:0] -pinBusAttr phy_rxelecidle_i @name phy_rxelecidle_i -pinBusAttr phy_rxstatus_i @name phy_rxstatus_i[2:0] -pinBusAttr phy_txelecidle_o @name phy_txelecidle_o -pinBusAttr phy_txmargin_o @name phy_txmargin_o[2:0] -pinBusAttr preset_coeff_o[0][cursor_coef] @name preset_coeff_o[0][cursor_coef][7:0] -pinBusAttr preset_coeff_o[0][cursor_coef] @attr n/c -pinBusAttr preset_coeff_o[0][lane_equal_reg][RsvdP2] @name preset_coeff_o[0][lane_equal_reg][RsvdP2] -pinBusAttr preset_coeff_o[0][lane_equal_reg][RsvdP2] @attr n/c -pinBusAttr preset_coeff_o[0][lane_equal_reg][RsvdP] @name preset_coeff_o[0][lane_equal_reg][RsvdP] -pinBusAttr preset_coeff_o[0][lane_equal_reg][RsvdP] @attr n/c -pinBusAttr preset_coeff_o[0][lane_equal_reg][downstream_rx_preset_hint] @name preset_coeff_o[0][lane_equal_reg][downstream_rx_preset_hint][6:4] -pinBusAttr preset_coeff_o[0][lane_equal_reg][downstream_rx_preset_hint] @attr n/c -pinBusAttr preset_coeff_o[0][lane_equal_reg][downstream_tx_preset] @name preset_coeff_o[0][lane_equal_reg][downstream_tx_preset][3:0] -pinBusAttr preset_coeff_o[0][lane_equal_reg][downstream_tx_preset] @attr n/c -pinBusAttr preset_coeff_o[0][lane_equal_reg][upstream_rx_preset_hint] @name preset_coeff_o[0][lane_equal_reg][upstream_rx_preset_hint][14:12] -pinBusAttr preset_coeff_o[0][lane_equal_reg][upstream_rx_preset_hint] @attr n/c -pinBusAttr preset_coeff_o[0][lane_equal_reg][upstream_tx_preset] @name preset_coeff_o[0][lane_equal_reg][upstream_tx_preset][11:8] -pinBusAttr preset_coeff_o[0][lane_equal_reg][upstream_tx_preset] @attr n/c -pinBusAttr preset_coeff_o[0][pre_cursor] @name preset_coeff_o[0][pre_cursor][7:0] -pinBusAttr preset_coeff_o[0][pre_cursor] @attr n/c -pinBusAttr receiver_detected_i @name receiver_detected_i -pinBusAttr ts1_valid_i @name ts1_valid_i -pinBusAttr ts2_valid_i @name ts2_valid_i -pinBusAttr tx_enter_elec_idle_o @name tx_enter_elec_idle_o -pinBusAttr tx_enter_elec_idle_o @attr n/c -pg 1 -lvl 8 -x 4000 -y 120
load inst pcie_phy_top_inst|phy_rate_i RTL_SUB37 work -hier pcie_phy_top_inst -attr @name phy_rate_i -attr @cell(#000000) RTL_SUB -pinBusAttr I0 @name I0[2:0] -pinBusAttr O @name O[2:0] -pg 1 -lvl 10 -x 6270 -y 1720
load inst pcie_phy_top_inst|phy_receive_inst phy_receive work:phy_receive:NOFILE -hier pcie_phy_top_inst -autohide -attr @name phy_receive_inst -attr @cell(#000000) phy_receive -pinBusAttr curr_data_rate_i @name curr_data_rate_i[4:0] -pinBusAttr idle_valid_o @name idle_valid_o -pinBusAttr m_dllp_axis_tdata @name m_dllp_axis_tdata[31:0] -pinBusAttr m_dllp_axis_tkeep @name m_dllp_axis_tkeep[3:0] -pinBusAttr m_dllp_axis_tuser @name m_dllp_axis_tuser[4:0] -pinBusAttr num_active_lanes_i @name num_active_lanes_i[5:0] -pinBusAttr ordered_set_o[0][symbols][0] @name ordered_set_o[0][symbols][0][7:0] -pinBusAttr ordered_set_o[0][symbols][10] @name ordered_set_o[0][symbols][10][7:0] -pinBusAttr ordered_set_o[0][symbols][11] @name ordered_set_o[0][symbols][11][7:0] -pinBusAttr ordered_set_o[0][symbols][12] @name ordered_set_o[0][symbols][12][7:0] -pinBusAttr ordered_set_o[0][symbols][13] @name ordered_set_o[0][symbols][13][7:0] -pinBusAttr ordered_set_o[0][symbols][14] @name ordered_set_o[0][symbols][14][7:0] -pinBusAttr ordered_set_o[0][symbols][15] @name ordered_set_o[0][symbols][15][7:0] -pinBusAttr ordered_set_o[0][symbols][1] @name ordered_set_o[0][symbols][1][7:0] -pinBusAttr ordered_set_o[0][symbols][2] @name ordered_set_o[0][symbols][2][7:0] -pinBusAttr ordered_set_o[0][symbols][3] @name ordered_set_o[0][symbols][3][7:0] -pinBusAttr ordered_set_o[0][symbols][4] @name ordered_set_o[0][symbols][4][7:0] -pinBusAttr ordered_set_o[0][symbols][5] @name ordered_set_o[0][symbols][5][7:0] -pinBusAttr ordered_set_o[0][symbols][6] @name ordered_set_o[0][symbols][6][7:0] -pinBusAttr ordered_set_o[0][symbols][7] @name ordered_set_o[0][symbols][7][7:0] -pinBusAttr ordered_set_o[0][symbols][8] @name ordered_set_o[0][symbols][8][7:0] -pinBusAttr ordered_set_o[0][symbols][9] @name ordered_set_o[0][symbols][9][7:0] -pinBusAttr pipe_block_start_i @name pipe_block_start_i -pinBusAttr pipe_data_i @name pipe_data_i[31:0] -pinBusAttr pipe_data_k_i @name pipe_data_k_i[3:0] -pinBusAttr pipe_data_valid_i @name pipe_data_valid_i -pinBusAttr pipe_sync_header_i @name pipe_sync_header_i[1:0] -pinBusAttr pipe_width_i @name pipe_width_i[5:0] -pinBusAttr ts1_valid_o @name ts1_valid_o -pinBusAttr ts2_valid_o @name ts2_valid_o -pg 1 -lvl 7 -x 2740 -y 570
load inst pcie_phy_top_inst|phy_transmit_inst phy_transmit work:phy_transmit:NOFILE -hier pcie_phy_top_inst -autohide -attr @name phy_transmit_inst -attr @cell(#000000) phy_transmit -pinBusAttr curr_data_rate_i @name curr_data_rate_i[4:0] -pinBusAttr gen_os_ctrl_i[link_number] @name gen_os_ctrl_i[link_number][7:0] -pinBusAttr gen_os_ctrl_i[rate_id][rate] @name gen_os_ctrl_i[rate_id][rate][4:0] -pinBusAttr gen_os_ctrl_i[ts6_sym][rsvd] @name gen_os_ctrl_i[ts6_sym][rsvd][5:0] -pinBusAttr num_active_lanes_i @name num_active_lanes_i[5:0] -pinBusAttr ordered_set_i[symbols][0] @name ordered_set_i[symbols][0][7:0] -pinBusAttr ordered_set_i[symbols][10] @name ordered_set_i[symbols][10][7:0] -pinBusAttr ordered_set_i[symbols][11] @name ordered_set_i[symbols][11][7:0] -pinBusAttr ordered_set_i[symbols][12] @name ordered_set_i[symbols][12][7:0] -pinBusAttr ordered_set_i[symbols][13] @name ordered_set_i[symbols][13][7:0] -pinBusAttr ordered_set_i[symbols][14] @name ordered_set_i[symbols][14][7:0] -pinBusAttr ordered_set_i[symbols][15] @name ordered_set_i[symbols][15][7:0] -pinBusAttr ordered_set_i[symbols][1] @name ordered_set_i[symbols][1][7:0] -pinBusAttr ordered_set_i[symbols][2] @name ordered_set_i[symbols][2][7:0] -pinBusAttr ordered_set_i[symbols][3] @name ordered_set_i[symbols][3][7:0] -pinBusAttr ordered_set_i[symbols][4] @name ordered_set_i[symbols][4][7:0] -pinBusAttr ordered_set_i[symbols][5] @name ordered_set_i[symbols][5][7:0] -pinBusAttr ordered_set_i[symbols][6] @name ordered_set_i[symbols][6][7:0] -pinBusAttr ordered_set_i[symbols][7] @name ordered_set_i[symbols][7][7:0] -pinBusAttr ordered_set_i[symbols][8] @name ordered_set_i[symbols][8][7:0] -pinBusAttr ordered_set_i[symbols][9] @name ordered_set_i[symbols][9][7:0] -pinBusAttr pipe_data_k_o @name pipe_data_k_o[3:0] -pinBusAttr pipe_data_o @name pipe_data_o[31:0] -pinBusAttr pipe_data_valid_o @name pipe_data_valid_o -pinBusAttr pipe_sync_header_o @name pipe_sync_header_o[1:0] -pinBusAttr pipe_txstart_block_o @name pipe_txstart_block_o -pinBusAttr pipe_width_o @name pipe_width_o[5:0] -pinBusAttr s_dllp_axis_tdata @name s_dllp_axis_tdata[31:0] -pinBusAttr s_dllp_axis_tkeep @name s_dllp_axis_tkeep[3:0] -pinBusAttr s_dllp_axis_tuser @name s_dllp_axis_tuser[4:0] -pg 1 -lvl 9 -x 5410 -y 80
load inst pcie_phy_top_inst|num_active_lanes_i_reg[5:0] RTL_REG_SYNC__BREG_251 work[5:0]ssswww -hier pcie_phy_top_inst -attr @name num_active_lanes_i_reg[5:0] -attr @cell(#000000) RTL_REG_SYNC -pinBusAttr SET @attr n/c -pg 1 -lvl 6 -x 2090 -y 1030
load net pcie_phy_top_inst|<const0> -ground -attr @name <const0> -hierPin pcie_phy_top_inst pipe_width_o[7] -hierPin pcie_phy_top_inst pipe_width_o[6] -pin pcie_phy_top_inst|lane_status1_i I1[2] -pin pcie_phy_top_inst|lane_status_reg[0] CE -pin pcie_phy_top_inst|lane_status_reg[0] D -pin pcie_phy_top_inst|num_active_lanes_i_i I0[0] -pin pcie_phy_top_inst|num_active_lanes_i_i I1[5] -pin pcie_phy_top_inst|num_active_lanes_i_i I1[4] -pin pcie_phy_top_inst|num_active_lanes_i_i I1[3] -pin pcie_phy_top_inst|num_active_lanes_i_i I1[2] -pin pcie_phy_top_inst|num_active_lanes_i_i I1[1] -pin pcie_phy_top_inst|num_active_lanes_i_i I1[0] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 I0[5] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 I0[4] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 I0[3] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 I0[2] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 I0[1] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 I1[5] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 I1[4] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 I1[3] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 I1[2] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 I1[1] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 I1[0] -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] CE -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] D -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst directed_speed_change_i
load net pcie_phy_top_inst|<const1> -power -attr @name <const1> -pin pcie_phy_top_inst|lane_status1_i I1[1] -pin pcie_phy_top_inst|lane_status1_i I1[0] -pin pcie_phy_top_inst|num_active_lanes_i_i I0[5] -pin pcie_phy_top_inst|num_active_lanes_i_i I0[4] -pin pcie_phy_top_inst|num_active_lanes_i_i I0[3] -pin pcie_phy_top_inst|num_active_lanes_i_i I0[2] -pin pcie_phy_top_inst|num_active_lanes_i_i I0[1] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 I0[5] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 I0[4] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 I0[3] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 I0[2] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 I0[1] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 I0[0] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 I0[0] -pin pcie_phy_top_inst|phy_rate_i I1
load net pcie_phy_top_inst|clk_i -attr @name clk_i -hierPin pcie_phy_top_inst clk_i -pin pcie_phy_top_inst|pcie_datalink_layer_inst clk_i -pin pcie_phy_top_inst|phy_receive_inst clk_i -pin pcie_phy_top_inst|phy_transmit_inst clk_i
netloc pcie_phy_top_inst|clk_i 1 0 10 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 NJ 380 2460 1080 3280J 1170 4710 1230 5810J
load net pcie_phy_top_inst|curr_data_rate[0] -attr @name curr_data_rate[0] -attr @rip curr_data_rate_o[0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst curr_data_rate_o[0] -pin pcie_phy_top_inst|phy_rate_i I0[0] -pin pcie_phy_top_inst|phy_receive_inst curr_data_rate_i[0] -pin pcie_phy_top_inst|phy_transmit_inst curr_data_rate_i[0]
load net pcie_phy_top_inst|curr_data_rate[1] -attr @name curr_data_rate[1] -attr @rip curr_data_rate_o[1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst curr_data_rate_o[1] -pin pcie_phy_top_inst|phy_rate_i I0[1] -pin pcie_phy_top_inst|phy_receive_inst curr_data_rate_i[1] -pin pcie_phy_top_inst|phy_transmit_inst curr_data_rate_i[1]
load net pcie_phy_top_inst|curr_data_rate[2] -attr @name curr_data_rate[2] -attr @rip curr_data_rate_o[2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst curr_data_rate_o[2] -pin pcie_phy_top_inst|phy_rate_i I0[2] -pin pcie_phy_top_inst|phy_receive_inst curr_data_rate_i[2] -pin pcie_phy_top_inst|phy_transmit_inst curr_data_rate_i[2]
load net pcie_phy_top_inst|curr_data_rate[3] -attr @name curr_data_rate[3] -attr @rip curr_data_rate_o[3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst curr_data_rate_o[3] -pin pcie_phy_top_inst|phy_receive_inst curr_data_rate_i[3] -pin pcie_phy_top_inst|phy_transmit_inst curr_data_rate_i[3]
load net pcie_phy_top_inst|curr_data_rate[4] -attr @name curr_data_rate[4] -attr @rip curr_data_rate_o[4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst curr_data_rate_o[4] -pin pcie_phy_top_inst|phy_receive_inst curr_data_rate_i[4] -pin pcie_phy_top_inst|phy_transmit_inst curr_data_rate_i[4]
load net pcie_phy_top_inst|debug_state[0] -attr @name debug_state[0] -attr @rip 0 -hierPin pcie_phy_top_inst debug_state[0]
load net pcie_phy_top_inst|debug_state[1] -attr @name debug_state[1] -attr @rip 1 -hierPin pcie_phy_top_inst debug_state[1]
load net pcie_phy_top_inst|debug_state[2] -attr @name debug_state[2] -attr @rip 2 -hierPin pcie_phy_top_inst debug_state[2]
load net pcie_phy_top_inst|debug_state[3] -attr @name debug_state[3] -attr @rip 3 -hierPin pcie_phy_top_inst debug_state[3]
load net pcie_phy_top_inst|debug_state[4] -attr @name debug_state[4] -attr @rip 4 -hierPin pcie_phy_top_inst debug_state[4]
load net pcie_phy_top_inst|debug_state[5] -attr @name debug_state[5] -attr @rip 5 -hierPin pcie_phy_top_inst debug_state[5]
load net pcie_phy_top_inst|debug_state[6] -attr @name debug_state[6] -attr @rip 6 -hierPin pcie_phy_top_inst debug_state[6]
load net pcie_phy_top_inst|debug_state[7] -attr @name debug_state[7] -attr @rip 7 -hierPin pcie_phy_top_inst debug_state[7]
load net pcie_phy_top_inst|en_i -attr @name en_i -hierPin pcie_phy_top_inst en_i -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst en_i -pin pcie_phy_top_inst|phy_receive_inst en_i -pin pcie_phy_top_inst|phy_transmit_inst en_i
netloc pcie_phy_top_inst|en_i 1 0 9 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 NJ 400 2520 210 3060 70 5130
load net pcie_phy_top_inst|fc_initialized_o -attr @name fc_initialized_o -hierPin pcie_phy_top_inst fc_initialized_o -pin pcie_phy_top_inst|pcie_datalink_layer_inst fc_initialized_o
netloc pcie_phy_top_inst|fc_initialized_o 1 10 1 N 1210
load net pcie_phy_top_inst|gen_os_ctrl[gen2_eieos] -attr @name gen_os_ctrl[gen2_eieos] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[gen2_eieos] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[gen2_eieos]
netloc pcie_phy_top_inst|gen_os_ctrl[gen2_eieos] 1 8 1 N 250
load net pcie_phy_top_inst|gen_os_ctrl[gen3_eieos] -attr @name gen_os_ctrl[gen3_eieos] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[gen3_eieos] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[gen3_eieos]
netloc pcie_phy_top_inst|gen_os_ctrl[gen3_eieos] 1 8 1 N 270
load net pcie_phy_top_inst|gen_os_ctrl[gen_eios] -attr @name gen_os_ctrl[gen_eios] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[gen_eios] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[gen_eios]
netloc pcie_phy_top_inst|gen_os_ctrl[gen_eios] 1 8 1 N 150
load net pcie_phy_top_inst|gen_os_ctrl[gen_idle] -attr @name gen_os_ctrl[gen_idle] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[gen_idle] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[gen_idle]
netloc pcie_phy_top_inst|gen_os_ctrl[gen_idle] 1 8 1 N 170
load net pcie_phy_top_inst|gen_os_ctrl[gen_skp] -attr @name gen_os_ctrl[gen_skp] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[gen_skp] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[gen_skp]
netloc pcie_phy_top_inst|gen_os_ctrl[gen_skp] 1 8 1 N 190
load net pcie_phy_top_inst|gen_os_ctrl[gen_ts1] -attr @name gen_os_ctrl[gen_ts1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[gen_ts1] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[gen_ts1]
netloc pcie_phy_top_inst|gen_os_ctrl[gen_ts1] 1 8 1 N 210
load net pcie_phy_top_inst|gen_os_ctrl[gen_ts2] -attr @name gen_os_ctrl[gen_ts2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[gen_ts2] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[gen_ts2]
netloc pcie_phy_top_inst|gen_os_ctrl[gen_ts2] 1 8 1 N 230
load net pcie_phy_top_inst|gen_os_ctrl[link_number][0] -attr @name gen_os_ctrl[link_number][0] -attr @rip gen_os_ctrl_o[link_number][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[link_number][0] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[link_number][0]
load net pcie_phy_top_inst|gen_os_ctrl[link_number][1] -attr @name gen_os_ctrl[link_number][1] -attr @rip gen_os_ctrl_o[link_number][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[link_number][1] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[link_number][1]
load net pcie_phy_top_inst|gen_os_ctrl[link_number][2] -attr @name gen_os_ctrl[link_number][2] -attr @rip gen_os_ctrl_o[link_number][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[link_number][2] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[link_number][2]
load net pcie_phy_top_inst|gen_os_ctrl[link_number][3] -attr @name gen_os_ctrl[link_number][3] -attr @rip gen_os_ctrl_o[link_number][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[link_number][3] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[link_number][3]
load net pcie_phy_top_inst|gen_os_ctrl[link_number][4] -attr @name gen_os_ctrl[link_number][4] -attr @rip gen_os_ctrl_o[link_number][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[link_number][4] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[link_number][4]
load net pcie_phy_top_inst|gen_os_ctrl[link_number][5] -attr @name gen_os_ctrl[link_number][5] -attr @rip gen_os_ctrl_o[link_number][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[link_number][5] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[link_number][5]
load net pcie_phy_top_inst|gen_os_ctrl[link_number][6] -attr @name gen_os_ctrl[link_number][6] -attr @rip gen_os_ctrl_o[link_number][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[link_number][6] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[link_number][6]
load net pcie_phy_top_inst|gen_os_ctrl[link_number][7] -attr @name gen_os_ctrl[link_number][7] -attr @rip gen_os_ctrl_o[link_number][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[link_number][7] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[link_number][7]
load net pcie_phy_top_inst|gen_os_ctrl[rate_id][autonomous_change] -attr @name gen_os_ctrl[rate_id][autonomous_change] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[rate_id][autonomous_change] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[rate_id][autonomous_change]
netloc pcie_phy_top_inst|gen_os_ctrl[rate_id][autonomous_change] 1 8 1 N 310
load net pcie_phy_top_inst|gen_os_ctrl[rate_id][rate][0] -attr @name gen_os_ctrl[rate_id][rate][0] -attr @rip gen_os_ctrl_o[rate_id][rate][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[rate_id][rate][0] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[rate_id][rate][0]
load net pcie_phy_top_inst|gen_os_ctrl[rate_id][rate][1] -attr @name gen_os_ctrl[rate_id][rate][1] -attr @rip gen_os_ctrl_o[rate_id][rate][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[rate_id][rate][1] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[rate_id][rate][1]
load net pcie_phy_top_inst|gen_os_ctrl[rate_id][rate][2] -attr @name gen_os_ctrl[rate_id][rate][2] -attr @rip gen_os_ctrl_o[rate_id][rate][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[rate_id][rate][2] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[rate_id][rate][2]
load net pcie_phy_top_inst|gen_os_ctrl[rate_id][rate][3] -attr @name gen_os_ctrl[rate_id][rate][3] -attr @rip gen_os_ctrl_o[rate_id][rate][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[rate_id][rate][3] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[rate_id][rate][3]
load net pcie_phy_top_inst|gen_os_ctrl[rate_id][rate][4] -attr @name gen_os_ctrl[rate_id][rate][4] -attr @rip gen_os_ctrl_o[rate_id][rate][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[rate_id][rate][4] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[rate_id][rate][4]
load net pcie_phy_top_inst|gen_os_ctrl[rate_id][rsvd0] -attr @name gen_os_ctrl[rate_id][rsvd0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[rate_id][rsvd0] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[rate_id][rsvd0]
netloc pcie_phy_top_inst|gen_os_ctrl[rate_id][rsvd0] 1 8 1 N 350
load net pcie_phy_top_inst|gen_os_ctrl[rate_id][speed_change] -attr @name gen_os_ctrl[rate_id][speed_change] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[rate_id][speed_change] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[rate_id][speed_change]
netloc pcie_phy_top_inst|gen_os_ctrl[rate_id][speed_change] 1 8 1 N 370
load net pcie_phy_top_inst|gen_os_ctrl[set_lane] -attr @name gen_os_ctrl[set_lane] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[set_lane] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[set_lane]
netloc pcie_phy_top_inst|gen_os_ctrl[set_lane] 1 8 1 N 390
load net pcie_phy_top_inst|gen_os_ctrl[set_link] -attr @name gen_os_ctrl[set_link] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[set_link] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[set_link]
netloc pcie_phy_top_inst|gen_os_ctrl[set_link] 1 8 1 N 410
load net pcie_phy_top_inst|gen_os_ctrl[set_speed_change] -attr @name gen_os_ctrl[set_speed_change] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[set_speed_change] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[set_speed_change]
netloc pcie_phy_top_inst|gen_os_ctrl[set_speed_change] 1 8 1 N 430
load net pcie_phy_top_inst|gen_os_ctrl[ts6_sym][quience_guarantee] -attr @name gen_os_ctrl[ts6_sym][quience_guarantee] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[ts6_sym][quience_guarantee] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[ts6_sym][quience_guarantee]
netloc pcie_phy_top_inst|gen_os_ctrl[ts6_sym][quience_guarantee] 1 8 1 N 450
load net pcie_phy_top_inst|gen_os_ctrl[ts6_sym][req_equal] -attr @name gen_os_ctrl[ts6_sym][req_equal] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[ts6_sym][req_equal] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[ts6_sym][req_equal]
netloc pcie_phy_top_inst|gen_os_ctrl[ts6_sym][req_equal] 1 8 1 N 470
load net pcie_phy_top_inst|gen_os_ctrl[ts6_sym][rsvd][0] -attr @name gen_os_ctrl[ts6_sym][rsvd][0] -attr @rip gen_os_ctrl_o[ts6_sym][rsvd][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[ts6_sym][rsvd][0] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[ts6_sym][rsvd][0]
load net pcie_phy_top_inst|gen_os_ctrl[ts6_sym][rsvd][1] -attr @name gen_os_ctrl[ts6_sym][rsvd][1] -attr @rip gen_os_ctrl_o[ts6_sym][rsvd][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[ts6_sym][rsvd][1] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[ts6_sym][rsvd][1]
load net pcie_phy_top_inst|gen_os_ctrl[ts6_sym][rsvd][2] -attr @name gen_os_ctrl[ts6_sym][rsvd][2] -attr @rip gen_os_ctrl_o[ts6_sym][rsvd][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[ts6_sym][rsvd][2] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[ts6_sym][rsvd][2]
load net pcie_phy_top_inst|gen_os_ctrl[ts6_sym][rsvd][3] -attr @name gen_os_ctrl[ts6_sym][rsvd][3] -attr @rip gen_os_ctrl_o[ts6_sym][rsvd][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[ts6_sym][rsvd][3] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[ts6_sym][rsvd][3]
load net pcie_phy_top_inst|gen_os_ctrl[ts6_sym][rsvd][4] -attr @name gen_os_ctrl[ts6_sym][rsvd][4] -attr @rip gen_os_ctrl_o[ts6_sym][rsvd][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[ts6_sym][rsvd][4] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[ts6_sym][rsvd][4]
load net pcie_phy_top_inst|gen_os_ctrl[ts6_sym][rsvd][5] -attr @name gen_os_ctrl[ts6_sym][rsvd][5] -attr @rip gen_os_ctrl_o[ts6_sym][rsvd][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[ts6_sym][rsvd][5] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[ts6_sym][rsvd][5]
load net pcie_phy_top_inst|gen_os_ctrl[valid] -attr @name gen_os_ctrl[valid] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst gen_os_ctrl_o[valid] -pin pcie_phy_top_inst|phy_transmit_inst gen_os_ctrl_i[valid]
netloc pcie_phy_top_inst|gen_os_ctrl[valid] 1 8 1 N 510
load net pcie_phy_top_inst|idle_valid -attr @name idle_valid -attr @rip idle_valid_o[0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst idle_valid_i[0] -pin pcie_phy_top_inst|phy_receive_inst idle_valid_o[0]
netloc pcie_phy_top_inst|idle_valid 1 7 1 3060 230n
load net pcie_phy_top_inst|lane_status0 -attr @name lane_status0 -pin pcie_phy_top_inst|lane_status0_i O -pin pcie_phy_top_inst|lane_status_reg[0] RST -pin pcie_phy_top_inst|num_active_lanes_i_i__0 S -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst rst_i -pin pcie_phy_top_inst|phy_receive_inst rst_i -pin pcie_phy_top_inst|phy_transmit_inst rst_i
netloc pcie_phy_top_inst|lane_status0 1 2 7 N 970N N 970 1620J 1060N 2000J 1150 2400 1120 3300 1130 4950J
load net pcie_phy_top_inst|lane_status0_i__0_n_0 -attr @name lane_status0_i__0_n_0 -pin pcie_phy_top_inst|lane_status0_i__0 O -pin pcie_phy_top_inst|lane_status_reg[0] SET
netloc pcie_phy_top_inst|lane_status0_i__0_n_0 1 2 1 980 830n
load net pcie_phy_top_inst|lane_status1 -attr @name lane_status1 -pin pcie_phy_top_inst|lane_status0_i__0 I1 -pin pcie_phy_top_inst|lane_status1_i O
netloc pcie_phy_top_inst|lane_status1 1 1 1 640 840n
load net pcie_phy_top_inst|link_up_o -attr @name link_up_o -hierPin pcie_phy_top_inst link_up_o -pin pcie_phy_top_inst|pcie_datalink_layer_inst phy_link_up_i -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst link_up_o -pin pcie_phy_top_inst|phy_receive_inst link_up_i -pin pcie_phy_top_inst|phy_transmit_inst link_up_i
netloc pcie_phy_top_inst|link_up_o 1 6 5 2560 480 3380J 1090 5010 1250 6070 1630 6650J
load net pcie_phy_top_inst|m_dllp_axis_tdata[0] -attr @name m_dllp_axis_tdata[0] -attr @rip m_dllp_axis_tdata[0] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[0] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[0]
load net pcie_phy_top_inst|m_dllp_axis_tdata[10] -attr @name m_dllp_axis_tdata[10] -attr @rip m_dllp_axis_tdata[10] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[10] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[10]
load net pcie_phy_top_inst|m_dllp_axis_tdata[11] -attr @name m_dllp_axis_tdata[11] -attr @rip m_dllp_axis_tdata[11] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[11] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[11]
load net pcie_phy_top_inst|m_dllp_axis_tdata[12] -attr @name m_dllp_axis_tdata[12] -attr @rip m_dllp_axis_tdata[12] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[12] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[12]
load net pcie_phy_top_inst|m_dllp_axis_tdata[13] -attr @name m_dllp_axis_tdata[13] -attr @rip m_dllp_axis_tdata[13] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[13] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[13]
load net pcie_phy_top_inst|m_dllp_axis_tdata[14] -attr @name m_dllp_axis_tdata[14] -attr @rip m_dllp_axis_tdata[14] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[14] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[14]
load net pcie_phy_top_inst|m_dllp_axis_tdata[15] -attr @name m_dllp_axis_tdata[15] -attr @rip m_dllp_axis_tdata[15] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[15] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[15]
load net pcie_phy_top_inst|m_dllp_axis_tdata[16] -attr @name m_dllp_axis_tdata[16] -attr @rip m_dllp_axis_tdata[16] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[16] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[16]
load net pcie_phy_top_inst|m_dllp_axis_tdata[17] -attr @name m_dllp_axis_tdata[17] -attr @rip m_dllp_axis_tdata[17] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[17] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[17]
load net pcie_phy_top_inst|m_dllp_axis_tdata[18] -attr @name m_dllp_axis_tdata[18] -attr @rip m_dllp_axis_tdata[18] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[18] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[18]
load net pcie_phy_top_inst|m_dllp_axis_tdata[19] -attr @name m_dllp_axis_tdata[19] -attr @rip m_dllp_axis_tdata[19] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[19] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[19]
load net pcie_phy_top_inst|m_dllp_axis_tdata[1] -attr @name m_dllp_axis_tdata[1] -attr @rip m_dllp_axis_tdata[1] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[1] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[1]
load net pcie_phy_top_inst|m_dllp_axis_tdata[20] -attr @name m_dllp_axis_tdata[20] -attr @rip m_dllp_axis_tdata[20] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[20] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[20]
load net pcie_phy_top_inst|m_dllp_axis_tdata[21] -attr @name m_dllp_axis_tdata[21] -attr @rip m_dllp_axis_tdata[21] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[21] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[21]
load net pcie_phy_top_inst|m_dllp_axis_tdata[22] -attr @name m_dllp_axis_tdata[22] -attr @rip m_dllp_axis_tdata[22] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[22] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[22]
load net pcie_phy_top_inst|m_dllp_axis_tdata[23] -attr @name m_dllp_axis_tdata[23] -attr @rip m_dllp_axis_tdata[23] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[23] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[23]
load net pcie_phy_top_inst|m_dllp_axis_tdata[24] -attr @name m_dllp_axis_tdata[24] -attr @rip m_dllp_axis_tdata[24] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[24] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[24]
load net pcie_phy_top_inst|m_dllp_axis_tdata[25] -attr @name m_dllp_axis_tdata[25] -attr @rip m_dllp_axis_tdata[25] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[25] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[25]
load net pcie_phy_top_inst|m_dllp_axis_tdata[26] -attr @name m_dllp_axis_tdata[26] -attr @rip m_dllp_axis_tdata[26] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[26] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[26]
load net pcie_phy_top_inst|m_dllp_axis_tdata[27] -attr @name m_dllp_axis_tdata[27] -attr @rip m_dllp_axis_tdata[27] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[27] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[27]
load net pcie_phy_top_inst|m_dllp_axis_tdata[28] -attr @name m_dllp_axis_tdata[28] -attr @rip m_dllp_axis_tdata[28] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[28] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[28]
load net pcie_phy_top_inst|m_dllp_axis_tdata[29] -attr @name m_dllp_axis_tdata[29] -attr @rip m_dllp_axis_tdata[29] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[29] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[29]
load net pcie_phy_top_inst|m_dllp_axis_tdata[2] -attr @name m_dllp_axis_tdata[2] -attr @rip m_dllp_axis_tdata[2] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[2] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[2]
load net pcie_phy_top_inst|m_dllp_axis_tdata[30] -attr @name m_dllp_axis_tdata[30] -attr @rip m_dllp_axis_tdata[30] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[30] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[30]
load net pcie_phy_top_inst|m_dllp_axis_tdata[31] -attr @name m_dllp_axis_tdata[31] -attr @rip m_dllp_axis_tdata[31] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[31] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[31]
load net pcie_phy_top_inst|m_dllp_axis_tdata[3] -attr @name m_dllp_axis_tdata[3] -attr @rip m_dllp_axis_tdata[3] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[3] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[3]
load net pcie_phy_top_inst|m_dllp_axis_tdata[4] -attr @name m_dllp_axis_tdata[4] -attr @rip m_dllp_axis_tdata[4] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[4] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[4]
load net pcie_phy_top_inst|m_dllp_axis_tdata[5] -attr @name m_dllp_axis_tdata[5] -attr @rip m_dllp_axis_tdata[5] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[5] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[5]
load net pcie_phy_top_inst|m_dllp_axis_tdata[6] -attr @name m_dllp_axis_tdata[6] -attr @rip m_dllp_axis_tdata[6] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[6] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[6]
load net pcie_phy_top_inst|m_dllp_axis_tdata[7] -attr @name m_dllp_axis_tdata[7] -attr @rip m_dllp_axis_tdata[7] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[7] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[7]
load net pcie_phy_top_inst|m_dllp_axis_tdata[8] -attr @name m_dllp_axis_tdata[8] -attr @rip m_dllp_axis_tdata[8] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[8] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[8]
load net pcie_phy_top_inst|m_dllp_axis_tdata[9] -attr @name m_dllp_axis_tdata[9] -attr @rip m_dllp_axis_tdata[9] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tdata[9] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tdata[9]
load net pcie_phy_top_inst|m_dllp_axis_tkeep[0] -attr @name m_dllp_axis_tkeep[0] -attr @rip m_dllp_axis_tkeep[0] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tkeep[0] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tkeep[0]
load net pcie_phy_top_inst|m_dllp_axis_tkeep[1] -attr @name m_dllp_axis_tkeep[1] -attr @rip m_dllp_axis_tkeep[1] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tkeep[1] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tkeep[1]
load net pcie_phy_top_inst|m_dllp_axis_tkeep[2] -attr @name m_dllp_axis_tkeep[2] -attr @rip m_dllp_axis_tkeep[2] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tkeep[2] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tkeep[2]
load net pcie_phy_top_inst|m_dllp_axis_tkeep[3] -attr @name m_dllp_axis_tkeep[3] -attr @rip m_dllp_axis_tkeep[3] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tkeep[3] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tkeep[3]
load net pcie_phy_top_inst|m_dllp_axis_tlast -attr @name m_dllp_axis_tlast -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tlast -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tlast
netloc pcie_phy_top_inst|m_dllp_axis_tlast 1 7 3 3220 1330 NJ 1330 NJ
load net pcie_phy_top_inst|m_dllp_axis_tready -attr @name m_dllp_axis_tready -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tready -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tready
netloc pcie_phy_top_inst|m_dllp_axis_tready 1 6 5 2540 1590 NJ 1590 NJ 1590 5750J 1610 6550
load net pcie_phy_top_inst|m_dllp_axis_tuser[0] -attr @name m_dllp_axis_tuser[0] -attr @rip m_dllp_axis_tuser[0] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tuser[0] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tuser[0]
load net pcie_phy_top_inst|m_dllp_axis_tuser[1] -attr @name m_dllp_axis_tuser[1] -attr @rip m_dllp_axis_tuser[1] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tuser[1] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tuser[1]
load net pcie_phy_top_inst|m_dllp_axis_tuser[2] -attr @name m_dllp_axis_tuser[2] -attr @rip m_dllp_axis_tuser[2] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tuser[2] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tuser[2]
load net pcie_phy_top_inst|m_dllp_axis_tuser[3] -attr @name m_dllp_axis_tuser[3] -attr @rip m_dllp_axis_tuser[3] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tuser[3] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tuser[3]
load net pcie_phy_top_inst|m_dllp_axis_tuser[4] -attr @name m_dllp_axis_tuser[4] -attr @rip m_dllp_axis_tuser[4] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tuser[4] -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tuser[4]
load net pcie_phy_top_inst|m_dllp_axis_tvalid -attr @name m_dllp_axis_tvalid -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_phy_axis_tvalid -pin pcie_phy_top_inst|phy_receive_inst m_dllp_axis_tvalid
netloc pcie_phy_top_inst|m_dllp_axis_tvalid 1 7 3 3160 1370 NJ 1370 NJ
load net pcie_phy_top_inst|m_tlp_axis_tdata[0] -attr @name m_tlp_axis_tdata[0] -attr @rip m_tlp_axis_tdata[0] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[0] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[0]
load net pcie_phy_top_inst|m_tlp_axis_tdata[10] -attr @name m_tlp_axis_tdata[10] -attr @rip m_tlp_axis_tdata[10] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[10] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[10]
load net pcie_phy_top_inst|m_tlp_axis_tdata[11] -attr @name m_tlp_axis_tdata[11] -attr @rip m_tlp_axis_tdata[11] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[11] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[11]
load net pcie_phy_top_inst|m_tlp_axis_tdata[12] -attr @name m_tlp_axis_tdata[12] -attr @rip m_tlp_axis_tdata[12] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[12] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[12]
load net pcie_phy_top_inst|m_tlp_axis_tdata[13] -attr @name m_tlp_axis_tdata[13] -attr @rip m_tlp_axis_tdata[13] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[13] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[13]
load net pcie_phy_top_inst|m_tlp_axis_tdata[14] -attr @name m_tlp_axis_tdata[14] -attr @rip m_tlp_axis_tdata[14] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[14] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[14]
load net pcie_phy_top_inst|m_tlp_axis_tdata[15] -attr @name m_tlp_axis_tdata[15] -attr @rip m_tlp_axis_tdata[15] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[15] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[15]
load net pcie_phy_top_inst|m_tlp_axis_tdata[16] -attr @name m_tlp_axis_tdata[16] -attr @rip m_tlp_axis_tdata[16] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[16] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[16]
load net pcie_phy_top_inst|m_tlp_axis_tdata[17] -attr @name m_tlp_axis_tdata[17] -attr @rip m_tlp_axis_tdata[17] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[17] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[17]
load net pcie_phy_top_inst|m_tlp_axis_tdata[18] -attr @name m_tlp_axis_tdata[18] -attr @rip m_tlp_axis_tdata[18] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[18] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[18]
load net pcie_phy_top_inst|m_tlp_axis_tdata[19] -attr @name m_tlp_axis_tdata[19] -attr @rip m_tlp_axis_tdata[19] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[19] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[19]
load net pcie_phy_top_inst|m_tlp_axis_tdata[1] -attr @name m_tlp_axis_tdata[1] -attr @rip m_tlp_axis_tdata[1] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[1] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[1]
load net pcie_phy_top_inst|m_tlp_axis_tdata[20] -attr @name m_tlp_axis_tdata[20] -attr @rip m_tlp_axis_tdata[20] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[20] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[20]
load net pcie_phy_top_inst|m_tlp_axis_tdata[21] -attr @name m_tlp_axis_tdata[21] -attr @rip m_tlp_axis_tdata[21] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[21] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[21]
load net pcie_phy_top_inst|m_tlp_axis_tdata[22] -attr @name m_tlp_axis_tdata[22] -attr @rip m_tlp_axis_tdata[22] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[22] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[22]
load net pcie_phy_top_inst|m_tlp_axis_tdata[23] -attr @name m_tlp_axis_tdata[23] -attr @rip m_tlp_axis_tdata[23] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[23] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[23]
load net pcie_phy_top_inst|m_tlp_axis_tdata[24] -attr @name m_tlp_axis_tdata[24] -attr @rip m_tlp_axis_tdata[24] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[24] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[24]
load net pcie_phy_top_inst|m_tlp_axis_tdata[25] -attr @name m_tlp_axis_tdata[25] -attr @rip m_tlp_axis_tdata[25] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[25] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[25]
load net pcie_phy_top_inst|m_tlp_axis_tdata[26] -attr @name m_tlp_axis_tdata[26] -attr @rip m_tlp_axis_tdata[26] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[26] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[26]
load net pcie_phy_top_inst|m_tlp_axis_tdata[27] -attr @name m_tlp_axis_tdata[27] -attr @rip m_tlp_axis_tdata[27] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[27] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[27]
load net pcie_phy_top_inst|m_tlp_axis_tdata[28] -attr @name m_tlp_axis_tdata[28] -attr @rip m_tlp_axis_tdata[28] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[28] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[28]
load net pcie_phy_top_inst|m_tlp_axis_tdata[29] -attr @name m_tlp_axis_tdata[29] -attr @rip m_tlp_axis_tdata[29] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[29] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[29]
load net pcie_phy_top_inst|m_tlp_axis_tdata[2] -attr @name m_tlp_axis_tdata[2] -attr @rip m_tlp_axis_tdata[2] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[2] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[2]
load net pcie_phy_top_inst|m_tlp_axis_tdata[30] -attr @name m_tlp_axis_tdata[30] -attr @rip m_tlp_axis_tdata[30] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[30] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[30]
load net pcie_phy_top_inst|m_tlp_axis_tdata[31] -attr @name m_tlp_axis_tdata[31] -attr @rip m_tlp_axis_tdata[31] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[31] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[31]
load net pcie_phy_top_inst|m_tlp_axis_tdata[3] -attr @name m_tlp_axis_tdata[3] -attr @rip m_tlp_axis_tdata[3] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[3] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[3]
load net pcie_phy_top_inst|m_tlp_axis_tdata[4] -attr @name m_tlp_axis_tdata[4] -attr @rip m_tlp_axis_tdata[4] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[4] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[4]
load net pcie_phy_top_inst|m_tlp_axis_tdata[5] -attr @name m_tlp_axis_tdata[5] -attr @rip m_tlp_axis_tdata[5] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[5] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[5]
load net pcie_phy_top_inst|m_tlp_axis_tdata[6] -attr @name m_tlp_axis_tdata[6] -attr @rip m_tlp_axis_tdata[6] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[6] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[6]
load net pcie_phy_top_inst|m_tlp_axis_tdata[7] -attr @name m_tlp_axis_tdata[7] -attr @rip m_tlp_axis_tdata[7] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[7] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[7]
load net pcie_phy_top_inst|m_tlp_axis_tdata[8] -attr @name m_tlp_axis_tdata[8] -attr @rip m_tlp_axis_tdata[8] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[8] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[8]
load net pcie_phy_top_inst|m_tlp_axis_tdata[9] -attr @name m_tlp_axis_tdata[9] -attr @rip m_tlp_axis_tdata[9] -hierPin pcie_phy_top_inst m_tlp_axis_tdata[9] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tdata[9]
load net pcie_phy_top_inst|m_tlp_axis_tkeep[0] -attr @name m_tlp_axis_tkeep[0] -attr @rip m_tlp_axis_tkeep[0] -hierPin pcie_phy_top_inst m_tlp_axis_tkeep[0] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tkeep[0]
load net pcie_phy_top_inst|m_tlp_axis_tkeep[1] -attr @name m_tlp_axis_tkeep[1] -attr @rip m_tlp_axis_tkeep[1] -hierPin pcie_phy_top_inst m_tlp_axis_tkeep[1] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tkeep[1]
load net pcie_phy_top_inst|m_tlp_axis_tkeep[2] -attr @name m_tlp_axis_tkeep[2] -attr @rip m_tlp_axis_tkeep[2] -hierPin pcie_phy_top_inst m_tlp_axis_tkeep[2] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tkeep[2]
load net pcie_phy_top_inst|m_tlp_axis_tkeep[3] -attr @name m_tlp_axis_tkeep[3] -attr @rip m_tlp_axis_tkeep[3] -hierPin pcie_phy_top_inst m_tlp_axis_tkeep[3] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tkeep[3]
load net pcie_phy_top_inst|m_tlp_axis_tlast -attr @name m_tlp_axis_tlast -hierPin pcie_phy_top_inst m_tlp_axis_tlast -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tlast
netloc pcie_phy_top_inst|m_tlp_axis_tlast 1 10 1 N 1370
load net pcie_phy_top_inst|m_tlp_axis_tready -attr @name m_tlp_axis_tready -hierPin pcie_phy_top_inst m_tlp_axis_tready -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tready
netloc pcie_phy_top_inst|m_tlp_axis_tready 1 0 10 260J 1120 NJ 1120 940J 1160 NJ 1160 1580J 1230 NJ 1230 NJ 1230 NJ 1230 4990J 1190 5730
load net pcie_phy_top_inst|m_tlp_axis_tuser[0] -attr @name m_tlp_axis_tuser[0] -attr @rip m_tlp_axis_tuser[0] -hierPin pcie_phy_top_inst m_tlp_axis_tuser[0] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tuser[0]
load net pcie_phy_top_inst|m_tlp_axis_tuser[1] -attr @name m_tlp_axis_tuser[1] -attr @rip m_tlp_axis_tuser[1] -hierPin pcie_phy_top_inst m_tlp_axis_tuser[1] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tuser[1]
load net pcie_phy_top_inst|m_tlp_axis_tuser[2] -attr @name m_tlp_axis_tuser[2] -attr @rip m_tlp_axis_tuser[2] -hierPin pcie_phy_top_inst m_tlp_axis_tuser[2] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tuser[2]
load net pcie_phy_top_inst|m_tlp_axis_tuser[3] -attr @name m_tlp_axis_tuser[3] -attr @rip m_tlp_axis_tuser[3] -hierPin pcie_phy_top_inst m_tlp_axis_tuser[3] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tuser[3]
load net pcie_phy_top_inst|m_tlp_axis_tuser[4] -attr @name m_tlp_axis_tuser[4] -attr @rip m_tlp_axis_tuser[4] -hierPin pcie_phy_top_inst m_tlp_axis_tuser[4] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tuser[4]
load net pcie_phy_top_inst|m_tlp_axis_tvalid -attr @name m_tlp_axis_tvalid -hierPin pcie_phy_top_inst m_tlp_axis_tvalid -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_tlp_axis_tvalid
netloc pcie_phy_top_inst|m_tlp_axis_tvalid 1 10 1 N 1410
load net pcie_phy_top_inst|num_active_lanes_i[0] -attr @name num_active_lanes_i[0] -attr @rip 0 -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] Q[0] -pin pcie_phy_top_inst|phy_receive_inst num_active_lanes_i[0] -pin pcie_phy_top_inst|phy_transmit_inst num_active_lanes_i[0]
load net pcie_phy_top_inst|num_active_lanes_i[1] -attr @name num_active_lanes_i[1] -attr @rip 1 -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] Q[1] -pin pcie_phy_top_inst|phy_receive_inst num_active_lanes_i[1] -pin pcie_phy_top_inst|phy_transmit_inst num_active_lanes_i[1]
load net pcie_phy_top_inst|num_active_lanes_i[2] -attr @name num_active_lanes_i[2] -attr @rip 2 -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] Q[2] -pin pcie_phy_top_inst|phy_receive_inst num_active_lanes_i[2] -pin pcie_phy_top_inst|phy_transmit_inst num_active_lanes_i[2]
load net pcie_phy_top_inst|num_active_lanes_i[3] -attr @name num_active_lanes_i[3] -attr @rip 3 -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] Q[3] -pin pcie_phy_top_inst|phy_receive_inst num_active_lanes_i[3] -pin pcie_phy_top_inst|phy_transmit_inst num_active_lanes_i[3]
load net pcie_phy_top_inst|num_active_lanes_i[4] -attr @name num_active_lanes_i[4] -attr @rip 4 -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] Q[4] -pin pcie_phy_top_inst|phy_receive_inst num_active_lanes_i[4] -pin pcie_phy_top_inst|phy_transmit_inst num_active_lanes_i[4]
load net pcie_phy_top_inst|num_active_lanes_i[5] -attr @name num_active_lanes_i[5] -attr @rip 5 -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] Q[5] -pin pcie_phy_top_inst|phy_receive_inst num_active_lanes_i[5] -pin pcie_phy_top_inst|phy_transmit_inst num_active_lanes_i[5]
load net pcie_phy_top_inst|num_active_lanes_i__0[0] -attr @name num_active_lanes_i__0[0] -attr @rip O[0] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 O[0] -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] RST[0]
load net pcie_phy_top_inst|num_active_lanes_i__0[1] -attr @name num_active_lanes_i__0[1] -attr @rip O[1] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 O[1] -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] RST[1]
load net pcie_phy_top_inst|num_active_lanes_i__0[2] -attr @name num_active_lanes_i__0[2] -attr @rip O[2] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 O[2] -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] RST[2]
load net pcie_phy_top_inst|num_active_lanes_i__0[3] -attr @name num_active_lanes_i__0[3] -attr @rip O[3] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 O[3] -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] RST[3]
load net pcie_phy_top_inst|num_active_lanes_i__0[4] -attr @name num_active_lanes_i__0[4] -attr @rip O[4] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 O[4] -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] RST[4]
load net pcie_phy_top_inst|num_active_lanes_i__0[5] -attr @name num_active_lanes_i__0[5] -attr @rip O[5] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 O[5] -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] RST[5]
load net pcie_phy_top_inst|num_active_lanes_i_i__1_n_0 -attr @name num_active_lanes_i_i__1_n_0 -attr @rip O[5] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 O[5]
load net pcie_phy_top_inst|num_active_lanes_i_i__1_n_1 -attr @name num_active_lanes_i_i__1_n_1 -attr @rip O[4] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 O[4]
load net pcie_phy_top_inst|num_active_lanes_i_i__1_n_2 -attr @name num_active_lanes_i_i__1_n_2 -attr @rip O[3] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 O[3]
load net pcie_phy_top_inst|num_active_lanes_i_i__1_n_3 -attr @name num_active_lanes_i_i__1_n_3 -attr @rip O[2] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 O[2]
load net pcie_phy_top_inst|num_active_lanes_i_i__1_n_4 -attr @name num_active_lanes_i_i__1_n_4 -attr @rip O[1] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 O[1]
load net pcie_phy_top_inst|num_active_lanes_i_i__1_n_5 -attr @name num_active_lanes_i_i__1_n_5 -attr @rip O[0] -pin pcie_phy_top_inst|num_active_lanes_i_i__1 O[0] -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] SET[0]
load net pcie_phy_top_inst|num_active_lanes_i_i_n_0 -attr @name num_active_lanes_i_i_n_0 -attr @rip O[5] -pin pcie_phy_top_inst|num_active_lanes_i_i O[5] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 I1[5]
load net pcie_phy_top_inst|num_active_lanes_i_i_n_1 -attr @name num_active_lanes_i_i_n_1 -attr @rip O[4] -pin pcie_phy_top_inst|num_active_lanes_i_i O[4] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 I1[4]
load net pcie_phy_top_inst|num_active_lanes_i_i_n_2 -attr @name num_active_lanes_i_i_n_2 -attr @rip O[3] -pin pcie_phy_top_inst|num_active_lanes_i_i O[3] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 I1[3]
load net pcie_phy_top_inst|num_active_lanes_i_i_n_3 -attr @name num_active_lanes_i_i_n_3 -attr @rip O[2] -pin pcie_phy_top_inst|num_active_lanes_i_i O[2] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 I1[2]
load net pcie_phy_top_inst|num_active_lanes_i_i_n_4 -attr @name num_active_lanes_i_i_n_4 -attr @rip O[1] -pin pcie_phy_top_inst|num_active_lanes_i_i O[1] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 I1[1]
load net pcie_phy_top_inst|num_active_lanes_i_i_n_5 -attr @name num_active_lanes_i_i_n_5 -attr @rip O[0] -pin pcie_phy_top_inst|num_active_lanes_i_i O[0] -pin pcie_phy_top_inst|num_active_lanes_i_i__0 I1[0]
load net pcie_phy_top_inst|ordered_set[symbols][0][0] -attr @name ordered_set[symbols][0][0] -attr @rip ordered_set_o[symbols][0][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][0][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][0][0]
load net pcie_phy_top_inst|ordered_set[symbols][0][1] -attr @name ordered_set[symbols][0][1] -attr @rip ordered_set_o[symbols][0][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][0][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][0][1]
load net pcie_phy_top_inst|ordered_set[symbols][0][2] -attr @name ordered_set[symbols][0][2] -attr @rip ordered_set_o[symbols][0][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][0][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][0][2]
load net pcie_phy_top_inst|ordered_set[symbols][0][3] -attr @name ordered_set[symbols][0][3] -attr @rip ordered_set_o[symbols][0][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][0][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][0][3]
load net pcie_phy_top_inst|ordered_set[symbols][0][4] -attr @name ordered_set[symbols][0][4] -attr @rip ordered_set_o[symbols][0][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][0][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][0][4]
load net pcie_phy_top_inst|ordered_set[symbols][0][5] -attr @name ordered_set[symbols][0][5] -attr @rip ordered_set_o[symbols][0][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][0][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][0][5]
load net pcie_phy_top_inst|ordered_set[symbols][0][6] -attr @name ordered_set[symbols][0][6] -attr @rip ordered_set_o[symbols][0][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][0][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][0][6]
load net pcie_phy_top_inst|ordered_set[symbols][0][7] -attr @name ordered_set[symbols][0][7] -attr @rip ordered_set_o[symbols][0][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][0][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][0][7]
load net pcie_phy_top_inst|ordered_set[symbols][10][0] -attr @name ordered_set[symbols][10][0] -attr @rip ordered_set_o[symbols][10][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][10][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][10][0]
load net pcie_phy_top_inst|ordered_set[symbols][10][1] -attr @name ordered_set[symbols][10][1] -attr @rip ordered_set_o[symbols][10][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][10][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][10][1]
load net pcie_phy_top_inst|ordered_set[symbols][10][2] -attr @name ordered_set[symbols][10][2] -attr @rip ordered_set_o[symbols][10][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][10][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][10][2]
load net pcie_phy_top_inst|ordered_set[symbols][10][3] -attr @name ordered_set[symbols][10][3] -attr @rip ordered_set_o[symbols][10][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][10][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][10][3]
load net pcie_phy_top_inst|ordered_set[symbols][10][4] -attr @name ordered_set[symbols][10][4] -attr @rip ordered_set_o[symbols][10][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][10][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][10][4]
load net pcie_phy_top_inst|ordered_set[symbols][10][5] -attr @name ordered_set[symbols][10][5] -attr @rip ordered_set_o[symbols][10][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][10][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][10][5]
load net pcie_phy_top_inst|ordered_set[symbols][10][6] -attr @name ordered_set[symbols][10][6] -attr @rip ordered_set_o[symbols][10][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][10][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][10][6]
load net pcie_phy_top_inst|ordered_set[symbols][10][7] -attr @name ordered_set[symbols][10][7] -attr @rip ordered_set_o[symbols][10][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][10][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][10][7]
load net pcie_phy_top_inst|ordered_set[symbols][11][0] -attr @name ordered_set[symbols][11][0] -attr @rip ordered_set_o[symbols][11][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][11][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][11][0]
load net pcie_phy_top_inst|ordered_set[symbols][11][1] -attr @name ordered_set[symbols][11][1] -attr @rip ordered_set_o[symbols][11][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][11][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][11][1]
load net pcie_phy_top_inst|ordered_set[symbols][11][2] -attr @name ordered_set[symbols][11][2] -attr @rip ordered_set_o[symbols][11][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][11][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][11][2]
load net pcie_phy_top_inst|ordered_set[symbols][11][3] -attr @name ordered_set[symbols][11][3] -attr @rip ordered_set_o[symbols][11][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][11][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][11][3]
load net pcie_phy_top_inst|ordered_set[symbols][11][4] -attr @name ordered_set[symbols][11][4] -attr @rip ordered_set_o[symbols][11][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][11][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][11][4]
load net pcie_phy_top_inst|ordered_set[symbols][11][5] -attr @name ordered_set[symbols][11][5] -attr @rip ordered_set_o[symbols][11][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][11][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][11][5]
load net pcie_phy_top_inst|ordered_set[symbols][11][6] -attr @name ordered_set[symbols][11][6] -attr @rip ordered_set_o[symbols][11][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][11][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][11][6]
load net pcie_phy_top_inst|ordered_set[symbols][11][7] -attr @name ordered_set[symbols][11][7] -attr @rip ordered_set_o[symbols][11][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][11][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][11][7]
load net pcie_phy_top_inst|ordered_set[symbols][12][0] -attr @name ordered_set[symbols][12][0] -attr @rip ordered_set_o[symbols][12][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][12][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][12][0]
load net pcie_phy_top_inst|ordered_set[symbols][12][1] -attr @name ordered_set[symbols][12][1] -attr @rip ordered_set_o[symbols][12][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][12][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][12][1]
load net pcie_phy_top_inst|ordered_set[symbols][12][2] -attr @name ordered_set[symbols][12][2] -attr @rip ordered_set_o[symbols][12][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][12][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][12][2]
load net pcie_phy_top_inst|ordered_set[symbols][12][3] -attr @name ordered_set[symbols][12][3] -attr @rip ordered_set_o[symbols][12][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][12][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][12][3]
load net pcie_phy_top_inst|ordered_set[symbols][12][4] -attr @name ordered_set[symbols][12][4] -attr @rip ordered_set_o[symbols][12][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][12][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][12][4]
load net pcie_phy_top_inst|ordered_set[symbols][12][5] -attr @name ordered_set[symbols][12][5] -attr @rip ordered_set_o[symbols][12][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][12][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][12][5]
load net pcie_phy_top_inst|ordered_set[symbols][12][6] -attr @name ordered_set[symbols][12][6] -attr @rip ordered_set_o[symbols][12][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][12][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][12][6]
load net pcie_phy_top_inst|ordered_set[symbols][12][7] -attr @name ordered_set[symbols][12][7] -attr @rip ordered_set_o[symbols][12][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][12][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][12][7]
load net pcie_phy_top_inst|ordered_set[symbols][13][0] -attr @name ordered_set[symbols][13][0] -attr @rip ordered_set_o[symbols][13][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][13][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][13][0]
load net pcie_phy_top_inst|ordered_set[symbols][13][1] -attr @name ordered_set[symbols][13][1] -attr @rip ordered_set_o[symbols][13][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][13][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][13][1]
load net pcie_phy_top_inst|ordered_set[symbols][13][2] -attr @name ordered_set[symbols][13][2] -attr @rip ordered_set_o[symbols][13][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][13][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][13][2]
load net pcie_phy_top_inst|ordered_set[symbols][13][3] -attr @name ordered_set[symbols][13][3] -attr @rip ordered_set_o[symbols][13][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][13][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][13][3]
load net pcie_phy_top_inst|ordered_set[symbols][13][4] -attr @name ordered_set[symbols][13][4] -attr @rip ordered_set_o[symbols][13][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][13][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][13][4]
load net pcie_phy_top_inst|ordered_set[symbols][13][5] -attr @name ordered_set[symbols][13][5] -attr @rip ordered_set_o[symbols][13][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][13][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][13][5]
load net pcie_phy_top_inst|ordered_set[symbols][13][6] -attr @name ordered_set[symbols][13][6] -attr @rip ordered_set_o[symbols][13][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][13][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][13][6]
load net pcie_phy_top_inst|ordered_set[symbols][13][7] -attr @name ordered_set[symbols][13][7] -attr @rip ordered_set_o[symbols][13][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][13][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][13][7]
load net pcie_phy_top_inst|ordered_set[symbols][14][0] -attr @name ordered_set[symbols][14][0] -attr @rip ordered_set_o[symbols][14][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][14][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][14][0]
load net pcie_phy_top_inst|ordered_set[symbols][14][1] -attr @name ordered_set[symbols][14][1] -attr @rip ordered_set_o[symbols][14][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][14][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][14][1]
load net pcie_phy_top_inst|ordered_set[symbols][14][2] -attr @name ordered_set[symbols][14][2] -attr @rip ordered_set_o[symbols][14][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][14][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][14][2]
load net pcie_phy_top_inst|ordered_set[symbols][14][3] -attr @name ordered_set[symbols][14][3] -attr @rip ordered_set_o[symbols][14][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][14][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][14][3]
load net pcie_phy_top_inst|ordered_set[symbols][14][4] -attr @name ordered_set[symbols][14][4] -attr @rip ordered_set_o[symbols][14][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][14][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][14][4]
load net pcie_phy_top_inst|ordered_set[symbols][14][5] -attr @name ordered_set[symbols][14][5] -attr @rip ordered_set_o[symbols][14][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][14][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][14][5]
load net pcie_phy_top_inst|ordered_set[symbols][14][6] -attr @name ordered_set[symbols][14][6] -attr @rip ordered_set_o[symbols][14][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][14][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][14][6]
load net pcie_phy_top_inst|ordered_set[symbols][14][7] -attr @name ordered_set[symbols][14][7] -attr @rip ordered_set_o[symbols][14][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][14][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][14][7]
load net pcie_phy_top_inst|ordered_set[symbols][15][0] -attr @name ordered_set[symbols][15][0] -attr @rip ordered_set_o[symbols][15][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][15][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][15][0]
load net pcie_phy_top_inst|ordered_set[symbols][15][1] -attr @name ordered_set[symbols][15][1] -attr @rip ordered_set_o[symbols][15][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][15][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][15][1]
load net pcie_phy_top_inst|ordered_set[symbols][15][2] -attr @name ordered_set[symbols][15][2] -attr @rip ordered_set_o[symbols][15][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][15][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][15][2]
load net pcie_phy_top_inst|ordered_set[symbols][15][3] -attr @name ordered_set[symbols][15][3] -attr @rip ordered_set_o[symbols][15][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][15][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][15][3]
load net pcie_phy_top_inst|ordered_set[symbols][15][4] -attr @name ordered_set[symbols][15][4] -attr @rip ordered_set_o[symbols][15][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][15][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][15][4]
load net pcie_phy_top_inst|ordered_set[symbols][15][5] -attr @name ordered_set[symbols][15][5] -attr @rip ordered_set_o[symbols][15][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][15][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][15][5]
load net pcie_phy_top_inst|ordered_set[symbols][15][6] -attr @name ordered_set[symbols][15][6] -attr @rip ordered_set_o[symbols][15][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][15][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][15][6]
load net pcie_phy_top_inst|ordered_set[symbols][15][7] -attr @name ordered_set[symbols][15][7] -attr @rip ordered_set_o[symbols][15][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][15][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][15][7]
load net pcie_phy_top_inst|ordered_set[symbols][1][0] -attr @name ordered_set[symbols][1][0] -attr @rip ordered_set_o[symbols][1][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][1][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][1][0]
load net pcie_phy_top_inst|ordered_set[symbols][1][1] -attr @name ordered_set[symbols][1][1] -attr @rip ordered_set_o[symbols][1][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][1][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][1][1]
load net pcie_phy_top_inst|ordered_set[symbols][1][2] -attr @name ordered_set[symbols][1][2] -attr @rip ordered_set_o[symbols][1][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][1][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][1][2]
load net pcie_phy_top_inst|ordered_set[symbols][1][3] -attr @name ordered_set[symbols][1][3] -attr @rip ordered_set_o[symbols][1][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][1][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][1][3]
load net pcie_phy_top_inst|ordered_set[symbols][1][4] -attr @name ordered_set[symbols][1][4] -attr @rip ordered_set_o[symbols][1][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][1][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][1][4]
load net pcie_phy_top_inst|ordered_set[symbols][1][5] -attr @name ordered_set[symbols][1][5] -attr @rip ordered_set_o[symbols][1][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][1][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][1][5]
load net pcie_phy_top_inst|ordered_set[symbols][1][6] -attr @name ordered_set[symbols][1][6] -attr @rip ordered_set_o[symbols][1][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][1][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][1][6]
load net pcie_phy_top_inst|ordered_set[symbols][1][7] -attr @name ordered_set[symbols][1][7] -attr @rip ordered_set_o[symbols][1][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][1][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][1][7]
load net pcie_phy_top_inst|ordered_set[symbols][2][0] -attr @name ordered_set[symbols][2][0] -attr @rip ordered_set_o[symbols][2][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][2][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][2][0]
load net pcie_phy_top_inst|ordered_set[symbols][2][1] -attr @name ordered_set[symbols][2][1] -attr @rip ordered_set_o[symbols][2][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][2][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][2][1]
load net pcie_phy_top_inst|ordered_set[symbols][2][2] -attr @name ordered_set[symbols][2][2] -attr @rip ordered_set_o[symbols][2][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][2][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][2][2]
load net pcie_phy_top_inst|ordered_set[symbols][2][3] -attr @name ordered_set[symbols][2][3] -attr @rip ordered_set_o[symbols][2][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][2][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][2][3]
load net pcie_phy_top_inst|ordered_set[symbols][2][4] -attr @name ordered_set[symbols][2][4] -attr @rip ordered_set_o[symbols][2][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][2][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][2][4]
load net pcie_phy_top_inst|ordered_set[symbols][2][5] -attr @name ordered_set[symbols][2][5] -attr @rip ordered_set_o[symbols][2][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][2][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][2][5]
load net pcie_phy_top_inst|ordered_set[symbols][2][6] -attr @name ordered_set[symbols][2][6] -attr @rip ordered_set_o[symbols][2][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][2][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][2][6]
load net pcie_phy_top_inst|ordered_set[symbols][2][7] -attr @name ordered_set[symbols][2][7] -attr @rip ordered_set_o[symbols][2][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][2][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][2][7]
load net pcie_phy_top_inst|ordered_set[symbols][3][0] -attr @name ordered_set[symbols][3][0] -attr @rip ordered_set_o[symbols][3][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][3][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][3][0]
load net pcie_phy_top_inst|ordered_set[symbols][3][1] -attr @name ordered_set[symbols][3][1] -attr @rip ordered_set_o[symbols][3][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][3][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][3][1]
load net pcie_phy_top_inst|ordered_set[symbols][3][2] -attr @name ordered_set[symbols][3][2] -attr @rip ordered_set_o[symbols][3][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][3][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][3][2]
load net pcie_phy_top_inst|ordered_set[symbols][3][3] -attr @name ordered_set[symbols][3][3] -attr @rip ordered_set_o[symbols][3][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][3][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][3][3]
load net pcie_phy_top_inst|ordered_set[symbols][3][4] -attr @name ordered_set[symbols][3][4] -attr @rip ordered_set_o[symbols][3][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][3][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][3][4]
load net pcie_phy_top_inst|ordered_set[symbols][3][5] -attr @name ordered_set[symbols][3][5] -attr @rip ordered_set_o[symbols][3][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][3][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][3][5]
load net pcie_phy_top_inst|ordered_set[symbols][3][6] -attr @name ordered_set[symbols][3][6] -attr @rip ordered_set_o[symbols][3][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][3][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][3][6]
load net pcie_phy_top_inst|ordered_set[symbols][3][7] -attr @name ordered_set[symbols][3][7] -attr @rip ordered_set_o[symbols][3][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][3][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][3][7]
load net pcie_phy_top_inst|ordered_set[symbols][4][0] -attr @name ordered_set[symbols][4][0] -attr @rip ordered_set_o[symbols][4][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][4][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][4][0]
load net pcie_phy_top_inst|ordered_set[symbols][4][1] -attr @name ordered_set[symbols][4][1] -attr @rip ordered_set_o[symbols][4][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][4][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][4][1]
load net pcie_phy_top_inst|ordered_set[symbols][4][2] -attr @name ordered_set[symbols][4][2] -attr @rip ordered_set_o[symbols][4][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][4][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][4][2]
load net pcie_phy_top_inst|ordered_set[symbols][4][3] -attr @name ordered_set[symbols][4][3] -attr @rip ordered_set_o[symbols][4][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][4][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][4][3]
load net pcie_phy_top_inst|ordered_set[symbols][4][4] -attr @name ordered_set[symbols][4][4] -attr @rip ordered_set_o[symbols][4][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][4][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][4][4]
load net pcie_phy_top_inst|ordered_set[symbols][4][5] -attr @name ordered_set[symbols][4][5] -attr @rip ordered_set_o[symbols][4][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][4][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][4][5]
load net pcie_phy_top_inst|ordered_set[symbols][4][6] -attr @name ordered_set[symbols][4][6] -attr @rip ordered_set_o[symbols][4][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][4][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][4][6]
load net pcie_phy_top_inst|ordered_set[symbols][4][7] -attr @name ordered_set[symbols][4][7] -attr @rip ordered_set_o[symbols][4][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][4][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][4][7]
load net pcie_phy_top_inst|ordered_set[symbols][5][0] -attr @name ordered_set[symbols][5][0] -attr @rip ordered_set_o[symbols][5][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][5][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][5][0]
load net pcie_phy_top_inst|ordered_set[symbols][5][1] -attr @name ordered_set[symbols][5][1] -attr @rip ordered_set_o[symbols][5][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][5][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][5][1]
load net pcie_phy_top_inst|ordered_set[symbols][5][2] -attr @name ordered_set[symbols][5][2] -attr @rip ordered_set_o[symbols][5][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][5][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][5][2]
load net pcie_phy_top_inst|ordered_set[symbols][5][3] -attr @name ordered_set[symbols][5][3] -attr @rip ordered_set_o[symbols][5][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][5][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][5][3]
load net pcie_phy_top_inst|ordered_set[symbols][5][4] -attr @name ordered_set[symbols][5][4] -attr @rip ordered_set_o[symbols][5][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][5][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][5][4]
load net pcie_phy_top_inst|ordered_set[symbols][5][5] -attr @name ordered_set[symbols][5][5] -attr @rip ordered_set_o[symbols][5][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][5][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][5][5]
load net pcie_phy_top_inst|ordered_set[symbols][5][6] -attr @name ordered_set[symbols][5][6] -attr @rip ordered_set_o[symbols][5][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][5][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][5][6]
load net pcie_phy_top_inst|ordered_set[symbols][5][7] -attr @name ordered_set[symbols][5][7] -attr @rip ordered_set_o[symbols][5][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][5][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][5][7]
load net pcie_phy_top_inst|ordered_set[symbols][6][0] -attr @name ordered_set[symbols][6][0] -attr @rip ordered_set_o[symbols][6][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][6][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][6][0]
load net pcie_phy_top_inst|ordered_set[symbols][6][1] -attr @name ordered_set[symbols][6][1] -attr @rip ordered_set_o[symbols][6][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][6][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][6][1]
load net pcie_phy_top_inst|ordered_set[symbols][6][2] -attr @name ordered_set[symbols][6][2] -attr @rip ordered_set_o[symbols][6][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][6][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][6][2]
load net pcie_phy_top_inst|ordered_set[symbols][6][3] -attr @name ordered_set[symbols][6][3] -attr @rip ordered_set_o[symbols][6][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][6][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][6][3]
load net pcie_phy_top_inst|ordered_set[symbols][6][4] -attr @name ordered_set[symbols][6][4] -attr @rip ordered_set_o[symbols][6][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][6][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][6][4]
load net pcie_phy_top_inst|ordered_set[symbols][6][5] -attr @name ordered_set[symbols][6][5] -attr @rip ordered_set_o[symbols][6][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][6][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][6][5]
load net pcie_phy_top_inst|ordered_set[symbols][6][6] -attr @name ordered_set[symbols][6][6] -attr @rip ordered_set_o[symbols][6][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][6][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][6][6]
load net pcie_phy_top_inst|ordered_set[symbols][6][7] -attr @name ordered_set[symbols][6][7] -attr @rip ordered_set_o[symbols][6][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][6][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][6][7]
load net pcie_phy_top_inst|ordered_set[symbols][7][0] -attr @name ordered_set[symbols][7][0] -attr @rip ordered_set_o[symbols][7][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][7][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][7][0]
load net pcie_phy_top_inst|ordered_set[symbols][7][1] -attr @name ordered_set[symbols][7][1] -attr @rip ordered_set_o[symbols][7][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][7][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][7][1]
load net pcie_phy_top_inst|ordered_set[symbols][7][2] -attr @name ordered_set[symbols][7][2] -attr @rip ordered_set_o[symbols][7][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][7][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][7][2]
load net pcie_phy_top_inst|ordered_set[symbols][7][3] -attr @name ordered_set[symbols][7][3] -attr @rip ordered_set_o[symbols][7][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][7][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][7][3]
load net pcie_phy_top_inst|ordered_set[symbols][7][4] -attr @name ordered_set[symbols][7][4] -attr @rip ordered_set_o[symbols][7][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][7][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][7][4]
load net pcie_phy_top_inst|ordered_set[symbols][7][5] -attr @name ordered_set[symbols][7][5] -attr @rip ordered_set_o[symbols][7][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][7][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][7][5]
load net pcie_phy_top_inst|ordered_set[symbols][7][6] -attr @name ordered_set[symbols][7][6] -attr @rip ordered_set_o[symbols][7][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][7][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][7][6]
load net pcie_phy_top_inst|ordered_set[symbols][7][7] -attr @name ordered_set[symbols][7][7] -attr @rip ordered_set_o[symbols][7][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][7][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][7][7]
load net pcie_phy_top_inst|ordered_set[symbols][8][0] -attr @name ordered_set[symbols][8][0] -attr @rip ordered_set_o[symbols][8][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][8][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][8][0]
load net pcie_phy_top_inst|ordered_set[symbols][8][1] -attr @name ordered_set[symbols][8][1] -attr @rip ordered_set_o[symbols][8][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][8][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][8][1]
load net pcie_phy_top_inst|ordered_set[symbols][8][2] -attr @name ordered_set[symbols][8][2] -attr @rip ordered_set_o[symbols][8][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][8][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][8][2]
load net pcie_phy_top_inst|ordered_set[symbols][8][3] -attr @name ordered_set[symbols][8][3] -attr @rip ordered_set_o[symbols][8][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][8][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][8][3]
load net pcie_phy_top_inst|ordered_set[symbols][8][4] -attr @name ordered_set[symbols][8][4] -attr @rip ordered_set_o[symbols][8][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][8][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][8][4]
load net pcie_phy_top_inst|ordered_set[symbols][8][5] -attr @name ordered_set[symbols][8][5] -attr @rip ordered_set_o[symbols][8][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][8][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][8][5]
load net pcie_phy_top_inst|ordered_set[symbols][8][6] -attr @name ordered_set[symbols][8][6] -attr @rip ordered_set_o[symbols][8][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][8][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][8][6]
load net pcie_phy_top_inst|ordered_set[symbols][8][7] -attr @name ordered_set[symbols][8][7] -attr @rip ordered_set_o[symbols][8][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][8][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][8][7]
load net pcie_phy_top_inst|ordered_set[symbols][9][0] -attr @name ordered_set[symbols][9][0] -attr @rip ordered_set_o[symbols][9][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][9][0] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][9][0]
load net pcie_phy_top_inst|ordered_set[symbols][9][1] -attr @name ordered_set[symbols][9][1] -attr @rip ordered_set_o[symbols][9][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][9][1] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][9][1]
load net pcie_phy_top_inst|ordered_set[symbols][9][2] -attr @name ordered_set[symbols][9][2] -attr @rip ordered_set_o[symbols][9][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][9][2] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][9][2]
load net pcie_phy_top_inst|ordered_set[symbols][9][3] -attr @name ordered_set[symbols][9][3] -attr @rip ordered_set_o[symbols][9][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][9][3] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][9][3]
load net pcie_phy_top_inst|ordered_set[symbols][9][4] -attr @name ordered_set[symbols][9][4] -attr @rip ordered_set_o[symbols][9][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][9][4] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][9][4]
load net pcie_phy_top_inst|ordered_set[symbols][9][5] -attr @name ordered_set[symbols][9][5] -attr @rip ordered_set_o[symbols][9][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][9][5] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][9][5]
load net pcie_phy_top_inst|ordered_set[symbols][9][6] -attr @name ordered_set[symbols][9][6] -attr @rip ordered_set_o[symbols][9][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][9][6] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][9][6]
load net pcie_phy_top_inst|ordered_set[symbols][9][7] -attr @name ordered_set[symbols][9][7] -attr @rip ordered_set_o[symbols][9][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_o[symbols][9][7] -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_i[symbols][9][7]
load net pcie_phy_top_inst|ordered_set_tranmitted -attr @name ordered_set_tranmitted -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_tranmitted_i -pin pcie_phy_top_inst|phy_transmit_inst ordered_set_tranmitted_o
netloc pcie_phy_top_inst|ordered_set_tranmitted 1 7 3 3700 1150 NJ 1150 5730
load net pcie_phy_top_inst|p_0_in -attr @name p_0_in -attr @rip 0 -pin pcie_phy_top_inst|lane_status_reg[0] Q -pin pcie_phy_top_inst|num_active_lanes_i_i S -pin pcie_phy_top_inst|num_active_lanes_i_i__1 S -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst lane_status_i[0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst receiver_detected_i[0]
netloc pcie_phy_top_inst|p_0_in 1 3 5 1230 1110N 1600 1200N 2040J 780 2360J 500 3460
load net pcie_phy_top_inst|phy_phystatus[0] -attr @name phy_phystatus[0] -attr @rip phy_phystatus[0] -hierPin pcie_phy_top_inst phy_phystatus[0] -pin pcie_phy_top_inst|lane_status0_i__0 I0 -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_phystatus_i[0]
netloc pcie_phy_top_inst|phy_phystatus[0] 1 0 8 NJ 660 700 420 NJ 420 NJ 420 NJ 420 NJ 420 NJ 420 3300J
load net pcie_phy_top_inst|phy_phystatus_rst -attr @name phy_phystatus_rst -hierPin pcie_phy_top_inst phy_phystatus_rst -pin pcie_phy_top_inst|lane_status0_i I1 -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_phystatus_rst_i
netloc pcie_phy_top_inst|phy_phystatus_rst 1 0 8 NJ 680 680 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 3440J
load net pcie_phy_top_inst|phy_powerdown[0] -attr @name phy_powerdown[0] -attr @rip phy_powerdown_o[0] -hierPin pcie_phy_top_inst phy_powerdown[0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_powerdown_o[0]
load net pcie_phy_top_inst|phy_powerdown[1] -attr @name phy_powerdown[1] -attr @rip phy_powerdown_o[1] -hierPin pcie_phy_top_inst phy_powerdown[1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_powerdown_o[1]
load net pcie_phy_top_inst|phy_rate[0] -attr @name phy_rate[0] -attr @rip O[0] -hierPin pcie_phy_top_inst phy_rate[0] -pin pcie_phy_top_inst|phy_rate_i O[0]
load net pcie_phy_top_inst|phy_rate[1] -attr @name phy_rate[1] -attr @rip O[1] -hierPin pcie_phy_top_inst phy_rate[1] -pin pcie_phy_top_inst|phy_rate_i O[1]
load net pcie_phy_top_inst|phy_rate[2] -attr @name phy_rate[2] -attr @rip O[2] -hierPin pcie_phy_top_inst phy_rate[2] -pin pcie_phy_top_inst|phy_rate_i O[2]
load net pcie_phy_top_inst|phy_ready_en -attr @name phy_ready_en -hierPin pcie_phy_top_inst phy_ready_en
netloc pcie_phy_top_inst|phy_ready_en 1 0 1 N 700
load net pcie_phy_top_inst|phy_rxdata[0] -attr @name phy_rxdata[0] -attr @rip phy_rxdata[0] -hierPin pcie_phy_top_inst phy_rxdata[0] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[0]
load net pcie_phy_top_inst|phy_rxdata[10] -attr @name phy_rxdata[10] -attr @rip phy_rxdata[10] -hierPin pcie_phy_top_inst phy_rxdata[10] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[10]
load net pcie_phy_top_inst|phy_rxdata[11] -attr @name phy_rxdata[11] -attr @rip phy_rxdata[11] -hierPin pcie_phy_top_inst phy_rxdata[11] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[11]
load net pcie_phy_top_inst|phy_rxdata[12] -attr @name phy_rxdata[12] -attr @rip phy_rxdata[12] -hierPin pcie_phy_top_inst phy_rxdata[12] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[12]
load net pcie_phy_top_inst|phy_rxdata[13] -attr @name phy_rxdata[13] -attr @rip phy_rxdata[13] -hierPin pcie_phy_top_inst phy_rxdata[13] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[13]
load net pcie_phy_top_inst|phy_rxdata[14] -attr @name phy_rxdata[14] -attr @rip phy_rxdata[14] -hierPin pcie_phy_top_inst phy_rxdata[14] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[14]
load net pcie_phy_top_inst|phy_rxdata[15] -attr @name phy_rxdata[15] -attr @rip phy_rxdata[15] -hierPin pcie_phy_top_inst phy_rxdata[15] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[15]
load net pcie_phy_top_inst|phy_rxdata[16] -attr @name phy_rxdata[16] -attr @rip phy_rxdata[16] -hierPin pcie_phy_top_inst phy_rxdata[16] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[16]
load net pcie_phy_top_inst|phy_rxdata[17] -attr @name phy_rxdata[17] -attr @rip phy_rxdata[17] -hierPin pcie_phy_top_inst phy_rxdata[17] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[17]
load net pcie_phy_top_inst|phy_rxdata[18] -attr @name phy_rxdata[18] -attr @rip phy_rxdata[18] -hierPin pcie_phy_top_inst phy_rxdata[18] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[18]
load net pcie_phy_top_inst|phy_rxdata[19] -attr @name phy_rxdata[19] -attr @rip phy_rxdata[19] -hierPin pcie_phy_top_inst phy_rxdata[19] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[19]
load net pcie_phy_top_inst|phy_rxdata[1] -attr @name phy_rxdata[1] -attr @rip phy_rxdata[1] -hierPin pcie_phy_top_inst phy_rxdata[1] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[1]
load net pcie_phy_top_inst|phy_rxdata[20] -attr @name phy_rxdata[20] -attr @rip phy_rxdata[20] -hierPin pcie_phy_top_inst phy_rxdata[20] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[20]
load net pcie_phy_top_inst|phy_rxdata[21] -attr @name phy_rxdata[21] -attr @rip phy_rxdata[21] -hierPin pcie_phy_top_inst phy_rxdata[21] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[21]
load net pcie_phy_top_inst|phy_rxdata[22] -attr @name phy_rxdata[22] -attr @rip phy_rxdata[22] -hierPin pcie_phy_top_inst phy_rxdata[22] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[22]
load net pcie_phy_top_inst|phy_rxdata[23] -attr @name phy_rxdata[23] -attr @rip phy_rxdata[23] -hierPin pcie_phy_top_inst phy_rxdata[23] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[23]
load net pcie_phy_top_inst|phy_rxdata[24] -attr @name phy_rxdata[24] -attr @rip phy_rxdata[24] -hierPin pcie_phy_top_inst phy_rxdata[24] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[24]
load net pcie_phy_top_inst|phy_rxdata[25] -attr @name phy_rxdata[25] -attr @rip phy_rxdata[25] -hierPin pcie_phy_top_inst phy_rxdata[25] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[25]
load net pcie_phy_top_inst|phy_rxdata[26] -attr @name phy_rxdata[26] -attr @rip phy_rxdata[26] -hierPin pcie_phy_top_inst phy_rxdata[26] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[26]
load net pcie_phy_top_inst|phy_rxdata[27] -attr @name phy_rxdata[27] -attr @rip phy_rxdata[27] -hierPin pcie_phy_top_inst phy_rxdata[27] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[27]
load net pcie_phy_top_inst|phy_rxdata[28] -attr @name phy_rxdata[28] -attr @rip phy_rxdata[28] -hierPin pcie_phy_top_inst phy_rxdata[28] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[28]
load net pcie_phy_top_inst|phy_rxdata[29] -attr @name phy_rxdata[29] -attr @rip phy_rxdata[29] -hierPin pcie_phy_top_inst phy_rxdata[29] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[29]
load net pcie_phy_top_inst|phy_rxdata[2] -attr @name phy_rxdata[2] -attr @rip phy_rxdata[2] -hierPin pcie_phy_top_inst phy_rxdata[2] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[2]
load net pcie_phy_top_inst|phy_rxdata[30] -attr @name phy_rxdata[30] -attr @rip phy_rxdata[30] -hierPin pcie_phy_top_inst phy_rxdata[30] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[30]
load net pcie_phy_top_inst|phy_rxdata[31] -attr @name phy_rxdata[31] -attr @rip phy_rxdata[31] -hierPin pcie_phy_top_inst phy_rxdata[31] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[31]
load net pcie_phy_top_inst|phy_rxdata[3] -attr @name phy_rxdata[3] -attr @rip phy_rxdata[3] -hierPin pcie_phy_top_inst phy_rxdata[3] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[3]
load net pcie_phy_top_inst|phy_rxdata[4] -attr @name phy_rxdata[4] -attr @rip phy_rxdata[4] -hierPin pcie_phy_top_inst phy_rxdata[4] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[4]
load net pcie_phy_top_inst|phy_rxdata[5] -attr @name phy_rxdata[5] -attr @rip phy_rxdata[5] -hierPin pcie_phy_top_inst phy_rxdata[5] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[5]
load net pcie_phy_top_inst|phy_rxdata[6] -attr @name phy_rxdata[6] -attr @rip phy_rxdata[6] -hierPin pcie_phy_top_inst phy_rxdata[6] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[6]
load net pcie_phy_top_inst|phy_rxdata[7] -attr @name phy_rxdata[7] -attr @rip phy_rxdata[7] -hierPin pcie_phy_top_inst phy_rxdata[7] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[7]
load net pcie_phy_top_inst|phy_rxdata[8] -attr @name phy_rxdata[8] -attr @rip phy_rxdata[8] -hierPin pcie_phy_top_inst phy_rxdata[8] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[8]
load net pcie_phy_top_inst|phy_rxdata[9] -attr @name phy_rxdata[9] -attr @rip phy_rxdata[9] -hierPin pcie_phy_top_inst phy_rxdata[9] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_i[9]
load net pcie_phy_top_inst|phy_rxdata_valid[0] -attr @name phy_rxdata_valid[0] -attr @rip phy_rxdata_valid[0] -hierPin pcie_phy_top_inst phy_rxdata_valid[0] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_valid_i[0]
netloc pcie_phy_top_inst|phy_rxdata_valid[0] 1 0 7 NJ 740 NJ 740 NJ 740 NJ 740 NJ 740 NJ 740 2420
load net pcie_phy_top_inst|phy_rxdatak[0] -attr @name phy_rxdatak[0] -attr @rip phy_rxdatak[0] -hierPin pcie_phy_top_inst phy_rxdatak[0] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_k_i[0]
load net pcie_phy_top_inst|phy_rxdatak[1] -attr @name phy_rxdatak[1] -attr @rip phy_rxdatak[1] -hierPin pcie_phy_top_inst phy_rxdatak[1] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_k_i[1]
load net pcie_phy_top_inst|phy_rxdatak[2] -attr @name phy_rxdatak[2] -attr @rip phy_rxdatak[2] -hierPin pcie_phy_top_inst phy_rxdatak[2] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_k_i[2]
load net pcie_phy_top_inst|phy_rxdatak[3] -attr @name phy_rxdatak[3] -attr @rip phy_rxdatak[3] -hierPin pcie_phy_top_inst phy_rxdatak[3] -pin pcie_phy_top_inst|phy_receive_inst pipe_data_k_i[3]
load net pcie_phy_top_inst|phy_rxelecidle[0] -attr @name phy_rxelecidle[0] -attr @rip phy_rxelecidle[0] -hierPin pcie_phy_top_inst phy_rxelecidle[0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_rxelecidle_i[0]
netloc pcie_phy_top_inst|phy_rxelecidle[0] 1 0 8 280J 800 660J 880 NJ 880 NJ 880 NJ 880 NJ 880 2360J 1140 3620
load net pcie_phy_top_inst|phy_rxpolarity[0] -attr @name phy_rxpolarity[0] -attr @rip 0 -hierPin pcie_phy_top_inst phy_rxpolarity[0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_rxpolarity_o
netloc pcie_phy_top_inst|phy_rxpolarity[0] 1 8 3 4910 1210 5750J 1130 6670J
load net pcie_phy_top_inst|phy_rxstart_block[0] -attr @name phy_rxstart_block[0] -attr @rip phy_rxstart_block[0] -hierPin pcie_phy_top_inst phy_rxstart_block[0] -pin pcie_phy_top_inst|phy_receive_inst pipe_block_start_i[0]
netloc pcie_phy_top_inst|phy_rxstart_block[0] 1 0 7 300J 780 NJ 780 NJ 780 NJ 780 NJ 780 2020J 800 N
load net pcie_phy_top_inst|phy_rxstatus[0] -attr @name phy_rxstatus[0] -attr @rip phy_rxstatus[0] -hierPin pcie_phy_top_inst phy_rxstatus[0] -pin pcie_phy_top_inst|lane_status1_i I0[0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_rxstatus_i[0]
load net pcie_phy_top_inst|phy_rxstatus[1] -attr @name phy_rxstatus[1] -attr @rip phy_rxstatus[1] -hierPin pcie_phy_top_inst phy_rxstatus[1] -pin pcie_phy_top_inst|lane_status1_i I0[1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_rxstatus_i[1]
load net pcie_phy_top_inst|phy_rxstatus[2] -attr @name phy_rxstatus[2] -attr @rip phy_rxstatus[2] -hierPin pcie_phy_top_inst phy_rxstatus[2] -pin pcie_phy_top_inst|lane_status1_i I0[2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_rxstatus_i[2]
load net pcie_phy_top_inst|phy_rxsync_header[0] -attr @name phy_rxsync_header[0] -attr @rip phy_rxsync_header[0] -hierPin pcie_phy_top_inst phy_rxsync_header[0] -pin pcie_phy_top_inst|phy_receive_inst pipe_sync_header_i[0]
load net pcie_phy_top_inst|phy_rxsync_header[1] -attr @name phy_rxsync_header[1] -attr @rip phy_rxsync_header[1] -hierPin pcie_phy_top_inst phy_rxsync_header[1] -pin pcie_phy_top_inst|phy_receive_inst pipe_sync_header_i[1]
load net pcie_phy_top_inst|phy_txcompliance[0] -attr @name phy_txcompliance[0] -attr @rip 0 -hierPin pcie_phy_top_inst phy_txcompliance[0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_txcompliance_o
netloc pcie_phy_top_inst|phy_txcompliance[0] 1 8 3 4490 1770 NJ 1770 NJ
load net pcie_phy_top_inst|phy_txdata[0] -attr @name phy_txdata[0] -attr @rip pipe_data_o[0] -hierPin pcie_phy_top_inst phy_txdata[0] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[0]
load net pcie_phy_top_inst|phy_txdata[10] -attr @name phy_txdata[10] -attr @rip pipe_data_o[10] -hierPin pcie_phy_top_inst phy_txdata[10] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[10]
load net pcie_phy_top_inst|phy_txdata[11] -attr @name phy_txdata[11] -attr @rip pipe_data_o[11] -hierPin pcie_phy_top_inst phy_txdata[11] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[11]
load net pcie_phy_top_inst|phy_txdata[12] -attr @name phy_txdata[12] -attr @rip pipe_data_o[12] -hierPin pcie_phy_top_inst phy_txdata[12] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[12]
load net pcie_phy_top_inst|phy_txdata[13] -attr @name phy_txdata[13] -attr @rip pipe_data_o[13] -hierPin pcie_phy_top_inst phy_txdata[13] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[13]
load net pcie_phy_top_inst|phy_txdata[14] -attr @name phy_txdata[14] -attr @rip pipe_data_o[14] -hierPin pcie_phy_top_inst phy_txdata[14] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[14]
load net pcie_phy_top_inst|phy_txdata[15] -attr @name phy_txdata[15] -attr @rip pipe_data_o[15] -hierPin pcie_phy_top_inst phy_txdata[15] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[15]
load net pcie_phy_top_inst|phy_txdata[16] -attr @name phy_txdata[16] -attr @rip pipe_data_o[16] -hierPin pcie_phy_top_inst phy_txdata[16] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[16]
load net pcie_phy_top_inst|phy_txdata[17] -attr @name phy_txdata[17] -attr @rip pipe_data_o[17] -hierPin pcie_phy_top_inst phy_txdata[17] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[17]
load net pcie_phy_top_inst|phy_txdata[18] -attr @name phy_txdata[18] -attr @rip pipe_data_o[18] -hierPin pcie_phy_top_inst phy_txdata[18] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[18]
load net pcie_phy_top_inst|phy_txdata[19] -attr @name phy_txdata[19] -attr @rip pipe_data_o[19] -hierPin pcie_phy_top_inst phy_txdata[19] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[19]
load net pcie_phy_top_inst|phy_txdata[1] -attr @name phy_txdata[1] -attr @rip pipe_data_o[1] -hierPin pcie_phy_top_inst phy_txdata[1] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[1]
load net pcie_phy_top_inst|phy_txdata[20] -attr @name phy_txdata[20] -attr @rip pipe_data_o[20] -hierPin pcie_phy_top_inst phy_txdata[20] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[20]
load net pcie_phy_top_inst|phy_txdata[21] -attr @name phy_txdata[21] -attr @rip pipe_data_o[21] -hierPin pcie_phy_top_inst phy_txdata[21] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[21]
load net pcie_phy_top_inst|phy_txdata[22] -attr @name phy_txdata[22] -attr @rip pipe_data_o[22] -hierPin pcie_phy_top_inst phy_txdata[22] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[22]
load net pcie_phy_top_inst|phy_txdata[23] -attr @name phy_txdata[23] -attr @rip pipe_data_o[23] -hierPin pcie_phy_top_inst phy_txdata[23] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[23]
load net pcie_phy_top_inst|phy_txdata[24] -attr @name phy_txdata[24] -attr @rip pipe_data_o[24] -hierPin pcie_phy_top_inst phy_txdata[24] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[24]
load net pcie_phy_top_inst|phy_txdata[25] -attr @name phy_txdata[25] -attr @rip pipe_data_o[25] -hierPin pcie_phy_top_inst phy_txdata[25] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[25]
load net pcie_phy_top_inst|phy_txdata[26] -attr @name phy_txdata[26] -attr @rip pipe_data_o[26] -hierPin pcie_phy_top_inst phy_txdata[26] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[26]
load net pcie_phy_top_inst|phy_txdata[27] -attr @name phy_txdata[27] -attr @rip pipe_data_o[27] -hierPin pcie_phy_top_inst phy_txdata[27] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[27]
load net pcie_phy_top_inst|phy_txdata[28] -attr @name phy_txdata[28] -attr @rip pipe_data_o[28] -hierPin pcie_phy_top_inst phy_txdata[28] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[28]
load net pcie_phy_top_inst|phy_txdata[29] -attr @name phy_txdata[29] -attr @rip pipe_data_o[29] -hierPin pcie_phy_top_inst phy_txdata[29] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[29]
load net pcie_phy_top_inst|phy_txdata[2] -attr @name phy_txdata[2] -attr @rip pipe_data_o[2] -hierPin pcie_phy_top_inst phy_txdata[2] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[2]
load net pcie_phy_top_inst|phy_txdata[30] -attr @name phy_txdata[30] -attr @rip pipe_data_o[30] -hierPin pcie_phy_top_inst phy_txdata[30] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[30]
load net pcie_phy_top_inst|phy_txdata[31] -attr @name phy_txdata[31] -attr @rip pipe_data_o[31] -hierPin pcie_phy_top_inst phy_txdata[31] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[31]
load net pcie_phy_top_inst|phy_txdata[3] -attr @name phy_txdata[3] -attr @rip pipe_data_o[3] -hierPin pcie_phy_top_inst phy_txdata[3] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[3]
load net pcie_phy_top_inst|phy_txdata[4] -attr @name phy_txdata[4] -attr @rip pipe_data_o[4] -hierPin pcie_phy_top_inst phy_txdata[4] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[4]
load net pcie_phy_top_inst|phy_txdata[5] -attr @name phy_txdata[5] -attr @rip pipe_data_o[5] -hierPin pcie_phy_top_inst phy_txdata[5] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[5]
load net pcie_phy_top_inst|phy_txdata[6] -attr @name phy_txdata[6] -attr @rip pipe_data_o[6] -hierPin pcie_phy_top_inst phy_txdata[6] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[6]
load net pcie_phy_top_inst|phy_txdata[7] -attr @name phy_txdata[7] -attr @rip pipe_data_o[7] -hierPin pcie_phy_top_inst phy_txdata[7] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[7]
load net pcie_phy_top_inst|phy_txdata[8] -attr @name phy_txdata[8] -attr @rip pipe_data_o[8] -hierPin pcie_phy_top_inst phy_txdata[8] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[8]
load net pcie_phy_top_inst|phy_txdata[9] -attr @name phy_txdata[9] -attr @rip pipe_data_o[9] -hierPin pcie_phy_top_inst phy_txdata[9] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_o[9]
load net pcie_phy_top_inst|phy_txdata_valid[0] -attr @name phy_txdata_valid[0] -attr @rip pipe_data_valid_o[0] -hierPin pcie_phy_top_inst phy_txdata_valid[0] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_valid_o[0]
netloc pcie_phy_top_inst|phy_txdata_valid[0] 1 9 2 5930 1810 NJ
load net pcie_phy_top_inst|phy_txdatak[0] -attr @name phy_txdatak[0] -attr @rip pipe_data_k_o[0] -hierPin pcie_phy_top_inst phy_txdatak[0] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_k_o[0]
load net pcie_phy_top_inst|phy_txdatak[1] -attr @name phy_txdatak[1] -attr @rip pipe_data_k_o[1] -hierPin pcie_phy_top_inst phy_txdatak[1] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_k_o[1]
load net pcie_phy_top_inst|phy_txdatak[2] -attr @name phy_txdatak[2] -attr @rip pipe_data_k_o[2] -hierPin pcie_phy_top_inst phy_txdatak[2] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_k_o[2]
load net pcie_phy_top_inst|phy_txdatak[3] -attr @name phy_txdatak[3] -attr @rip pipe_data_k_o[3] -hierPin pcie_phy_top_inst phy_txdatak[3] -pin pcie_phy_top_inst|phy_transmit_inst pipe_data_k_o[3]
load net pcie_phy_top_inst|phy_txdeemph -attr @name phy_txdeemph -hierPin pcie_phy_top_inst phy_txdeemph -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_txdeemph_o
netloc pcie_phy_top_inst|phy_txdeemph 1 8 3 4470 1850 NJ 1850 NJ
load net pcie_phy_top_inst|phy_txdetectrx -attr @name phy_txdetectrx -hierPin pcie_phy_top_inst phy_txdetectrx -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_txdetectrx_o
netloc pcie_phy_top_inst|phy_txdetectrx 1 8 3 4450 1870 NJ 1870 NJ
load net pcie_phy_top_inst|phy_txelecidle[0] -attr @name phy_txelecidle[0] -attr @rip phy_txelecidle_o[0] -hierPin pcie_phy_top_inst phy_txelecidle[0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_txelecidle_o[0]
netloc pcie_phy_top_inst|phy_txelecidle[0] 1 8 3 4430 1890 NJ 1890 NJ
load net pcie_phy_top_inst|phy_txmargin[0] -attr @name phy_txmargin[0] -attr @rip phy_txmargin_o[0] -hierPin pcie_phy_top_inst phy_txmargin[0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_txmargin_o[0]
load net pcie_phy_top_inst|phy_txmargin[1] -attr @name phy_txmargin[1] -attr @rip phy_txmargin_o[1] -hierPin pcie_phy_top_inst phy_txmargin[1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_txmargin_o[1]
load net pcie_phy_top_inst|phy_txmargin[2] -attr @name phy_txmargin[2] -attr @rip phy_txmargin_o[2] -hierPin pcie_phy_top_inst phy_txmargin[2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst phy_txmargin_o[2]
load net pcie_phy_top_inst|phy_txstart_block[0] -attr @name phy_txstart_block[0] -attr @rip pipe_txstart_block_o[0] -hierPin pcie_phy_top_inst phy_txstart_block[0] -pin pcie_phy_top_inst|phy_transmit_inst pipe_txstart_block_o[0]
netloc pcie_phy_top_inst|phy_txstart_block[0] 1 9 2 5830 1990 NJ
load net pcie_phy_top_inst|phy_txsync_header[0] -attr @name phy_txsync_header[0] -attr @rip pipe_sync_header_o[0] -hierPin pcie_phy_top_inst phy_txsync_header[0] -pin pcie_phy_top_inst|phy_transmit_inst pipe_sync_header_o[0]
load net pcie_phy_top_inst|phy_txsync_header[1] -attr @name phy_txsync_header[1] -attr @rip pipe_sync_header_o[1] -hierPin pcie_phy_top_inst phy_txsync_header[1] -pin pcie_phy_top_inst|phy_transmit_inst pipe_sync_header_o[1]
load net pcie_phy_top_inst|pipe_rx_usr_clk_i -attr @name pipe_rx_usr_clk_i -hierPin pcie_phy_top_inst pipe_rx_usr_clk_i -pin pcie_phy_top_inst|lane_status_reg[0] C -pin pcie_phy_top_inst|num_active_lanes_i_reg[5:0] C -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst clk_i -pin pcie_phy_top_inst|phy_receive_inst pipe_rx_usr_clk_i -pin pcie_phy_top_inst|phy_transmit_inst pipe_rx_usr_clk_i
netloc pcie_phy_top_inst|pipe_rx_usr_clk_i 1 0 9 NJ 1140 NJ 1140 960 1140 NJ 1140 1620J 1080 2020 940 2380 520 3340 1110 4930J
load net pcie_phy_top_inst|pipe_tx_usr_clk_i -attr @name pipe_tx_usr_clk_i -hierPin pcie_phy_top_inst pipe_tx_usr_clk_i -pin pcie_phy_top_inst|phy_transmit_inst pipe_tx_usr_clk_i
netloc pcie_phy_top_inst|pipe_tx_usr_clk_i 1 0 9 NJ 1250 NJ 1250 NJ 1250 NJ 1250 NJ 1250 NJ 1250 NJ 1250 NJ 1250 4970
load net pcie_phy_top_inst|pipe_width_o[0] -attr @name pipe_width_o[0] -attr @rip pipe_width_o[0] -hierPin pcie_phy_top_inst pipe_width_o[0] -pin pcie_phy_top_inst|phy_receive_inst pipe_width_i[0] -pin pcie_phy_top_inst|phy_transmit_inst pipe_width_o[0]
load net pcie_phy_top_inst|pipe_width_o[1] -attr @name pipe_width_o[1] -attr @rip pipe_width_o[1] -hierPin pcie_phy_top_inst pipe_width_o[1] -pin pcie_phy_top_inst|phy_receive_inst pipe_width_i[1] -pin pcie_phy_top_inst|phy_transmit_inst pipe_width_o[1]
load net pcie_phy_top_inst|pipe_width_o[2] -attr @name pipe_width_o[2] -attr @rip pipe_width_o[2] -hierPin pcie_phy_top_inst pipe_width_o[2] -pin pcie_phy_top_inst|phy_receive_inst pipe_width_i[2] -pin pcie_phy_top_inst|phy_transmit_inst pipe_width_o[2]
load net pcie_phy_top_inst|pipe_width_o[3] -attr @name pipe_width_o[3] -attr @rip pipe_width_o[3] -hierPin pcie_phy_top_inst pipe_width_o[3] -pin pcie_phy_top_inst|phy_receive_inst pipe_width_i[3] -pin pcie_phy_top_inst|phy_transmit_inst pipe_width_o[3]
load net pcie_phy_top_inst|pipe_width_o[4] -attr @name pipe_width_o[4] -attr @rip pipe_width_o[4] -hierPin pcie_phy_top_inst pipe_width_o[4] -pin pcie_phy_top_inst|phy_receive_inst pipe_width_i[4] -pin pcie_phy_top_inst|phy_transmit_inst pipe_width_o[4]
load net pcie_phy_top_inst|pipe_width_o[5] -attr @name pipe_width_o[5] -attr @rip pipe_width_o[5] -hierPin pcie_phy_top_inst pipe_width_o[5] -pin pcie_phy_top_inst|phy_receive_inst pipe_width_i[5] -pin pcie_phy_top_inst|phy_transmit_inst pipe_width_o[5]
load net pcie_phy_top_inst|rst_i -attr @name rst_i -hierPin pcie_phy_top_inst rst_i -pin pcie_phy_top_inst|lane_status0_i I0 -pin pcie_phy_top_inst|pcie_datalink_layer_inst rst_i
netloc pcie_phy_top_inst|rst_i 1 0 10 NJ 1270 720 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 NJ 1270 NJ
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][0][0] -attr @name rx_ordered_set[0][symbols][0][0] -attr @rip ordered_set_o[0][symbols][0][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][com][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][0][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][0][1] -attr @name rx_ordered_set[0][symbols][0][1] -attr @rip ordered_set_o[0][symbols][0][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][com][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][0][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][0][2] -attr @name rx_ordered_set[0][symbols][0][2] -attr @rip ordered_set_o[0][symbols][0][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][com][2] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][0][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][0][3] -attr @name rx_ordered_set[0][symbols][0][3] -attr @rip ordered_set_o[0][symbols][0][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][com][3] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][0][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][0][4] -attr @name rx_ordered_set[0][symbols][0][4] -attr @rip ordered_set_o[0][symbols][0][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][com][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][0][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][0][5] -attr @name rx_ordered_set[0][symbols][0][5] -attr @rip ordered_set_o[0][symbols][0][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][com][5] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][0][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][0][6] -attr @name rx_ordered_set[0][symbols][0][6] -attr @rip ordered_set_o[0][symbols][0][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][com][6] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][0][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][0][7] -attr @name rx_ordered_set[0][symbols][0][7] -attr @rip ordered_set_o[0][symbols][0][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][com][7] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][0][7]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][10][0] -attr @name rx_ordered_set[0][symbols][10][0] -attr @rip ordered_set_o[0][symbols][10][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][0][symbol][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][10][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][10][1] -attr @name rx_ordered_set[0][symbols][10][1] -attr @rip ordered_set_o[0][symbols][10][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][0][symbol][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][10][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][10][2] -attr @name rx_ordered_set[0][symbols][10][2] -attr @rip ordered_set_o[0][symbols][10][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][0][symbol][2] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][10][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][10][3] -attr @name rx_ordered_set[0][symbols][10][3] -attr @rip ordered_set_o[0][symbols][10][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][0][symbol][3] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][10][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][10][4] -attr @name rx_ordered_set[0][symbols][10][4] -attr @rip ordered_set_o[0][symbols][10][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][0][symbol][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][10][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][10][5] -attr @name rx_ordered_set[0][symbols][10][5] -attr @rip ordered_set_o[0][symbols][10][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][0][symbol][5] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][10][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][10][6] -attr @name rx_ordered_set[0][symbols][10][6] -attr @rip ordered_set_o[0][symbols][10][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][0][symbol][6] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][10][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][10][7] -attr @name rx_ordered_set[0][symbols][10][7] -attr @rip ordered_set_o[0][symbols][10][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][0][symbol][7] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][10][7]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][11][0] -attr @name rx_ordered_set[0][symbols][11][0] -attr @rip ordered_set_o[0][symbols][11][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][1][symbol][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][11][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][11][1] -attr @name rx_ordered_set[0][symbols][11][1] -attr @rip ordered_set_o[0][symbols][11][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][1][symbol][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][11][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][11][2] -attr @name rx_ordered_set[0][symbols][11][2] -attr @rip ordered_set_o[0][symbols][11][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][1][symbol][2] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][11][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][11][3] -attr @name rx_ordered_set[0][symbols][11][3] -attr @rip ordered_set_o[0][symbols][11][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][1][symbol][3] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][11][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][11][4] -attr @name rx_ordered_set[0][symbols][11][4] -attr @rip ordered_set_o[0][symbols][11][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][1][symbol][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][11][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][11][5] -attr @name rx_ordered_set[0][symbols][11][5] -attr @rip ordered_set_o[0][symbols][11][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][1][symbol][5] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][11][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][11][6] -attr @name rx_ordered_set[0][symbols][11][6] -attr @rip ordered_set_o[0][symbols][11][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][1][symbol][6] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][11][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][11][7] -attr @name rx_ordered_set[0][symbols][11][7] -attr @rip ordered_set_o[0][symbols][11][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][1][symbol][7] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][11][7]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][12][0] -attr @name rx_ordered_set[0][symbols][12][0] -attr @rip ordered_set_o[0][symbols][12][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][2][symbol][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][12][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][12][1] -attr @name rx_ordered_set[0][symbols][12][1] -attr @rip ordered_set_o[0][symbols][12][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][2][symbol][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][12][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][12][2] -attr @name rx_ordered_set[0][symbols][12][2] -attr @rip ordered_set_o[0][symbols][12][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][2][symbol][2] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][12][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][12][3] -attr @name rx_ordered_set[0][symbols][12][3] -attr @rip ordered_set_o[0][symbols][12][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][2][symbol][3] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][12][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][12][4] -attr @name rx_ordered_set[0][symbols][12][4] -attr @rip ordered_set_o[0][symbols][12][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][2][symbol][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][12][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][12][5] -attr @name rx_ordered_set[0][symbols][12][5] -attr @rip ordered_set_o[0][symbols][12][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][2][symbol][5] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][12][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][12][6] -attr @name rx_ordered_set[0][symbols][12][6] -attr @rip ordered_set_o[0][symbols][12][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][2][symbol][6] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][12][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][12][7] -attr @name rx_ordered_set[0][symbols][12][7] -attr @rip ordered_set_o[0][symbols][12][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][2][symbol][7] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][12][7]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][13][0] -attr @name rx_ordered_set[0][symbols][13][0] -attr @rip ordered_set_o[0][symbols][13][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][3][symbol][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][13][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][13][1] -attr @name rx_ordered_set[0][symbols][13][1] -attr @rip ordered_set_o[0][symbols][13][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][3][symbol][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][13][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][13][2] -attr @name rx_ordered_set[0][symbols][13][2] -attr @rip ordered_set_o[0][symbols][13][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][3][symbol][2] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][13][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][13][3] -attr @name rx_ordered_set[0][symbols][13][3] -attr @rip ordered_set_o[0][symbols][13][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][3][symbol][3] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][13][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][13][4] -attr @name rx_ordered_set[0][symbols][13][4] -attr @rip ordered_set_o[0][symbols][13][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][3][symbol][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][13][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][13][5] -attr @name rx_ordered_set[0][symbols][13][5] -attr @rip ordered_set_o[0][symbols][13][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][3][symbol][5] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][13][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][13][6] -attr @name rx_ordered_set[0][symbols][13][6] -attr @rip ordered_set_o[0][symbols][13][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][3][symbol][6] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][13][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][13][7] -attr @name rx_ordered_set[0][symbols][13][7] -attr @rip ordered_set_o[0][symbols][13][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][3][symbol][7] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][13][7]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][14][0] -attr @name rx_ordered_set[0][symbols][14][0] -attr @rip ordered_set_o[0][symbols][14][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][4][symbol][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][14][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][14][1] -attr @name rx_ordered_set[0][symbols][14][1] -attr @rip ordered_set_o[0][symbols][14][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][4][symbol][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][14][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][14][2] -attr @name rx_ordered_set[0][symbols][14][2] -attr @rip ordered_set_o[0][symbols][14][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][4][symbol][2] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][14][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][14][3] -attr @name rx_ordered_set[0][symbols][14][3] -attr @rip ordered_set_o[0][symbols][14][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][4][symbol][3] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][14][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][14][4] -attr @name rx_ordered_set[0][symbols][14][4] -attr @rip ordered_set_o[0][symbols][14][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][4][symbol][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][14][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][14][5] -attr @name rx_ordered_set[0][symbols][14][5] -attr @rip ordered_set_o[0][symbols][14][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][4][symbol][5] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][14][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][14][6] -attr @name rx_ordered_set[0][symbols][14][6] -attr @rip ordered_set_o[0][symbols][14][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][4][symbol][6] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][14][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][14][7] -attr @name rx_ordered_set[0][symbols][14][7] -attr @rip ordered_set_o[0][symbols][14][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][4][symbol][7] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][14][7]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][15][0] -attr @name rx_ordered_set[0][symbols][15][0] -attr @rip ordered_set_o[0][symbols][15][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][5][symbol][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][15][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][15][1] -attr @name rx_ordered_set[0][symbols][15][1] -attr @rip ordered_set_o[0][symbols][15][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][5][symbol][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][15][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][15][2] -attr @name rx_ordered_set[0][symbols][15][2] -attr @rip ordered_set_o[0][symbols][15][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][5][symbol][2] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][15][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][15][3] -attr @name rx_ordered_set[0][symbols][15][3] -attr @rip ordered_set_o[0][symbols][15][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][5][symbol][3] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][15][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][15][4] -attr @name rx_ordered_set[0][symbols][15][4] -attr @rip ordered_set_o[0][symbols][15][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][5][symbol][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][15][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][15][5] -attr @name rx_ordered_set[0][symbols][15][5] -attr @rip ordered_set_o[0][symbols][15][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][5][symbol][5] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][15][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][15][6] -attr @name rx_ordered_set[0][symbols][15][6] -attr @rip ordered_set_o[0][symbols][15][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][5][symbol][6] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][15][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][15][7] -attr @name rx_ordered_set[0][symbols][15][7] -attr @rip ordered_set_o[0][symbols][15][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_id][5][symbol][7] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][15][7]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][1][0] -attr @name rx_ordered_set[0][symbols][1][0] -attr @rip ordered_set_o[0][symbols][1][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][link_num][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][1][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][1][1] -attr @name rx_ordered_set[0][symbols][1][1] -attr @rip ordered_set_o[0][symbols][1][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][link_num][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][1][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][1][2] -attr @name rx_ordered_set[0][symbols][1][2] -attr @rip ordered_set_o[0][symbols][1][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][link_num][2] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][1][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][1][3] -attr @name rx_ordered_set[0][symbols][1][3] -attr @rip ordered_set_o[0][symbols][1][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][link_num][3] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][1][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][1][4] -attr @name rx_ordered_set[0][symbols][1][4] -attr @rip ordered_set_o[0][symbols][1][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][link_num][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][1][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][1][5] -attr @name rx_ordered_set[0][symbols][1][5] -attr @rip ordered_set_o[0][symbols][1][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][link_num][5] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][1][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][1][6] -attr @name rx_ordered_set[0][symbols][1][6] -attr @rip ordered_set_o[0][symbols][1][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][link_num][6] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][1][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][1][7] -attr @name rx_ordered_set[0][symbols][1][7] -attr @rip ordered_set_o[0][symbols][1][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][link_num][7] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][1][7]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][2][0] -attr @name rx_ordered_set[0][symbols][2][0] -attr @rip ordered_set_o[0][symbols][2][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][lane_num][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][2][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][2][1] -attr @name rx_ordered_set[0][symbols][2][1] -attr @rip ordered_set_o[0][symbols][2][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][lane_num][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][2][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][2][2] -attr @name rx_ordered_set[0][symbols][2][2] -attr @rip ordered_set_o[0][symbols][2][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][lane_num][2] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][2][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][2][3] -attr @name rx_ordered_set[0][symbols][2][3] -attr @rip ordered_set_o[0][symbols][2][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][lane_num][3] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][2][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][2][4] -attr @name rx_ordered_set[0][symbols][2][4] -attr @rip ordered_set_o[0][symbols][2][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][lane_num][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][2][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][2][5] -attr @name rx_ordered_set[0][symbols][2][5] -attr @rip ordered_set_o[0][symbols][2][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][lane_num][5] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][2][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][2][6] -attr @name rx_ordered_set[0][symbols][2][6] -attr @rip ordered_set_o[0][symbols][2][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][lane_num][6] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][2][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][2][7] -attr @name rx_ordered_set[0][symbols][2][7] -attr @rip ordered_set_o[0][symbols][2][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][lane_num][7] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][2][7]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][3][0] -attr @name rx_ordered_set[0][symbols][3][0] -attr @rip ordered_set_o[0][symbols][3][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][n_fts][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][3][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][3][1] -attr @name rx_ordered_set[0][symbols][3][1] -attr @rip ordered_set_o[0][symbols][3][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][n_fts][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][3][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][3][2] -attr @name rx_ordered_set[0][symbols][3][2] -attr @rip ordered_set_o[0][symbols][3][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][n_fts][2] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][3][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][3][3] -attr @name rx_ordered_set[0][symbols][3][3] -attr @rip ordered_set_o[0][symbols][3][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][n_fts][3] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][3][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][3][4] -attr @name rx_ordered_set[0][symbols][3][4] -attr @rip ordered_set_o[0][symbols][3][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][n_fts][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][3][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][3][5] -attr @name rx_ordered_set[0][symbols][3][5] -attr @rip ordered_set_o[0][symbols][3][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][n_fts][5] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][3][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][3][6] -attr @name rx_ordered_set[0][symbols][3][6] -attr @rip ordered_set_o[0][symbols][3][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][n_fts][6] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][3][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][3][7] -attr @name rx_ordered_set[0][symbols][3][7] -attr @rip ordered_set_o[0][symbols][3][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][n_fts][7] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][3][7]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][4][0] -attr @name rx_ordered_set[0][symbols][4][0] -attr @rip ordered_set_o[0][symbols][4][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][rate_id][rsvd0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][4][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][4][1] -attr @name rx_ordered_set[0][symbols][4][1] -attr @rip ordered_set_o[0][symbols][4][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][rate_id][rate][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][4][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][4][2] -attr @name rx_ordered_set[0][symbols][4][2] -attr @rip ordered_set_o[0][symbols][4][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][rate_id][rate][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][4][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][4][3] -attr @name rx_ordered_set[0][symbols][4][3] -attr @rip ordered_set_o[0][symbols][4][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][rate_id][rate][2] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][4][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][4][4] -attr @name rx_ordered_set[0][symbols][4][4] -attr @rip ordered_set_o[0][symbols][4][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][rate_id][rate][3] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][4][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][4][5] -attr @name rx_ordered_set[0][symbols][4][5] -attr @rip ordered_set_o[0][symbols][4][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][rate_id][rate][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][4][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][4][6] -attr @name rx_ordered_set[0][symbols][4][6] -attr @rip ordered_set_o[0][symbols][4][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][rate_id][autonomous_change] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][4][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][4][7] -attr @name rx_ordered_set[0][symbols][4][7] -attr @rip ordered_set_o[0][symbols][4][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][rate_id][speed_change] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][4][7]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][5][0] -attr @name rx_ordered_set[0][symbols][5][0] -attr @rip ordered_set_o[0][symbols][5][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][train_ctrl][hot_rst] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][5][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][5][1] -attr @name rx_ordered_set[0][symbols][5][1] -attr @rip ordered_set_o[0][symbols][5][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][train_ctrl][dis_link] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][5][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][5][2] -attr @name rx_ordered_set[0][symbols][5][2] -attr @rip ordered_set_o[0][symbols][5][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][train_ctrl][loopback] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][5][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][5][3] -attr @name rx_ordered_set[0][symbols][5][3] -attr @rip ordered_set_o[0][symbols][5][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][train_ctrl][scramble] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][5][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][5][4] -attr @name rx_ordered_set[0][symbols][5][4] -attr @rip ordered_set_o[0][symbols][5][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][train_ctrl][rsvd][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][5][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][5][5] -attr @name rx_ordered_set[0][symbols][5][5] -attr @rip ordered_set_o[0][symbols][5][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][train_ctrl][rsvd][5] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][5][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][5][6] -attr @name rx_ordered_set[0][symbols][5][6] -attr @rip ordered_set_o[0][symbols][5][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][train_ctrl][rsvd][6] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][5][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][5][7] -attr @name rx_ordered_set[0][symbols][5][7] -attr @rip ordered_set_o[0][symbols][5][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][train_ctrl][rsvd][7] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][5][7]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][6][0] -attr @name rx_ordered_set[0][symbols][6][0] -attr @rip ordered_set_o[0][symbols][6][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s6][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][6][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][6][1] -attr @name rx_ordered_set[0][symbols][6][1] -attr @rip ordered_set_o[0][symbols][6][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s6][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][6][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][6][2] -attr @name rx_ordered_set[0][symbols][6][2] -attr @rip ordered_set_o[0][symbols][6][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s6][2] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][6][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][6][3] -attr @name rx_ordered_set[0][symbols][6][3] -attr @rip ordered_set_o[0][symbols][6][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s6][3] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][6][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][6][4] -attr @name rx_ordered_set[0][symbols][6][4] -attr @rip ordered_set_o[0][symbols][6][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s6][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][6][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][6][5] -attr @name rx_ordered_set[0][symbols][6][5] -attr @rip ordered_set_o[0][symbols][6][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s6][5] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][6][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][6][6] -attr @name rx_ordered_set[0][symbols][6][6] -attr @rip ordered_set_o[0][symbols][6][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s6][6] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][6][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][6][7] -attr @name rx_ordered_set[0][symbols][6][7] -attr @rip ordered_set_o[0][symbols][6][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s6][7] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][6][7]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][7][0] -attr @name rx_ordered_set[0][symbols][7][0] -attr @rip ordered_set_o[0][symbols][7][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s7][fs_pre_cursor][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][7][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][7][1] -attr @name rx_ordered_set[0][symbols][7][1] -attr @rip ordered_set_o[0][symbols][7][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s7][fs_pre_cursor][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][7][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][7][2] -attr @name rx_ordered_set[0][symbols][7][2] -attr @rip ordered_set_o[0][symbols][7][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s7][fs_pre_cursor][2] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][7][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][7][3] -attr @name rx_ordered_set[0][symbols][7][3] -attr @rip ordered_set_o[0][symbols][7][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s7][fs_pre_cursor][3] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][7][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][7][4] -attr @name rx_ordered_set[0][symbols][7][4] -attr @rip ordered_set_o[0][symbols][7][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s7][fs_pre_cursor][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][7][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][7][5] -attr @name rx_ordered_set[0][symbols][7][5] -attr @rip ordered_set_o[0][symbols][7][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s7][fs_pre_cursor][5] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][7][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][7][6] -attr @name rx_ordered_set[0][symbols][7][6] -attr @rip ordered_set_o[0][symbols][7][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s7][rsvd][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][7][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][7][7] -attr @name rx_ordered_set[0][symbols][7][7] -attr @rip ordered_set_o[0][symbols][7][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s7][rsvd][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][7][7]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][8][0] -attr @name rx_ordered_set[0][symbols][8][0] -attr @rip ordered_set_o[0][symbols][8][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s8][lf_cursor_coef][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][8][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][8][1] -attr @name rx_ordered_set[0][symbols][8][1] -attr @rip ordered_set_o[0][symbols][8][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s8][lf_cursor_coef][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][8][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][8][2] -attr @name rx_ordered_set[0][symbols][8][2] -attr @rip ordered_set_o[0][symbols][8][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s8][lf_cursor_coef][2] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][8][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][8][3] -attr @name rx_ordered_set[0][symbols][8][3] -attr @rip ordered_set_o[0][symbols][8][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s8][lf_cursor_coef][3] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][8][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][8][4] -attr @name rx_ordered_set[0][symbols][8][4] -attr @rip ordered_set_o[0][symbols][8][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s8][lf_cursor_coef][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][8][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][8][5] -attr @name rx_ordered_set[0][symbols][8][5] -attr @rip ordered_set_o[0][symbols][8][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s8][lf_cursor_coef][5] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][8][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][8][6] -attr @name rx_ordered_set[0][symbols][8][6] -attr @rip ordered_set_o[0][symbols][8][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s8][rsvd][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][8][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][8][7] -attr @name rx_ordered_set[0][symbols][8][7] -attr @rip ordered_set_o[0][symbols][8][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s8][rsvd][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][8][7]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][9][0] -attr @name rx_ordered_set[0][symbols][9][0] -attr @rip ordered_set_o[0][symbols][9][0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s9][post_cursor_coef][0] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][9][0]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][9][1] -attr @name rx_ordered_set[0][symbols][9][1] -attr @rip ordered_set_o[0][symbols][9][1] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s9][post_cursor_coef][1] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][9][1]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][9][2] -attr @name rx_ordered_set[0][symbols][9][2] -attr @rip ordered_set_o[0][symbols][9][2] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s9][post_cursor_coef][2] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][9][2]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][9][3] -attr @name rx_ordered_set[0][symbols][9][3] -attr @rip ordered_set_o[0][symbols][9][3] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s9][post_cursor_coef][3] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][9][3]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][9][4] -attr @name rx_ordered_set[0][symbols][9][4] -attr @rip ordered_set_o[0][symbols][9][4] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s9][post_cursor_coef][4] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][9][4]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][9][5] -attr @name rx_ordered_set[0][symbols][9][5] -attr @rip ordered_set_o[0][symbols][9][5] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s9][post_cursor_coef][5] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][9][5]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][9][6] -attr @name rx_ordered_set[0][symbols][9][6] -attr @rip ordered_set_o[0][symbols][9][6] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s9][reject_coef] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][9][6]
load net pcie_phy_top_inst|rx_ordered_set[0][symbols][9][7] -attr @name rx_ordered_set[0][symbols][9][7] -attr @rip ordered_set_o[0][symbols][9][7] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ordered_set_i[0][ts_s9][parity] -pin pcie_phy_top_inst|phy_receive_inst ordered_set_o[0][symbols][9][7]
load net pcie_phy_top_inst|s_dllp_axis_tdata[0] -attr @name s_dllp_axis_tdata[0] -attr @rip m_phy_axis_tdata[0] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[0] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[0]
load net pcie_phy_top_inst|s_dllp_axis_tdata[10] -attr @name s_dllp_axis_tdata[10] -attr @rip m_phy_axis_tdata[10] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[10] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[10]
load net pcie_phy_top_inst|s_dllp_axis_tdata[11] -attr @name s_dllp_axis_tdata[11] -attr @rip m_phy_axis_tdata[11] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[11] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[11]
load net pcie_phy_top_inst|s_dllp_axis_tdata[12] -attr @name s_dllp_axis_tdata[12] -attr @rip m_phy_axis_tdata[12] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[12] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[12]
load net pcie_phy_top_inst|s_dllp_axis_tdata[13] -attr @name s_dllp_axis_tdata[13] -attr @rip m_phy_axis_tdata[13] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[13] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[13]
load net pcie_phy_top_inst|s_dllp_axis_tdata[14] -attr @name s_dllp_axis_tdata[14] -attr @rip m_phy_axis_tdata[14] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[14] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[14]
load net pcie_phy_top_inst|s_dllp_axis_tdata[15] -attr @name s_dllp_axis_tdata[15] -attr @rip m_phy_axis_tdata[15] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[15] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[15]
load net pcie_phy_top_inst|s_dllp_axis_tdata[16] -attr @name s_dllp_axis_tdata[16] -attr @rip m_phy_axis_tdata[16] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[16] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[16]
load net pcie_phy_top_inst|s_dllp_axis_tdata[17] -attr @name s_dllp_axis_tdata[17] -attr @rip m_phy_axis_tdata[17] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[17] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[17]
load net pcie_phy_top_inst|s_dllp_axis_tdata[18] -attr @name s_dllp_axis_tdata[18] -attr @rip m_phy_axis_tdata[18] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[18] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[18]
load net pcie_phy_top_inst|s_dllp_axis_tdata[19] -attr @name s_dllp_axis_tdata[19] -attr @rip m_phy_axis_tdata[19] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[19] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[19]
load net pcie_phy_top_inst|s_dllp_axis_tdata[1] -attr @name s_dllp_axis_tdata[1] -attr @rip m_phy_axis_tdata[1] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[1] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[1]
load net pcie_phy_top_inst|s_dllp_axis_tdata[20] -attr @name s_dllp_axis_tdata[20] -attr @rip m_phy_axis_tdata[20] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[20] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[20]
load net pcie_phy_top_inst|s_dllp_axis_tdata[21] -attr @name s_dllp_axis_tdata[21] -attr @rip m_phy_axis_tdata[21] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[21] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[21]
load net pcie_phy_top_inst|s_dllp_axis_tdata[22] -attr @name s_dllp_axis_tdata[22] -attr @rip m_phy_axis_tdata[22] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[22] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[22]
load net pcie_phy_top_inst|s_dllp_axis_tdata[23] -attr @name s_dllp_axis_tdata[23] -attr @rip m_phy_axis_tdata[23] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[23] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[23]
load net pcie_phy_top_inst|s_dllp_axis_tdata[24] -attr @name s_dllp_axis_tdata[24] -attr @rip m_phy_axis_tdata[24] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[24] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[24]
load net pcie_phy_top_inst|s_dllp_axis_tdata[25] -attr @name s_dllp_axis_tdata[25] -attr @rip m_phy_axis_tdata[25] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[25] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[25]
load net pcie_phy_top_inst|s_dllp_axis_tdata[26] -attr @name s_dllp_axis_tdata[26] -attr @rip m_phy_axis_tdata[26] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[26] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[26]
load net pcie_phy_top_inst|s_dllp_axis_tdata[27] -attr @name s_dllp_axis_tdata[27] -attr @rip m_phy_axis_tdata[27] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[27] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[27]
load net pcie_phy_top_inst|s_dllp_axis_tdata[28] -attr @name s_dllp_axis_tdata[28] -attr @rip m_phy_axis_tdata[28] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[28] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[28]
load net pcie_phy_top_inst|s_dllp_axis_tdata[29] -attr @name s_dllp_axis_tdata[29] -attr @rip m_phy_axis_tdata[29] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[29] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[29]
load net pcie_phy_top_inst|s_dllp_axis_tdata[2] -attr @name s_dllp_axis_tdata[2] -attr @rip m_phy_axis_tdata[2] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[2] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[2]
load net pcie_phy_top_inst|s_dllp_axis_tdata[30] -attr @name s_dllp_axis_tdata[30] -attr @rip m_phy_axis_tdata[30] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[30] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[30]
load net pcie_phy_top_inst|s_dllp_axis_tdata[31] -attr @name s_dllp_axis_tdata[31] -attr @rip m_phy_axis_tdata[31] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[31] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[31]
load net pcie_phy_top_inst|s_dllp_axis_tdata[3] -attr @name s_dllp_axis_tdata[3] -attr @rip m_phy_axis_tdata[3] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[3] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[3]
load net pcie_phy_top_inst|s_dllp_axis_tdata[4] -attr @name s_dllp_axis_tdata[4] -attr @rip m_phy_axis_tdata[4] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[4] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[4]
load net pcie_phy_top_inst|s_dllp_axis_tdata[5] -attr @name s_dllp_axis_tdata[5] -attr @rip m_phy_axis_tdata[5] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[5] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[5]
load net pcie_phy_top_inst|s_dllp_axis_tdata[6] -attr @name s_dllp_axis_tdata[6] -attr @rip m_phy_axis_tdata[6] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[6] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[6]
load net pcie_phy_top_inst|s_dllp_axis_tdata[7] -attr @name s_dllp_axis_tdata[7] -attr @rip m_phy_axis_tdata[7] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[7] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[7]
load net pcie_phy_top_inst|s_dllp_axis_tdata[8] -attr @name s_dllp_axis_tdata[8] -attr @rip m_phy_axis_tdata[8] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[8] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[8]
load net pcie_phy_top_inst|s_dllp_axis_tdata[9] -attr @name s_dllp_axis_tdata[9] -attr @rip m_phy_axis_tdata[9] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tdata[9] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tdata[9]
load net pcie_phy_top_inst|s_dllp_axis_tkeep[0] -attr @name s_dllp_axis_tkeep[0] -attr @rip m_phy_axis_tkeep[0] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tkeep[0] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tkeep[0]
load net pcie_phy_top_inst|s_dllp_axis_tkeep[1] -attr @name s_dllp_axis_tkeep[1] -attr @rip m_phy_axis_tkeep[1] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tkeep[1] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tkeep[1]
load net pcie_phy_top_inst|s_dllp_axis_tkeep[2] -attr @name s_dllp_axis_tkeep[2] -attr @rip m_phy_axis_tkeep[2] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tkeep[2] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tkeep[2]
load net pcie_phy_top_inst|s_dllp_axis_tkeep[3] -attr @name s_dllp_axis_tkeep[3] -attr @rip m_phy_axis_tkeep[3] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tkeep[3] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tkeep[3]
load net pcie_phy_top_inst|s_dllp_axis_tlast -attr @name s_dllp_axis_tlast -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tlast -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tlast
netloc pcie_phy_top_inst|s_dllp_axis_tlast 1 8 3 5070 1530 5870J 1550 6590
load net pcie_phy_top_inst|s_dllp_axis_tready -attr @name s_dllp_axis_tready -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tready -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tready
netloc pcie_phy_top_inst|s_dllp_axis_tready 1 9 1 6070 630n
load net pcie_phy_top_inst|s_dllp_axis_tuser[0] -attr @name s_dllp_axis_tuser[0] -attr @rip m_phy_axis_tuser[0] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tuser[0] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tuser[0]
load net pcie_phy_top_inst|s_dllp_axis_tuser[1] -attr @name s_dllp_axis_tuser[1] -attr @rip m_phy_axis_tuser[1] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tuser[1] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tuser[1]
load net pcie_phy_top_inst|s_dllp_axis_tuser[2] -attr @name s_dllp_axis_tuser[2] -attr @rip m_phy_axis_tuser[2] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tuser[2] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tuser[2]
load net pcie_phy_top_inst|s_dllp_axis_tuser[3] -attr @name s_dllp_axis_tuser[3] -attr @rip m_phy_axis_tuser[3] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tuser[3] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tuser[3]
load net pcie_phy_top_inst|s_dllp_axis_tuser[4] -attr @name s_dllp_axis_tuser[4] -attr @rip m_phy_axis_tuser[4] -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tuser[4] -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tuser[4]
load net pcie_phy_top_inst|s_dllp_axis_tvalid -attr @name s_dllp_axis_tvalid -pin pcie_phy_top_inst|pcie_datalink_layer_inst m_phy_axis_tvalid -pin pcie_phy_top_inst|phy_transmit_inst s_dllp_axis_tvalid
netloc pcie_phy_top_inst|s_dllp_axis_tvalid 1 8 3 5090 1570 5790J 1590 6570
load net pcie_phy_top_inst|s_tlp_axis_tdata[0] -attr @name s_tlp_axis_tdata[0] -attr @rip s_tlp_axis_tdata[0] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[0] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[0]
load net pcie_phy_top_inst|s_tlp_axis_tdata[10] -attr @name s_tlp_axis_tdata[10] -attr @rip s_tlp_axis_tdata[10] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[10] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[10]
load net pcie_phy_top_inst|s_tlp_axis_tdata[11] -attr @name s_tlp_axis_tdata[11] -attr @rip s_tlp_axis_tdata[11] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[11] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[11]
load net pcie_phy_top_inst|s_tlp_axis_tdata[12] -attr @name s_tlp_axis_tdata[12] -attr @rip s_tlp_axis_tdata[12] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[12] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[12]
load net pcie_phy_top_inst|s_tlp_axis_tdata[13] -attr @name s_tlp_axis_tdata[13] -attr @rip s_tlp_axis_tdata[13] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[13] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[13]
load net pcie_phy_top_inst|s_tlp_axis_tdata[14] -attr @name s_tlp_axis_tdata[14] -attr @rip s_tlp_axis_tdata[14] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[14] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[14]
load net pcie_phy_top_inst|s_tlp_axis_tdata[15] -attr @name s_tlp_axis_tdata[15] -attr @rip s_tlp_axis_tdata[15] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[15] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[15]
load net pcie_phy_top_inst|s_tlp_axis_tdata[16] -attr @name s_tlp_axis_tdata[16] -attr @rip s_tlp_axis_tdata[16] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[16] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[16]
load net pcie_phy_top_inst|s_tlp_axis_tdata[17] -attr @name s_tlp_axis_tdata[17] -attr @rip s_tlp_axis_tdata[17] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[17] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[17]
load net pcie_phy_top_inst|s_tlp_axis_tdata[18] -attr @name s_tlp_axis_tdata[18] -attr @rip s_tlp_axis_tdata[18] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[18] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[18]
load net pcie_phy_top_inst|s_tlp_axis_tdata[19] -attr @name s_tlp_axis_tdata[19] -attr @rip s_tlp_axis_tdata[19] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[19] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[19]
load net pcie_phy_top_inst|s_tlp_axis_tdata[1] -attr @name s_tlp_axis_tdata[1] -attr @rip s_tlp_axis_tdata[1] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[1] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[1]
load net pcie_phy_top_inst|s_tlp_axis_tdata[20] -attr @name s_tlp_axis_tdata[20] -attr @rip s_tlp_axis_tdata[20] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[20] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[20]
load net pcie_phy_top_inst|s_tlp_axis_tdata[21] -attr @name s_tlp_axis_tdata[21] -attr @rip s_tlp_axis_tdata[21] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[21] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[21]
load net pcie_phy_top_inst|s_tlp_axis_tdata[22] -attr @name s_tlp_axis_tdata[22] -attr @rip s_tlp_axis_tdata[22] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[22] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[22]
load net pcie_phy_top_inst|s_tlp_axis_tdata[23] -attr @name s_tlp_axis_tdata[23] -attr @rip s_tlp_axis_tdata[23] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[23] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[23]
load net pcie_phy_top_inst|s_tlp_axis_tdata[24] -attr @name s_tlp_axis_tdata[24] -attr @rip s_tlp_axis_tdata[24] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[24] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[24]
load net pcie_phy_top_inst|s_tlp_axis_tdata[25] -attr @name s_tlp_axis_tdata[25] -attr @rip s_tlp_axis_tdata[25] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[25] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[25]
load net pcie_phy_top_inst|s_tlp_axis_tdata[26] -attr @name s_tlp_axis_tdata[26] -attr @rip s_tlp_axis_tdata[26] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[26] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[26]
load net pcie_phy_top_inst|s_tlp_axis_tdata[27] -attr @name s_tlp_axis_tdata[27] -attr @rip s_tlp_axis_tdata[27] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[27] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[27]
load net pcie_phy_top_inst|s_tlp_axis_tdata[28] -attr @name s_tlp_axis_tdata[28] -attr @rip s_tlp_axis_tdata[28] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[28] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[28]
load net pcie_phy_top_inst|s_tlp_axis_tdata[29] -attr @name s_tlp_axis_tdata[29] -attr @rip s_tlp_axis_tdata[29] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[29] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[29]
load net pcie_phy_top_inst|s_tlp_axis_tdata[2] -attr @name s_tlp_axis_tdata[2] -attr @rip s_tlp_axis_tdata[2] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[2] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[2]
load net pcie_phy_top_inst|s_tlp_axis_tdata[30] -attr @name s_tlp_axis_tdata[30] -attr @rip s_tlp_axis_tdata[30] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[30] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[30]
load net pcie_phy_top_inst|s_tlp_axis_tdata[31] -attr @name s_tlp_axis_tdata[31] -attr @rip s_tlp_axis_tdata[31] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[31] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[31]
load net pcie_phy_top_inst|s_tlp_axis_tdata[3] -attr @name s_tlp_axis_tdata[3] -attr @rip s_tlp_axis_tdata[3] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[3] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[3]
load net pcie_phy_top_inst|s_tlp_axis_tdata[4] -attr @name s_tlp_axis_tdata[4] -attr @rip s_tlp_axis_tdata[4] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[4] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[4]
load net pcie_phy_top_inst|s_tlp_axis_tdata[5] -attr @name s_tlp_axis_tdata[5] -attr @rip s_tlp_axis_tdata[5] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[5] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[5]
load net pcie_phy_top_inst|s_tlp_axis_tdata[6] -attr @name s_tlp_axis_tdata[6] -attr @rip s_tlp_axis_tdata[6] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[6] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[6]
load net pcie_phy_top_inst|s_tlp_axis_tdata[7] -attr @name s_tlp_axis_tdata[7] -attr @rip s_tlp_axis_tdata[7] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[7] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[7]
load net pcie_phy_top_inst|s_tlp_axis_tdata[8] -attr @name s_tlp_axis_tdata[8] -attr @rip s_tlp_axis_tdata[8] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[8] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[8]
load net pcie_phy_top_inst|s_tlp_axis_tdata[9] -attr @name s_tlp_axis_tdata[9] -attr @rip s_tlp_axis_tdata[9] -hierPin pcie_phy_top_inst s_tlp_axis_tdata[9] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tdata[9]
load net pcie_phy_top_inst|s_tlp_axis_tkeep[0] -attr @name s_tlp_axis_tkeep[0] -attr @rip s_tlp_axis_tkeep[0] -hierPin pcie_phy_top_inst s_tlp_axis_tkeep[0] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tkeep[0]
load net pcie_phy_top_inst|s_tlp_axis_tkeep[1] -attr @name s_tlp_axis_tkeep[1] -attr @rip s_tlp_axis_tkeep[1] -hierPin pcie_phy_top_inst s_tlp_axis_tkeep[1] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tkeep[1]
load net pcie_phy_top_inst|s_tlp_axis_tkeep[2] -attr @name s_tlp_axis_tkeep[2] -attr @rip s_tlp_axis_tkeep[2] -hierPin pcie_phy_top_inst s_tlp_axis_tkeep[2] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tkeep[2]
load net pcie_phy_top_inst|s_tlp_axis_tkeep[3] -attr @name s_tlp_axis_tkeep[3] -attr @rip s_tlp_axis_tkeep[3] -hierPin pcie_phy_top_inst s_tlp_axis_tkeep[3] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tkeep[3]
load net pcie_phy_top_inst|s_tlp_axis_tlast -attr @name s_tlp_axis_tlast -hierPin pcie_phy_top_inst s_tlp_axis_tlast -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tlast
netloc pcie_phy_top_inst|s_tlp_axis_tlast 1 0 10 NJ 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1650 5950
load net pcie_phy_top_inst|s_tlp_axis_tready -attr @name s_tlp_axis_tready -hierPin pcie_phy_top_inst s_tlp_axis_tready -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tready
netloc pcie_phy_top_inst|s_tlp_axis_tready 1 10 1 6630 1450n
load net pcie_phy_top_inst|s_tlp_axis_tuser[0] -attr @name s_tlp_axis_tuser[0] -attr @rip s_tlp_axis_tuser[0] -hierPin pcie_phy_top_inst s_tlp_axis_tuser[0] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tuser[0]
load net pcie_phy_top_inst|s_tlp_axis_tuser[1] -attr @name s_tlp_axis_tuser[1] -attr @rip s_tlp_axis_tuser[1] -hierPin pcie_phy_top_inst s_tlp_axis_tuser[1] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tuser[1]
load net pcie_phy_top_inst|s_tlp_axis_tuser[2] -attr @name s_tlp_axis_tuser[2] -attr @rip s_tlp_axis_tuser[2] -hierPin pcie_phy_top_inst s_tlp_axis_tuser[2] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tuser[2]
load net pcie_phy_top_inst|s_tlp_axis_tuser[3] -attr @name s_tlp_axis_tuser[3] -attr @rip s_tlp_axis_tuser[3] -hierPin pcie_phy_top_inst s_tlp_axis_tuser[3] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tuser[3]
load net pcie_phy_top_inst|s_tlp_axis_tuser[4] -attr @name s_tlp_axis_tuser[4] -attr @rip s_tlp_axis_tuser[4] -hierPin pcie_phy_top_inst s_tlp_axis_tuser[4] -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tuser[4]
load net pcie_phy_top_inst|s_tlp_axis_tvalid -attr @name s_tlp_axis_tvalid -hierPin pcie_phy_top_inst s_tlp_axis_tvalid -pin pcie_phy_top_inst|pcie_datalink_layer_inst s_tlp_axis_tvalid
netloc pcie_phy_top_inst|s_tlp_axis_tvalid 1 0 10 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 6050
load net pcie_phy_top_inst|send_ordered_set -attr @name send_ordered_set -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst send_ordered_set_o -pin pcie_phy_top_inst|phy_transmit_inst send_ordered_set_i
netloc pcie_phy_top_inst|send_ordered_set 1 8 1 4510 1010n
load net pcie_phy_top_inst|ts1_valid -attr @name ts1_valid -attr @rip ts1_valid_o[0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ts1_valid_i[0] -pin pcie_phy_top_inst|phy_receive_inst ts1_valid_o[0]
netloc pcie_phy_top_inst|ts1_valid 1 7 1 3640 950n
load net pcie_phy_top_inst|ts2_valid -attr @name ts2_valid -attr @rip ts2_valid_o[0] -pin pcie_phy_top_inst|pcie_ltssm_downstream_inst ts2_valid_i[0] -pin pcie_phy_top_inst|phy_receive_inst ts2_valid_o[0]
netloc pcie_phy_top_inst|ts2_valid 1 7 1 3680 970n
load net pcie_phy_top_inst|tx_elec_idle -attr @name tx_elec_idle -hierPin pcie_phy_top_inst tx_elec_idle
netloc pcie_phy_top_inst|tx_elec_idle 1 0 1 N 1710
load netBundle @pcie_phy_top_inst|phy_rxdata 32 pcie_phy_top_inst|phy_rxdata[31] pcie_phy_top_inst|phy_rxdata[30] pcie_phy_top_inst|phy_rxdata[29] pcie_phy_top_inst|phy_rxdata[28] pcie_phy_top_inst|phy_rxdata[27] pcie_phy_top_inst|phy_rxdata[26] pcie_phy_top_inst|phy_rxdata[25] pcie_phy_top_inst|phy_rxdata[24] pcie_phy_top_inst|phy_rxdata[23] pcie_phy_top_inst|phy_rxdata[22] pcie_phy_top_inst|phy_rxdata[21] pcie_phy_top_inst|phy_rxdata[20] pcie_phy_top_inst|phy_rxdata[19] pcie_phy_top_inst|phy_rxdata[18] pcie_phy_top_inst|phy_rxdata[17] pcie_phy_top_inst|phy_rxdata[16] pcie_phy_top_inst|phy_rxdata[15] pcie_phy_top_inst|phy_rxdata[14] pcie_phy_top_inst|phy_rxdata[13] pcie_phy_top_inst|phy_rxdata[12] pcie_phy_top_inst|phy_rxdata[11] pcie_phy_top_inst|phy_rxdata[10] pcie_phy_top_inst|phy_rxdata[9] pcie_phy_top_inst|phy_rxdata[8] pcie_phy_top_inst|phy_rxdata[7] pcie_phy_top_inst|phy_rxdata[6] pcie_phy_top_inst|phy_rxdata[5] pcie_phy_top_inst|phy_rxdata[4] pcie_phy_top_inst|phy_rxdata[3] pcie_phy_top_inst|phy_rxdata[2] pcie_phy_top_inst|phy_rxdata[1] pcie_phy_top_inst|phy_rxdata[0] -autobundled
netbloc @pcie_phy_top_inst|phy_rxdata 1 0 7 NJ 720 NJ 720 NJ 720 NJ 720 NJ 720 NJ 720 2500
load netBundle @pcie_phy_top_inst|phy_rxdatak 4 pcie_phy_top_inst|phy_rxdatak[3] pcie_phy_top_inst|phy_rxdatak[2] pcie_phy_top_inst|phy_rxdatak[1] pcie_phy_top_inst|phy_rxdatak[0] -autobundled
netbloc @pcie_phy_top_inst|phy_rxdatak 1 0 7 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 2400
load netBundle @pcie_phy_top_inst|phy_rxstatus 3 pcie_phy_top_inst|phy_rxstatus[2] pcie_phy_top_inst|phy_rxstatus[1] pcie_phy_top_inst|phy_rxstatus[0] -autobundled
netbloc @pcie_phy_top_inst|phy_rxstatus 1 0 8 320 940 660J 900 NJ 900 NJ 900 NJ 900 NJ 900 2420J 1160 3660
load netBundle @pcie_phy_top_inst|phy_rxsync_h 2 pcie_phy_top_inst|phy_rxsync_header[1] pcie_phy_top_inst|phy_rxsync_header[0] -autobundled
netbloc @pcie_phy_top_inst|phy_rxsync_h 1 0 7 NJ 960 700J 920 NJ 920 NJ 920 NJ 920 NJ 920 2440
load netBundle @pcie_phy_top_inst|s_tlp_axis_t 32 pcie_phy_top_inst|s_tlp_axis_tdata[31] pcie_phy_top_inst|s_tlp_axis_tdata[30] pcie_phy_top_inst|s_tlp_axis_tdata[29] pcie_phy_top_inst|s_tlp_axis_tdata[28] pcie_phy_top_inst|s_tlp_axis_tdata[27] pcie_phy_top_inst|s_tlp_axis_tdata[26] pcie_phy_top_inst|s_tlp_axis_tdata[25] pcie_phy_top_inst|s_tlp_axis_tdata[24] pcie_phy_top_inst|s_tlp_axis_tdata[23] pcie_phy_top_inst|s_tlp_axis_tdata[22] pcie_phy_top_inst|s_tlp_axis_tdata[21] pcie_phy_top_inst|s_tlp_axis_tdata[20] pcie_phy_top_inst|s_tlp_axis_tdata[19] pcie_phy_top_inst|s_tlp_axis_tdata[18] pcie_phy_top_inst|s_tlp_axis_tdata[17] pcie_phy_top_inst|s_tlp_axis_tdata[16] pcie_phy_top_inst|s_tlp_axis_tdata[15] pcie_phy_top_inst|s_tlp_axis_tdata[14] pcie_phy_top_inst|s_tlp_axis_tdata[13] pcie_phy_top_inst|s_tlp_axis_tdata[12] pcie_phy_top_inst|s_tlp_axis_tdata[11] pcie_phy_top_inst|s_tlp_axis_tdata[10] pcie_phy_top_inst|s_tlp_axis_tdata[9] pcie_phy_top_inst|s_tlp_axis_tdata[8] pcie_phy_top_inst|s_tlp_axis_tdata[7] pcie_phy_top_inst|s_tlp_axis_tdata[6] pcie_phy_top_inst|s_tlp_axis_tdata[5] pcie_phy_top_inst|s_tlp_axis_tdata[4] pcie_phy_top_inst|s_tlp_axis_tdata[3] pcie_phy_top_inst|s_tlp_axis_tdata[2] pcie_phy_top_inst|s_tlp_axis_tdata[1] pcie_phy_top_inst|s_tlp_axis_tdata[0] -autobundled
netbloc @pcie_phy_top_inst|s_tlp_axis_t 1 0 10 NJ 1610 NJ 1610 NJ 1610 NJ 1610 NJ 1610 NJ 1610 NJ 1610 NJ 1610 NJ 1610 5730
load netBundle @pcie_phy_top_inst|s_tlp_axis_t_1 4 pcie_phy_top_inst|s_tlp_axis_tkeep[3] pcie_phy_top_inst|s_tlp_axis_tkeep[2] pcie_phy_top_inst|s_tlp_axis_tkeep[1] pcie_phy_top_inst|s_tlp_axis_tkeep[0] -autobundled
netbloc @pcie_phy_top_inst|s_tlp_axis_t_1 1 0 10 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 5890
load netBundle @pcie_phy_top_inst|s_tlp_axis_t_2 5 pcie_phy_top_inst|s_tlp_axis_tuser[4] pcie_phy_top_inst|s_tlp_axis_tuser[3] pcie_phy_top_inst|s_tlp_axis_tuser[2] pcie_phy_top_inst|s_tlp_axis_tuser[1] pcie_phy_top_inst|s_tlp_axis_tuser[0] -autobundled
netbloc @pcie_phy_top_inst|s_tlp_axis_t_2 1 0 10 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 NJ 1670 6030
load netBundle @pcie_phy_top_inst|num_active_l 6 pcie_phy_top_inst|num_active_lanes_i_i_n_0 pcie_phy_top_inst|num_active_lanes_i_i_n_1 pcie_phy_top_inst|num_active_lanes_i_i_n_2 pcie_phy_top_inst|num_active_lanes_i_i_n_3 pcie_phy_top_inst|num_active_lanes_i_i_n_4 pcie_phy_top_inst|num_active_lanes_i_i_n_5 -autobundled
netbloc @pcie_phy_top_inst|num_active_l 1 4 1 1600 1010n
load netBundle @pcie_phy_top_inst|num_active_l_1 6 pcie_phy_top_inst|num_active_lanes_i__0[5] pcie_phy_top_inst|num_active_lanes_i__0[4] pcie_phy_top_inst|num_active_lanes_i__0[3] pcie_phy_top_inst|num_active_lanes_i__0[2] pcie_phy_top_inst|num_active_lanes_i__0[1] pcie_phy_top_inst|num_active_lanes_i__0[0] -autobundled
netbloc @pcie_phy_top_inst|num_active_l_1 1 5 1 2000 960n
load netBundle @pcie_phy_top_inst|num_active_l_2 6 pcie_phy_top_inst|num_active_lanes_i_i__1_n_0 pcie_phy_top_inst|num_active_lanes_i_i__1_n_1 pcie_phy_top_inst|num_active_lanes_i_i__1_n_2 pcie_phy_top_inst|num_active_lanes_i_i__1_n_3 pcie_phy_top_inst|num_active_lanes_i_i__1_n_4 pcie_phy_top_inst|num_active_lanes_i_i__1_n_5 -autobundled
netbloc @pcie_phy_top_inst|num_active_l_2 1 5 1 1980 1120n
load netBundle @pcie_phy_top_inst|s_dllp_axis_ 32 pcie_phy_top_inst|s_dllp_axis_tdata[31] pcie_phy_top_inst|s_dllp_axis_tdata[30] pcie_phy_top_inst|s_dllp_axis_tdata[29] pcie_phy_top_inst|s_dllp_axis_tdata[28] pcie_phy_top_inst|s_dllp_axis_tdata[27] pcie_phy_top_inst|s_dllp_axis_tdata[26] pcie_phy_top_inst|s_dllp_axis_tdata[25] pcie_phy_top_inst|s_dllp_axis_tdata[24] pcie_phy_top_inst|s_dllp_axis_tdata[23] pcie_phy_top_inst|s_dllp_axis_tdata[22] pcie_phy_top_inst|s_dllp_axis_tdata[21] pcie_phy_top_inst|s_dllp_axis_tdata[20] pcie_phy_top_inst|s_dllp_axis_tdata[19] pcie_phy_top_inst|s_dllp_axis_tdata[18] pcie_phy_top_inst|s_dllp_axis_tdata[17] pcie_phy_top_inst|s_dllp_axis_tdata[16] pcie_phy_top_inst|s_dllp_axis_tdata[15] pcie_phy_top_inst|s_dllp_axis_tdata[14] pcie_phy_top_inst|s_dllp_axis_tdata[13] pcie_phy_top_inst|s_dllp_axis_tdata[12] pcie_phy_top_inst|s_dllp_axis_tdata[11] pcie_phy_top_inst|s_dllp_axis_tdata[10] pcie_phy_top_inst|s_dllp_axis_tdata[9] pcie_phy_top_inst|s_dllp_axis_tdata[8] pcie_phy_top_inst|s_dllp_axis_tdata[7] pcie_phy_top_inst|s_dllp_axis_tdata[6] pcie_phy_top_inst|s_dllp_axis_tdata[5] pcie_phy_top_inst|s_dllp_axis_tdata[4] pcie_phy_top_inst|s_dllp_axis_tdata[3] pcie_phy_top_inst|s_dllp_axis_tdata[2] pcie_phy_top_inst|s_dllp_axis_tdata[1] pcie_phy_top_inst|s_dllp_axis_tdata[0] -autobundled
netbloc @pcie_phy_top_inst|s_dllp_axis_ 1 8 3 5050 1550 5810J 1570 6610
load netBundle @pcie_phy_top_inst|s_dllp_axis__1 4 pcie_phy_top_inst|s_dllp_axis_tkeep[3] pcie_phy_top_inst|s_dllp_axis_tkeep[2] pcie_phy_top_inst|s_dllp_axis_tkeep[1] pcie_phy_top_inst|s_dllp_axis_tkeep[0] -autobundled
netbloc @pcie_phy_top_inst|s_dllp_axis__1 1 8 3 5110 1490 5990J 1510 6530
load netBundle @pcie_phy_top_inst|s_dllp_axis__2 5 pcie_phy_top_inst|s_dllp_axis_tuser[4] pcie_phy_top_inst|s_dllp_axis_tuser[3] pcie_phy_top_inst|s_dllp_axis_tuser[2] pcie_phy_top_inst|s_dllp_axis_tuser[1] pcie_phy_top_inst|s_dllp_axis_tuser[0] -autobundled
netbloc @pcie_phy_top_inst|s_dllp_axis__2 1 8 3 5130 1510 5910J 1530 6510
load netBundle @pcie_phy_top_inst|m_tlp_axis_t 32 pcie_phy_top_inst|m_tlp_axis_tdata[31] pcie_phy_top_inst|m_tlp_axis_tdata[30] pcie_phy_top_inst|m_tlp_axis_tdata[29] pcie_phy_top_inst|m_tlp_axis_tdata[28] pcie_phy_top_inst|m_tlp_axis_tdata[27] pcie_phy_top_inst|m_tlp_axis_tdata[26] pcie_phy_top_inst|m_tlp_axis_tdata[25] pcie_phy_top_inst|m_tlp_axis_tdata[24] pcie_phy_top_inst|m_tlp_axis_tdata[23] pcie_phy_top_inst|m_tlp_axis_tdata[22] pcie_phy_top_inst|m_tlp_axis_tdata[21] pcie_phy_top_inst|m_tlp_axis_tdata[20] pcie_phy_top_inst|m_tlp_axis_tdata[19] pcie_phy_top_inst|m_tlp_axis_tdata[18] pcie_phy_top_inst|m_tlp_axis_tdata[17] pcie_phy_top_inst|m_tlp_axis_tdata[16] pcie_phy_top_inst|m_tlp_axis_tdata[15] pcie_phy_top_inst|m_tlp_axis_tdata[14] pcie_phy_top_inst|m_tlp_axis_tdata[13] pcie_phy_top_inst|m_tlp_axis_tdata[12] pcie_phy_top_inst|m_tlp_axis_tdata[11] pcie_phy_top_inst|m_tlp_axis_tdata[10] pcie_phy_top_inst|m_tlp_axis_tdata[9] pcie_phy_top_inst|m_tlp_axis_tdata[8] pcie_phy_top_inst|m_tlp_axis_tdata[7] pcie_phy_top_inst|m_tlp_axis_tdata[6] pcie_phy_top_inst|m_tlp_axis_tdata[5] pcie_phy_top_inst|m_tlp_axis_tdata[4] pcie_phy_top_inst|m_tlp_axis_tdata[3] pcie_phy_top_inst|m_tlp_axis_tdata[2] pcie_phy_top_inst|m_tlp_axis_tdata[1] pcie_phy_top_inst|m_tlp_axis_tdata[0] -autobundled
netbloc @pcie_phy_top_inst|m_tlp_axis_t 1 10 1 N 1330
load netBundle @pcie_phy_top_inst|m_tlp_axis_t_1 4 pcie_phy_top_inst|m_tlp_axis_tkeep[3] pcie_phy_top_inst|m_tlp_axis_tkeep[2] pcie_phy_top_inst|m_tlp_axis_tkeep[1] pcie_phy_top_inst|m_tlp_axis_tkeep[0] -autobundled
netbloc @pcie_phy_top_inst|m_tlp_axis_t_1 1 10 1 N 1350
load netBundle @pcie_phy_top_inst|m_tlp_axis_t_2 5 pcie_phy_top_inst|m_tlp_axis_tuser[4] pcie_phy_top_inst|m_tlp_axis_tuser[3] pcie_phy_top_inst|m_tlp_axis_tuser[2] pcie_phy_top_inst|m_tlp_axis_tuser[1] pcie_phy_top_inst|m_tlp_axis_tuser[0] -autobundled
netbloc @pcie_phy_top_inst|m_tlp_axis_t_2 1 10 1 N 1390
load netBundle @pcie_phy_top_inst|curr_data_ra 5 pcie_phy_top_inst|curr_data_rate[4] pcie_phy_top_inst|curr_data_rate[3] pcie_phy_top_inst|curr_data_rate[2] pcie_phy_top_inst|curr_data_rate[1] pcie_phy_top_inst|curr_data_rate[0] -autobundled
netbloc @pcie_phy_top_inst|curr_data_ra 1 6 4 2540 460 3420J 1070 5030 1730 6090J
load netBundle @pcie_phy_top_inst|gen_os_ctrl 8 pcie_phy_top_inst|gen_os_ctrl[link_number][7] pcie_phy_top_inst|gen_os_ctrl[link_number][6] pcie_phy_top_inst|gen_os_ctrl[link_number][5] pcie_phy_top_inst|gen_os_ctrl[link_number][4] pcie_phy_top_inst|gen_os_ctrl[link_number][3] pcie_phy_top_inst|gen_os_ctrl[link_number][2] pcie_phy_top_inst|gen_os_ctrl[link_number][1] pcie_phy_top_inst|gen_os_ctrl[link_number][0] -autobundled
netbloc @pcie_phy_top_inst|gen_os_ctrl 1 8 1 N 290
load netBundle @pcie_phy_top_inst|gen_os_ctrl_1 5 pcie_phy_top_inst|gen_os_ctrl[rate_id][rate][4] pcie_phy_top_inst|gen_os_ctrl[rate_id][rate][3] pcie_phy_top_inst|gen_os_ctrl[rate_id][rate][2] pcie_phy_top_inst|gen_os_ctrl[rate_id][rate][1] pcie_phy_top_inst|gen_os_ctrl[rate_id][rate][0] -autobundled
netbloc @pcie_phy_top_inst|gen_os_ctrl_1 1 8 1 N 330
load netBundle @pcie_phy_top_inst|gen_os_ctrl_2 6 pcie_phy_top_inst|gen_os_ctrl[ts6_sym][rsvd][5] pcie_phy_top_inst|gen_os_ctrl[ts6_sym][rsvd][4] pcie_phy_top_inst|gen_os_ctrl[ts6_sym][rsvd][3] pcie_phy_top_inst|gen_os_ctrl[ts6_sym][rsvd][2] pcie_phy_top_inst|gen_os_ctrl[ts6_sym][rsvd][1] pcie_phy_top_inst|gen_os_ctrl[ts6_sym][rsvd][0] -autobundled
netbloc @pcie_phy_top_inst|gen_os_ctrl_2 1 8 1 N 490
load netBundle @pcie_phy_top_inst|ordered_set 8 pcie_phy_top_inst|ordered_set[symbols][0][7] pcie_phy_top_inst|ordered_set[symbols][0][6] pcie_phy_top_inst|ordered_set[symbols][0][5] pcie_phy_top_inst|ordered_set[symbols][0][4] pcie_phy_top_inst|ordered_set[symbols][0][3] pcie_phy_top_inst|ordered_set[symbols][0][2] pcie_phy_top_inst|ordered_set[symbols][0][1] pcie_phy_top_inst|ordered_set[symbols][0][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set 1 8 1 4870 550n
load netBundle @pcie_phy_top_inst|ordered_set_1 8 pcie_phy_top_inst|ordered_set[symbols][10][7] pcie_phy_top_inst|ordered_set[symbols][10][6] pcie_phy_top_inst|ordered_set[symbols][10][5] pcie_phy_top_inst|ordered_set[symbols][10][4] pcie_phy_top_inst|ordered_set[symbols][10][3] pcie_phy_top_inst|ordered_set[symbols][10][2] pcie_phy_top_inst|ordered_set[symbols][10][1] pcie_phy_top_inst|ordered_set[symbols][10][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set_1 1 8 1 4650 750n
load netBundle @pcie_phy_top_inst|ordered_set_2 8 pcie_phy_top_inst|ordered_set[symbols][11][7] pcie_phy_top_inst|ordered_set[symbols][11][6] pcie_phy_top_inst|ordered_set[symbols][11][5] pcie_phy_top_inst|ordered_set[symbols][11][4] pcie_phy_top_inst|ordered_set[symbols][11][3] pcie_phy_top_inst|ordered_set[symbols][11][2] pcie_phy_top_inst|ordered_set[symbols][11][1] pcie_phy_top_inst|ordered_set[symbols][11][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set_2 1 8 1 4630 770n
load netBundle @pcie_phy_top_inst|ordered_set_3 8 pcie_phy_top_inst|ordered_set[symbols][12][7] pcie_phy_top_inst|ordered_set[symbols][12][6] pcie_phy_top_inst|ordered_set[symbols][12][5] pcie_phy_top_inst|ordered_set[symbols][12][4] pcie_phy_top_inst|ordered_set[symbols][12][3] pcie_phy_top_inst|ordered_set[symbols][12][2] pcie_phy_top_inst|ordered_set[symbols][12][1] pcie_phy_top_inst|ordered_set[symbols][12][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set_3 1 8 1 4610 790n
load netBundle @pcie_phy_top_inst|ordered_set_4 8 pcie_phy_top_inst|ordered_set[symbols][13][7] pcie_phy_top_inst|ordered_set[symbols][13][6] pcie_phy_top_inst|ordered_set[symbols][13][5] pcie_phy_top_inst|ordered_set[symbols][13][4] pcie_phy_top_inst|ordered_set[symbols][13][3] pcie_phy_top_inst|ordered_set[symbols][13][2] pcie_phy_top_inst|ordered_set[symbols][13][1] pcie_phy_top_inst|ordered_set[symbols][13][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set_4 1 8 1 4590 810n
load netBundle @pcie_phy_top_inst|ordered_set_5 8 pcie_phy_top_inst|ordered_set[symbols][14][7] pcie_phy_top_inst|ordered_set[symbols][14][6] pcie_phy_top_inst|ordered_set[symbols][14][5] pcie_phy_top_inst|ordered_set[symbols][14][4] pcie_phy_top_inst|ordered_set[symbols][14][3] pcie_phy_top_inst|ordered_set[symbols][14][2] pcie_phy_top_inst|ordered_set[symbols][14][1] pcie_phy_top_inst|ordered_set[symbols][14][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set_5 1 8 1 4570 830n
load netBundle @pcie_phy_top_inst|ordered_set_6 8 pcie_phy_top_inst|ordered_set[symbols][15][7] pcie_phy_top_inst|ordered_set[symbols][15][6] pcie_phy_top_inst|ordered_set[symbols][15][5] pcie_phy_top_inst|ordered_set[symbols][15][4] pcie_phy_top_inst|ordered_set[symbols][15][3] pcie_phy_top_inst|ordered_set[symbols][15][2] pcie_phy_top_inst|ordered_set[symbols][15][1] pcie_phy_top_inst|ordered_set[symbols][15][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set_6 1 8 1 4550 850n
load netBundle @pcie_phy_top_inst|ordered_set_7 8 pcie_phy_top_inst|ordered_set[symbols][1][7] pcie_phy_top_inst|ordered_set[symbols][1][6] pcie_phy_top_inst|ordered_set[symbols][1][5] pcie_phy_top_inst|ordered_set[symbols][1][4] pcie_phy_top_inst|ordered_set[symbols][1][3] pcie_phy_top_inst|ordered_set[symbols][1][2] pcie_phy_top_inst|ordered_set[symbols][1][1] pcie_phy_top_inst|ordered_set[symbols][1][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set_7 1 8 1 4850 570n
load netBundle @pcie_phy_top_inst|ordered_set_8 8 pcie_phy_top_inst|ordered_set[symbols][2][7] pcie_phy_top_inst|ordered_set[symbols][2][6] pcie_phy_top_inst|ordered_set[symbols][2][5] pcie_phy_top_inst|ordered_set[symbols][2][4] pcie_phy_top_inst|ordered_set[symbols][2][3] pcie_phy_top_inst|ordered_set[symbols][2][2] pcie_phy_top_inst|ordered_set[symbols][2][1] pcie_phy_top_inst|ordered_set[symbols][2][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set_8 1 8 1 4830 590n
load netBundle @pcie_phy_top_inst|ordered_set_9 8 pcie_phy_top_inst|ordered_set[symbols][3][7] pcie_phy_top_inst|ordered_set[symbols][3][6] pcie_phy_top_inst|ordered_set[symbols][3][5] pcie_phy_top_inst|ordered_set[symbols][3][4] pcie_phy_top_inst|ordered_set[symbols][3][3] pcie_phy_top_inst|ordered_set[symbols][3][2] pcie_phy_top_inst|ordered_set[symbols][3][1] pcie_phy_top_inst|ordered_set[symbols][3][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set_9 1 8 1 4810 610n
load netBundle @pcie_phy_top_inst|ordered_set_10 8 pcie_phy_top_inst|ordered_set[symbols][4][7] pcie_phy_top_inst|ordered_set[symbols][4][6] pcie_phy_top_inst|ordered_set[symbols][4][5] pcie_phy_top_inst|ordered_set[symbols][4][4] pcie_phy_top_inst|ordered_set[symbols][4][3] pcie_phy_top_inst|ordered_set[symbols][4][2] pcie_phy_top_inst|ordered_set[symbols][4][1] pcie_phy_top_inst|ordered_set[symbols][4][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set_10 1 8 1 4790 630n
load netBundle @pcie_phy_top_inst|ordered_set_11 8 pcie_phy_top_inst|ordered_set[symbols][5][7] pcie_phy_top_inst|ordered_set[symbols][5][6] pcie_phy_top_inst|ordered_set[symbols][5][5] pcie_phy_top_inst|ordered_set[symbols][5][4] pcie_phy_top_inst|ordered_set[symbols][5][3] pcie_phy_top_inst|ordered_set[symbols][5][2] pcie_phy_top_inst|ordered_set[symbols][5][1] pcie_phy_top_inst|ordered_set[symbols][5][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set_11 1 8 1 4770 650n
load netBundle @pcie_phy_top_inst|ordered_set_12 8 pcie_phy_top_inst|ordered_set[symbols][6][7] pcie_phy_top_inst|ordered_set[symbols][6][6] pcie_phy_top_inst|ordered_set[symbols][6][5] pcie_phy_top_inst|ordered_set[symbols][6][4] pcie_phy_top_inst|ordered_set[symbols][6][3] pcie_phy_top_inst|ordered_set[symbols][6][2] pcie_phy_top_inst|ordered_set[symbols][6][1] pcie_phy_top_inst|ordered_set[symbols][6][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set_12 1 8 1 4750 670n
load netBundle @pcie_phy_top_inst|ordered_set_13 8 pcie_phy_top_inst|ordered_set[symbols][7][7] pcie_phy_top_inst|ordered_set[symbols][7][6] pcie_phy_top_inst|ordered_set[symbols][7][5] pcie_phy_top_inst|ordered_set[symbols][7][4] pcie_phy_top_inst|ordered_set[symbols][7][3] pcie_phy_top_inst|ordered_set[symbols][7][2] pcie_phy_top_inst|ordered_set[symbols][7][1] pcie_phy_top_inst|ordered_set[symbols][7][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set_13 1 8 1 4730 690n
load netBundle @pcie_phy_top_inst|ordered_set_14 8 pcie_phy_top_inst|ordered_set[symbols][8][7] pcie_phy_top_inst|ordered_set[symbols][8][6] pcie_phy_top_inst|ordered_set[symbols][8][5] pcie_phy_top_inst|ordered_set[symbols][8][4] pcie_phy_top_inst|ordered_set[symbols][8][3] pcie_phy_top_inst|ordered_set[symbols][8][2] pcie_phy_top_inst|ordered_set[symbols][8][1] pcie_phy_top_inst|ordered_set[symbols][8][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set_14 1 8 1 4690 710n
load netBundle @pcie_phy_top_inst|ordered_set_15 8 pcie_phy_top_inst|ordered_set[symbols][9][7] pcie_phy_top_inst|ordered_set[symbols][9][6] pcie_phy_top_inst|ordered_set[symbols][9][5] pcie_phy_top_inst|ordered_set[symbols][9][4] pcie_phy_top_inst|ordered_set[symbols][9][3] pcie_phy_top_inst|ordered_set[symbols][9][2] pcie_phy_top_inst|ordered_set[symbols][9][1] pcie_phy_top_inst|ordered_set[symbols][9][0] -autobundled
netbloc @pcie_phy_top_inst|ordered_set_15 1 8 1 4670 730n
load netBundle @pcie_phy_top_inst|phy_powerdow 2 pcie_phy_top_inst|phy_powerdown[1] pcie_phy_top_inst|phy_powerdown[0] -autobundled
netbloc @pcie_phy_top_inst|phy_powerdow 1 8 3 4530 1710 6070J 1650 NJ
load netBundle @pcie_phy_top_inst|phy_txmargin 3 pcie_phy_top_inst|phy_txmargin[2] pcie_phy_top_inst|phy_txmargin[1] pcie_phy_top_inst|phy_txmargin[0] -autobundled
netbloc @pcie_phy_top_inst|phy_txmargin 1 8 3 4410 1970 NJ 1970 NJ
load netBundle @pcie_phy_top_inst|phy_rate 3 pcie_phy_top_inst|phy_rate[2] pcie_phy_top_inst|phy_rate[1] pcie_phy_top_inst|phy_rate[0] -autobundled
netbloc @pcie_phy_top_inst|phy_rate 1 10 1 6690J 1690n
load netBundle @pcie_phy_top_inst|m_dllp_axis_ 32 pcie_phy_top_inst|m_dllp_axis_tdata[31] pcie_phy_top_inst|m_dllp_axis_tdata[30] pcie_phy_top_inst|m_dllp_axis_tdata[29] pcie_phy_top_inst|m_dllp_axis_tdata[28] pcie_phy_top_inst|m_dllp_axis_tdata[27] pcie_phy_top_inst|m_dllp_axis_tdata[26] pcie_phy_top_inst|m_dllp_axis_tdata[25] pcie_phy_top_inst|m_dllp_axis_tdata[24] pcie_phy_top_inst|m_dllp_axis_tdata[23] pcie_phy_top_inst|m_dllp_axis_tdata[22] pcie_phy_top_inst|m_dllp_axis_tdata[21] pcie_phy_top_inst|m_dllp_axis_tdata[20] pcie_phy_top_inst|m_dllp_axis_tdata[19] pcie_phy_top_inst|m_dllp_axis_tdata[18] pcie_phy_top_inst|m_dllp_axis_tdata[17] pcie_phy_top_inst|m_dllp_axis_tdata[16] pcie_phy_top_inst|m_dllp_axis_tdata[15] pcie_phy_top_inst|m_dllp_axis_tdata[14] pcie_phy_top_inst|m_dllp_axis_tdata[13] pcie_phy_top_inst|m_dllp_axis_tdata[12] pcie_phy_top_inst|m_dllp_axis_tdata[11] pcie_phy_top_inst|m_dllp_axis_tdata[10] pcie_phy_top_inst|m_dllp_axis_tdata[9] pcie_phy_top_inst|m_dllp_axis_tdata[8] pcie_phy_top_inst|m_dllp_axis_tdata[7] pcie_phy_top_inst|m_dllp_axis_tdata[6] pcie_phy_top_inst|m_dllp_axis_tdata[5] pcie_phy_top_inst|m_dllp_axis_tdata[4] pcie_phy_top_inst|m_dllp_axis_tdata[3] pcie_phy_top_inst|m_dllp_axis_tdata[2] pcie_phy_top_inst|m_dllp_axis_tdata[1] pcie_phy_top_inst|m_dllp_axis_tdata[0] -autobundled
netbloc @pcie_phy_top_inst|m_dllp_axis_ 1 7 3 3520 1290 NJ 1290 NJ
load netBundle @pcie_phy_top_inst|m_dllp_axis__1 4 pcie_phy_top_inst|m_dllp_axis_tkeep[3] pcie_phy_top_inst|m_dllp_axis_tkeep[2] pcie_phy_top_inst|m_dllp_axis_tkeep[1] pcie_phy_top_inst|m_dllp_axis_tkeep[0] -autobundled
netbloc @pcie_phy_top_inst|m_dllp_axis__1 1 7 3 3500 1310 NJ 1310 NJ
load netBundle @pcie_phy_top_inst|m_dllp_axis__2 5 pcie_phy_top_inst|m_dllp_axis_tuser[4] pcie_phy_top_inst|m_dllp_axis_tuser[3] pcie_phy_top_inst|m_dllp_axis_tuser[2] pcie_phy_top_inst|m_dllp_axis_tuser[1] pcie_phy_top_inst|m_dllp_axis_tuser[0] -autobundled
netbloc @pcie_phy_top_inst|m_dllp_axis__2 1 7 3 3180 1350 NJ 1350 NJ
load netBundle @pcie_phy_top_inst|rx_ordered_s 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][0][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][0][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][0][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][0][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][0][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][0][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][0][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][0][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s 1 7 1 3080 270n
load netBundle @pcie_phy_top_inst|rx_ordered_s_1 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][10][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][10][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][10][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][10][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][10][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][10][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][10][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][10][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s_1 1 7 1 3360 530n
load netBundle @pcie_phy_top_inst|rx_ordered_s_2 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][11][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][11][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][11][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][11][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][11][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][11][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][11][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][11][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s_2 1 7 1 3200 550n
load netBundle @pcie_phy_top_inst|rx_ordered_s_3 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][12][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][12][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][12][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][12][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][12][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][12][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][12][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][12][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s_3 1 7 1 3260 570n
load netBundle @pcie_phy_top_inst|rx_ordered_s_4 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][13][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][13][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][13][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][13][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][13][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][13][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][13][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][13][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s_4 1 7 1 3540 590n
load netBundle @pcie_phy_top_inst|rx_ordered_s_5 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][14][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][14][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][14][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][14][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][14][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][14][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][14][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][14][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s_5 1 7 1 3560 610n
load netBundle @pcie_phy_top_inst|rx_ordered_s_6 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][15][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][15][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][15][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][15][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][15][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][15][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][15][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][15][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s_6 1 7 1 3600 630n
load netBundle @pcie_phy_top_inst|rx_ordered_s_7 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][1][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][1][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][1][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][1][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][1][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][1][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][1][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][1][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s_7 1 7 1 3120 310n
load netBundle @pcie_phy_top_inst|rx_ordered_s_8 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][2][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][2][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][2][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][2][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][2][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][2][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][2][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][2][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s_8 1 7 1 3100 290n
load netBundle @pcie_phy_top_inst|rx_ordered_s_9 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][3][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][3][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][3][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][3][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][3][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][3][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][3][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][3][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s_9 1 7 1 3140 330n
load netBundle @pcie_phy_top_inst|rx_ordered_s_10 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][4][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][4][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][4][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][4][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][4][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][4][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][4][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][4][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s_10 1 7 1 3320 350n
load netBundle @pcie_phy_top_inst|rx_ordered_s_11 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][5][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][5][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][5][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][5][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][5][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][5][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][5][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][5][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s_11 1 7 1 3480 430n
load netBundle @pcie_phy_top_inst|rx_ordered_s_12 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][6][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][6][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][6][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][6][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][6][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][6][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][6][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][6][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s_12 1 7 1 3240 650n
load netBundle @pcie_phy_top_inst|rx_ordered_s_13 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][7][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][7][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][7][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][7][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][7][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][7][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][7][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][7][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s_13 1 7 1 3280 670n
load netBundle @pcie_phy_top_inst|rx_ordered_s_14 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][8][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][8][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][8][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][8][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][8][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][8][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][8][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][8][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s_14 1 7 1 3400 710n
load netBundle @pcie_phy_top_inst|rx_ordered_s_15 8 pcie_phy_top_inst|rx_ordered_set[0][symbols][9][7] pcie_phy_top_inst|rx_ordered_set[0][symbols][9][6] pcie_phy_top_inst|rx_ordered_set[0][symbols][9][5] pcie_phy_top_inst|rx_ordered_set[0][symbols][9][4] pcie_phy_top_inst|rx_ordered_set[0][symbols][9][3] pcie_phy_top_inst|rx_ordered_set[0][symbols][9][2] pcie_phy_top_inst|rx_ordered_set[0][symbols][9][1] pcie_phy_top_inst|rx_ordered_set[0][symbols][9][0] -autobundled
netbloc @pcie_phy_top_inst|rx_ordered_s_15 1 7 1 3580 750n
load netBundle @pcie_phy_top_inst|phy_txdatak 4 pcie_phy_top_inst|phy_txdatak[3] pcie_phy_top_inst|phy_txdatak[2] pcie_phy_top_inst|phy_txdatak[1] pcie_phy_top_inst|phy_txdatak[0] -autobundled
netbloc @pcie_phy_top_inst|phy_txdatak 1 9 2 5970 1830 NJ
load netBundle @pcie_phy_top_inst|phy_txdata 32 pcie_phy_top_inst|phy_txdata[31] pcie_phy_top_inst|phy_txdata[30] pcie_phy_top_inst|phy_txdata[29] pcie_phy_top_inst|phy_txdata[28] pcie_phy_top_inst|phy_txdata[27] pcie_phy_top_inst|phy_txdata[26] pcie_phy_top_inst|phy_txdata[25] pcie_phy_top_inst|phy_txdata[24] pcie_phy_top_inst|phy_txdata[23] pcie_phy_top_inst|phy_txdata[22] pcie_phy_top_inst|phy_txdata[21] pcie_phy_top_inst|phy_txdata[20] pcie_phy_top_inst|phy_txdata[19] pcie_phy_top_inst|phy_txdata[18] pcie_phy_top_inst|phy_txdata[17] pcie_phy_top_inst|phy_txdata[16] pcie_phy_top_inst|phy_txdata[15] pcie_phy_top_inst|phy_txdata[14] pcie_phy_top_inst|phy_txdata[13] pcie_phy_top_inst|phy_txdata[12] pcie_phy_top_inst|phy_txdata[11] pcie_phy_top_inst|phy_txdata[10] pcie_phy_top_inst|phy_txdata[9] pcie_phy_top_inst|phy_txdata[8] pcie_phy_top_inst|phy_txdata[7] pcie_phy_top_inst|phy_txdata[6] pcie_phy_top_inst|phy_txdata[5] pcie_phy_top_inst|phy_txdata[4] pcie_phy_top_inst|phy_txdata[3] pcie_phy_top_inst|phy_txdata[2] pcie_phy_top_inst|phy_txdata[1] pcie_phy_top_inst|phy_txdata[0] -autobundled
netbloc @pcie_phy_top_inst|phy_txdata 1 9 2 6010 1790 NJ
load netBundle @pcie_phy_top_inst|phy_txsync_h 2 pcie_phy_top_inst|phy_txsync_header[1] pcie_phy_top_inst|phy_txsync_header[0] -autobundled
netbloc @pcie_phy_top_inst|phy_txsync_h 1 9 2 5850 2030 NJ
load netBundle @pcie_phy_top_inst|pipe_width_o 6 pcie_phy_top_inst|pipe_width_o[5] pcie_phy_top_inst|pipe_width_o[4] pcie_phy_top_inst|pipe_width_o[3] pcie_phy_top_inst|pipe_width_o[2] pcie_phy_top_inst|pipe_width_o[1] pcie_phy_top_inst|pipe_width_o[0] -autobundled
netbloc @pcie_phy_top_inst|pipe_width_o 1 6 5 2560 1100 3200J 1190 4950J 1170 5770 2050 6570J
load netBundle @pcie_phy_top_inst|num_active_l_3 6 pcie_phy_top_inst|num_active_lanes_i[5] pcie_phy_top_inst|num_active_lanes_i[4] pcie_phy_top_inst|num_active_lanes_i[3] pcie_phy_top_inst|num_active_lanes_i[2] pcie_phy_top_inst|num_active_lanes_i[1] pcie_phy_top_inst|num_active_lanes_i[0] -autobundled
netbloc @pcie_phy_top_inst|num_active_l_3 1 6 3 2480 1210 NJ 1210 4890
load netBundle @pcie_phy_top_inst|debug_state 8 pcie_phy_top_inst|debug_state[7] pcie_phy_top_inst|debug_state[6] pcie_phy_top_inst|debug_state[5] pcie_phy_top_inst|debug_state[4] pcie_phy_top_inst|debug_state[3] pcie_phy_top_inst|debug_state[2] pcie_phy_top_inst|debug_state[1] pcie_phy_top_inst|debug_state[0] -autobundled
netbloc @pcie_phy_top_inst|debug_state 1 10 1 N 1190
levelinfo -pg 1 0 230 6930
levelinfo -hier pcie_phy_top_inst * 480 770 1030 1450 1840 2090 2740 4000 5410 6270 *
pagesize -pg 1 -db -bbox -sgen 0 0 6930 2130
pagesize -hier pcie_phy_top_inst -db -bbox -sgen 230 30 6730 2100
show
fullfit
#
# initialize ictrl to current module pcie_top_kc705 work:pcie_top_kc705:NOFILE
ictrl init topinfo |
