{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737409773187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737409773188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 18:49:33 2025 " "Processing started: Mon Jan 20 18:49:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737409773188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737409773188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto7 -c projeto7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto7 -c projeto7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737409773188 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737409773421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737409773421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto7-projeto7 " "Found design unit 1: projeto7-projeto7" {  } { { "projeto7.vhd" "" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/projeto7.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737409779317 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto7 " "Found entity 1: projeto7" {  } { { "projeto7.vhd" "" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/projeto7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737409779317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737409779317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto7 " "Elaborating entity \"projeto7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737409779339 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "projeto7.vhd" "Mod0" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/projeto7.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409779591 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "projeto7.vhd" "Div0" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/projeto7.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409779591 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "projeto7.vhd" "Mod1" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/projeto7.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409779591 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "projeto7.vhd" "Div1" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/projeto7.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409779591 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "projeto7.vhd" "Mod2" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/projeto7.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409779591 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "projeto7.vhd" "Div2" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/projeto7.vhd" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409779591 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737409779591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "projeto7.vhd" "" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/projeto7.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737409779613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737409779613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737409779613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737409779613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737409779613 ""}  } { { "projeto7.vhd" "" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/projeto7.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737409779613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_anl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_anl " "Found entity 1: lpm_divide_anl" {  } { { "db/lpm_divide_anl.tdf" "" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/lpm_divide_anl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737409779643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737409779643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737409779651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737409779651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737409779665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737409779665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737409779707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737409779707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737409779738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737409779738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "projeto7.vhd" "" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/projeto7.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737409779744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737409779744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737409779744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737409779744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737409779744 ""}  } { { "projeto7.vhd" "" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/projeto7.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737409779744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/lpm_divide_mtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737409779776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737409779776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737409779784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737409779784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737409779796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737409779796 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737409780641 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 77 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 82 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div0\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div0\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div0\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div0\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 77 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 82 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_anl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_ske.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div2\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Yuji/Documents/Faculdade/9° Período/Logica-Reconfiguravel/Relatorio7/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1737409781031 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1737409781031 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737409781198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737409781198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1196 " "Implemented 1196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737409781268 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737409781268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1164 " "Implemented 1164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737409781268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737409781268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737409781288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 18:49:41 2025 " "Processing ended: Mon Jan 20 18:49:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737409781288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737409781288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737409781288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737409781288 ""}
