<p class="auto-cursor-target">Most of the holes in statement coverage are due to constant propagation, including cross-module constant propagation. It looks like when this happens, the formal synthesis process optimizes out that assignment (which is reasonable) but the coverage analysis tool then sees no activity on that line and reports a coverage hole (which is less reasonable.)</p><div class="table-wrap"><table class="wrapped relative-table confluenceTable"><colgroup><col style="width: 117.0px;"/><col style="width: 172.0px;"/><col style="width: 177.0px;"/><col style="width: 46.0px;"/><col style="width: 88.0px;"/><col style="width: 637.0px;"/></colgroup><tbody><tr><th class="confluenceTh">Component</th><th class="confluenceTh">Config</th><th class="confluenceTh">Module</th><th colspan="1" class="confluenceTh">Inst</th><th class="confluenceTh"><p>Statement</p><p>Cov %</p></th><th colspan="1" class="confluenceTh">Notes</th></tr><tr><td class="confluenceTd">async_adapter</td><td class="confluenceTd">async_adapter_sync</td><td class="confluenceTd">sym_async_adapter</td><td colspan="1" class="confluenceTd"><br/></td><td class="confluenceTd">No Data</td><td colspan="1" class="confluenceTd">This module is entirely structural, so there are no statements</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">gen_async_adapter_in</td><td colspan="1" class="confluenceTd">a</td><td class="confluenceTd">64%</td><td colspan="1" class="confluenceTd">all continuous assigns, one of a constant. Maybe need to hit reset conditions</td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">async_fifo_reg_dp</td><td colspan="1" class="confluenceTd">a</td><td class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td class="confluenceTd"><p>100%</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_wt_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">93.75%</td><td colspan="1" class="confluenceTd">reset condition</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd">continuous assign of enable signal</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">gen_async_adapter_out</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">60%</td><td colspan="1" class="confluenceTd">similar to gen_async_adapter_in</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_rd_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">93.75%</td><td colspan="1" class="confluenceTd">reset condition</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd">continuous assign of enable signal</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_adapter_sync_f2s</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">same as _sync</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_adapter_sync_s2f</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">same as _sync</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_adapter_async</td><td colspan="1" class="confluenceTd">gen_async_adapter_in</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd"><p>64%</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_reg_dp</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_wt_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">gray2wrap1hot</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd">continuous assign of enable signal</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffr_sync</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffr_sync</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">50%</td><td colspan="1" class="confluenceTd">is arteris_sync_false_path a real signal?</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">wrap1hot2gray</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">gen_async_adapter_out</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">60%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_rd_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_adapter_async_f2s</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">same as _sync</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_adapter_async_s2f</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">statement coverage identical, slightly better toggle coverage</td></tr><tr><td colspan="1" class="confluenceTd">dw_adapter_tb</td><td colspan="1" class="confluenceTd">hs2hsn2w</td><td colspan="1" class="confluenceTd">data_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">96%</td><td colspan="1" class="confluenceTd">uncovered line is a tie-off</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">aw_fifo</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hdr_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">80%</td><td colspan="1" class="confluenceTd">static tie-offs</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">73%</td><td colspan="1" class="confluenceTd">static tie-off, assignments from input to internal signal</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd">static tie-offs</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">d</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd">continuous assign of enable signal</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_dp</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">e</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_merge</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_split</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd">assign from input</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_valid_pipe</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hs2hsn2w_1to4</td><td colspan="1" class="confluenceTd">data_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">96%</td><td colspan="1" class="confluenceTd">static tie-off</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">aw_fifo</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hdr_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">80%</td><td colspan="1" class="confluenceTd">static tie-offs</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">73%</td><td colspan="1" class="confluenceTd">static tie-off, assignments from input to internal signal</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd">static tie-offs</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">d</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd">assign from input</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_dp</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">e</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_merge</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_split</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd">assign from input</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hs2hsn2w_uneven</td><td colspan="1" class="confluenceTd">data_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">96%</td><td colspan="1" class="confluenceTd">static tie-off</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">aw_fifo</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hdr_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">80%</td><td colspan="1" class="confluenceTd">static tie-offs</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">73%</td><td colspan="1" class="confluenceTd">static tie-off, assignments from input to internal signal</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd">static tie-offs</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">d</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd">assign from input</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_dp</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">e</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_merge</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_split</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd">assign from input</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hs2hsw2n</td><td colspan="1" class="confluenceTd">data_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">79%</td><td colspan="1" class="confluenceTd">some of these may actually be interesting</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">73%</td><td colspan="1" class="confluenceTd">these aren't, though</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_ctl</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">88%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">d</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_dp</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">e</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">path_lookup</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hdr_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">80%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">73%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><p>continuous assign of enable statement: why is this one different? derived from constant?</p><p>Instance: dut.u_hdr_translate.u_atp_ingress_pipe.u_sym_pipe.u_rdy_vld_pipe_ctl.u_valid_reg</p></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_dp</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_merge</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_split</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hp2hpn2w</td><td colspan="1" class="confluenceTd">data_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">93%</td><td colspan="1" class="confluenceTd">assign from dataIn fields directly to dataOut fields</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">aw_fifo</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">d</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hdr_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">82%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">73%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_ctl</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">e</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_dp</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">g</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_merge</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">92%</td><td colspan="1" class="confluenceTd">continuous assign of the result of a comparison. Does this never get into the DATA state?</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_split</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">90%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">73%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_dp</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">f</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hp2hpw2n</td><td colspan="1" class="confluenceTd">data_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">78%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">73%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_ctl</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">88%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">f</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_dp</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">d</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">g</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">path_lookup</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hdr_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">82%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">73%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_ctl</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_dp</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">e</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_merge</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">92%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_split</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">90%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">73%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_dp</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">d</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hs2hpn2w</td><td colspan="1" class="confluenceTd">data_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">93%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">aw_fifo</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hdr_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">82%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">73%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_valid_pipe_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">d</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_dp</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">e</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_merge</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">92%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_split</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hp2hsw2n</td><td colspan="1" class="confluenceTd">data_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd">doesn't pass, no data (SYM-844)</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hp2hsn2w</td><td colspan="1" class="confluenceTd">data_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd">doesn't pass, no data (SYM-843)</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hs2hpw2n</td><td colspan="1" class="confluenceTd">data_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">79%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">73%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_ctl</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">82%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">d</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_dp</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">83%</td><td colspan="1" class="confluenceTd">assignment from input</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">e</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">path_lookup</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">hdr_translate</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">82%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">73%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe_dp</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_merge</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">92%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_atp_hdr_data_split</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_pipe_adapter</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rdy_vld_pipe</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">rate_adapter_tb</td><td colspan="1" class="confluenceTd">rate_adapter_async_s2f</td><td colspan="1" class="confluenceTd">sym_rate_adapter_in</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">21%</td><td colspan="1" class="confluenceTd">mostly credit stuff: we don't need it because downstream is faster than upstream</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_reg_dp</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_wt_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">87%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">onehot2valid</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">gray2wrap1hot</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd">the enable pin got optimized out again</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffr_sync</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffr_sync</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">50%</td><td colspan="1" class="confluenceTd">arteris_synch_false_path</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">wrap1hot2gray</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffr_sync</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd">I guess we are not driving data through this hierarchy</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_rate_adapter_out</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd">looks like more stuff got optimized out</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_rd_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd">enable pin optimizations</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffr_sync</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">50%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffr_sync</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">50%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rate_adapter_sync_f2s</td><td colspan="1" class="confluenceTd">sym_rate_adapter_in</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">71%</td><td colspan="1" class="confluenceTd">Will be very interesting to do a proper coverage merge with the counterpart above</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_reg_dp</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_wt_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">94%</td><td colspan="1" class="confluenceTd">reset pin optimizations</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">onehot2valid</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd">bitwise ands with 2'b00</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_rate_adapter_out</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">60%</td><td colspan="1" class="confluenceTd">reassignments of outside pins</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_rd_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">94%</td><td colspan="1" class="confluenceTd">outside pins</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rate_adapter_sync_s2f</td><td colspan="1" class="confluenceTd">sym_rate_adapter_in</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">26%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_reg_dp</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_wt_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">89%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">onehot2valid</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_rate_adapter_out</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">53%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_rd_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">94%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">rate_adapter_async_f2s</td><td colspan="1" class="confluenceTd">sym_rate_adapter_in</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">71%</td><td colspan="1" class="confluenceTd">very similar to the async case</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_reg_dp</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_wt_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">onehot2valid</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd">bitwise ands with 2'b00</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">gray2wrap1hot</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffr_sync</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffr_sync</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">50%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">wrap1hot2gray</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_rate_adapter_out</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">60%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_rd_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">sym_sw_arb</td><td colspan="1" class="confluenceTd">sym_sw_arb</td><td colspan="1" class="confluenceTd">sym_sw_arb</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">93%</td><td colspan="1" class="confluenceTd">closure isn't full, so this may be unreliable</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">12%</td><td colspan="1" class="confluenceTd">if I had to guess, arb_state_reg did not get driven under our constraints</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ecc_dec</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">l</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">k</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">h</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">i</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">j</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">ecc_enc</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">e</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">f</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">g</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">arb_rr1</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">86%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">arb_spri</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">arb_wrr_rr1</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">31%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">arb_rr1</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">arb_spri</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">d</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">d</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">arb_pri_rr1</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">arb_spri</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_sw_arb_b</td><td colspan="1" class="confluenceTd">sym_sw_arb</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">83%</td><td colspan="1" class="confluenceTd">mostly pin remapping</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">arb_rr1</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">arb_spri</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">sym_sw_arb_c</td><td colspan="1" class="confluenceTd">sym_sw_arb</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">arb_rr1</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">arb_spri</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">async_fifo_tb</td><td colspan="1" class="confluenceTd">async_fifo_async</td><td colspan="1" class="confluenceTd">async_fifo</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_rd_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">gray2wrap1hot</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffr_sync</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffr_sync</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">wrap1hot2gray</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_reg_dp</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_wt_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_async_f2s</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">identical to _async</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_async_s2f</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">identical to async</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_sync</td><td colspan="1" class="confluenceTd">async_fifo</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_rd_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">93.75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">dffre</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_reg_dp</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">prot_reg</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">100%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_wt_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">93.75%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">onehot2valid</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">b</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">logic_tree_bus</td><td colspan="1" class="confluenceTd">c</td><td colspan="1" class="confluenceTd">0%</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_sync_f2s</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">identical to _sync</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">async_fifo_sync_s2f</td><td colspan="1" class="confluenceTd">async_fifo_rd_ctl</td><td colspan="1" class="confluenceTd">a</td><td colspan="1" class="confluenceTd">87.5%</td><td colspan="1" class="confluenceTd">almost identical to sync, minor coverage difference on next read_wrap generation</td></tr></tbody></table></div>