

================================================================
== Vitis HLS Report for 'spiking_binam_Pipeline_VITIS_LOOP_79_7'
================================================================
* Date:           Sat May 17 11:11:23 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SpikingBINAM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.892 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_7  |      257|      257|         3|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_spikes, void @empty_8, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bin_start_V_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %bin_start_V"   --->   Operation 8 'read' 'bin_start_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%threshW_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %threshW"   --->   Operation 9 'read' 'threshW_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %i_2"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body78"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i9 %i_2"   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.88ns)   --->   "%icmp_ln79 = icmp_eq  i9 %i, i9 256" [spiking_binam_hls.cpp:79]   --->   Operation 13 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%i_1 = add i9 %i, i9 1" [spiking_binam_hls.cpp:79]   --->   Operation 15 'add' 'i_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.body78.split, void %for.inc96.exitStub" [spiking_binam_hls.cpp:79]   --->   Operation 16 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i, i32 3, i32 7"   --->   Operation 17 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1031 = zext i5 %lshr_ln2"   --->   Operation 18 'zext' 'zext_ln1031' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%v_V_addr = getelementptr i7 %v_V, i64 0, i64 %zext_ln1031"   --->   Operation 19 'getelementptr' 'v_V_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v_V_1_addr = getelementptr i7 %v_V_1, i64 0, i64 %zext_ln1031"   --->   Operation 20 'getelementptr' 'v_V_1_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v_V_2_addr = getelementptr i7 %v_V_2, i64 0, i64 %zext_ln1031"   --->   Operation 21 'getelementptr' 'v_V_2_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%v_V_3_addr = getelementptr i7 %v_V_3, i64 0, i64 %zext_ln1031"   --->   Operation 22 'getelementptr' 'v_V_3_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%v_V_4_addr = getelementptr i7 %v_V_4, i64 0, i64 %zext_ln1031"   --->   Operation 23 'getelementptr' 'v_V_4_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%v_V_5_addr = getelementptr i7 %v_V_5, i64 0, i64 %zext_ln1031"   --->   Operation 24 'getelementptr' 'v_V_5_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%v_V_6_addr = getelementptr i7 %v_V_6, i64 0, i64 %zext_ln1031"   --->   Operation 25 'getelementptr' 'v_V_6_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%v_V_7_addr = getelementptr i7 %v_V_7, i64 0, i64 %zext_ln1031"   --->   Operation 26 'getelementptr' 'v_V_7_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%v_V_load = load i5 %v_V_addr"   --->   Operation 27 'load' 'v_V_load' <Predicate = (!icmp_ln79)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 28 [2/2] (0.67ns)   --->   "%v_V_1_load = load i5 %v_V_1_addr"   --->   Operation 28 'load' 'v_V_1_load' <Predicate = (!icmp_ln79)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%v_V_2_load = load i5 %v_V_2_addr"   --->   Operation 29 'load' 'v_V_2_load' <Predicate = (!icmp_ln79)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 30 [2/2] (0.67ns)   --->   "%v_V_3_load = load i5 %v_V_3_addr"   --->   Operation 30 'load' 'v_V_3_load' <Predicate = (!icmp_ln79)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%v_V_4_load = load i5 %v_V_4_addr"   --->   Operation 31 'load' 'v_V_4_load' <Predicate = (!icmp_ln79)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 32 [2/2] (0.67ns)   --->   "%v_V_5_load = load i5 %v_V_5_addr"   --->   Operation 32 'load' 'v_V_5_load' <Predicate = (!icmp_ln79)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 33 [2/2] (0.67ns)   --->   "%v_V_6_load = load i5 %v_V_6_addr"   --->   Operation 33 'load' 'v_V_6_load' <Predicate = (!icmp_ln79)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 34 [2/2] (0.67ns)   --->   "%v_V_7_load = load i5 %v_V_7_addr"   --->   Operation 34 'load' 'v_V_7_load' <Predicate = (!icmp_ln79)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln79 = store i9 %i_1, i9 %i_2" [spiking_binam_hls.cpp:79]   --->   Operation 35 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.body78" [spiking_binam_hls.cpp:79]   --->   Operation 36 'br' 'br_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.89>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i9 %i" [spiking_binam_hls.cpp:79]   --->   Operation 37 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [spiking_binam_hls.cpp:80]   --->   Operation 38 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [spiking_binam_hls.cpp:79]   --->   Operation 39 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1031 = trunc i9 %i"   --->   Operation 40 'trunc' 'trunc_ln1031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (0.67ns)   --->   "%v_V_load = load i5 %v_V_addr"   --->   Operation 41 'load' 'v_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/2] (0.67ns)   --->   "%v_V_1_load = load i5 %v_V_1_addr"   --->   Operation 42 'load' 'v_V_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/2] (0.67ns)   --->   "%v_V_2_load = load i5 %v_V_2_addr"   --->   Operation 43 'load' 'v_V_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 44 [1/2] (0.67ns)   --->   "%v_V_3_load = load i5 %v_V_3_addr"   --->   Operation 44 'load' 'v_V_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 45 [1/2] (0.67ns)   --->   "%v_V_4_load = load i5 %v_V_4_addr"   --->   Operation 45 'load' 'v_V_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 46 [1/2] (0.67ns)   --->   "%v_V_5_load = load i5 %v_V_5_addr"   --->   Operation 46 'load' 'v_V_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 47 [1/2] (0.67ns)   --->   "%v_V_6_load = load i5 %v_V_6_addr"   --->   Operation 47 'load' 'v_V_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 48 [1/2] (0.67ns)   --->   "%v_V_7_load = load i5 %v_V_7_addr"   --->   Operation 48 'load' 'v_V_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 49 [1/1] (0.72ns)   --->   "%tmp_6 = mux i7 @_ssdm_op_Mux.ap_auto.8i7.i3, i7 %v_V_load, i7 %v_V_1_load, i7 %v_V_2_load, i7 %v_V_3_load, i7 %v_V_4_load, i7 %v_V_5_load, i7 %v_V_6_load, i7 %v_V_7_load, i3 %trunc_ln1031"   --->   Operation 49 'mux' 'tmp_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.81ns)   --->   "%icmp_ln1031 = icmp_ugt  i7 %threshW_read, i7 %tmp_6"   --->   Operation 50 'icmp' 'icmp_ln1031' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln1031, void %if.then82, void %for.inc93" [spiking_binam_hls.cpp:81]   --->   Operation 51 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.44ns)   --->   "%switch_ln83 = switch i3 %trunc_ln1031, void %arrayidx91.case.7, i3 0, void %arrayidx91.case.0, i3 1, void %arrayidx91.case.1, i3 2, void %arrayidx91.case.2, i3 3, void %arrayidx91.case.3, i3 4, void %arrayidx91.case.4, i3 5, void %arrayidx91.case.5, i3 6, void %arrayidx91.case.6" [spiking_binam_hls.cpp:83]   --->   Operation 52 'switch' 'switch_ln83' <Predicate = (!icmp_ln1031)> <Delay = 0.44>
ST_2 : Operation 53 [1/1] (0.67ns)   --->   "%store_ln83 = store i7 0, i5 %v_V_6_addr" [spiking_binam_hls.cpp:83]   --->   Operation 53 'store' 'store_ln83' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ref_timer_V_6_addr = getelementptr i3 %ref_timer_V_6, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:84]   --->   Operation 54 'getelementptr' 'ref_timer_V_6_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 6)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.67ns)   --->   "%store_ln84 = store i3 5, i5 %ref_timer_V_6_addr" [spiking_binam_hls.cpp:84]   --->   Operation 55 'store' 'store_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx91.exit" [spiking_binam_hls.cpp:84]   --->   Operation 56 'br' 'br_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.67ns)   --->   "%store_ln83 = store i7 0, i5 %v_V_5_addr" [spiking_binam_hls.cpp:83]   --->   Operation 57 'store' 'store_ln83' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ref_timer_V_5_addr = getelementptr i3 %ref_timer_V_5, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:84]   --->   Operation 58 'getelementptr' 'ref_timer_V_5_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 5)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.67ns)   --->   "%store_ln84 = store i3 5, i5 %ref_timer_V_5_addr" [spiking_binam_hls.cpp:84]   --->   Operation 59 'store' 'store_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx91.exit" [spiking_binam_hls.cpp:84]   --->   Operation 60 'br' 'br_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 5)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.67ns)   --->   "%store_ln83 = store i7 0, i5 %v_V_4_addr" [spiking_binam_hls.cpp:83]   --->   Operation 61 'store' 'store_ln83' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ref_timer_V_4_addr = getelementptr i3 %ref_timer_V_4, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:84]   --->   Operation 62 'getelementptr' 'ref_timer_V_4_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 4)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.67ns)   --->   "%store_ln84 = store i3 5, i5 %ref_timer_V_4_addr" [spiking_binam_hls.cpp:84]   --->   Operation 63 'store' 'store_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx91.exit" [spiking_binam_hls.cpp:84]   --->   Operation 64 'br' 'br_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 4)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.67ns)   --->   "%store_ln83 = store i7 0, i5 %v_V_3_addr" [spiking_binam_hls.cpp:83]   --->   Operation 65 'store' 'store_ln83' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ref_timer_V_3_addr = getelementptr i3 %ref_timer_V_3, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:84]   --->   Operation 66 'getelementptr' 'ref_timer_V_3_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 3)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.67ns)   --->   "%store_ln84 = store i3 5, i5 %ref_timer_V_3_addr" [spiking_binam_hls.cpp:84]   --->   Operation 67 'store' 'store_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx91.exit" [spiking_binam_hls.cpp:84]   --->   Operation 68 'br' 'br_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.67ns)   --->   "%store_ln83 = store i7 0, i5 %v_V_2_addr" [spiking_binam_hls.cpp:83]   --->   Operation 69 'store' 'store_ln83' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ref_timer_V_2_addr = getelementptr i3 %ref_timer_V_2, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:84]   --->   Operation 70 'getelementptr' 'ref_timer_V_2_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.67ns)   --->   "%store_ln84 = store i3 5, i5 %ref_timer_V_2_addr" [spiking_binam_hls.cpp:84]   --->   Operation 71 'store' 'store_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx91.exit" [spiking_binam_hls.cpp:84]   --->   Operation 72 'br' 'br_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 2)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.67ns)   --->   "%store_ln83 = store i7 0, i5 %v_V_1_addr" [spiking_binam_hls.cpp:83]   --->   Operation 73 'store' 'store_ln83' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ref_timer_V_1_addr = getelementptr i3 %ref_timer_V_1, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:84]   --->   Operation 74 'getelementptr' 'ref_timer_V_1_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 1)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.67ns)   --->   "%store_ln84 = store i3 5, i5 %ref_timer_V_1_addr" [spiking_binam_hls.cpp:84]   --->   Operation 75 'store' 'store_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx91.exit" [spiking_binam_hls.cpp:84]   --->   Operation 76 'br' 'br_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 1)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.67ns)   --->   "%store_ln83 = store i7 0, i5 %v_V_addr" [spiking_binam_hls.cpp:83]   --->   Operation 77 'store' 'store_ln83' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ref_timer_V_addr = getelementptr i3 %ref_timer_V, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:84]   --->   Operation 78 'getelementptr' 'ref_timer_V_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 0)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.67ns)   --->   "%store_ln84 = store i3 5, i5 %ref_timer_V_addr" [spiking_binam_hls.cpp:84]   --->   Operation 79 'store' 'store_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx91.exit" [spiking_binam_hls.cpp:84]   --->   Operation 80 'br' 'br_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 0)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.67ns)   --->   "%store_ln83 = store i7 0, i5 %v_V_7_addr" [spiking_binam_hls.cpp:83]   --->   Operation 81 'store' 'store_ln83' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%ref_timer_V_7_addr = getelementptr i3 %ref_timer_V_7, i64 0, i64 %zext_ln1031" [spiking_binam_hls.cpp:84]   --->   Operation 82 'getelementptr' 'ref_timer_V_7_addr' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 7)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.67ns)   --->   "%store_ln84 = store i3 5, i5 %ref_timer_V_7_addr" [spiking_binam_hls.cpp:84]   --->   Operation 83 'store' 'store_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx91.exit" [spiking_binam_hls.cpp:84]   --->   Operation 84 'br' 'br_ln84' <Predicate = (!icmp_ln1031 & trunc_ln1031 == 7)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i12.i8.i8, i12 %bin_start_V_read, i8 0, i8 %trunc_ln79" [spiking_binam_hls.cpp:82]   --->   Operation 85 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln1031)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i28 %or_ln" [spiking_binam_hls.cpp:82]   --->   Operation 86 'zext' 'zext_ln82' <Predicate = (!icmp_ln1031)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_spikes, i32 %zext_ln82" [spiking_binam_hls.cpp:82]   --->   Operation 87 'write' 'write_ln82' <Predicate = (!icmp_ln1031)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.inc93" [spiking_binam_hls.cpp:85]   --->   Operation 88 'br' 'br_ln85' <Predicate = (!icmp_ln1031)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.31ns
The critical path consists of the following:
	'alloca' operation ('op') [20]  (0 ns)
	'load' operation ('i') on local variable 'op' [27]  (0 ns)
	'add' operation ('i', spiking_binam_hls.cpp:79) [30]  (0.776 ns)
	'store' operation ('store_ln79', spiking_binam_hls.cpp:79) of variable 'i', spiking_binam_hls.cpp:79 on local variable 'op' [106]  (0.427 ns)
	blocking operation 0.105 ns on control path)

 <State 2>: 2.89ns
The critical path consists of the following:
	'load' operation ('v_V_load') on array 'v_V' [47]  (0.677 ns)
	'mux' operation ('tmp_6') [55]  (0.721 ns)
	'icmp' operation ('icmp_ln1031') [56]  (0.817 ns)
	blocking operation 0.677 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
