
---------- Begin Simulation Statistics ----------
final_tick                               1320483433000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109328                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702300                       # Number of bytes of host memory used
host_op_rate                                   109647                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13140.22                       # Real time elapsed on the host
host_tick_rate                              100491763                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436587514                       # Number of instructions simulated
sim_ops                                    1440791265                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.320483                       # Number of seconds simulated
sim_ticks                                1320483433000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.041139                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              178775947                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           205392473                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13438721                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        276690586                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22955579                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24351969                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1396390                       # Number of indirect misses.
system.cpu0.branchPred.lookups              351233311                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2194659                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100280                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8790337                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545377                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36740695                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309731                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       87784358                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316548638                       # Number of instructions committed
system.cpu0.commit.committedOps            1318652205                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2435755388                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.541373                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.303700                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1800532917     73.92%     73.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    370824151     15.22%     89.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     97228382      3.99%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     91146217      3.74%     96.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23230761      0.95%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7362343      0.30%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4557134      0.19%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4132788      0.17%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36740695      1.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2435755388                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143303                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273920463                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171007                       # Number of loads committed
system.cpu0.commit.membars                    4203722                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203728      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742061632     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271279     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151183899     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318652205                       # Class of committed instruction
system.cpu0.commit.refs                     558455206                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316548638                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318652205                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.998892                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.998892                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            497698686                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4706124                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           177721068                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1426732090                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               968276942                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                970807973                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8805743                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12604446                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6928517                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  351233311                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                255446901                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1488587372                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3385253                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1449042554                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          171                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26908308                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133466                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         950476068                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         201731526                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.550624                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2452517861                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.591697                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.884605                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1431784925     58.38%     58.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               757052072     30.87%     89.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               134313398      5.48%     94.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               108076925      4.41%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13739639      0.56%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3238443      0.13%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  105022      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203561      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3876      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2452517861                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      179120988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8919728                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               338578551                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.527785                       # Inst execution rate
system.cpu0.iew.exec_refs                   597555795                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 162904845                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              378503430                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            435041213                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106198                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2226469                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           166328804                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1406374058                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            434650950                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9730685                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1388939081                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2002310                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17889963                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8805743                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             22283779                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       303560                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        22467884                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        33560                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15050                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5161016                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     29870206                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     13044605                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15050                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       771192                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8148536                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                590911755                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1376883736                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.895591                       # average fanout of values written-back
system.cpu0.iew.wb_producers                529215001                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.523204                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1377039396                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1705577694                       # number of integer regfile reads
system.cpu0.int_regfile_writes              886108849                       # number of integer regfile writes
system.cpu0.ipc                              0.500277                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.500277                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205619      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            778807505     55.68%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834096      0.85%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100450      0.15%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           439281085     31.41%     88.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          162440962     11.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1398669767                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3671293                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002625                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 750630     20.45%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2362470     64.35%     84.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               558191     15.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1398135389                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5253800751                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1376883686                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1494109971                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1400063965                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1398669767                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310093                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       87721849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           272166                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           362                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31365675                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2452517861                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.570300                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.815308                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1437950353     58.63%     58.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          720179291     29.36%     88.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          230716579      9.41%     97.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           46538348      1.90%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12375052      0.50%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1957690      0.08%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1803823      0.07%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             643122      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             353603      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2452517861                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.531482                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19476282                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2597018                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           435041213                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          166328804                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1893                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2631638849                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9332636                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              416569220                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845196147                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14756749                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               980339359                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              31996161                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                20677                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1741443539                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1416169714                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          915889992                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                964323638                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34825698                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8805743                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             82326356                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70693840                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1741443495                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        153545                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5853                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32880808                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5805                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3805427128                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2829676127                       # The number of ROB writes
system.cpu0.timesIdled                       31137094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.133984                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21034393                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23336806                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2815350                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31122169                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1080020                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1101898                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           21878                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35851028                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48644                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100001                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2002568                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28114237                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4288480                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300688                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18623958                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120038876                       # Number of instructions committed
system.cpu1.commit.committedOps             122139060                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    489543490                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.249496                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.014739                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    440597570     90.00%     90.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24190920      4.94%     94.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8657609      1.77%     96.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7000018      1.43%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1594393      0.33%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       725642      0.15%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2102760      0.43%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       386098      0.08%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4288480      0.88%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    489543490                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797281                       # Number of function calls committed.
system.cpu1.commit.int_insts                116576604                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30171744                       # Number of loads committed
system.cpu1.commit.membars                    4200132                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200132      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76649955     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32271745     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9017084      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122139060                       # Class of committed instruction
system.cpu1.commit.refs                      41288841                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120038876                       # Number of Instructions Simulated
system.cpu1.committedOps                    122139060                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.111695                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.111695                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            394198311                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               864277                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20105319                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             147456199                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26918235                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 64684355                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2004440                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2073812                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5428781                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35851028                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23663914                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    464867223                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               197029                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     152610984                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5634444                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072637                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25549664                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22114413                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.309202                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         493234122                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.313667                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.745003                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               395309264     80.15%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62169350     12.60%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19483306      3.95%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12658348      2.57%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2534040      0.51%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1015534      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63459      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     686      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     135      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           493234122                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         329121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2125419                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30860667                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.274146                       # Inst execution rate
system.cpu1.iew.exec_refs                    46347265                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11521301                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              321823374                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35283052                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100628                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1713580                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11919325                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140715042                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34825964                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1984853                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135308238                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2037710                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12845789                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2004440                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17208757                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       189600                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1090837                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29716                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2475                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15294                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5111308                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       802228                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2475                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       545353                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1580066                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78739431                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133444364                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.833379                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65619781                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.270369                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133520688                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               171385789                       # number of integer regfile reads
system.cpu1.int_regfile_writes               90069077                       # number of integer regfile writes
system.cpu1.ipc                              0.243209                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.243209                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200233      3.06%      3.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86169468     62.76%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37436279     27.27%     93.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9486964      6.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             137293091                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3149079                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022937                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 774269     24.59%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1870037     59.38%     83.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               504771     16.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             136241923                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         771234845                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133444352                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        159292928                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 134414196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                137293091                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300846                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18575981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           265488                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           158                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7698734                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    493234122                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.278353                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.778120                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          411387180     83.41%     83.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50699592     10.28%     93.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18544602      3.76%     97.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5901987      1.20%     98.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4085895      0.83%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1020647      0.21%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             985778      0.20%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             430677      0.09%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             177764      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      493234122                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.278167                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13598807                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1346095                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35283052                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11919325                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       493563243                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2147399045                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              354353120                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81671855                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14152672                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30592263                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4393858                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                30493                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183563698                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144726935                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97713121                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65217103                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21903598                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2004440                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             41037651                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16041266                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183563686                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29545                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               598                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29007139                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           594                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   626017859                       # The number of ROB reads
system.cpu1.rob.rob_writes                  285225680                       # The number of ROB writes
system.cpu1.timesIdled                          16038                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8866615                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2286398                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            12282932                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              40092                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2349028                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12224736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24393375                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       481137                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        65052                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     70353061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6980530                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    140783687                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7045582                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8777382                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3858031                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8310483                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              335                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            260                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3446629                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3446627                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8777382                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           251                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     36617380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               36617380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1029250560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1029250560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              530                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12224857                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12224857    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12224857                       # Request fanout histogram
system.membus.respLayer1.occupancy        63991888034                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         42643286876                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       933264100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   921865680.935840                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       101000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2098101500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1315817112500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4666320500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    218777007                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       218777007                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    218777007                       # number of overall hits
system.cpu0.icache.overall_hits::total      218777007                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36669894                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36669894                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36669894                       # number of overall misses
system.cpu0.icache.overall_misses::total     36669894                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 497036425997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 497036425997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 497036425997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 497036425997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    255446901                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    255446901                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    255446901                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    255446901                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.143552                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.143552                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.143552                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.143552                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13554.345862                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13554.345862                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13554.345862                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13554.345862                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1887                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          137                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               45                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.933333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          137                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34710446                       # number of writebacks
system.cpu0.icache.writebacks::total         34710446                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1959414                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1959414                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1959414                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1959414                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34710480                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34710480                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34710480                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34710480                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 443648401498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 443648401498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 443648401498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 443648401498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.135881                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.135881                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.135881                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.135881                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12781.396325                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12781.396325                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12781.396325                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12781.396325                       # average overall mshr miss latency
system.cpu0.icache.replacements              34710446                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    218777007                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      218777007                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36669894                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36669894                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 497036425997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 497036425997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    255446901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    255446901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.143552                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.143552                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13554.345862                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13554.345862                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1959414                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1959414                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34710480                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34710480                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 443648401498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 443648401498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.135881                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.135881                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12781.396325                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12781.396325                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          253487275                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34710446                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.302910                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        545604280                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       545604280                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    499339180                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       499339180                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    499339180                       # number of overall hits
system.cpu0.dcache.overall_hits::total      499339180                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     57871470                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      57871470                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     57871470                       # number of overall misses
system.cpu0.dcache.overall_misses::total     57871470                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2056135994371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2056135994371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2056135994371                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2056135994371                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    557210650                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    557210650                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    557210650                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    557210650                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.103859                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.103859                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.103859                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.103859                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35529.354868                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35529.354868                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35529.354868                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35529.354868                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     22221201                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       450312                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           352695                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5236                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.004015                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.003056                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32706562                       # number of writebacks
system.cpu0.dcache.writebacks::total         32706562                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     26076329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     26076329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     26076329                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     26076329                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31795141                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31795141                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31795141                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31795141                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 697353489774                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 697353489774                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 697353489774                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 697353489774                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057061                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057061                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057061                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057061                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21932.706314                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21932.706314                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21932.706314                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21932.706314                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32706562                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    359673225                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      359673225                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     46357369                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     46357369                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1257022680500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1257022680500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    406030594                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    406030594                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.114172                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.114172                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27115.919381                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27115.919381                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     18390648                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     18390648                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27966721                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27966721                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 522243402500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 522243402500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.068878                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.068878                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18673.744502                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18673.744502                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139665955                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139665955                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11514101                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11514101                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 799113313871                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 799113313871                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180056                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180056                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.076162                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076162                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69403.014084                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69403.014084                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7685681                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7685681                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3828420                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3828420                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 175110087274                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 175110087274                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025324                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025324                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45739.518463                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45739.518463                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2178                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2178                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1765                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1765                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10094500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10094500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.447629                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.447629                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5719.263456                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5719.263456                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1744                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1744                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1004000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1004000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005326                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005326                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 47809.523810                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47809.523810                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       650500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       650500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037804                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037804                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4455.479452                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4455.479452                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       504500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       504500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037804                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037804                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3455.479452                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3455.479452                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188038                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188038                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912242                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912242                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92472865500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92472865500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434343                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434343                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101368.787559                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101368.787559                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912242                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912242                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91560623500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91560623500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434343                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434343                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100368.787559                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100368.787559                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999406                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533237918                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32707154                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.303403                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999406                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1151344656                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1151344656                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34373028                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28709737                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               26199                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              644237                       # number of demand (read+write) hits
system.l2.demand_hits::total                 63753201                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34373028                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28709737                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              26199                       # number of overall hits
system.l2.overall_hits::.cpu1.data             644237                       # number of overall hits
system.l2.overall_hits::total                63753201                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            337451                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3996205                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2351                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2299726                       # number of demand (read+write) misses
system.l2.demand_misses::total                6635733                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           337451                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3996205                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2351                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2299726                       # number of overall misses
system.l2.overall_misses::total               6635733                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  28678028499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 413428538902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    215640499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 254481631447                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     696803839347                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  28678028499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 413428538902                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    215640499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 254481631447                       # number of overall miss cycles
system.l2.overall_miss_latency::total    696803839347                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34710479                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32705942                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           28550                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2943963                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             70388934                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34710479                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32705942                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          28550                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2943963                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            70388934                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009722                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.122186                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.082347                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.781167                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094272                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009722                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.122186                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.082347                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.781167                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094272                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84984.274751                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103455.287930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91722.883454                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110657.370246                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105007.817425                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84984.274751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103455.287930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91722.883454                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110657.370246                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105007.817425                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             255727                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7072                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.160492                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5398408                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3858031                       # number of writebacks
system.l2.writebacks::total                   3858031                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         135122                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          12180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              147346                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        135122                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         12180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             147346                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       337446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3861083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2287546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6488387                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       337446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3861083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2287546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5795807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12284194                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  25303347001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 365160990274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    190298499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 230682449979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 621337085753                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  25303347001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 365160990274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    190298499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 230682449979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 552183943548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1173521029301                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.118054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.080981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.777029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.092179                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.118054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.080981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.777029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.174519                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74984.877583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94574.757982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82309.039360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100842.759000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95761.409693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74984.877583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94574.757982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82309.039360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100842.759000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95273.004009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95530.974950                       # average overall mshr miss latency
system.l2.replacements                       19119911                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8008448                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8008448                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8008448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8008448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61940834                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61940834                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61940834                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61940834                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5795807                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5795807                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 552183943548                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 552183943548                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95273.004009                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95273.004009                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 47                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.967742                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.708333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.854545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3016.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3588.235294                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3223.404255                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       609000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       330500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       939500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.967742                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.708333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.854545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19441.176471                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19989.361702                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.941176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       319000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       358000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.941176                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19888.888889                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2663080                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           230565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2893645                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2077071                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1459897                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3536968                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 223905053462                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 162596999236                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  386502052698                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4740151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1690462                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6430613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.438187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.863608                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.550020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107798.459206                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111375.665020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109274.964517                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        81850                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9891                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91741                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1995221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1450006                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3445227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 197259584119                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 147312210257                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 344571794376                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.420919                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.857757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.535754                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98866.032444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101594.207374                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100014.249968                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34373028                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         26199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34399227                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       337451                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           339802                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  28678028499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    215640499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  28893668998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34710479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        28550                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34739029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009722                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.082347                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84984.274751                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91722.883454                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85030.897399                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       337446                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2312                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       339758                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  25303347001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    190298499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  25493645500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.080981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009780                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74984.877583                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82309.039360                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75034.717358                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26046657                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       413672                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26460329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1919134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       839829                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2758963                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 189523485440                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  91884632211                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 281408117651                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27965791                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1253501                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29219292                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.068624                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.669987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.094423                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98754.691147                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109408.739411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101997.785998                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        53272                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2289                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        55561                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1865862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       837540                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2703402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 167901406155                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  83370239722                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 251271645877                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.066719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.668161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.092521                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89985.972250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99541.800657                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92946.460007                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           52                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                71                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          250                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           45                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             295                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2012475                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       349996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2362471                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          302                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           64                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           366                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.827815                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.703125                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.806011                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8049.900000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7777.688889                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8008.376271                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           35                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          215                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          251                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4273985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       755494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5029479                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.711921                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.562500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.685792                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19879                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20985.944444                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20037.764940                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999929                       # Cycle average of tags in use
system.l2.tags.total_refs                   145873887                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19120026                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.629377                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.769117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.818919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.915839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.043474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.243120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.209460                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.465142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.059671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.186185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.035049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.253273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1141829346                       # Number of tag accesses
system.l2.tags.data_accesses               1141829346                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      21596480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     247195584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        147968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     146413376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    366983168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          782336576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     21596480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       147968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21744448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    246913984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       246913984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         337445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3862431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2287709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5734112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12224009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3858031                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3858031                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16354980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        187200822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           112056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        110878616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    277915768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             592462243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16354980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       112056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16467036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186987567                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186987567                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186987567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16354980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       187200822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          112056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       110878616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    277915768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            779449809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3725899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    337444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3718401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2272786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5733727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005696187250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229002                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229002                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22558937                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3506593                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12224009                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3858031                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12224009                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3858031                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 159339                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                132132                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            587802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            604834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            594275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            689017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2255935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1118110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            683806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            596418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            585259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            781225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           588595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           589225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           585518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           587648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           585210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           631793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            232985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            246592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           228960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           231770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           231961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233014                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 497189362864                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                60323350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            723401925364                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41210.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59960.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8013971                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1722204                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12224009                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3858031                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3783502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1965671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  936731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  832679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  655165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  521439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  448849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  405092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  355355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  317583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 339419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 613263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 300801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 193906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 155521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 117679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  80130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  38615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 182175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 212689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 224705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 225245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 225786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 227796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 229960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 233641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 232495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 229520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 224600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 223867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 224588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     10                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6054356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    166.919923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.162933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.787288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4259098     70.35%     70.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       980625     16.20%     86.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       124393      2.05%     88.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        93264      1.54%     90.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        87927      1.45%     91.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        67645      1.12%     92.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        49439      0.82%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        50129      0.83%     94.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       341836      5.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6054356                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.683527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.479436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    488.947385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       228997    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-94207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229002                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229002                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.270059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.252028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.804957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           202174     88.28%     88.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2893      1.26%     89.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16477      7.20%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5094      2.22%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1524      0.67%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              551      0.24%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              204      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               61      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229002                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              772138880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10197696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238456064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               782336576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            246913984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       584.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    592.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1320483338000                       # Total gap between requests
system.mem_ctrls.avgGap                      82109.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     21596416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    237977664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       147968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    145458304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    366958528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238456064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16354931.429116992280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 180220105.798177033663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 112055.930655511678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 110155341.873191073537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 277897108.611433863640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180582397.355984091759                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       337445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3862431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2287709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5734112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3858031                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  11381581554                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 206401737740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     93468841                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 135901520554                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 369623616675                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31907380749084                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33728.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53438.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40427.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59405.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64460.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8270379.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20238594180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10757041350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         35232137220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9765701280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     104237412240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     321376493700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     236432801760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       738040181730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        558.916654                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 610586215346                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  44093660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 665803557654                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22989614760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12219239670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50909606580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9683371440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     104237412240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     480201861420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     102685123680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       782926229790                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.908786                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 260751095410                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  44093660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1015638677590                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12197171744.318182                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   61656170560.825172                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     95.45%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 511088321500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   247132319500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1073351113500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23631461                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23631461                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23631461                       # number of overall hits
system.cpu1.icache.overall_hits::total       23631461                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32453                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32453                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32453                       # number of overall misses
system.cpu1.icache.overall_misses::total        32453                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    626669500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    626669500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    626669500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    626669500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23663914                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23663914                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23663914                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23663914                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001371                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001371                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001371                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001371                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19310.063785                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19310.063785                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19310.063785                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19310.063785                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          107                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        28518                       # number of writebacks
system.cpu1.icache.writebacks::total            28518                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3903                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3903                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3903                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3903                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        28550                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        28550                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        28550                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        28550                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    550381000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    550381000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    550381000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    550381000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001206                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001206                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001206                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001206                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19277.793345                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19277.793345                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19277.793345                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19277.793345                       # average overall mshr miss latency
system.cpu1.icache.replacements                 28518                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23631461                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23631461                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32453                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32453                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    626669500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    626669500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23663914                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23663914                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001371                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001371                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19310.063785                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19310.063785                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3903                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3903                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        28550                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        28550                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    550381000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    550381000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19277.793345                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19277.793345                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.611310                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22909213                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            28518                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           803.324672                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        350829500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.611310                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.987853                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.987853                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47356378                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47356378                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31394171                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31394171                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31394171                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31394171                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10606994                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10606994                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10606994                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10606994                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 975380990634                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 975380990634                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 975380990634                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 975380990634                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     42001165                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     42001165                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     42001165                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     42001165                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.252540                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.252540                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.252540                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.252540                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91956.400714                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91956.400714                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91956.400714                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91956.400714                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13645450                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       346273                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           197151                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4503                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.213192                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.898290                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2943808                       # number of writebacks
system.cpu1.dcache.writebacks::total          2943808                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8435456                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8435456                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8435456                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8435456                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2171538                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2171538                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2171538                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2171538                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 192197835879                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 192197835879                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 192197835879                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 192197835879                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051702                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051702                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051702                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051702                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88507.700938                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88507.700938                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88507.700938                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88507.700938                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2943808                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26844330                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26844330                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6140193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6140193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 454011939000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 454011939000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32984523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32984523                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.186154                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.186154                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73940.988337                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73940.988337                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4886350                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4886350                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1253843                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1253843                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  99381703000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  99381703000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038013                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038013                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79261.680290                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79261.680290                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4549841                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4549841                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4466801                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4466801                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 521369051634                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 521369051634                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9016642                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9016642                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.495395                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.495395                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116720.904207                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116720.904207                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3549106                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3549106                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       917695                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       917695                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  92816132879                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  92816132879                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101778                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101778                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101140.501887                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101140.501887                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          168                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          168                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7605000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7605000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          482                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.348548                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.348548                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45267.857143                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45267.857143                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3551000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3551000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.093361                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.093361                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 78911.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78911.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       929500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       929500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.258278                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.258278                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7944.444444                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7944.444444                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       813500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       813500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.258278                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.258278                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6952.991453                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6952.991453                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326713                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326713                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773288                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773288                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76854514500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76854514500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368232                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368232                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99386.663830                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99386.663830                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773288                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773288                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76081226500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76081226500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368232                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368232                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98386.663830                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98386.663830                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.921492                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35664700                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2944720                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.111406                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        350841000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.921492                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.935047                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935047                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91148954                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91148954                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1320483433000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63959165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11866479                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62380886                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15261880                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10609180                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             341                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           262                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            603                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6431434                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6431434                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34739029                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29220137                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          366                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          366                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104131403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     98120390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        85618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8832867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             211170278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4442939136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4186400256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3652352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    376817344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9009809088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29731286                       # Total snoops (count)
system.tol2bus.snoopTraffic                 247020672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        100122446                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.075844                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.268674                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               92633076     92.52%     92.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7385596      7.38%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 103239      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    535      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          100122446                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       140782517813                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49085482254                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52124152894                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4418536789                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          42865417                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2443436410500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148370                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747892                       # Number of bytes of host memory used
host_op_rate                                   149238                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16564.26                       # Real time elapsed on the host
host_tick_rate                               67793746                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457641874                       # Number of instructions simulated
sim_ops                                    2472009013                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.122953                       # Number of seconds simulated
sim_ticks                                1122952977500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.361277                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              172517380                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190919590                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19555074                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        233470408                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17241668                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17558266                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          316598                       # Number of indirect misses.
system.cpu0.branchPred.lookups              318716880                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       262801                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25042                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18772351                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131685200                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18136004                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11633587                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      504006153                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534400382                       # Number of instructions committed
system.cpu0.commit.committedOps             540192763                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2156149994                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.250536                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.980640                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1922909624     89.18%     89.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    119963911      5.56%     94.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46765750      2.17%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28464542      1.32%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9747940      0.45%     98.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5915504      0.27%     98.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2080619      0.10%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2166100      0.10%     99.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18136004      0.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2156149994                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14701422                       # Number of function calls committed.
system.cpu0.commit.int_insts                512124543                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124470623                       # Number of loads committed
system.cpu0.commit.membars                    8694902                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8695737      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396687664     73.43%     75.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124495193     23.05%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10208145      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        540192763                       # Class of committed instruction
system.cpu0.commit.refs                     134703876                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534400382                       # Number of Instructions Simulated
system.cpu0.committedOps                    540192763                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.195751                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.195751                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1454361376                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               788091                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           146186269                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1124050239                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               178470870                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                565301447                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18773652                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               647823                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             17148105                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  318716880                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                192716396                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2002640119                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3015278                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1297900469                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 421                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        23804                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39113520                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142144                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         211834296                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         189759048                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.578848                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2234055450                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.590041                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.968085                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1402341924     62.77%     62.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               491490360     22.00%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               272577588     12.20%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32168645      1.44%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8315279      0.37%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17433155      0.78%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3515820      0.16%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6190559      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22120      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2234055450                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2168                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1400                       # number of floating regfile writes
system.cpu0.idleCycles                        8155662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            19923198                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               207216048                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.397091                       # Inst execution rate
system.cpu0.iew.exec_refs                   223940934                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12007370                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              229154390                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            239382396                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5876826                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11517779                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16574534                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1042536230                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            211933564                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17819775                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            890361809                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1875171                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             81027672                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18773652                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             83750199                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2004349                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          171842                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          584                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1172                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11346                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    114911773                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6341281                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1172                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      8990207                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10932991                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                652186455                       # num instructions consuming a value
system.cpu0.iew.wb_count                    862176633                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.755075                       # average fanout of values written-back
system.cpu0.iew.wb_producers                492449651                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.384521                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     864663813                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1154712218                       # number of integer regfile reads
system.cpu0.int_regfile_writes              653533626                       # number of integer regfile writes
system.cpu0.ipc                              0.238336                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.238336                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8696564      0.96%      0.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            669197113     73.69%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32441      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83062      0.01%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 80      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                873      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                47      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           218137393     24.02%     98.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12032704      1.32%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            562      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             908181583                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2346                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4653                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2282                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2685                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2975945                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003277                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1381145     46.41%     46.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     46.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    145      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     46.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1559651     52.41%     98.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                34900      1.17%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               24      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             902458618                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4055073893                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    862174351                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1544878036                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1022287933                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                908181583                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20248297                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      502343470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1683984                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8614710                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    233548888                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2234055450                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.406517                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.903889                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1713744335     76.71%     76.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          277996665     12.44%     89.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          162787655      7.29%     96.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42727002      1.91%     98.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18152283      0.81%     99.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11107977      0.50%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5321691      0.24%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1393297      0.06%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             824545      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2234055450                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.405038                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11592653                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1714446                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           239382396                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16574534                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3105                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2242211112                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3696045                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              409618656                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399879803                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9058236                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               193721230                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              82341352                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2029794                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1434825915                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1084138113                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          815726671                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                561936654                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9346529                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18773652                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            107831380                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               415846873                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2380                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1434823535                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     942173878                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6265042                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55888718                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6266510                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3182208369                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2166913323                       # The number of ROB writes
system.cpu0.timesIdled                         341575                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  414                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.126216                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              152299115                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           167129857                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         15482525                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        193755071                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          13682953                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       13700356                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17403                       # Number of indirect misses.
system.cpu1.branchPred.lookups              268390951                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       258605                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2373                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15103572                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119597622                       # Number of branches committed
system.cpu1.commit.bw_lim_events             20261346                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8745197                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      424539193                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486653978                       # Number of instructions committed
system.cpu1.commit.committedOps             491024985                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1573662819                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.312027                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.134120                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1375116062     87.38%     87.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     99339830      6.31%     93.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     38201649      2.43%     96.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     24036587      1.53%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8484457      0.54%     98.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4422898      0.28%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1570920      0.10%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2229070      0.14%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     20261346      1.29%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1573662819                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12295778                       # Number of function calls committed.
system.cpu1.commit.int_insts                465169239                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113750952                       # Number of loads committed
system.cpu1.commit.membars                    6557235                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6557235      1.34%      1.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362616526     73.85%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113753325     23.17%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8097723      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        491024985                       # Class of committed instruction
system.cpu1.commit.refs                     121851048                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486653978                       # Number of Instructions Simulated
system.cpu1.committedOps                    491024985                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.367537                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.367537                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            960308913                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               382353                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           133221859                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             980539951                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               144757152                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                503181193                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15103991                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               355614                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             14959110                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  268390951                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                162311792                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1452544697                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2670192                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1104810170                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               30965888                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.163770                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         170282718                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         165982068                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.674148                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1638310359                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.682429                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.973290                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               918667089     56.07%     56.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               422670326     25.80%     81.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               249664869     15.24%     97.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22979046      1.40%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5149948      0.31%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                12746100      0.78%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2268523      0.14%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4163110      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1348      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1638310359                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         514698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16147091                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               185983136                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.488186                       # Inst execution rate
system.cpu1.iew.exec_refs                   200611170                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9518391                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              138667574                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            211186362                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3984622                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          8902429                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12810098                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          914019589                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            191092779                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15197328                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            800051551                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1552655                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             81600457                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15103991                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             83621612                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1887524                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           16666                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          321                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     97435410                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4710002                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           321                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6977985                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9169106                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                578406616                       # num instructions consuming a value
system.cpu1.iew.wb_count                    774105447                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.766742                       # average fanout of values written-back
system.cpu1.iew.wb_producers                443488378                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.472354                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     776551838                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1037537257                       # number of integer regfile reads
system.cpu1.int_regfile_writes              587840171                       # number of integer regfile writes
system.cpu1.ipc                              0.296953                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.296953                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6557565      0.80%      0.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            602633506     73.92%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 134      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           196517455     24.11%     98.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9540123      1.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             815248879                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3628935                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004451                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2110570     58.16%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     58.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1518320     41.84%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   45      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             812320249                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3274332815                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    774105447                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1337014303                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 899982413                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                815248879                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           14037176                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      422994604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1895763                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5291979                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    180890453                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1638310359                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.497616                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.993618                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1179599644     72.00%     72.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          239510857     14.62%     86.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          146751989      8.96%     95.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           37601289      2.30%     97.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           16055146      0.98%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10624393      0.65%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5881844      0.36%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1485012      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             800185      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1638310359                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.497459                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9812158                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1577585                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           211186362                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12810098                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    330                       # number of misc regfile reads
system.cpu1.numCycles                      1638825057                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   606845505                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              326776522                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            365106516                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6013597                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               157680267                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              72364773                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1704703                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1253603964                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             949051237                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          716923276                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                500729564                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9253055                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15103991                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             94079229                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               351816760                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1253603964                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     543940786                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4269747                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 46713625                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4272576                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2468964000                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1896261333                       # The number of ROB writes
system.cpu1.timesIdled                           4816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         15175169                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3843910                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            21796795                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                977                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3130310                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     38944917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      77498577                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1082128                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       376345                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31315222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25720113                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62632467                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       26096458                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           38484073                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5127816                       # Transaction distribution
system.membus.trans_dist::WritebackClean          137                       # Transaction distribution
system.membus.trans_dist::CleanEvict         33430779                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8427                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1954                       # Transaction distribution
system.membus.trans_dist::ReadExReq            445341                       # Transaction distribution
system.membus.trans_dist::ReadExResp           445308                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      38484073                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            50                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    116427958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              116427958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2819669376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2819669376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1822                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          38939845                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                38939845    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            38939845                       # Request fanout histogram
system.membus.respLayer1.occupancy       207692340382                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        105866943136                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                138                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           69                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    26783434.782609                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   34214438.105274                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           69    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       155500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    188431000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             69                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1121104920500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1848057000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    192249707                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       192249707                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    192249707                       # number of overall hits
system.cpu0.icache.overall_hits::total      192249707                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       466689                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        466689                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       466689                       # number of overall misses
system.cpu0.icache.overall_misses::total       466689                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10617803500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10617803500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10617803500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10617803500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    192716396                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    192716396                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    192716396                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    192716396                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002422                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002422                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002422                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002422                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22751.347257                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22751.347257                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22751.347257                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22751.347257                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3843                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.900000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       422083                       # number of writebacks
system.cpu0.icache.writebacks::total           422083                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44607                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44607                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44607                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44607                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       422082                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       422082                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       422082                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       422082                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9402479000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9402479000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9402479000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9402479000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002190                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002190                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002190                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002190                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22276.427329                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22276.427329                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22276.427329                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22276.427329                       # average overall mshr miss latency
system.cpu0.icache.replacements                422083                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    192249707                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      192249707                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       466689                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       466689                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10617803500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10617803500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    192716396                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    192716396                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002422                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002422                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22751.347257                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22751.347257                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44607                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44607                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       422082                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       422082                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9402479000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9402479000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002190                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002190                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22276.427329                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22276.427329                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          192672000                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           422115                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           456.444334                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        385854875                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       385854875                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    169439198                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       169439198                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    169439198                       # number of overall hits
system.cpu0.dcache.overall_hits::total      169439198                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37169802                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37169802                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37169802                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37169802                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3004372629292                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3004372629292                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3004372629292                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3004372629292                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    206609000                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    206609000                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    206609000                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    206609000                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.179904                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.179904                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.179904                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.179904                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80828.319432                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80828.319432                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80828.319432                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80828.319432                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    163428234                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       392165                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2371657                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6192                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.908883                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.334141                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17747779                       # number of writebacks
system.cpu0.dcache.writebacks::total         17747779                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19422906                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19422906                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19422906                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19422906                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17746896                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17746896                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17746896                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17746896                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1651921836324                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1651921836324                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1651921836324                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1651921836324                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085896                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085896                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085896                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085896                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 93082.296551                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93082.296551                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 93082.296551                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93082.296551                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17747778                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    165566473                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      165566473                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33746710                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33746710                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2741890717000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2741890717000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199313183                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199313183                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.169315                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.169315                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81249.126715                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81249.126715                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16270200                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16270200                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17476510                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17476510                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1627725338500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1627725338500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087684                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087684                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 93137.894150                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93137.894150                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3872725                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3872725                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3423092                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3423092                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 262481912292                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 262481912292                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7295817                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7295817                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.469186                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.469186                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76679.771473                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76679.771473                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3152706                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3152706                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       270386                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       270386                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  24196497824                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  24196497824                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 89488.722878                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89488.722878                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2916368                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2916368                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13421                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13421                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    235092500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    235092500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2929789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2929789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004581                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004581                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17516.764772                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17516.764772                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6458                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6458                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6963                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6963                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    155446000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    155446000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002377                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002377                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22324.572742                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22324.572742                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2911243                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2911243                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     22320000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     22320000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2912392                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2912392                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000395                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000395                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19425.587467                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19425.587467                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1123                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1123                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     21197000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     21197000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000386                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000386                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 18875.333927                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18875.333927                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3811                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3811                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    175071500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    175071500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25042                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25042                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.152184                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.152184                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 45938.467594                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 45938.467594                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3811                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3811                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    171260500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    171260500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.152184                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.152184                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 44938.467594                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 44938.467594                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996129                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          193064025                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17753554                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.874669                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996129                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999879                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999879                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        442705968                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       442705968                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              369445                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2442292                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 612                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1500238                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4312587                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             369445                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2442292                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                612                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1500238                       # number of overall hits
system.l2.overall_hits::total                 4312587                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             52638                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          15302217                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4640                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11626596                       # number of demand (read+write) misses
system.l2.demand_misses::total               26986091                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            52638                       # number of overall misses
system.l2.overall_misses::.cpu0.data         15302217                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4640                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11626596                       # number of overall misses
system.l2.overall_misses::total              26986091                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4356873000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1590865907545                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    399962500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1200839184772                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2796461927817                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4356873000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1590865907545                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    399962500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1200839184772                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2796461927817                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          422083                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17744509                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5252                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13126834                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31298678                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         422083                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17744509                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5252                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13126834                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31298678                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.124710                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.862364                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.883473                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.885712                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.862212                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.124710                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.862364                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.883473                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.885712                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.862212                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82770.489000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103963.099435                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86198.814655                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103283.814521                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103626.046759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82770.489000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103963.099435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86198.814655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103283.814521                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103626.046759                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             202819                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7198                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.177133                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11417423                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5127787                       # number of writebacks
system.l2.writebacks::total                   5127787                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          25688                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11341                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               37135                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         25688                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11341                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              37135                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        52612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     15276529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11615255                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26948956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        52612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     15276529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11615255                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12019289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         38968245                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3829288000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1436606872103                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    351014001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1084049043823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2524836217927                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3829288000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1436606872103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    351014001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1084049043823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1156579113578                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3681415331505                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.124648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.860916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.868241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.884848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.861025                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.124648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.860916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.868241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.884848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.245044                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72783.547480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94040.136480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76976.754605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93329.767088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93689.574391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72783.547480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94040.136480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76976.754605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93329.767088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96226.916050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94472.187072                       # average overall mshr miss latency
system.l2.replacements                       64592731                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5517481                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5517481                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           30                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             30                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5517511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5517511                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           30                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           30                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24744357                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24744357                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          137                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            137                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24744494                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24744494                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          137                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          137                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12019289                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12019289                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1156579113578                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1156579113578                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96226.916050                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96226.916050                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             508                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             428                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  936                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3194                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4411                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7605                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     16369500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     21507000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     37876500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3702                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4839                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8541                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.862777                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.911552                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.890411                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5125.078272                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4875.765133                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4980.473373                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          101                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          174                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             275                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3093                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4237                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          7330                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     66847997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     93165500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    160013497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.835494                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.875594                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.858213                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21612.672810                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21988.553222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21829.945020                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           104                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            75                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                179                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          560                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          473                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1033                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3364500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1964000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5328500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          664                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          548                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1212                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.843373                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.863139                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.852310                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6008.035714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4152.219873                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5158.276864                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           23                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            37                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          537                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          459                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          996                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11726500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9501500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     21228000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.808735                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.837591                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.821782                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21837.057728                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20700.435730                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21313.253012                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            39010                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5814                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 44824                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         232462                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         216465                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              448927                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  23336673999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  22082586500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45419260499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       271472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222279                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            493751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.856302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.973844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100389.199091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102014.582034                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101172.931232                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         3081                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          615                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             3696                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       229381                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       215850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         445231                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  20896500003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  19895711000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40792211003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.844953                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.971077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.901732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91099.524385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92173.782719                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91620.329678                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        369445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           612                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             370057                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        52638                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4640                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            57278                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4356873000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    399962500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4756835500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       422083                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5252                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         427335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.124710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.883473                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.134035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82770.489000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86198.814655                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83048.212228                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           106                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        52612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4560                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        57172                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3829288000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    351014001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4180302001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.124648                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.868241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.133787                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72783.547480                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76976.754605                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73117.994840                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2403282                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1494424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3897706                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     15069755                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11410131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26479886                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1567529233546                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1178756598272                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2746285831818                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17473037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12904555                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30377592                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.862458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.884194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.871691                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104018.229463                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103307.893509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103712.147092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22607                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10726                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        33333                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     15047148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11399405                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26446553                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1415710372100                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1064153332823                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2479863704923                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.861164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.883363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.870594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94084.963616                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93351.655882                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93768.881900                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           94                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                94                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          127                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             127                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2596500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2596500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          221                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           221                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.574661                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.574661                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20444.881890                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20444.881890                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           78                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           78                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       953499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       953499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.221719                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.221719                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19459.163265                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19459.163265                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999995                       # Cycle average of tags in use
system.l2.tags.total_refs                    73558417                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  64592966                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.138799                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.050509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.109349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.673549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.486482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.675435                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.485164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.166774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.116976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.229304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 557158334                       # Number of tag accesses
system.l2.tags.data_accesses                557158334                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3367168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     977712448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        291840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     743379136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    766729792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2491480384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3367168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       291840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3659008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328180224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328180224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          52612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       15276757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11615299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     11980153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            38929381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5127816                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5127816                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2998494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        870661967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           259886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        661985988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    682779963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2218686298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2998494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       259886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3258380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      292247521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            292247521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      292247521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2998494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       870661967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          259886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       661985988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    682779963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2510933819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5109669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     52612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  15188836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11568929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11962010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000444016500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       309964                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       309964                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            66506233                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4812995                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    38929381                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5127953                       # Number of write requests accepted
system.mem_ctrls.readBursts                  38929381                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5127953                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 152434                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18284                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2307087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2307711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2269940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2310581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2340753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2715241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2744610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2667533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2448366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2700691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2387583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2305722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2332810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2343805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2303771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2290743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            319556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            312491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            318477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            342253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            312533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            318775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           313047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           317800                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1456909078989                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               193884735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2183976835239                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37571.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56321.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19263973                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3501035                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              38929381                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5127953                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8963694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8008631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5663247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3903612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2570275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1768236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1298525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1050573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  886926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  772495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 723345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1183838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 630312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 439325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 349989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 266014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 191145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 102663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  49039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  59785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 218585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 277290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 299247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 322648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 325403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 334978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 333704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 329473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 335420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 318894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 316304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 314425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 313096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 312514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 312449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21121616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.979649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.065033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   193.337334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     15601709     73.87%     73.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3411174     16.15%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       600452      2.84%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       318244      1.51%     94.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       213112      1.01%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       150223      0.71%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       125017      0.59%     96.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       112161      0.53%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       589524      2.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21121616                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       309964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     125.101399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     78.745046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    131.861318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        203402     65.62%     65.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        66802     21.55%     87.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        20015      6.46%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        12456      4.02%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         5284      1.70%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         1500      0.48%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          324      0.10%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           59      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           26      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           21      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           18      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           22      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           18      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        309964                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       309964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.484714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.455317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           243972     78.71%     78.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10906      3.52%     82.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            33983     10.96%     93.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            15069      4.86%     98.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4477      1.44%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1178      0.38%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              298      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               71      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        309964                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2481724608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9755776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327018752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2491480384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328188992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2210.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       291.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2218.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    292.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1122952935500                       # Total gap between requests
system.mem_ctrls.avgGap                      25488.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3367168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    972085504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       291840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    740411456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    765568640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327018752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2998494.208988372236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 865651121.175285339355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 259886.215939081914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 659343241.289014697075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 681745946.036284446716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 291213219.566889643669                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        52612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     15276757                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11615299                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     11980153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5127953                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1656945957                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 803681018461                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    161045570                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 603139161077                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 775338664174                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27496447453253                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31493.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52608.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35317.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51926.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64718.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5362070.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          74385848040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          39537034845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        136470325740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13153549140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      88645224720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     506031421110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5082220320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       863305623915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        768.781633                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8994947847                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  37497980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1076460049653                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          76422425940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          40619497875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        140397075840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13518917820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      88645224720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     507498673500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3846639360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       870948455055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        775.587645                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5754825130                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  37497980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1079700172370                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                408                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          205                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1480685614.634146                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3372434216.449965                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          205    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  11627257500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            205                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   819412426500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 303540551000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    162306060                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       162306060                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    162306060                       # number of overall hits
system.cpu1.icache.overall_hits::total      162306060                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5732                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5732                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5732                       # number of overall misses
system.cpu1.icache.overall_misses::total         5732                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    447188000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    447188000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    447188000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    447188000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    162311792                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    162311792                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    162311792                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    162311792                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78016.050244                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78016.050244                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78016.050244                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78016.050244                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          260                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    86.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5252                       # number of writebacks
system.cpu1.icache.writebacks::total             5252                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          480                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          480                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          480                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          480                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5252                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5252                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5252                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5252                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    414971000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    414971000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    414971000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    414971000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79011.995430                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79011.995430                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79011.995430                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79011.995430                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5252                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    162306060                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      162306060                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5732                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5732                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    447188000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    447188000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    162311792                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    162311792                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78016.050244                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78016.050244                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          480                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          480                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5252                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5252                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    414971000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    414971000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79011.995430                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79011.995430                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          163062110                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5284                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         30859.596896                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        324628836                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       324628836                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    151495636                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       151495636                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    151495636                       # number of overall hits
system.cpu1.dcache.overall_hits::total      151495636                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     33865873                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      33865873                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     33865873                       # number of overall misses
system.cpu1.dcache.overall_misses::total     33865873                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2654142732992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2654142732992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2654142732992                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2654142732992                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    185361509                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    185361509                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    185361509                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    185361509                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.182702                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.182702                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.182702                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.182702                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78372.192945                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78372.192945                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78372.192945                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78372.192945                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    149450135                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       427396                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2117644                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6807                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.573777                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.787719                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13129287                       # number of writebacks
system.cpu1.dcache.writebacks::total         13129287                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     20734881                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     20734881                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     20734881                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     20734881                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13130992                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13130992                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13130992                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13130992                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1243386238158                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1243386238158                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1243386238158                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1243386238158                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.070840                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.070840                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.070840                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.070840                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94690.959994                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94690.959994                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94690.959994                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94690.959994                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13129285                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    148864960                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      148864960                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     30584085                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     30584085                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2397278924500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2397278924500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    179449045                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    179449045                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.170433                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.170433                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78383.215470                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78383.215470                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     17677009                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     17677009                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12907076                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12907076                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1220880854000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1220880854000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.071926                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.071926                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94590.041463                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94590.041463                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2630676                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2630676                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3281788                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3281788                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 256863808492                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 256863808492                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5912464                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5912464                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.555063                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.555063                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78269.470329                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78269.470329                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3057872                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3057872                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       223916                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       223916                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22505384158                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22505384158                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037872                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037872                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100508.155549                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100508.155549                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2177601                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2177601                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7923                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7923                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    183987000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    183987000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2185524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2185524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003625                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003625                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23221.885649                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23221.885649                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1052                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1052                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6871                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6871                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    157862500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    157862500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003144                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003144                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 22975.185563                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22975.185563                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2184170                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2184170                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1055                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1055                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     18415000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18415000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2185225                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2185225                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000483                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000483                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17454.976303                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17454.976303                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1017                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1017                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     17399000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     17399000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000465                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000465                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 17108.161259                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17108.161259                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          502                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            502                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1871                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1871                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    141051000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    141051000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2373                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2373                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.788453                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.788453                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 75388.027793                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 75388.027793                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1871                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1871                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    139180000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    139180000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.788453                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.788453                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 74388.027793                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 74388.027793                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.992592                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          169017798                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13134611                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.868124                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.992592                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999769                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999769                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        392603841                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       392603841                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1122952977500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30821092                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10645298                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25786881                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        59464962                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         22263721                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9403                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2139                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11542                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           494125                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          494125                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        427335                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30393757                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          221                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          221                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1266249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53255712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39402312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93940029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     54026624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2271506176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       672256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1680391680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4006596736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        86874803                       # Total snoops (count)
system.tol2bus.snoopTraffic                 329237184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        118184128                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.233171                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.430315                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               91003369     77.00%     77.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26804414     22.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 376345      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          118184128                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62621191366                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26641045323                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         633320607                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19713043851                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7918918                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
