scenario: Write Lower Byte Only
description: Set byteena[0]=1 byteena[1]=0 and verify only lower byte q[7:0] updates with d[7:0] while upper byte q[15:8] remains unchanged

scenario: Write Upper Byte Only
description: Set byteena[1]=1 byteena[0]=0 and verify only upper byte q[15:8] updates with d[15:8] while lower byte q[7:0] remains unchanged

scenario: Write Both Bytes
description: Set byteena[1:0]=2b11 and verify both bytes q[15:0] update with d[15:0] on clock edge

scenario: No Byte Write
description: Set byteena[1:0]=2b00 and verify no bytes are updated keeping previous q value

scenario: Synchronous Reset
description: Assert resetn low and verify q[15:0] clears to zero on next clock edge regardless of byteena and d values

scenario: Alternating Byte Enables
description: Toggle byteena[1:0] between different values each clock cycle and verify correct selective byte updates

scenario: Data Toggle Coverage
description: Exercise all bits transitioning from 0 to 1 and 1 to 0 with various byteena combinations

scenario: Reset Recovery
description: Verify proper data capture immediately after reset is deasserted with different byteena settings

