 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : fft_top
Version: V-2023.12-SP5-4
Date   : Mon Aug  4 23:38:19 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: u1_module0/GEN_BF2_0__u1_bf2/y0_im_reg_0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: u1_module0/GEN_FAC8_0_0__u1_fac8_0/a_im_reg_reg_0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u1_module0/GEN_BF2_0__u1_bf2/y0_im_reg_0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  u1_module0/GEN_BF2_0__u1_bf2/y0_im_reg_0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)
                                                         36.64      36.64 f
  u1_module0/GEN_BF2_0__u1_bf2/y0_im[0] (bf2_module_WIDTH_IN9_WIDTH_OUT10_255)
                                                          0.00      36.64 f
  u1_module0/GEN_FAC8_0_0__u1_fac8_0/a_im[0] (fac8_0_WIDTH10_INDEX_WIDTH9_511)
                                                          0.00      36.64 f
  u1_module0/GEN_FAC8_0_0__u1_fac8_0/a_im_reg_reg_0_/D (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00      36.64 f
  data arrival time                                                 36.64

  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  u1_module0/GEN_FAC8_0_0__u1_fac8_0/a_im_reg_reg_0_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00      50.00 r
  library hold time                                      11.25      61.25
  data required time                                                61.25
  --------------------------------------------------------------------------
  data required time                                                61.25
  data arrival time                                                -36.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -24.61


1
