

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,F:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
e7a8026e2cad0e1eadf41911b2f660f8  /root/ISPASS/BFS/ispass-2009-BFS
Extracting PTX file and ptxas options    1: ispass-2009-BFS.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: ispass-2009-BFS.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: ispass-2009-BFS.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: ispass-2009-BFS.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: ispass-2009-BFS.5.sm_62.ptx -arch=sm_62
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /root/ISPASS/BFS/ispass-2009-BFS
self exe links to: /root/ISPASS/BFS/ispass-2009-BFS
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/ISPASS/BFS/ispass-2009-BFS
Running md5sum using "md5sum /root/ISPASS/BFS/ispass-2009-BFS "
self exe links to: /root/ISPASS/BFS/ispass-2009-BFS
Extracting specific PTX file named ispass-2009-BFS.1.sm_30.ptx 
Extracting specific PTX file named ispass-2009-BFS.2.sm_35.ptx 
Extracting specific PTX file named ispass-2009-BFS.3.sm_50.ptx 
Extracting specific PTX file named ispass-2009-BFS.4.sm_60.ptx 
Extracting specific PTX file named ispass-2009-BFS.5.sm_62.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403910, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
Reading File
Input file: graph65536.txt
Read File
Copied Everything to GPU memory
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8dc47be0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x840 (ispass-2009-BFS.5.sm_62.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x870 (ispass-2009-BFS.5.sm_62.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8d8 (ispass-2009-BFS.5.sm_62.ptx:64) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x950 (ispass-2009-BFS.5.sm_62.ptx:82) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (ispass-2009-BFS.5.sm_62.ptx:96) add.s64 %rd35, %rd35, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9c8 (ispass-2009-BFS.5.sm_62.ptx:100) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5724
gpu_sim_insn = 1245363
gpu_ipc =     217.5687
gpu_tot_sim_cycle = 5724
gpu_tot_sim_insn = 1245363
gpu_tot_ipc =     217.5687
gpu_tot_issued_cta = 256
gpu_occupancy = 84.1088% 
gpu_tot_occupancy = 84.1088% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1067
partiton_level_parallism_total  =       0.1067
partiton_level_parallism_util =       1.2269
partiton_level_parallism_util_total  =       1.2269
L2_BW  =       9.1416 GB/Sec
L2_BW_total  =       9.1416 GB/Sec
gpu_total_sim_rate=622681

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22626
	L1I_total_cache_misses = 1442
	L1I_total_cache_miss_rate = 0.0637
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 196, Miss = 67, Miss_rate = 0.342, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[1]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 547
	L1D_total_cache_miss_rate = 0.2585
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0335
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21184
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1442
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22626

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
210, 20, 20, 20, 20, 20, 20, 20, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 1316800
gpgpu_n_tot_w_icount = 41150
gpgpu_n_stall_shd_mem = 3254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14074	W0_Idle:19646	W0_Scoreboard:12922	W1:190	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:20670	WS1:20480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83680 {40:2092,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 7520 {40:188,}
maxmflatency = 264 
max_icnt2mem_latency = 44 
maxmrqlatency = 12 
max_icnt2sh_latency = 21 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:12 	5 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2133 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	28 	28 	6 	549 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1965 	166 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       232         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0       769         0         0         0      2407         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0      1409         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  8.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 30/4 = 7.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        257         0         0         0       172       147       135       133       172         0         0         0       172         0         0         0
dram[1]:        172         0         0         0       172       152       136       172         0         0         0         0         0         0       172         0
dram[2]:        172         0         0         0       172       258       135       138         0       132         0       132       172         0         0         0
dram[3]:          0         0         0         0       143       144       135       264         0       132         0         0         0         0         0         0
dram[4]:          0         0         0         0       142       145       172       135         0         0       132         0         0         0       172         0
dram[5]:          0         0         0         0       141       136       172       135       132       132         0       132         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7555 n_nop=7548 n_act=1 n_pre=0 n_ref_event=944873056 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001588
n_activity=61 dram_eff=0.1967
bk0: 6a 7535i bk1: 0a 7555i bk2: 0a 7555i bk3: 0a 7555i bk4: 0a 7555i bk5: 0a 7555i bk6: 0a 7555i bk7: 0a 7555i bk8: 0a 7555i bk9: 0a 7555i bk10: 0a 7555i bk11: 0a 7555i bk12: 0a 7555i bk13: 0a 7555i bk14: 0a 7555i bk15: 0a 7555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000007
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001588 
total_CMD = 7555 
util_bw = 12 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 7527 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7555 
n_nop = 7548 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 944873056 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 6 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.000794 
Either_Row_CoL_Bus_Util = 0.000927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0021178
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7555 n_nop=7550 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001059
n_activity=40 dram_eff=0.2
bk0: 0a 7555i bk1: 4a 7537i bk2: 0a 7554i bk3: 0a 7555i bk4: 0a 7555i bk5: 0a 7555i bk6: 0a 7555i bk7: 0a 7555i bk8: 0a 7555i bk9: 0a 7555i bk10: 0a 7555i bk11: 0a 7555i bk12: 0a 7555i bk13: 0a 7555i bk14: 0a 7555i bk15: 0a 7555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001059 
total_CMD = 7555 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 7532 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7555 
n_nop = 7550 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.000529 
Either_Row_CoL_Bus_Util = 0.000662 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00529451
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7555 n_nop=7541 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003177
n_activity=101 dram_eff=0.2376
bk0: 0a 7555i bk1: 8a 7532i bk2: 0a 7555i bk3: 0a 7556i bk4: 0a 7556i bk5: 4a 7537i bk6: 0a 7554i bk7: 0a 7554i bk8: 0a 7554i bk9: 0a 7554i bk10: 0a 7555i bk11: 0a 7555i bk12: 0a 7555i bk13: 0a 7555i bk14: 0a 7555i bk15: 0a 7555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003177 
total_CMD = 7555 
util_bw = 24 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 7498 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7555 
n_nop = 7541 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.001588 
Either_Row_CoL_Bus_Util = 0.001853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0108537
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7555 n_nop=7546 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002118
n_activity=61 dram_eff=0.2623
bk0: 0a 7555i bk1: 8a 7531i bk2: 0a 7554i bk3: 0a 7555i bk4: 0a 7555i bk5: 0a 7555i bk6: 0a 7555i bk7: 0a 7555i bk8: 0a 7555i bk9: 0a 7555i bk10: 0a 7555i bk11: 0a 7555i bk12: 0a 7555i bk13: 0a 7555i bk14: 0a 7555i bk15: 0a 7555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002118 
total_CMD = 7555 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 7521 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7555 
n_nop = 7546 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000132 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00595632
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7555 n_nop=7555 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7555i bk1: 0a 7555i bk2: 0a 7555i bk3: 0a 7555i bk4: 0a 7555i bk5: 0a 7555i bk6: 0a 7555i bk7: 0a 7555i bk8: 0a 7555i bk9: 0a 7555i bk10: 0a 7555i bk11: 0a 7555i bk12: 0a 7555i bk13: 0a 7555i bk14: 0a 7555i bk15: 0a 7555i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 7555 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7555 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7555 
n_nop = 7555 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7555 n_nop=7555 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7555i bk1: 0a 7555i bk2: 0a 7555i bk3: 0a 7555i bk4: 0a 7555i bk5: 0a 7555i bk6: 0a 7555i bk7: 0a 7555i bk8: 0a 7555i bk9: 0a 7555i bk10: 0a 7555i bk11: 0a 7555i bk12: 0a 7555i bk13: 0a 7555i bk14: 0a 7555i bk15: 0a 7555i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7555 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7555 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7555 
n_nop = 7555 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 205, Miss = 6, Miss_rate = 0.029, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[1]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 231, Miss = 4, Miss_rate = 0.017, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[4]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 261, Miss = 12, Miss_rate = 0.046, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[6]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 244, Miss = 8, Miss_rate = 0.033, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[8]: Access = 175, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 177, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 188, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2336
L2_total_cache_misses = 30
L2_total_cache_miss_rate = 0.0128
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 429
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2092
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 188
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2336
icnt_total_pkts_simt_to_mem=611
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.31558
	minimum = 5
	maximum = 19
Network latency average = 5.31558
	minimum = 5
	maximum = 19
Slowest packet = 14
Flit latency average = 5.31558
	minimum = 5
	maximum = 19
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0190685
	minimum = 0.00663871 (at node 1)
	maximum = 0.0455975 (at node 20)
Accepted packet rate average = 0.0190685
	minimum = 0.00733753 (at node 16)
	maximum = 0.0384347 (at node 0)
Injected flit rate average = 0.0190685
	minimum = 0.00663871 (at node 1)
	maximum = 0.0455975 (at node 20)
Accepted flit rate average= 0.0190685
	minimum = 0.00733753 (at node 16)
	maximum = 0.0384347 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.31558 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Network latency average = 5.31558 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Flit latency average = 5.31558 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0190685 (1 samples)
	minimum = 0.00663871 (1 samples)
	maximum = 0.0455975 (1 samples)
Accepted packet rate average = 0.0190685 (1 samples)
	minimum = 0.00733753 (1 samples)
	maximum = 0.0384347 (1 samples)
Injected flit rate average = 0.0190685 (1 samples)
	minimum = 0.00663871 (1 samples)
	maximum = 0.0455975 (1 samples)
Accepted flit rate average = 0.0190685 (1 samples)
	minimum = 0.00733753 (1 samples)
	maximum = 0.0384347 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 622681 (inst/sec)
gpgpu_simulation_rate = 2862 (cycle/sec)
gpgpu_silicon_slowdown = 244584x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8dc47be0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6050
gpu_sim_insn = 1246384
gpu_ipc =     206.0139
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 2491747
gpu_tot_ipc =     211.6313
gpu_tot_issued_cta = 512
gpu_occupancy = 48.0230% 
gpu_tot_occupancy = 65.5788% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1264
partiton_level_parallism_total  =       0.1169
partiton_level_parallism_util =       1.4941
partiton_level_parallism_util_total  =       1.3624
L2_BW  =       9.5524 GB/Sec
L2_BW_total  =       9.3527 GB/Sec
gpu_total_sim_rate=830582

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45816
	L1I_total_cache_misses = 1454
	L1I_total_cache_miss_rate = 0.0317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 340, Miss = 103, Miss_rate = 0.303, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[1]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[2]: Access = 340, Miss = 108, Miss_rate = 0.318, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[3]: Access = 342, Miss = 104, Miss_rate = 0.304, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[4]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 310, Miss = 89, Miss_rate = 0.287, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[7]: Access = 334, Miss = 100, Miss_rate = 0.299, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[9]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[11]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 350, Miss = 111, Miss_rate = 0.317, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 364, Miss = 120, Miss_rate = 0.330, Pending_hits = 192, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1289
	L1D_total_cache_miss_rate = 0.2805
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0167
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28192
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 173
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 44362
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1454
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4410
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 186
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45816

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
270, 80, 80, 80, 80, 80, 80, 80, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 2668224
gpgpu_n_tot_w_icount = 83382
gpgpu_n_stall_shd_mem = 3254
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1116
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19693	W0_Idle:41669	W0_Scoreboard:35710	W1:1462	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:81920
single_issue_nums: WS0:41828	WS1:41554	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8928 {8:1116,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 472 {8:59,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 178560 {40:4464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 9440 {40:236,}
maxmflatency = 264 
max_icnt2mem_latency = 44 
maxmrqlatency = 12 
max_icnt2sh_latency = 21 
averagemflatency = 135 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 7 
mrq_lat_table:27 	5 	0 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4635 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	40 	28 	6 	1302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4497 	166 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       232         0         0         0         0         0      1701      2069         0         0         0         0         0         0         0 
dram[2]:         0       769         0         0         0      2407         0      2496         0         0         0         0         0         0         0         0 
dram[3]:         0      1409      1488         0         0      2176         0         0         0      1696         0         0      1535         0      1454         0 
dram[4]:         0         0      2149         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:      -nan  8.000000      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  8.000000  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 90/13 = 6.923077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        257         0       172         0       172       147       258       259       172         0         0       132       172         0       172       172
dram[1]:        172       172       172         0       174       172       172       258       258       132       172       259       172       172       172         0
dram[2]:        172       172         0       258       172       258       172       259       132       173       132       172       172         0         0         0
dram[3]:          0       172       258       172       173       258       172       264       132       259       172       258       258       172       258       172
dram[4]:          0       172       259       172       172       172       172       172       132       132       132       172       172       172       172         0
dram[5]:          0       132         0       172       258       172       172       172       172       172         0       172         0         0       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15523 n_act=3 n_pre=0 n_ref_event=944873056 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001802
n_activity=141 dram_eff=0.1986
bk0: 6a 15520i bk1: 0a 15540i bk2: 0a 15541i bk3: 0a 15541i bk4: 0a 15541i bk5: 0a 15541i bk6: 4a 15522i bk7: 4a 15521i bk8: 0a 15538i bk9: 0a 15539i bk10: 0a 15539i bk11: 0a 15539i bk12: 0a 15540i bk13: 0a 15540i bk14: 0a 15540i bk15: 0a 15540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000007
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001802 
total_CMD = 15540 
util_bw = 28 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 15466 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15540 
n_nop = 15523 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 944873056 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 14 
Row_Bus_Util =  0.000193 
CoL_Bus_Util = 0.000901 
Either_Row_CoL_Bus_Util = 0.001094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00624196
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15520 n_act=4 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002059
n_activity=160 dram_eff=0.2
bk0: 0a 15540i bk1: 4a 15522i bk2: 0a 15540i bk3: 0a 15541i bk4: 0a 15541i bk5: 0a 15541i bk6: 0a 15543i bk7: 4a 15524i bk8: 4a 15522i bk9: 0a 15539i bk10: 0a 15539i bk11: 4a 15520i bk12: 0a 15538i bk13: 0a 15538i bk14: 0a 15538i bk15: 0a 15538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002059 
total_CMD = 15540 
util_bw = 32 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 15448 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15540 
n_nop = 15520 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 16 
Row_Bus_Util =  0.000257 
CoL_Bus_Util = 0.001030 
Either_Row_CoL_Bus_Util = 0.001287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.010296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15516 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002574
n_activity=181 dram_eff=0.221
bk0: 0a 15541i bk1: 8a 15518i bk2: 0a 15541i bk3: 4a 15523i bk4: 0a 15540i bk5: 4a 15521i bk6: 0a 15538i bk7: 4a 15520i bk8: 0a 15538i bk9: 0a 15538i bk10: 0a 15540i bk11: 0a 15540i bk12: 0a 15540i bk13: 0a 15540i bk14: 0a 15541i bk15: 0a 15541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002574 
total_CMD = 15540 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 15437 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15540 
n_nop = 15516 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000257 
CoL_Bus_Util = 0.001287 
Either_Row_CoL_Bus_Util = 0.001544 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0104891
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15501 n_act=7 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004118
n_activity=301 dram_eff=0.2126
bk0: 0a 15538i bk1: 8a 15515i bk2: 4a 15520i bk3: 0a 15540i bk4: 0a 15542i bk5: 4a 15523i bk6: 0a 15540i bk7: 0a 15542i bk8: 0a 15542i bk9: 4a 15523i bk10: 0a 15541i bk11: 4a 15522i bk12: 4a 15520i bk13: 0a 15537i bk14: 4a 15520i bk15: 0a 15537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812500
Row_Buffer_Locality_read = 0.812500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.004118 
total_CMD = 15540 
util_bw = 64 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 15368 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15540 
n_nop = 15501 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 32 
Row_Bus_Util =  0.000450 
CoL_Bus_Util = 0.002059 
Either_Row_CoL_Bus_Util = 0.002510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0182754
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15535 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005148
n_activity=40 dram_eff=0.2
bk0: 0a 15540i bk1: 0a 15541i bk2: 4a 15522i bk3: 0a 15539i bk4: 0a 15539i bk5: 0a 15540i bk6: 0a 15540i bk7: 0a 15540i bk8: 0a 15540i bk9: 0a 15540i bk10: 0a 15540i bk11: 0a 15540i bk12: 0a 15540i bk13: 0a 15540i bk14: 0a 15540i bk15: 0a 15540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 15540 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 15517 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15540 
n_nop = 15535 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0027027
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15535 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005148
n_activity=40 dram_eff=0.2
bk0: 0a 15540i bk1: 0a 15541i bk2: 0a 15541i bk3: 0a 15541i bk4: 4a 15522i bk5: 0a 15539i bk6: 0a 15539i bk7: 0a 15539i bk8: 0a 15539i bk9: 0a 15540i bk10: 0a 15540i bk11: 0a 15540i bk12: 0a 15540i bk13: 0a 15540i bk14: 0a 15540i bk15: 0a 15540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000515 
total_CMD = 15540 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 15517 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15540 
n_nop = 15535 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00250965

========= L2 cache stats =========
L2_cache_bank[0]: Access = 433, Miss = 10, Miss_rate = 0.023, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[1]: Access = 351, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 388, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 438, Miss = 12, Miss_rate = 0.027, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[4]: Access = 388, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 549, Miss = 20, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[6]: Access = 378, Miss = 12, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 476, Miss = 20, Miss_rate = 0.042, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[8]: Access = 378, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 374, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 365, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 398, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4916
L2_total_cache_misses = 90
L2_total_cache_miss_rate = 0.0183
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 429
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 180
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4464
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 186
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 236
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4916
icnt_total_pkts_simt_to_mem=1376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.00777
	minimum = 5
	maximum = 6
Network latency average = 5.00777
	minimum = 5
	maximum = 6
Slowest packet = 2954
Flit latency average = 5.00777
	minimum = 5
	maximum = 6
Slowest flit = 2954
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0204775
	minimum = 0.00561983 (at node 4)
	maximum = 0.0476033 (at node 20)
Accepted packet rate average = 0.0204775
	minimum = 0.00793388 (at node 16)
	maximum = 0.0409917 (at node 14)
Injected flit rate average = 0.0204775
	minimum = 0.00561983 (at node 4)
	maximum = 0.0476033 (at node 20)
Accepted flit rate average= 0.0204775
	minimum = 0.00793388 (at node 16)
	maximum = 0.0409917 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.16167 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12.5 (2 samples)
Network latency average = 5.16167 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12.5 (2 samples)
Flit latency average = 5.16167 (2 samples)
	minimum = 5 (2 samples)
	maximum = 12.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.019773 (2 samples)
	minimum = 0.00612927 (2 samples)
	maximum = 0.0466004 (2 samples)
Accepted packet rate average = 0.019773 (2 samples)
	minimum = 0.00763571 (2 samples)
	maximum = 0.0397132 (2 samples)
Injected flit rate average = 0.019773 (2 samples)
	minimum = 0.00612927 (2 samples)
	maximum = 0.0466004 (2 samples)
Accepted flit rate average = 0.019773 (2 samples)
	minimum = 0.00763571 (2 samples)
	maximum = 0.0397132 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 830582 (inst/sec)
gpgpu_simulation_rate = 3924 (cycle/sec)
gpgpu_silicon_slowdown = 178389x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8dc47be0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7549
gpu_sim_insn = 1252584
gpu_ipc =     165.9271
gpu_tot_sim_cycle = 19323
gpu_tot_sim_insn = 3744331
gpu_tot_ipc =     193.7759
gpu_tot_issued_cta = 768
gpu_occupancy = 27.3086% 
gpu_tot_occupancy = 46.9429% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2639
partiton_level_parallism_total  =       0.1743
partiton_level_parallism_util =       1.2311
partiton_level_parallism_util_total  =       1.2816
L2_BW  =      14.9106 GB/Sec
L2_BW_total  =      11.5240 GB/Sec
gpu_total_sim_rate=624055

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72334
	L1I_total_cache_misses = 1474
	L1I_total_cache_miss_rate = 0.0204
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 702, Miss = 254, Miss_rate = 0.362, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[1]: Access = 680, Miss = 243, Miss_rate = 0.357, Pending_hits = 307, Reservation_fails = 0
	L1D_cache_core[2]: Access = 730, Miss = 283, Miss_rate = 0.388, Pending_hits = 283, Reservation_fails = 0
	L1D_cache_core[3]: Access = 658, Miss = 228, Miss_rate = 0.347, Pending_hits = 318, Reservation_fails = 0
	L1D_cache_core[4]: Access = 584, Miss = 199, Miss_rate = 0.341, Pending_hits = 307, Reservation_fails = 0
	L1D_cache_core[5]: Access = 582, Miss = 198, Miss_rate = 0.340, Pending_hits = 301, Reservation_fails = 0
	L1D_cache_core[6]: Access = 446, Miss = 120, Miss_rate = 0.269, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[7]: Access = 694, Miss = 256, Miss_rate = 0.369, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[8]: Access = 496, Miss = 143, Miss_rate = 0.288, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[9]: Access = 604, Miss = 198, Miss_rate = 0.328, Pending_hits = 318, Reservation_fails = 0
	L1D_cache_core[10]: Access = 538, Miss = 167, Miss_rate = 0.310, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[11]: Access = 756, Miss = 287, Miss_rate = 0.380, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[12]: Access = 702, Miss = 259, Miss_rate = 0.369, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[13]: Access = 562, Miss = 183, Miss_rate = 0.326, Pending_hits = 319, Reservation_fails = 0
	L1D_cache_core[14]: Access = 562, Miss = 183, Miss_rate = 0.326, Pending_hits = 306, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3201
	L1D_total_cache_miss_rate = 0.3443
	L1D_total_cache_pending_hits = 4613
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0112
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4613
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 42528
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 77
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70860
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8129
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1167
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 72334

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
350, 160, 160, 160, 160, 160, 160, 160, 200, 200, 200, 200, 200, 200, 200, 200, 180, 180, 180, 180, 180, 180, 180, 180, 180, 180, 180, 381, 180, 180, 180, 180, 140, 140, 362, 140, 140, 140, 140, 140, 160, 160, 160, 160, 160, 160, 160, 382, 
gpgpu_n_tot_thrd_icount = 4224064
gpgpu_n_tot_w_icount = 132002
gpgpu_n_stall_shd_mem = 3288
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2111
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25231	W0_Idle:78834	W0_Scoreboard:115639	W1:8940	W2:182	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
single_issue_nums: WS0:65518	WS1:66484	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16888 {8:2111,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 337760 {40:8444,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 273 
max_icnt2mem_latency = 45 
maxmrqlatency = 26 
max_icnt2sh_latency = 21 
averagemflatency = 141 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:128 	26 	1 	169 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9376 	265 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	30 	6 	3278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9216 	408 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         4         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         8         0         4         0         0         0         4         4         0         0         0         0         0         4         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1791         0      1279         0      1363         0         0      1363         0         0         0      1421      1569         0         0         0 
dram[1]:         0       594      1826      1978      2018         0      1394      1701      2069         0         0         0         0      3250         0         0 
dram[2]:         0       769      1616      1906      1734      2407         0      2496      1353         0         0         0         0         0      1807      1891 
dram[3]:         0      1409      1488         0      2313      2176         0         0      1351      1696         0         0      1535      1929      1454      1429 
dram[4]:      1853         0      2149         0         0      2081         0         0         0         0         0         0      3082      3617         0         0 
dram[5]:         0      1701      1853      1837      1397      1344         0         0         0         0         0         0      1794         0         0         0 
average row accesses per activate:
dram[0]: 10.000000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:      -nan  4.000000  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:      -nan  6.000000  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan  8.000000  4.000000 
dram[3]:      -nan  8.000000  4.000000      -nan  4.000000  4.000000      -nan      -nan  8.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  6.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 426/60 = 7.100000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268       172       268       176       269       172       258       273       172       133       172       259       262       172       172       261
dram[1]:        172       268       258       267       268       258       258       258       258       175       174       259       259       270       172       172
dram[2]:        172       268       258       269       259       258       172       268       268       173       172       176       172       172       268       258
dram[3]:        172       172       258       172       258       258       174       264       267       259       174       258       268       268       268       269
dram[4]:        260       266       259       172       172       268       176       176       175       258       172       172       258       272       258       173
dram[5]:        173       267       268       268       268       258       260       172       172       264       261       173       258       172       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25504 n_nop=25414 n_act=14 n_pre=6 n_ref_event=944873056 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005489
n_activity=613 dram_eff=0.2284
bk0: 10a 25456i bk1: 0a 25507i bk2: 12a 25428i bk3: 0a 25506i bk4: 16a 25407i bk5: 0a 25500i bk6: 4a 25483i bk7: 8a 25445i bk8: 0a 25498i bk9: 0a 25500i bk10: 0a 25503i bk11: 4a 25486i bk12: 8a 25480i bk13: 0a 25503i bk14: 0a 25503i bk15: 8a 25480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885714
Row_Buffer_Locality_read = 0.885714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.150396
Bank_Level_Parallism_Col = 0.000007
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005489 
total_CMD = 25504 
util_bw = 140 
Wasted_Col = 194 
Wasted_Row = 60 
Idle = 25110 

BW Util Bottlenecks: 
RCDc_limit = 156 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25504 
n_nop = 25414 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 6 
n_ref = 944873056 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 70 
Row_Bus_Util =  0.000784 
CoL_Bus_Util = 0.002745 
Either_Row_CoL_Bus_Util = 0.003529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.031446
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25504 n_nop=25407 n_act=16 n_pre=5 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00596
n_activity=683 dram_eff=0.2225
bk0: 0a 25505i bk1: 8a 25459i bk2: 4a 25489i bk3: 8a 25457i bk4: 8a 25453i bk5: 12a 25470i bk6: 4a 25483i bk7: 4a 25483i bk8: 8a 25477i bk9: 0a 25502i bk10: 0a 25504i bk11: 4a 25487i bk12: 4a 25485i bk13: 12a 25422i bk14: 0a 25499i bk15: 0a 25502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.842105
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087379
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005960 
total_CMD = 25504 
util_bw = 152 
Wasted_Col = 222 
Wasted_Row = 55 
Idle = 25075 

BW Util Bottlenecks: 
RCDc_limit = 180 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25504 
n_nop = 25407 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 5 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 21 
issued_total_col = 76 
Row_Bus_Util =  0.000823 
CoL_Bus_Util = 0.002980 
Either_Row_CoL_Bus_Util = 0.003803 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0328576
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25504 n_nop=25395 n_act=17 n_pre=8 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006587
n_activity=807 dram_eff=0.2082
bk0: 0a 25503i bk1: 12a 25449i bk2: 4a 25482i bk3: 12a 25445i bk4: 4a 25484i bk5: 8a 25478i bk6: 0a 25503i bk7: 16a 25395i bk8: 8a 25451i bk9: 0a 25499i bk10: 0a 25502i bk11: 0a 25503i bk12: 0a 25507i bk13: 0a 25510i bk14: 16a 25424i bk15: 4a 25487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003929
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.006587 
total_CMD = 25504 
util_bw = 168 
Wasted_Col = 268 
Wasted_Row = 93 
Idle = 24975 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25504 
n_nop = 25395 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 8 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 25 
issued_total_col = 84 
Row_Bus_Util =  0.000980 
CoL_Bus_Util = 0.003294 
Either_Row_CoL_Bus_Util = 0.004274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0425031
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25504 n_nop=25401 n_act=17 n_pre=6 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006274
n_activity=744 dram_eff=0.2151
bk0: 0a 25496i bk1: 8a 25476i bk2: 4a 25481i bk3: 0a 25503i bk4: 4a 25489i bk5: 4a 25488i bk6: 0a 25507i bk7: 0a 25510i bk8: 8a 25460i bk9: 4a 25486i bk10: 0a 25505i bk11: 8a 25482i bk12: 12a 25425i bk13: 12a 25446i bk14: 8a 25450i bk15: 8a 25446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825000
Row_Buffer_Locality_read = 0.825000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.079007
Bank_Level_Parallism_Col = 1.037333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037333 

BW Util details:
bwutil = 0.006274 
total_CMD = 25504 
util_bw = 160 
Wasted_Col = 251 
Wasted_Row = 51 
Idle = 25042 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25504 
n_nop = 25401 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 80 
Row_Bus_Util =  0.000902 
CoL_Bus_Util = 0.003137 
Either_Row_CoL_Bus_Util = 0.004039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0358767
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25504 n_nop=25442 n_act=11 n_pre=3 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003764
n_activity=472 dram_eff=0.2034
bk0: 4a 25484i bk1: 8a 25476i bk2: 4a 25485i bk3: 0a 25503i bk4: 0a 25503i bk5: 8a 25455i bk6: 0a 25501i bk7: 0a 25503i bk8: 0a 25503i bk9: 4a 25485i bk10: 0a 25506i bk11: 0a 25507i bk12: 4a 25489i bk13: 12a 25427i bk14: 4a 25484i bk15: 0a 25502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003764 
total_CMD = 25504 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 25203 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25504 
n_nop = 25442 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000549 
CoL_Bus_Util = 0.001882 
Either_Row_CoL_Bus_Util = 0.002431 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0245452
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25504 n_nop=25419 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005332
n_activity=553 dram_eff=0.2459
bk0: 0a 25508i bk1: 8a 25461i bk2: 16a 25440i bk3: 8a 25456i bk4: 8a 25452i bk5: 8a 25477i bk6: 8a 25477i bk7: 0a 25501i bk8: 0a 25502i bk9: 4a 25485i bk10: 4a 25481i bk11: 0a 25502i bk12: 4a 25484i bk13: 0a 25501i bk14: 0a 25503i bk15: 0a 25505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158683
Bank_Level_Parallism_Col = 1.114583
Bank_Level_Parallism_Ready = 1.028986
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.114583 

BW Util details:
bwutil = 0.005332 
total_CMD = 25504 
util_bw = 136 
Wasted_Col = 177 
Wasted_Row = 36 
Idle = 25155 

BW Util Bottlenecks: 
RCDc_limit = 146 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 25504 
n_nop = 25419 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000667 
CoL_Bus_Util = 0.002666 
Either_Row_CoL_Bus_Util = 0.003333 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0274859

========= L2 cache stats =========
L2_cache_bank[0]: Access = 860, Miss = 50, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[1]: Access = 678, Miss = 20, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 720, Miss = 28, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 808, Miss = 48, Miss_rate = 0.059, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[4]: Access = 789, Miss = 32, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1304, Miss = 52, Miss_rate = 0.040, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[6]: Access = 746, Miss = 36, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 928, Miss = 44, Miss_rate = 0.047, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[8]: Access = 749, Miss = 16, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 776, Miss = 32, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 778, Miss = 40, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 805, Miss = 28, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9941
L2_total_cache_misses = 426
L2_total_cache_miss_rate = 0.0429
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 429
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 303
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8444
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1167
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.041
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=9941
icnt_total_pkts_simt_to_mem=3368
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06955
	minimum = 5
	maximum = 11
Network latency average = 5.06926
	minimum = 5
	maximum = 11
Slowest packet = 9080
Flit latency average = 5.06926
	minimum = 5
	maximum = 11
Slowest flit = 9080
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0344269
	minimum = 0.0074182 (at node 6)
	maximum = 0.100013 (at node 20)
Accepted packet rate average = 0.0344269
	minimum = 0.0158961 (at node 16)
	maximum = 0.0683534 (at node 11)
Injected flit rate average = 0.0344269
	minimum = 0.0074182 (at node 6)
	maximum = 0.100013 (at node 20)
Accepted flit rate average= 0.0344269
	minimum = 0.0158961 (at node 16)
	maximum = 0.0683534 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.13096 (3 samples)
	minimum = 5 (3 samples)
	maximum = 12 (3 samples)
Network latency average = 5.13087 (3 samples)
	minimum = 5 (3 samples)
	maximum = 12 (3 samples)
Flit latency average = 5.13087 (3 samples)
	minimum = 5 (3 samples)
	maximum = 12 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0246576 (3 samples)
	minimum = 0.00655892 (3 samples)
	maximum = 0.0644047 (3 samples)
Accepted packet rate average = 0.0246576 (3 samples)
	minimum = 0.0103892 (3 samples)
	maximum = 0.0492599 (3 samples)
Injected flit rate average = 0.0246576 (3 samples)
	minimum = 0.00655892 (3 samples)
	maximum = 0.0644047 (3 samples)
Accepted flit rate average = 0.0246576 (3 samples)
	minimum = 0.0103892 (3 samples)
	maximum = 0.0492599 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 624055 (inst/sec)
gpgpu_simulation_rate = 3220 (cycle/sec)
gpgpu_silicon_slowdown = 217391x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8dc47be0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 18532
gpu_sim_insn = 1376455
gpu_ipc =      74.2745
gpu_tot_sim_cycle = 37855
gpu_tot_sim_insn = 5120786
gpu_tot_ipc =     135.2737
gpu_tot_issued_cta = 1024
gpu_occupancy = 32.0415% 
gpu_tot_occupancy = 38.2189% 
max_total_param_size = 0
gpu_stall_dramfull = 1187
gpu_stall_icnt2sh    = 1618
partiton_level_parallism =       1.4589
partiton_level_parallism_total  =       0.8032
partiton_level_parallism_util =       2.0927
partiton_level_parallism_util_total  =       1.9556
L2_BW  =      73.2134 GB/Sec
L2_BW_total  =      41.7242 GB/Sec
gpu_total_sim_rate=512078

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 150156
	L1I_total_cache_misses = 1474
	L1I_total_cache_miss_rate = 0.0098
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 3903, Miss = 2074, Miss_rate = 0.531, Pending_hits = 482, Reservation_fails = 1
	L1D_cache_core[1]: Access = 3455, Miss = 1867, Miss_rate = 0.540, Pending_hits = 483, Reservation_fails = 68
	L1D_cache_core[2]: Access = 3891, Miss = 2168, Miss_rate = 0.557, Pending_hits = 494, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4197, Miss = 2434, Miss_rate = 0.580, Pending_hits = 562, Reservation_fails = 98
	L1D_cache_core[4]: Access = 2719, Miss = 1388, Miss_rate = 0.510, Pending_hits = 435, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3258, Miss = 1795, Miss_rate = 0.551, Pending_hits = 475, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4152, Miss = 2546, Miss_rate = 0.613, Pending_hits = 583, Reservation_fails = 129
	L1D_cache_core[7]: Access = 3688, Miss = 1961, Miss_rate = 0.532, Pending_hits = 468, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3271, Miss = 1758, Miss_rate = 0.537, Pending_hits = 507, Reservation_fails = 117
	L1D_cache_core[9]: Access = 3856, Miss = 2110, Miss_rate = 0.547, Pending_hits = 508, Reservation_fails = 0
	L1D_cache_core[10]: Access = 3483, Miss = 1949, Miss_rate = 0.560, Pending_hits = 487, Reservation_fails = 126
	L1D_cache_core[11]: Access = 3689, Miss = 1991, Miss_rate = 0.540, Pending_hits = 467, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4493, Miss = 2590, Miss_rate = 0.576, Pending_hits = 528, Reservation_fails = 28
	L1D_cache_core[13]: Access = 2863, Miss = 1460, Miss_rate = 0.510, Pending_hits = 454, Reservation_fails = 0
	L1D_cache_core[14]: Access = 3274, Miss = 1747, Miss_rate = 0.534, Pending_hits = 443, Reservation_fails = 53
	L1D_total_cache_accesses = 54192
	L1D_total_cache_misses = 29838
	L1D_total_cache_miss_rate = 0.5506
	L1D_total_cache_pending_hits = 7376
	L1D_total_cache_reservation_fails = 620
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0084
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 56864
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 148682
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37166
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17026
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 150156

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 620
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
750, 317, 200, 200, 422, 560, 422, 200, 378, 652, 240, 388, 240, 240, 462, 621, 220, 442, 220, 220, 526, 379, 220, 295, 240, 346, 240, 441, 409, 240, 240, 516, 432, 518, 581, 453, 200, 476, 328, 390, 704, 653, 335, 482, 492, 260, 429, 779, 
gpgpu_n_tot_thrd_icount = 8936256
gpgpu_n_tot_w_icount = 279258
gpgpu_n_stall_shd_mem = 9451
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13288
gpgpu_n_mem_write_global = 17026
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 293903
gpgpu_n_store_insn = 18639
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6180
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34168	W0_Idle:99686	W0_Scoreboard:435190	W1:89273	W2:20506	W3:4622	W4:910	W5:21	W6:86	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163840
single_issue_nums: WS0:137787	WS1:141471	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106304 {8:13288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 681168 {40:17024,72:1,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2126080 {40:53152,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136240 {8:17030,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 774 
max_icnt2mem_latency = 340 
maxmrqlatency = 80 
max_icnt2sh_latency = 149 
averagemflatency = 176 
avg_icnt2mem_latency = 21 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 20 
mrq_lat_table:1958 	1040 	453 	520 	1517 	89 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62285 	6735 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	30 	6 	28528 	683 	908 	195 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30657 	19913 	8650 	4686 	6065 	241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        24         8        48        40         8        12         8        16         8         4         8        12        24        16        20 
dram[1]:        16        32        36        44        40        24         4         4         8         8        20        12        16        28        28        24 
dram[2]:         4        32        16        24        48        48         8        16        12        20        12        12        24        12        36         8 
dram[3]:        24        40        12        20        41        52         0        12        12         8        12        16        20        24         4         8 
dram[4]:        44        24        56        28        12        28        16        12        16        12         4        12        16        36        28        36 
dram[5]:        12        32        48        12        36         8        20         4         8         8         8        12        12        28        36        28 
maximum service time to same row:
dram[0]:      3654      3631      3820      4447      6297      6022      3212      4162      5244      4110      7088      3015      2846      3319      3047      4828 
dram[1]:      3815      4659      4324      5318      4241      6016      4307      2608      2884      3057      4169      4144      2359      3546      3208      8693 
dram[2]:      4220      3666      4907      4830      4319      4991      2491      2496      2204      3697      2254      2876      2572      4403      3250      3656 
dram[3]:      5307      7335      4116      3818      4179      4685      6332      4372      3050      5346      2812      6509      1941      2255      2965      3734 
dram[4]:      3676      3810      4916      4398      4146      3970      1258      3263      2858      5413      3118      2490      3381      3617      3565      3537 
dram[5]:      3668      5234      3874      3942      4594      3401      6141      4985      5203      2769      2677      1594      3679      2213      3125      3224 
average row accesses per activate:
dram[0]: 14.333333 12.000000 12.000000 14.666667 10.000000 20.000000 10.000000  7.333333 12.000000 10.000000 12.000000  7.200000  9.714286 10.000000 11.200000 13.000000 
dram[1]: 24.000000 14.400000 14.000000 11.500000 12.666667 10.428572  6.000000  4.000000  7.200000 13.333333 18.000000 18.000000 14.000000  7.222222  8.500000  9.600000 
dram[2]: 17.333334 11.222222 20.000000 23.000000 18.000000 16.000000  7.000000  6.666667 12.000000 20.000000 10.000000 10.000000 10.666667  5.800000  9.714286 10.666667 
dram[3]: 16.000000 16.166666 25.333334 32.000000 10.500000 15.428572 12.000000  7.000000 10.400000  6.000000  7.000000 10.400000  6.666667  8.555555  6.000000  4.800000 
dram[4]: 13.333333 12.571428 16.799999 17.000000 13.000000  9.500000 12.000000 10.000000 10.666667 16.000000  8.000000  5.600000  8.000000 12.000000  9.333333 10.666667 
dram[5]: 17.000000  9.857142 14.285714 13.000000 13.600000 12.000000 44.000000  5.333333 12.000000 11.000000  7.000000  6.666667  7.200000  8.571428 16.799999  7.000000 
average row locality = 5582/498 = 11.208836
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
dram[2]:         0         1         0         0         0         0         0         0         0         0         0         0         0         1         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 4
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none       58462    none      none  
dram[2]:     none      128531    none      none      none      none      none      none      none      none      none      none      none       63723    none      none  
dram[3]:     none      none      none      none      114871    none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        366       389       330       302       498       315       493       378       295       272       292       398       334       376       385       282
dram[1]:        285       282       342       476       398       360       325       417       272       276       319       280       270       371       347       374
dram[2]:        447       673       400       602       411       774       460       727       289       574       481       627       319       677       326       603
dram[3]:        283       283       366       290       392       429       366       369       276       284       340       285       303       471       360       301
dram[4]:        297       325       306       388       332       484       399       410       273       288       268       286       370       359       386       318
dram[5]:        342       285       311       340       408       388       409       305       328       275       409       371       380       307       319       392
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49965 n_nop=48939 n_act=87 n_pre=71 n_ref_event=944873056 n_req=870 n_rd=870 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03482
n_activity=5464 dram_eff=0.3184
bk0: 86a 49663i bk1: 48a 49772i bk2: 72a 49679i bk3: 88a 49667i bk4: 80a 49596i bk5: 40a 49827i bk6: 40a 49771i bk7: 44a 49716i bk8: 48a 49765i bk9: 40a 49801i bk10: 12a 49907i bk11: 36a 49798i bk12: 68a 49665i bk13: 60a 49744i bk14: 56a 49746i bk15: 52a 49776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910345
Row_Buffer_Locality_read = 0.910345
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.195959
Bank_Level_Parallism_Col = 0.000007
Bank_Level_Parallism_Ready = 1.048276
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.034824 
total_CMD = 49965 
util_bw = 1740 
Wasted_Col = 1415 
Wasted_Row = 632 
Idle = 46178 

BW Util Bottlenecks: 
RCDc_limit = 887 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 642 
rwq = 0 
CCDLc_limit_alone = 642 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49965 
n_nop = 48939 
Read = 870 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 944873056 
n_req = 870 
total_req = 870 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 870 
Row_Bus_Util =  0.003162 
CoL_Bus_Util = 0.017412 
Either_Row_CoL_Bus_Util = 0.020534 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001949 
queue_avg = 0.170259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.170259
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49965 n_nop=48866 n_act=92 n_pre=76 n_ref_event=0 n_req=930 n_rd=928 n_rd_L2_A=0 n_write=0 n_wr_bk=3 bw_util=0.03727
n_activity=5633 dram_eff=0.3306
bk0: 72a 49744i bk1: 72a 49733i bk2: 112a 49575i bk3: 92a 49591i bk4: 76a 49667i bk5: 72a 49604i bk6: 24a 49825i bk7: 24a 49781i bk8: 36a 49790i bk9: 40a 49800i bk10: 36a 49849i bk11: 36a 49851i bk12: 56a 49755i bk13: 64a 49626i bk14: 68a 49652i bk15: 48a 49776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908602
Row_Buffer_Locality_read = 0.910560
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.201863
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.026795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037266 
total_CMD = 49965 
util_bw = 1862 
Wasted_Col = 1511 
Wasted_Row = 647 
Idle = 45945 

BW Util Bottlenecks: 
RCDc_limit = 941 
RCDWRc_limit = 12 
WTRc_limit = 1 
RTWc_limit = 26 
CCDLc_limit = 640 
rwq = 0 
CCDLc_limit_alone = 632 
WTRc_limit_alone = 1 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 49965 
n_nop = 48866 
Read = 928 
Write = 0 
L2_Alloc = 0 
L2_WB = 3 
n_act = 92 
n_pre = 76 
n_ref = 0 
n_req = 930 
total_req = 931 

Dual Bus Interface Util: 
issued_total_row = 168 
issued_total_col = 931 
Row_Bus_Util =  0.003362 
CoL_Bus_Util = 0.018633 
Either_Row_CoL_Bus_Util = 0.021995 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.193796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.193796
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49965 n_nop=48846 n_act=87 n_pre=71 n_ref_event=0 n_req=962 n_rd=960 n_rd_L2_A=0 n_write=0 n_wr_bk=3 bw_util=0.03855
n_activity=5877 dram_eff=0.3277
bk0: 52a 49764i bk1: 100a 49589i bk2: 80a 49726i bk3: 92a 49690i bk4: 72a 49739i bk5: 96a 49648i bk6: 28a 49800i bk7: 60a 49654i bk8: 36a 49810i bk9: 40a 49821i bk10: 40a 49796i bk11: 40a 49813i bk12: 64a 49739i bk13: 28a 49760i bk14: 68a 49666i bk15: 64a 49715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916840
Row_Buffer_Locality_read = 0.918750
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.140085
Bank_Level_Parallism_Col = 1.129935
Bank_Level_Parallism_Ready = 1.028008
write_to_read_ratio_blp_rw_average = 0.012589
GrpLevelPara = 1.103823 

BW Util details:
bwutil = 0.038547 
total_CMD = 49965 
util_bw = 1926 
Wasted_Col = 1567 
Wasted_Row = 707 
Idle = 45765 

BW Util Bottlenecks: 
RCDc_limit = 936 
RCDWRc_limit = 10 
WTRc_limit = 7 
RTWc_limit = 30 
CCDLc_limit = 664 
rwq = 0 
CCDLc_limit_alone = 650 
WTRc_limit_alone = 7 
RTWc_limit_alone = 16 

Commands details: 
total_CMD = 49965 
n_nop = 48846 
Read = 960 
Write = 0 
L2_Alloc = 0 
L2_WB = 3 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 962 
total_req = 963 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 963 
Row_Bus_Util =  0.003162 
CoL_Bus_Util = 0.019273 
Either_Row_CoL_Bus_Util = 0.022396 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001787 
queue_avg = 0.189693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.189693
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49965 n_nop=48812 n_act=97 n_pre=81 n_ref_event=0 n_req=975 n_rd=972 n_rd_L2_A=0 n_write=0 n_wr_bk=3 bw_util=0.03903
n_activity=5963 dram_eff=0.327
bk0: 48a 49773i bk1: 96a 49650i bk2: 76a 49776i bk3: 96a 49726i bk4: 104a 49549i bk5: 108a 49622i bk6: 12a 49919i bk7: 28a 49838i bk8: 52a 49733i bk9: 24a 49838i bk10: 56a 49690i bk11: 52a 49752i bk12: 60a 49656i bk13: 76a 49593i bk14: 60a 49615i bk15: 24a 49795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905641
Row_Buffer_Locality_read = 0.908436
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.181168
Bank_Level_Parallism_Col = 1.130729
Bank_Level_Parallism_Ready = 1.013265
write_to_read_ratio_blp_rw_average = 0.008613
GrpLevelPara = 1.126115 

BW Util details:
bwutil = 0.039027 
total_CMD = 49965 
util_bw = 1950 
Wasted_Col = 1567 
Wasted_Row = 722 
Idle = 45726 

BW Util Bottlenecks: 
RCDc_limit = 960 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 10 
CCDLc_limit = 664 
rwq = 0 
CCDLc_limit_alone = 663 
WTRc_limit_alone = 0 
RTWc_limit_alone = 9 

Commands details: 
total_CMD = 49965 
n_nop = 48812 
Read = 972 
Write = 0 
L2_Alloc = 0 
L2_WB = 3 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 975 
total_req = 975 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 975 
Row_Bus_Util =  0.003562 
CoL_Bus_Util = 0.019514 
Either_Row_CoL_Bus_Util = 0.023076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.193415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.193415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49965 n_nop=48859 n_act=92 n_pre=76 n_ref_event=0 n_req=940 n_rd=940 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03763
n_activity=5238 dram_eff=0.3589
bk0: 80a 49687i bk1: 88a 49624i bk2: 84a 49700i bk3: 68a 49710i bk4: 52a 49778i bk5: 76a 49588i bk6: 36a 49785i bk7: 60a 49606i bk8: 32a 49826i bk9: 48a 49741i bk10: 16a 49900i bk11: 28a 49767i bk12: 56a 49706i bk13: 96a 49570i bk14: 56a 49663i bk15: 64a 49655i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911702
Row_Buffer_Locality_read = 0.911702
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.382867
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.121565
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.037626 
total_CMD = 49965 
util_bw = 1880 
Wasted_Col = 1305 
Wasted_Row = 575 
Idle = 46205 

BW Util Bottlenecks: 
RCDc_limit = 835 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 582 
rwq = 0 
CCDLc_limit_alone = 582 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49965 
n_nop = 48859 
Read = 940 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 92 
n_pre = 76 
n_ref = 0 
n_req = 940 
total_req = 940 

Dual Bus Interface Util: 
issued_total_row = 168 
issued_total_col = 940 
Row_Bus_Util =  0.003362 
CoL_Bus_Util = 0.018813 
Either_Row_CoL_Bus_Util = 0.022135 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001808 
queue_avg = 0.227880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.22788
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49965 n_nop=48900 n_act=89 n_pre=73 n_ref_event=0 n_req=905 n_rd=904 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.03623
n_activity=5381 dram_eff=0.3364
bk0: 68a 49717i bk1: 68a 49682i bk2: 100a 49595i bk3: 104a 49543i bk4: 68a 49694i bk5: 72a 49688i bk6: 44a 49835i bk7: 16a 49841i bk8: 36a 49836i bk9: 44a 49779i bk10: 28a 49799i bk11: 20a 49869i bk12: 36a 49795i bk13: 60a 49717i bk14: 84a 49705i bk15: 56a 49688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911602
Row_Buffer_Locality_read = 0.912611
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.219032
Bank_Level_Parallism_Col = 1.157014
Bank_Level_Parallism_Ready = 1.034103
write_to_read_ratio_blp_rw_average = 0.002343
GrpLevelPara = 1.133244 

BW Util details:
bwutil = 0.036225 
total_CMD = 49965 
util_bw = 1810 
Wasted_Col = 1411 
Wasted_Row = 597 
Idle = 46147 

BW Util Bottlenecks: 
RCDc_limit = 886 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 651 
rwq = 0 
CCDLc_limit_alone = 651 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49965 
n_nop = 48900 
Read = 904 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 89 
n_pre = 73 
n_ref = 0 
n_req = 905 
total_req = 905 

Dual Bus Interface Util: 
issued_total_row = 162 
issued_total_col = 905 
Row_Bus_Util =  0.003242 
CoL_Bus_Util = 0.018113 
Either_Row_CoL_Bus_Util = 0.021315 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.001878 
queue_avg = 0.181087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.181087

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5705, Miss = 462, Miss_rate = 0.081, Pending_hits = 6, Reservation_fails = 106
L2_cache_bank[1]: Access = 5170, Miss = 411, Miss_rate = 0.079, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5307, Miss = 480, Miss_rate = 0.090, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5276, Miss = 455, Miss_rate = 0.086, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[4]: Access = 5621, Miss = 440, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 10197, Miss = 524, Miss_rate = 0.051, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[6]: Access = 5422, Miss = 474, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5896, Miss = 512, Miss_rate = 0.087, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[8]: Access = 5352, Miss = 414, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5700, Miss = 531, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5381, Miss = 464, Miss_rate = 0.086, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5485, Miss = 448, Miss_rate = 0.082, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 70512
L2_total_cache_misses = 5615
L2_total_cache_miss_rate = 0.0796
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 429
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4164
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16989
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 17
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 53152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17030
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.143
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=70512
icnt_total_pkts_simt_to_mem=30408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.7754
	minimum = 5
	maximum = 284
Network latency average = 17.2049
	minimum = 5
	maximum = 284
Slowest packet = 64558
Flit latency average = 17.2043
	minimum = 5
	maximum = 284
Slowest flit = 64561
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.175087
	minimum = 0.0656702 (at node 4)
	maximum = 0.479873 (at node 20)
Accepted packet rate average = 0.175087
	minimum = 0.0992877 (at node 18)
	maximum = 0.32916 (at node 20)
Injected flit rate average = 0.175095
	minimum = 0.0656702 (at node 4)
	maximum = 0.479873 (at node 20)
Accepted flit rate average= 0.175095
	minimum = 0.0992877 (at node 18)
	maximum = 0.32916 (at node 20)
Injected packet length average = 1.00005
Accepted packet length average = 1.00005
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.29207 (4 samples)
	minimum = 5 (4 samples)
	maximum = 80 (4 samples)
Network latency average = 8.14937 (4 samples)
	minimum = 5 (4 samples)
	maximum = 80 (4 samples)
Flit latency average = 8.14922 (4 samples)
	minimum = 5 (4 samples)
	maximum = 80 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0622649 (4 samples)
	minimum = 0.0213367 (4 samples)
	maximum = 0.168272 (4 samples)
Accepted packet rate average = 0.0622649 (4 samples)
	minimum = 0.0326138 (4 samples)
	maximum = 0.119235 (4 samples)
Injected flit rate average = 0.0622669 (4 samples)
	minimum = 0.0213367 (4 samples)
	maximum = 0.168272 (4 samples)
Accepted flit rate average = 0.0622669 (4 samples)
	minimum = 0.0326138 (4 samples)
	maximum = 0.119235 (4 samples)
Injected packet size average = 1.00003 (4 samples)
Accepted packet size average = 1.00003 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 512078 (inst/sec)
gpgpu_simulation_rate = 3785 (cycle/sec)
gpgpu_silicon_slowdown = 184940x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8dc47be0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 172238
gpu_sim_insn = 3607551
gpu_ipc =      20.9452
gpu_tot_sim_cycle = 210093
gpu_tot_sim_insn = 8728337
gpu_tot_ipc =      41.5451
gpu_tot_issued_cta = 1280
gpu_occupancy = 74.5946% 
gpu_tot_occupancy = 69.2351% 
max_total_param_size = 0
gpu_stall_dramfull = 286678
gpu_stall_icnt2sh    = 586137
partiton_level_parallism =       2.3811
partiton_level_parallism_total  =       2.0968
partiton_level_parallism_util =       3.2356
partiton_level_parallism_util_total  =       3.0957
L2_BW  =     138.8175 GB/Sec
L2_BW_total  =     121.3230 GB/Sec
gpu_total_sim_rate=134282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 410583
	L1I_total_cache_misses = 1474
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 34592, Miss = 28940, Miss_rate = 0.837, Pending_hits = 2814, Reservation_fails = 107308
	L1D_cache_core[1]: Access = 35031, Miss = 29612, Miss_rate = 0.845, Pending_hits = 2918, Reservation_fails = 112796
	L1D_cache_core[2]: Access = 32602, Miss = 27395, Miss_rate = 0.840, Pending_hits = 2782, Reservation_fails = 102413
	L1D_cache_core[3]: Access = 38339, Miss = 32473, Miss_rate = 0.847, Pending_hits = 3173, Reservation_fails = 114798
	L1D_cache_core[4]: Access = 34096, Miss = 28950, Miss_rate = 0.849, Pending_hits = 2790, Reservation_fails = 116922
	L1D_cache_core[5]: Access = 31459, Miss = 26463, Miss_rate = 0.841, Pending_hits = 2704, Reservation_fails = 99957
	L1D_cache_core[6]: Access = 34192, Miss = 28900, Miss_rate = 0.845, Pending_hits = 2889, Reservation_fails = 108100
	L1D_cache_core[7]: Access = 36434, Miss = 30732, Miss_rate = 0.843, Pending_hits = 2949, Reservation_fails = 118857
	L1D_cache_core[8]: Access = 34828, Miss = 29598, Miss_rate = 0.850, Pending_hits = 2928, Reservation_fails = 110272
	L1D_cache_core[9]: Access = 34237, Miss = 28828, Miss_rate = 0.842, Pending_hits = 2822, Reservation_fails = 111189
	L1D_cache_core[10]: Access = 35782, Miss = 30411, Miss_rate = 0.850, Pending_hits = 2904, Reservation_fails = 114694
	L1D_cache_core[11]: Access = 35109, Miss = 29508, Miss_rate = 0.840, Pending_hits = 2873, Reservation_fails = 111562
	L1D_cache_core[12]: Access = 37638, Miss = 31720, Miss_rate = 0.843, Pending_hits = 2984, Reservation_fails = 113400
	L1D_cache_core[13]: Access = 35625, Miss = 30166, Miss_rate = 0.847, Pending_hits = 2915, Reservation_fails = 117245
	L1D_cache_core[14]: Access = 30254, Miss = 25344, Miss_rate = 0.838, Pending_hits = 2571, Reservation_fails = 94708
	L1D_total_cache_accesses = 520218
	L1D_total_cache_misses = 439040
	L1D_total_cache_miss_rate = 0.8440
	L1D_total_cache_pending_hits = 43016
	L1D_total_cache_reservation_fails = 1654221
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.081
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0067
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1625453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 206732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 409109
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 312091
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 208127
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 410583

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1373749
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 36535
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 215169
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28768
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1307, 727, 472, 620, 884, 1106, 1012, 746, 1198, 1335, 944, 1124, 848, 808, 923, 1337, 997, 1200, 976, 966, 1345, 1210, 945, 1073, 955, 1241, 1060, 1156, 1260, 775, 1060, 1264, 1209, 1295, 1327, 1084, 915, 1128, 1064, 1146, 1355, 1358, 1061, 1134, 1259, 880, 1208, 1314, 
gpgpu_n_tot_thrd_icount = 24880416
gpgpu_n_tot_w_icount = 777513
gpgpu_n_stall_shd_mem = 1762196
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232308
gpgpu_n_mem_write_global = 208127
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 878528
gpgpu_n_store_insn = 305700
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1451772
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307170
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3072999	W0_Idle:123406	W0_Scoreboard:1782918	W1:194757	W2:87808	W3:55923	W4:38345	W5:28336	W6:26333	W7:22365	W8:18485	W9:15041	W10:12717	W11:10563	W12:9863	W13:9052	W14:8189	W15:6664	W16:6139	W17:5814	W18:4493	W19:3534	W20:3193	W21:2536	W22:1276	W23:231	W24:473	W25:363	W26:154	W27:11	W28:55	W29:0	W30:0	W31:0	W32:204800
single_issue_nums: WS0:385661	WS1:391852	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1858464 {8:232308,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8332056 {40:208037,72:26,136:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37169280 {40:929232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1666760 {8:208345,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 1760 
max_icnt2mem_latency = 1430 
maxmrqlatency = 1020 
max_icnt2sh_latency = 277 
averagemflatency = 430 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 20 
avg_icnt2sh_latency = 106 
mrq_lat_table:35458 	12596 	8698 	7290 	43839 	9819 	5061 	1953 	656 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	239426 	566505 	314331 	17345 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	30 	6 	103276 	45112 	99138 	148031 	44432 	446 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	44625 	41981 	40389 	71223 	549635 	389603 	151 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	294 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        84        96        84        88        76        68        80        96       152       124       120        92        72        52        48        56 
dram[1]:        64        92        64        88        72        84       180       120       120       120       128        96        56        92        60        40 
dram[2]:        84        92        76        88        72        64        92       112       124       133       112        96        76        76        45        68 
dram[3]:        96        84        92        84        64        76       100       108       120        80        80       104        84        40        64        33 
dram[4]:       100        72        92        76        64        72       136       136       176       152        72        92        88        60        60        56 
dram[5]:        92        88       100        60        72        80       164        96       128       188        52        60        84        51        49        44 
maximum service time to same row:
dram[0]:      9241      5867      5667      7057      9338      6022     18612     14331     35417      9105      9507     10714      9692      9980      6582      9503 
dram[1]:     10518     12192      9003      5318      8454      6042     24328     12470     11077      6369     10034      5812     21550     13534     24102     10724 
dram[2]:      7500      3666      7483      8044      7375      6477     23247     13229      7051     22735     10878      4928     11560      6145      7976      7195 
dram[3]:      5576      7335      7575     10720      6618      7568     14600     16222      5171      6844     10699      9630      8046     13767     11218      5122 
dram[4]:      7293      5365     10192      9295      5328      6026     18146     19226     40479     28150      6018      8087      7878      5657     12455     14269 
dram[5]:      6398      8506      6847      7305     11170      5513     21400     14791     12522     43182     17185     16248      7656      8884      7513     10946 
average row accesses per activate:
dram[0]:  6.943965  7.389380  7.701571  7.127962  6.900524  6.626214 11.085366 12.647887 12.567902 13.232558  7.246666  6.867470  6.321608  6.056680  6.846154  7.084656 
dram[1]:  7.098655  7.549356  7.364162  7.073593  7.106952  7.421320 14.150944 11.689189 12.855263 13.950000  8.981818  7.527950  5.942478  6.327869  6.156250  5.942478 
dram[2]:  7.602041  6.808362  6.879070  6.488636  7.327683  7.345178 13.383333 11.952381 14.562500 12.327103  8.244095  7.231579  5.901786  5.633898  6.186603  6.114391 
dram[3]:  7.919048  7.774775  7.509709  7.082609  6.880829  7.500000 11.205129 11.191489 13.764706 11.572917  6.916667  7.166667  5.984190  6.106719  6.924242  5.892241 
dram[4]:  7.438053  7.145374  7.315790  7.257732  6.521531  6.512438 11.351352 10.846154 15.578947 12.023529  6.877301  7.227848  5.775665  6.008403  6.268182  6.280374 
dram[5]:  7.455357  7.232759  7.361702  7.167464  7.469274  7.313610 13.542373 11.842105 14.558441 14.525641  6.875817  7.773334  5.929167  7.142857  6.257576  6.118721 
average row locality = 125453/16726 = 7.500478
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       121       133        98       110       106       124        25        35         6        17        95       101       129       157       111       113 
dram[1]:       117       134        85       115       102       105        25        31         9         6        61        92       132       138       122       114 
dram[2]:       118       144       107       125        91       123        21        53         8        16        77       117       149       143       108       137 
dram[3]:       104       121       120       126       105       109        43        37         7        11        92        92       129       149       123       119 
dram[4]:       132       129       120       105       121       104        35        35         9        26        95        90       159       135       123       122 
dram[5]:       138       130       106       122       112       113        26        41         7         8        87        97       145       134       103       123 
total dram writes = 8925
bank skew: 159/6 = 26.50
chip skew: 1540/1388 = 1.11
average mf latency per bank:
dram[0]:      27215     24670     33151     29515     35001     30077    188987    126975   1835468    631489     58681     51757     21723     17954     26766     26906
dram[1]:      27713     24923     38305     29624     35927     36777    181807    142401   1226132   1818898     92028     56443     21042     20739     23488     26572
dram[2]:      29194     39295     32396     43075     42796    214179    216802    139653   1410144   1123811     75241     73819     19247     31634     29766     37010
dram[3]:      32985     26805     28183     25054     34574     34240    109190    122991   1631078    951039     61446     55602     22098     18602     24972     23461
dram[4]:      27012     24039     28766     29106     30181     33984    133960    123942   1281773    401160     54987     55063     19398     20372     26174     22736
dram[5]:      24530     27160     30640     27105     32231     33547    176191    115094   1554316   1451046     57028     57009     18711     22835     27865     25282
maximum mf latency per bank:
dram[0]:       1365      1293      1383      1165      1396      1285      1308      1246       891      1063      1214      1272      1249      1442      1265      1469
dram[1]:       1460      1251      1296      1413      1364      1275      1478      1280      1077      1023      1257      1271      1494      1295      1469      1273
dram[2]:       1286      1666      1352      1726      1234      1760      1338      1711      1086      1321      1338      1654      1333      1671      1354      1580
dram[3]:       1362      1329      1269      1269      1377      1258      1316      1420      1267       946      1181      1329      1340      1435      1359      1247
dram[4]:       1291      1272      1222      1262      1437      1331      1324      1331      1049      1107      1344      1357      1229      1226      1424      1250
dram[5]:       1309      1388      1307      1430      1342      1365      1290      1383      1007      1166      1267      1320      1299      1474      1307      1272
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277318 n_nop=250869 n_act=2719 n_pre=2703 n_ref_event=944873056 n_req=20468 n_rd=19221 n_rd_L2_A=0 n_write=0 n_wr_bk=1993 bw_util=0.153
n_activity=107870 dram_eff=0.3933
bk0: 1503a 264102i bk1: 1552a 262265i bk2: 1384a 264570i bk3: 1396a 264813i bk4: 1233a 265165i bk5: 1263a 264979i bk6: 896a 271520i bk7: 880a 271798i bk8: 1012a 271838i bk9: 1128a 271567i bk10: 1008a 268378i bk11: 1056a 267960i bk12: 1152a 266250i bk13: 1369a 263069i bk14: 1153a 266012i bk15: 1236a 264557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867598
Row_Buffer_Locality_read = 0.899381
Row_Buffer_Locality_write = 0.377706
Bank_Level_Parallism = 2.124169
Bank_Level_Parallism_Col = 0.000007
Bank_Level_Parallism_Ready = 1.349461
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.152994 
total_CMD = 277318 
util_bw = 42428 
Wasted_Col = 32752 
Wasted_Row = 13994 
Idle = 188144 

BW Util Bottlenecks: 
RCDc_limit = 16708 
RCDWRc_limit = 3445 
WTRc_limit = 4061 
RTWc_limit = 12610 
CCDLc_limit = 14607 
rwq = 0 
CCDLc_limit_alone = 12025 
WTRc_limit_alone = 3823 
RTWc_limit_alone = 10266 

Commands details: 
total_CMD = 277318 
n_nop = 250869 
Read = 19221 
Write = 0 
L2_Alloc = 0 
L2_WB = 1993 
n_act = 2719 
n_pre = 2703 
n_ref = 944873056 
n_req = 20468 
total_req = 21214 

Dual Bus Interface Util: 
issued_total_row = 5422 
issued_total_col = 21214 
Row_Bus_Util =  0.019552 
CoL_Bus_Util = 0.076497 
Either_Row_CoL_Bus_Util = 0.095374 
Issued_on_Two_Bus_Simul_Util = 0.000674 
issued_two_Eff = 0.007070 
queue_avg = 2.057602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0576
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277318 n_nop=251064 n_act=2693 n_pre=2677 n_ref_event=0 n_req=20361 n_rd=19230 n_rd_L2_A=0 n_write=0 n_wr_bk=1843 bw_util=0.152
n_activity=106204 dram_eff=0.3968
bk0: 1480a 263833i bk1: 1649a 263133i bk2: 1210a 266547i bk3: 1528a 263444i bk4: 1242a 266450i bk5: 1372a 265095i bk6: 736a 272556i bk7: 848a 272098i bk8: 972a 272741i bk9: 1112a 272413i bk10: 944a 270942i bk11: 1144a 269235i bk12: 1229a 265739i bk13: 1424a 262551i bk14: 1092a 265912i bk15: 1248a 266064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868081
Row_Buffer_Locality_read = 0.898648
Row_Buffer_Locality_write = 0.348364
Bank_Level_Parallism = 2.024748
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.247543
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.151977 
total_CMD = 277318 
util_bw = 42146 
Wasted_Col = 32557 
Wasted_Row = 13787 
Idle = 188828 

BW Util Bottlenecks: 
RCDc_limit = 16628 
RCDWRc_limit = 3193 
WTRc_limit = 3358 
RTWc_limit = 12689 
CCDLc_limit = 14610 
rwq = 0 
CCDLc_limit_alone = 12146 
WTRc_limit_alone = 3202 
RTWc_limit_alone = 10381 

Commands details: 
total_CMD = 277318 
n_nop = 251064 
Read = 19230 
Write = 0 
L2_Alloc = 0 
L2_WB = 1843 
n_act = 2693 
n_pre = 2677 
n_ref = 0 
n_req = 20361 
total_req = 21073 

Dual Bus Interface Util: 
issued_total_row = 5370 
issued_total_col = 21073 
Row_Bus_Util =  0.019364 
CoL_Bus_Util = 0.075989 
Either_Row_CoL_Bus_Util = 0.094671 
Issued_on_Two_Bus_Simul_Util = 0.000682 
issued_two_Eff = 0.007199 
queue_avg = 1.891587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89159
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277318 n_nop=248998 n_act=2974 n_pre=2958 n_ref_event=0 n_req=21793 n_rd=20485 n_rd_L2_A=0 n_write=0 n_wr_bk=2086 bw_util=0.1628
n_activity=119798 dram_eff=0.3768
bk0: 1393a 264490i bk1: 1831a 261497i bk2: 1387a 264630i bk3: 1592a 262756i bk4: 1217a 265952i bk5: 1348a 264971i bk6: 792a 272217i bk7: 976a 271419i bk8: 928a 272534i bk9: 1308a 270911i bk10: 988a 270009i bk11: 1272a 266496i bk12: 1201a 266518i bk13: 1516a 261653i bk14: 1200a 266309i bk15: 1536a 263468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863855
Row_Buffer_Locality_read = 0.896851
Row_Buffer_Locality_write = 0.347095
Bank_Level_Parallism = 1.973592
Bank_Level_Parallism_Col = 1.867323
Bank_Level_Parallism_Ready = 1.286486
write_to_read_ratio_blp_rw_average = 0.240340
GrpLevelPara = 1.449154 

BW Util details:
bwutil = 0.162781 
total_CMD = 277318 
util_bw = 45142 
Wasted_Col = 36873 
Wasted_Row = 16173 
Idle = 179130 

BW Util Bottlenecks: 
RCDc_limit = 18868 
RCDWRc_limit = 3922 
WTRc_limit = 4206 
RTWc_limit = 13016 
CCDLc_limit = 15869 
rwq = 0 
CCDLc_limit_alone = 13214 
WTRc_limit_alone = 3960 
RTWc_limit_alone = 10607 

Commands details: 
total_CMD = 277318 
n_nop = 248998 
Read = 20485 
Write = 0 
L2_Alloc = 0 
L2_WB = 2086 
n_act = 2974 
n_pre = 2958 
n_ref = 0 
n_req = 21793 
total_req = 22571 

Dual Bus Interface Util: 
issued_total_row = 5932 
issued_total_col = 22571 
Row_Bus_Util =  0.021391 
CoL_Bus_Util = 0.081390 
Either_Row_CoL_Bus_Util = 0.102121 
Issued_on_Two_Bus_Simul_Util = 0.000660 
issued_two_Eff = 0.006462 
queue_avg = 2.074193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07419
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277318 n_nop=249359 n_act=2879 n_pre=2863 n_ref_event=0 n_req=21666 n_rd=20356 n_rd_L2_A=0 n_write=0 n_wr_bk=2062 bw_util=0.1617
n_activity=112388 dram_eff=0.3989
bk0: 1561a 262865i bk1: 1617a 262118i bk2: 1437a 264132i bk3: 1514a 263368i bk4: 1232a 265142i bk5: 1224a 266102i bk6: 852a 271493i bk7: 1032a 270379i bk8: 1164a 271209i bk9: 1104a 271453i bk10: 1172a 267389i bk11: 1128a 268224i bk12: 1388a 262785i bk13: 1400a 261734i bk14: 1277a 265329i bk15: 1254a 263920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867350
Row_Buffer_Locality_read = 0.899587
Row_Buffer_Locality_write = 0.366412
Bank_Level_Parallism = 2.166015
Bank_Level_Parallism_Col = 2.054633
Bank_Level_Parallism_Ready = 1.328489
write_to_read_ratio_blp_rw_average = 0.254832
GrpLevelPara = 1.528401 

BW Util details:
bwutil = 0.161677 
total_CMD = 277318 
util_bw = 44836 
Wasted_Col = 34165 
Wasted_Row = 14184 
Idle = 184133 

BW Util Bottlenecks: 
RCDc_limit = 17270 
RCDWRc_limit = 3562 
WTRc_limit = 4117 
RTWc_limit = 13878 
CCDLc_limit = 15142 
rwq = 0 
CCDLc_limit_alone = 12513 
WTRc_limit_alone = 3900 
RTWc_limit_alone = 11466 

Commands details: 
total_CMD = 277318 
n_nop = 249359 
Read = 20356 
Write = 0 
L2_Alloc = 0 
L2_WB = 2062 
n_act = 2879 
n_pre = 2863 
n_ref = 0 
n_req = 21666 
total_req = 22418 

Dual Bus Interface Util: 
issued_total_row = 5742 
issued_total_col = 22418 
Row_Bus_Util =  0.020705 
CoL_Bus_Util = 0.080839 
Either_Row_CoL_Bus_Util = 0.100819 
Issued_on_Two_Bus_Simul_Util = 0.000725 
issued_two_Eff = 0.007189 
queue_avg = 2.160779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16078
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277318 n_nop=250338 n_act=2844 n_pre=2828 n_ref_event=0 n_req=20739 n_rd=19479 n_rd_L2_A=0 n_write=0 n_wr_bk=2032 bw_util=0.1551
n_activity=109112 dram_eff=0.3943
bk0: 1564a 264154i bk1: 1512a 262955i bk2: 1430a 263934i bk3: 1317a 264942i bk4: 1256a 264960i bk5: 1220a 265988i bk6: 821a 271949i bk7: 825a 271668i bk8: 1176a 271582i bk9: 1008a 272087i bk10: 1056a 268437i bk11: 1072a 268037i bk12: 1380a 263648i bk13: 1317a 264584i bk14: 1276a 264985i bk15: 1249a 266055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863301
Row_Buffer_Locality_read = 0.897531
Row_Buffer_Locality_write = 0.334127
Bank_Level_Parallism = 2.070801
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.312983
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.155136 
total_CMD = 277318 
util_bw = 43022 
Wasted_Col = 33761 
Wasted_Row = 14141 
Idle = 186394 

BW Util Bottlenecks: 
RCDc_limit = 17001 
RCDWRc_limit = 3750 
WTRc_limit = 3703 
RTWc_limit = 13506 
CCDLc_limit = 14988 
rwq = 0 
CCDLc_limit_alone = 12252 
WTRc_limit_alone = 3501 
RTWc_limit_alone = 10972 

Commands details: 
total_CMD = 277318 
n_nop = 250338 
Read = 19479 
Write = 0 
L2_Alloc = 0 
L2_WB = 2032 
n_act = 2844 
n_pre = 2828 
n_ref = 0 
n_req = 20739 
total_req = 21511 

Dual Bus Interface Util: 
issued_total_row = 5672 
issued_total_col = 21511 
Row_Bus_Util =  0.020453 
CoL_Bus_Util = 0.077568 
Either_Row_CoL_Bus_Util = 0.097289 
Issued_on_Two_Bus_Simul_Util = 0.000732 
issued_two_Eff = 0.007524 
queue_avg = 1.972732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97273
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=277318 n_nop=251029 n_act=2663 n_pre=2647 n_ref_event=0 n_req=20426 n_rd=19173 n_rd_L2_A=0 n_write=0 n_wr_bk=1991 bw_util=0.1526
n_activity=106547 dram_eff=0.3973
bk0: 1551a 262784i bk1: 1564a 263352i bk2: 1292a 265204i bk3: 1386a 264808i bk4: 1241a 267155i bk5: 1148a 267136i bk6: 785a 272394i bk7: 878a 271804i bk8: 1116a 271936i bk9: 1128a 272027i bk10: 984a 269120i bk11: 1088a 267788i bk12: 1290a 263642i bk13: 1332a 264072i bk14: 1149a 266167i bk15: 1241a 266138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870068
Row_Buffer_Locality_read = 0.902258
Row_Buffer_Locality_write = 0.377494
Bank_Level_Parallism = 2.072382
Bank_Level_Parallism_Col = 1.950118
Bank_Level_Parallism_Ready = 1.278152
write_to_read_ratio_blp_rw_average = 0.264132
GrpLevelPara = 1.496811 

BW Util details:
bwutil = 0.152633 
total_CMD = 277318 
util_bw = 42328 
Wasted_Col = 32667 
Wasted_Row = 13205 
Idle = 189118 

BW Util Bottlenecks: 
RCDc_limit = 15982 
RCDWRc_limit = 3442 
WTRc_limit = 3784 
RTWc_limit = 13290 
CCDLc_limit = 14478 
rwq = 0 
CCDLc_limit_alone = 11899 
WTRc_limit_alone = 3578 
RTWc_limit_alone = 10917 

Commands details: 
total_CMD = 277318 
n_nop = 251029 
Read = 19173 
Write = 0 
L2_Alloc = 0 
L2_WB = 1991 
n_act = 2663 
n_pre = 2647 
n_ref = 0 
n_req = 20426 
total_req = 21164 

Dual Bus Interface Util: 
issued_total_row = 5310 
issued_total_col = 21164 
Row_Bus_Util =  0.019148 
CoL_Bus_Util = 0.076317 
Either_Row_CoL_Bus_Util = 0.094797 
Issued_on_Two_Bus_Simul_Util = 0.000667 
issued_two_Eff = 0.007037 
queue_avg = 1.971917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97192

========= L2 cache stats =========
L2_cache_bank[0]: Access = 93974, Miss = 15420, Miss_rate = 0.164, Pending_hits = 13, Reservation_fails = 106
L2_cache_bank[1]: Access = 92345, Miss = 15992, Miss_rate = 0.173, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[2]: Access = 91669, Miss = 14087, Miss_rate = 0.154, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[3]: Access = 92220, Miss = 16267, Miss_rate = 0.176, Pending_hits = 22, Reservation_fails = 112
L2_cache_bank[4]: Access = 93930, Miss = 14241, Miss_rate = 0.152, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 116430, Miss = 18504, Miss_rate = 0.159, Pending_hits = 28, Reservation_fails = 111
L2_cache_bank[6]: Access = 92981, Miss = 16050, Miss_rate = 0.173, Pending_hits = 36, Reservation_fails = 1
L2_cache_bank[7]: Access = 93966, Miss = 16620, Miss_rate = 0.177, Pending_hits = 38, Reservation_fails = 106
L2_cache_bank[8]: Access = 92334, Miss = 15979, Miss_rate = 0.173, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[9]: Access = 92488, Miss = 15374, Miss_rate = 0.166, Pending_hits = 33, Reservation_fails = 2
L2_cache_bank[10]: Access = 92263, Miss = 15346, Miss_rate = 0.166, Pending_hits = 19, Reservation_fails = 3
L2_cache_bank[11]: Access = 93307, Miss = 16626, Miss_rate = 0.178, Pending_hits = 9, Reservation_fails = 2
L2_total_cache_accesses = 1137907
L2_total_cache_misses = 190506
L2_total_cache_miss_rate = 0.1674
L2_total_cache_pending_hits = 256
L2_total_cache_reservation_fails = 445
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 811158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 89554
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 135721
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 62
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65932
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 929232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 208345
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.377
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=1137907
icnt_total_pkts_simt_to_mem=440743
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 106.887GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State

	minimum = 5
	maximum = 853
Network latency average = 98.1291
	minimum = 5
	maximum = 848
Slowest packet = 142982
Flit latency average = 98.1269
	minimum = 5
	maximum = 848
Slowest flit = 179881
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.317716
	minimum = 0.137426 (at node 14)
	maximum = 0.61678 (at node 20)
Accepted packet rate average = 0.317716
	minimum = 0.186881 (at node 17)
	maximum = 0.452531 (at node 3)
Injected flit rate average = 0.317762
	minimum = 0.137496 (at node 14)
	maximum = 0.61678 (at node 20)
Accepted flit rate average= 0.317762
	minimum = 0.186916 (at node 17)
	maximum = 0.452531 (at node 3)
Injected packet length average = 1.00014
Accepted packet length average = 1.00014
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.0111 (5 samples)
	minimum = 5 (5 samples)
	maximum = 234.6 (5 samples)
Network latency average = 26.1453 (5 samples)
	minimum = 5 (5 samples)
	maximum = 233.6 (5 samples)
Flit latency average = 26.1448 (5 samples)
	minimum = 5 (5 samples)
	maximum = 233.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.113355 (5 samples)
	minimum = 0.0445546 (5 samples)
	maximum = 0.257973 (5 samples)
Accepted packet rate average = 0.113355 (5 samples)
	minimum = 0.0634672 (5 samples)
	maximum = 0.185894 (5 samples)
Injected flit rate average = 0.113366 (5 samples)
	minimum = 0.0445685 (5 samples)
	maximum = 0.257973 (5 samples)
Accepted flit rate average = 0.113366 (5 samples)
	minimum = 0.0634742 (5 samples)
	maximum = 0.185894 (5 samples)
Injected packet size average = 1.0001 (5 samples)
Accepted packet size average = 1.0001 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 5 sec (65 sec)
gpgpu_simulation_rate = 134282 (inst/sec)
gpgpu_simulation_rate = 3232 (cycle/sec)
gpgpu_silicon_slowdown = 216584x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8dc47be0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 245230
gpu_sim_insn = 5552524
gpu_ipc =      22.6421
gpu_tot_sim_cycle = 455323
gpu_tot_sim_insn = 14280861
gpu_tot_ipc =      31.3642
gpu_tot_issued_cta = 1536
gpu_occupancy = 86.1020% 
gpu_tot_occupancy = 78.6597% 
max_total_param_size = 0
gpu_stall_dramfull = 840583
gpu_stall_icnt2sh    = 1502018
partiton_level_parallism =       2.2255
partiton_level_parallism_total  =       2.1661
partiton_level_parallism_util =       2.7035
partiton_level_parallism_util_total  =       2.8657
L2_BW  =     150.1059 GB/Sec
L2_BW_total  =     136.8250 GB/Sec
gpu_total_sim_rate=97148

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 674514
	L1I_total_cache_misses = 1474
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 74871, Miss = 64515, Miss_rate = 0.862, Pending_hits = 5604, Reservation_fails = 299535
	L1D_cache_core[1]: Access = 76174, Miss = 65964, Miss_rate = 0.866, Pending_hits = 5769, Reservation_fails = 308605
	L1D_cache_core[2]: Access = 73435, Miss = 63527, Miss_rate = 0.865, Pending_hits = 5640, Reservation_fails = 300140
	L1D_cache_core[3]: Access = 80077, Miss = 69408, Miss_rate = 0.867, Pending_hits = 6018, Reservation_fails = 308383
	L1D_cache_core[4]: Access = 75278, Miss = 65278, Miss_rate = 0.867, Pending_hits = 5618, Reservation_fails = 313785
	L1D_cache_core[5]: Access = 71062, Miss = 61469, Miss_rate = 0.865, Pending_hits = 5431, Reservation_fails = 292595
	L1D_cache_core[6]: Access = 74440, Miss = 64542, Miss_rate = 0.867, Pending_hits = 5595, Reservation_fails = 300811
	L1D_cache_core[7]: Access = 77768, Miss = 67250, Miss_rate = 0.865, Pending_hits = 5802, Reservation_fails = 315360
	L1D_cache_core[8]: Access = 76041, Miss = 65965, Miss_rate = 0.867, Pending_hits = 5711, Reservation_fails = 304664
	L1D_cache_core[9]: Access = 75182, Miss = 64938, Miss_rate = 0.864, Pending_hits = 5743, Reservation_fails = 304531
	L1D_cache_core[10]: Access = 77342, Miss = 67065, Miss_rate = 0.867, Pending_hits = 5776, Reservation_fails = 306558
	L1D_cache_core[11]: Access = 75879, Miss = 65482, Miss_rate = 0.863, Pending_hits = 5717, Reservation_fails = 303070
	L1D_cache_core[12]: Access = 79967, Miss = 69029, Miss_rate = 0.863, Pending_hits = 5905, Reservation_fails = 311622
	L1D_cache_core[13]: Access = 77760, Miss = 67394, Miss_rate = 0.867, Pending_hits = 5778, Reservation_fails = 314903
	L1D_cache_core[14]: Access = 71906, Miss = 62266, Miss_rate = 0.866, Pending_hits = 5329, Reservation_fails = 292018
	L1D_total_cache_accesses = 1137182
	L1D_total_cache_misses = 984092
	L1D_total_cache_miss_rate = 0.8654
	L1D_total_cache_pending_hits = 85436
	L1D_total_cache_reservation_fails = 4576580
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.092
L1C_cache:
	L1C_total_cache_accesses = 86016
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0056
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 85084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 598070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4538509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 85536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 386022
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 673040
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 749068
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 86016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 388114
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 674514

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3852958
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 44507
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 641044
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38071
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2075, 1478, 1190, 1421, 1623, 1886, 1763, 1455, 2088, 1958, 1694, 1842, 1546, 1610, 1638, 2012, 1693, 1939, 1578, 1663, 2116, 1928, 1696, 1769, 1631, 1928, 1749, 1790, 1905, 1430, 1822, 1963, 1970, 1962, 2013, 1716, 1647, 1847, 1720, 1821, 1820, 1833, 1547, 1652, 1766, 1387, 1737, 1896, 
gpgpu_n_tot_thrd_icount = 40682912
gpgpu_n_tot_w_icount = 1271341
gpgpu_n_stall_shd_mem = 5094425
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 598070
gpgpu_n_mem_write_global = 388114
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1774257
gpgpu_n_store_insn = 630927
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2752512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4319559
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 771612
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9472446	W0_Idle:138603	W0_Scoreboard:2164512	W1:268020	W2:128878	W3:85724	W4:62796	W5:48350	W6:44152	W7:39559	W8:35663	W9:31117	W10:27717	W11:24460	W12:22976	W13:20083	W14:18675	W15:16218	W16:14892	W17:14174	W18:12588	W19:12840	W20:13467	W21:14416	W22:13420	W23:14003	W24:13552	W25:11550	W26:6897	W27:5742	W28:2244	W29:1287	W30:121	W31:0	W32:245760
single_issue_nums: WS0:632501	WS1:638840	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4784560 {8:598070,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15540784 {40:387903,72:63,136:148,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95691200 {40:2392280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3108968 {8:388621,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 1760 
max_icnt2mem_latency = 1453 
maxmrqlatency = 1167 
max_icnt2sh_latency = 277 
averagemflatency = 434 
avg_icnt2mem_latency = 93 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 110 
mrq_lat_table:78198 	27611 	18795 	14192 	95726 	19702 	9788 	4400 	1685 	260 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	512837 	1463168 	768132 	36794 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	30 	6 	170787 	103925 	248465 	363201 	98845 	961 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	62825 	71018 	81941 	155517 	1430720 	978665 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	111 	756 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       120       128       104        68        80        96       164       228       120       100        72        52        48        56 
dram[1]:       128       120       120       120        88        88       180       120       204       256       128        96        59        92        60        60 
dram[2]:       128       112       128       128        92        80        96       112       244       172       112       104        76        76        52        68 
dram[3]:       128       128       128       112       112        76       100       108       204       224        80       104        84        69        80        72 
dram[4]:       128       128       128       128       104       104       136       136       176       152       128        92        88        64       112        84 
dram[5]:       128       112       128        96        72        80       164        96       216       188       104        96        84        51        80        56 
maximum service time to same row:
dram[0]:     21609     10464     14075     21387      9338     10888     18612     14331     35417     40647     15537     17736     10340     14281     15785     16548 
dram[1]:     14922     12192      9003      7793     10013     18405     24328     12560     34237     37209     12398     10645     21550     13534     24102     11347 
dram[2]:     16837      7719      8115      8044      7822      6477     23247     13229     29159     41513     10878     11773     13831      6662     19268     22880 
dram[3]:      6904     10617      9605     22386      6618      7568     15062     19223     46731     37401     17956     12157     13586     13767     13325     19162 
dram[4]:     10167     10788     27479      9295      9026      8268     18146     19226     40479     37519     17070     12437     11901     10413     24838     21557 
dram[5]:      9888     16559     34947     14120     11737      8069     21400     14791     40616     53129     17185     16248     12313     10143     18712     13072 
average row accesses per activate:
dram[0]:  8.019705  7.628118  7.733490  7.823389  6.643991  6.740319  9.669565 10.814071 15.372263 14.815287  7.738853  7.520505  6.412037  6.547975  7.104987  7.172507 
dram[1]:  7.529545  7.577586  7.129546  7.431373  6.795556  6.849576  9.328947  9.564102 16.861788 15.181818  8.447762  7.333333  6.066116  6.456790  6.603961  6.435294 
dram[2]:  7.915633  7.128544  7.199152  7.033730  6.821918  6.613682 10.245283  9.867220 15.202899 13.702127  7.821429  7.256065  6.331906  6.039007  6.691748  6.346154 
dram[3]:  7.506522  7.851259  7.723831  7.191898  6.312625  6.531868  9.955358 10.726027 14.585799 13.404762  7.357143  7.307246  6.118320  6.421941  7.142145  6.288939 
dram[4]:  7.856808  7.534246  7.611494  7.340045  6.678492  6.506465  9.630630  9.309322 19.403362 14.932432  7.306962  7.335260  6.259635  6.086519  6.984655  6.941320 
dram[5]:  7.510251  7.503311  7.383886  7.567567  6.923788  6.540909 10.906735  9.655022 18.201612 16.773722  7.859532  7.612613  6.359307  6.920635  7.095368  6.792771 
average row locality = 270358/35243 = 7.671254
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       285       308       303       293       297       307       126       110         6        17       183       199       279       333       264       262 
dram[1]:       272       328       295       306       293       298       141       111        11        10       152       193       301       291       284       270 
dram[2]:       317       335       312       324       298       317       117       139        12        18       157       214       318       314       276       292 
dram[3]:       302       295       303       314       323       301       130       131        12        13       181       201       320       314       294       257 
dram[4]:       290       307       314       303       296       301       120       138        11        26       182       198       318       313       270       265 
dram[5]:       315       320       288       307       293       310       116       135         7        10       193       198       304       309       248       280 
total dram writes = 21864
bank skew: 335/6 = 55.83
chip skew: 3760/3556 = 1.06
average mf latency per bank:
dram[0]:      26951     22289     24278     22620     27188     23533     92597     90907   6170510   1807020    100003     69093     23489     17439     25139     22975
dram[1]:      28818     20672     25199     21823     27470     23421     82970     88319   3408229   3009771    120516     69489     21547     19259     23667     21563
dram[2]:      24759     34936     24213     34134     26403    150625     95587    120067   3000125   2920697    114513    107372     20453     30431     24930     34298
dram[3]:      27120     23198     25565     19903     24678     23203     89954     79874   3138085   2383438    101866     68825     20985     18257     23638     22523
dram[4]:      24659     21657     21399     21218     23957     23601     84085     71052   2876067   1187236     75265     68461     18594     17926     23095     22357
dram[5]:      22365     22812     23065     22582     23694     23810     88045     77716   4497042   3286358     70045     72571     18491     19791     23883     22705
maximum mf latency per bank:
dram[0]:       1570      1293      1677      1283      1531      1293      1510      1311      1421      1257      1304      1443      1349      1442      1545      1469
dram[1]:       1473      1533      1504      1416      1544      1275      1584      1298      1239      1287      1268      1495      1494      1367      1469      1401
dram[2]:       1424      1666      1463      1726      1489      1760      1460      1714      1328      1508      1405      1654      1400      1671      1506      1671
dram[3]:       1403      1336      1523      1305      1627      1336      1466      1420      1267      1156      1211      1329      1393      1435      1407      1343
dram[4]:       1460      1396      1446      1499      1437      1506      1468      1383      1208      1107      1344      1445      1447      1249      1424      1431
dram[5]:       1309      1388      1307      1430      1386      1749      1377      1426      1007      1175      1267      1320      1299      1474      1307      1325
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=601021 n_nop=544493 n_act=5586 n_pre=5570 n_ref_event=944873056 n_req=43897 n_rd=40935 n_rd_L2_A=0 n_write=0 n_wr_bk=4739 bw_util=0.152
n_activity=245927 dram_eff=0.3714
bk0: 3039a 575702i bk1: 3128a 572848i bk2: 3048a 574735i bk3: 3048a 574805i bk4: 2701a 574171i bk5: 2715a 575665i bk6: 2148a 586402i bk7: 2085a 586818i bk8: 2100a 590998i bk9: 2316a 590637i bk10: 2264a 583602i bk11: 2204a 582107i bk12: 2480a 577207i bk13: 2746a 572834i bk14: 2469a 578873i bk15: 2444a 577748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872953
Row_Buffer_Locality_read = 0.905924
Row_Buffer_Locality_write = 0.417286
Bank_Level_Parallism = 1.946892
Bank_Level_Parallism_Col = 0.000007
Bank_Level_Parallism_Ready = 1.290926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.151988 
total_CMD = 601021 
util_bw = 91348 
Wasted_Col = 74267 
Wasted_Row = 33335 
Idle = 402071 

BW Util Bottlenecks: 
RCDc_limit = 35310 
RCDWRc_limit = 8155 
WTRc_limit = 7881 
RTWc_limit = 27257 
CCDLc_limit = 33044 
rwq = 0 
CCDLc_limit_alone = 27017 
WTRc_limit_alone = 7449 
RTWc_limit_alone = 21662 

Commands details: 
total_CMD = 601021 
n_nop = 544493 
Read = 40935 
Write = 0 
L2_Alloc = 0 
L2_WB = 4739 
n_act = 5586 
n_pre = 5570 
n_ref = 944873056 
n_req = 43897 
total_req = 45674 

Dual Bus Interface Util: 
issued_total_row = 11156 
issued_total_col = 45674 
Row_Bus_Util =  0.018562 
CoL_Bus_Util = 0.075994 
Either_Row_CoL_Bus_Util = 0.094053 
Issued_on_Two_Bus_Simul_Util = 0.000502 
issued_two_Eff = 0.005342 
queue_avg = 1.983741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98374
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=601021 n_nop=543134 n_act=5880 n_pre=5864 n_ref_event=0 n_req=44694 n_rd=41708 n_rd_L2_A=0 n_write=0 n_wr_bk=4778 bw_util=0.1547
n_activity=249620 dram_eff=0.3725
bk0: 3108a 575010i bk1: 3285a 571913i bk2: 2918a 574752i bk3: 3172a 572239i bk4: 2810a 574421i bk5: 2984a 572730i bk6: 2026a 585999i bk7: 2161a 586592i bk8: 2068a 591631i bk9: 2332a 590058i bk10: 2114a 585273i bk11: 2325a 582572i bk12: 2613a 574177i bk13: 2832a 572006i bk14: 2436a 578371i bk15: 2524a 578645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868595
Row_Buffer_Locality_read = 0.902393
Row_Buffer_Locality_write = 0.396517
Bank_Level_Parallism = 1.948480
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.267473
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.154690 
total_CMD = 601021 
util_bw = 92972 
Wasted_Col = 76194 
Wasted_Row = 34301 
Idle = 397554 

BW Util Bottlenecks: 
RCDc_limit = 37012 
RCDWRc_limit = 8322 
WTRc_limit = 7666 
RTWc_limit = 28783 
CCDLc_limit = 33653 
rwq = 0 
CCDLc_limit_alone = 27530 
WTRc_limit_alone = 7265 
RTWc_limit_alone = 23061 

Commands details: 
total_CMD = 601021 
n_nop = 543134 
Read = 41708 
Write = 0 
L2_Alloc = 0 
L2_WB = 4778 
n_act = 5880 
n_pre = 5864 
n_ref = 0 
n_req = 44694 
total_req = 46486 

Dual Bus Interface Util: 
issued_total_row = 11744 
issued_total_col = 46486 
Row_Bus_Util =  0.019540 
CoL_Bus_Util = 0.077345 
Either_Row_CoL_Bus_Util = 0.096314 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.005925 
queue_avg = 1.997749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99775
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=601021 n_nop=540231 n_act=6245 n_pre=6229 n_ref_event=0 n_req=46759 n_rd=43552 n_rd_L2_A=0 n_write=0 n_wr_bk=5103 bw_util=0.1619
n_activity=267993 dram_eff=0.3631
bk0: 2965a 574117i bk1: 3515a 570026i bk2: 3155a 573082i bk3: 3280a 571439i bk4: 2741a 574444i bk5: 3020a 572078i bk6: 2088a 586325i bk7: 2289a 585929i bk8: 2092a 590400i bk9: 2564a 588892i bk10: 2254a 583304i bk11: 2480a 579092i bk12: 2634a 575575i bk13: 3068a 570153i bk14: 2534a 578303i bk15: 2873a 575296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866593
Row_Buffer_Locality_read = 0.901244
Row_Buffer_Locality_write = 0.396009
Bank_Level_Parallism = 1.920349
Bank_Level_Parallism_Col = 1.851506
Bank_Level_Parallism_Ready = 1.278123
write_to_read_ratio_blp_rw_average = 0.258122
GrpLevelPara = 1.414490 

BW Util details:
bwutil = 0.161908 
total_CMD = 601021 
util_bw = 97310 
Wasted_Col = 81976 
Wasted_Row = 37694 
Idle = 384041 

BW Util Bottlenecks: 
RCDc_limit = 39877 
RCDWRc_limit = 9102 
WTRc_limit = 8397 
RTWc_limit = 29803 
CCDLc_limit = 35295 
rwq = 0 
CCDLc_limit_alone = 28856 
WTRc_limit_alone = 7911 
RTWc_limit_alone = 23850 

Commands details: 
total_CMD = 601021 
n_nop = 540231 
Read = 43552 
Write = 0 
L2_Alloc = 0 
L2_WB = 5103 
n_act = 6245 
n_pre = 6229 
n_ref = 0 
n_req = 46759 
total_req = 48655 

Dual Bus Interface Util: 
issued_total_row = 12474 
issued_total_col = 48655 
Row_Bus_Util =  0.020755 
CoL_Bus_Util = 0.080954 
Either_Row_CoL_Bus_Util = 0.101145 
Issued_on_Two_Bus_Simul_Util = 0.000564 
issued_two_Eff = 0.005577 
queue_avg = 2.124598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1246
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=601021 n_nop=541224 n_act=6091 n_pre=6075 n_ref_event=0 n_req=46139 n_rd=42941 n_rd_L2_A=0 n_write=0 n_wr_bk=5031 bw_util=0.1596
n_activity=256613 dram_eff=0.3739
bk0: 3205a 572987i bk1: 3209a 573753i bk2: 3229a 573592i bk3: 3110a 571801i bk4: 2876a 571689i bk5: 2716a 575266i bk6: 2139a 586454i bk7: 2270a 585005i bk8: 2456a 588460i bk9: 2244a 589831i bk10: 2400a 580891i bk11: 2340a 581840i bk12: 2848a 571418i bk13: 2720a 572231i bk14: 2629a 577529i bk15: 2550a 576595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868094
Row_Buffer_Locality_read = 0.903123
Row_Buffer_Locality_write = 0.397749
Bank_Level_Parallism = 1.984869
Bank_Level_Parallism_Col = 1.902563
Bank_Level_Parallism_Ready = 1.291777
write_to_read_ratio_blp_rw_average = 0.266388
GrpLevelPara = 1.436425 

BW Util details:
bwutil = 0.159635 
total_CMD = 601021 
util_bw = 95944 
Wasted_Col = 78568 
Wasted_Row = 34609 
Idle = 391900 

BW Util Bottlenecks: 
RCDc_limit = 37499 
RCDWRc_limit = 8853 
WTRc_limit = 8325 
RTWc_limit = 30100 
CCDLc_limit = 34871 
rwq = 0 
CCDLc_limit_alone = 28171 
WTRc_limit_alone = 7841 
RTWc_limit_alone = 23884 

Commands details: 
total_CMD = 601021 
n_nop = 541224 
Read = 42941 
Write = 0 
L2_Alloc = 0 
L2_WB = 5031 
n_act = 6091 
n_pre = 6075 
n_ref = 0 
n_req = 46139 
total_req = 47972 

Dual Bus Interface Util: 
issued_total_row = 12166 
issued_total_col = 47972 
Row_Bus_Util =  0.020242 
CoL_Bus_Util = 0.079818 
Either_Row_CoL_Bus_Util = 0.099492 
Issued_on_Two_Bus_Simul_Util = 0.000567 
issued_two_Eff = 0.005703 
queue_avg = 2.091975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09198
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=601021 n_nop=543201 n_act=5847 n_pre=5831 n_ref_event=0 n_req=44652 n_rd=41590 n_rd_L2_A=0 n_write=0 n_wr_bk=4892 bw_util=0.1547
n_activity=249000 dram_eff=0.3733
bk0: 3120a 574626i bk1: 3068a 572712i bk2: 3066a 574229i bk3: 3041a 573500i bk4: 2772a 574563i bk5: 2780a 574682i bk6: 2058a 586983i bk7: 2101a 585652i bk8: 2300a 590229i bk9: 2196a 591127i bk10: 2140a 583011i bk11: 2361a 581228i bk12: 2744a 574633i bk13: 2718a 574318i bk14: 2508a 577623i bk15: 2617a 576710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869256
Row_Buffer_Locality_read = 0.903679
Row_Buffer_Locality_write = 0.401698
Bank_Level_Parallism = 1.959115
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.287495
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.154677 
total_CMD = 601021 
util_bw = 92964 
Wasted_Col = 76187 
Wasted_Row = 33511 
Idle = 398359 

BW Util Bottlenecks: 
RCDc_limit = 36334 
RCDWRc_limit = 8607 
WTRc_limit = 7495 
RTWc_limit = 28792 
CCDLc_limit = 33825 
rwq = 0 
CCDLc_limit_alone = 27410 
WTRc_limit_alone = 7053 
RTWc_limit_alone = 22819 

Commands details: 
total_CMD = 601021 
n_nop = 543201 
Read = 41590 
Write = 0 
L2_Alloc = 0 
L2_WB = 4892 
n_act = 5847 
n_pre = 5831 
n_ref = 0 
n_req = 44652 
total_req = 46482 

Dual Bus Interface Util: 
issued_total_row = 11678 
issued_total_col = 46482 
Row_Bus_Util =  0.019430 
CoL_Bus_Util = 0.077338 
Either_Row_CoL_Bus_Util = 0.096203 
Issued_on_Two_Bus_Simul_Util = 0.000566 
issued_two_Eff = 0.005880 
queue_avg = 1.984440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98444
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=601021 n_nop=544053 n_act=5640 n_pre=5624 n_ref_event=0 n_req=44217 n_rd=41184 n_rd_L2_A=0 n_write=0 n_wr_bk=4834 bw_util=0.1531
n_activity=244966 dram_eff=0.3757
bk0: 3067a 573285i bk1: 3156a 573210i bk2: 2888a 575084i bk3: 3122a 574183i bk4: 2757a 577353i bk5: 2632a 575285i bk6: 2022a 586563i bk7: 2124a 585966i bk8: 2252a 590966i bk9: 2292a 590306i bk10: 2172a 584288i bk11: 2344a 581200i bk12: 2618a 573499i bk13: 2748a 574538i bk14: 2389a 578881i bk15: 2601a 579040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872651
Row_Buffer_Locality_read = 0.906469
Row_Buffer_Locality_write = 0.413452
Bank_Level_Parallism = 1.956941
Bank_Level_Parallism_Col = 1.873652
Bank_Level_Parallism_Ready = 1.269425
write_to_read_ratio_blp_rw_average = 0.269156
GrpLevelPara = 1.433567 

BW Util details:
bwutil = 0.153133 
total_CMD = 601021 
util_bw = 92036 
Wasted_Col = 74822 
Wasted_Row = 32031 
Idle = 402132 

BW Util Bottlenecks: 
RCDc_limit = 35005 
RCDWRc_limit = 8263 
WTRc_limit = 7974 
RTWc_limit = 28705 
CCDLc_limit = 33173 
rwq = 0 
CCDLc_limit_alone = 27008 
WTRc_limit_alone = 7505 
RTWc_limit_alone = 23009 

Commands details: 
total_CMD = 601021 
n_nop = 544053 
Read = 41184 
Write = 0 
L2_Alloc = 0 
L2_WB = 4834 
n_act = 5640 
n_pre = 5624 
n_ref = 0 
n_req = 44217 
total_req = 46018 

Dual Bus Interface Util: 
issued_total_row = 11264 
issued_total_col = 46018 
Row_Bus_Util =  0.018741 
CoL_Bus_Util = 0.076566 
Either_Row_CoL_Bus_Util = 0.094785 
Issued_on_Two_Bus_Simul_Util = 0.000522 
issued_two_Eff = 0.005512 
queue_avg = 1.967297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9673

========= L2 cache stats =========
L2_cache_bank[0]: Access = 231738, Miss = 35054, Miss_rate = 0.151, Pending_hits = 13, Reservation_fails = 108
L2_cache_bank[1]: Access = 226075, Miss = 35280, Miss_rate = 0.156, Pending_hits = 22, Reservation_fails = 5
L2_cache_bank[2]: Access = 229682, Miss = 33888, Miss_rate = 0.148, Pending_hits = 35, Reservation_fails = 4
L2_cache_bank[3]: Access = 227410, Miss = 36547, Miss_rate = 0.161, Pending_hits = 83, Reservation_fails = 215
L2_cache_bank[4]: Access = 231533, Miss = 34447, Miss_rate = 0.149, Pending_hits = 28, Reservation_fails = 2
L2_cache_bank[5]: Access = 265101, Miss = 39588, Miss_rate = 0.149, Pending_hits = 36, Reservation_fails = 116
L2_cache_bank[6]: Access = 231659, Miss = 36760, Miss_rate = 0.159, Pending_hits = 53, Reservation_fails = 5
L2_cache_bank[7]: Access = 227881, Miss = 36344, Miss_rate = 0.159, Pending_hits = 51, Reservation_fails = 110
L2_cache_bank[8]: Access = 227229, Miss = 35826, Miss_rate = 0.158, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[9]: Access = 227929, Miss = 36040, Miss_rate = 0.158, Pending_hits = 44, Reservation_fails = 7
L2_cache_bank[10]: Access = 226407, Miss = 35253, Miss_rate = 0.156, Pending_hits = 21, Reservation_fails = 7
L2_cache_bank[11]: Access = 228587, Miss = 37368, Miss_rate = 0.163, Pending_hits = 15, Reservation_fails = 2
L2_total_cache_accesses = 2781231
L2_total_cache_misses = 432395
L2_total_cache_miss_rate = 0.1555
L2_total_cache_pending_hits = 426
L2_total_cache_reservation_fails = 581
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2140108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 284
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 60060
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 191828
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 208036
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 164609
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2392280
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 388621
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 51
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 101
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.431
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=2781231
icnt_total_pkts_simt_to_mem=986781
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 97.9429
	minimum = 5
	maximum = 756
Network latency average = 89.2134
	minimum = 5
	maximum = 756
Slowest packet = 3567354
Flit latency average = 89.2105
	minimum = 5
	maximum = 756
Slowest flit = 3567861
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.330615
	minimum = 0.142919 (at node 5)
	maximum = 0.606251 (at node 20)
Accepted packet rate average = 0.330615
	minimum = 0.177511 (at node 22)
	maximum = 0.459128 (at node 12)
Injected flit rate average = 0.330659
	minimum = 0.143 (at node 5)
	maximum = 0.606251 (at node 20)
Accepted flit rate average= 0.330659
	minimum = 0.177621 (at node 22)
	maximum = 0.459128 (at node 12)
Injected packet length average = 1.00013
Accepted packet length average = 1.00013
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.6664 (6 samples)
	minimum = 5 (6 samples)
	maximum = 321.5 (6 samples)
Network latency average = 36.6567 (6 samples)
	minimum = 5 (6 samples)
	maximum = 320.667 (6 samples)
Flit latency average = 36.6557 (6 samples)
	minimum = 5 (6 samples)
	maximum = 320.667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.149565 (6 samples)
	minimum = 0.0609487 (6 samples)
	maximum = 0.31602 (6 samples)
Accepted packet rate average = 0.149565 (6 samples)
	minimum = 0.0824745 (6 samples)
	maximum = 0.231433 (6 samples)
Injected flit rate average = 0.149581 (6 samples)
	minimum = 0.0609739 (6 samples)
	maximum = 0.31602 (6 samples)
Accepted flit rate average = 0.149581 (6 samples)
	minimum = 0.0824987 (6 samples)
	maximum = 0.231433 (6 samples)
Injected packet size average = 1.00011 (6 samples)
Accepted packet size average = 1.00011 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 27 sec (147 sec)
gpgpu_simulation_rate = 97148 (inst/sec)
gpgpu_simulation_rate = 3097 (cycle/sec)
gpgpu_silicon_slowdown = 226025x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8dc47be0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 37681
gpu_sim_insn = 1776555
gpu_ipc =      47.1472
gpu_tot_sim_cycle = 493004
gpu_tot_sim_insn = 16057416
gpu_tot_ipc =      32.5706
gpu_tot_issued_cta = 1792
gpu_occupancy = 74.0602% 
gpu_tot_occupancy = 78.2996% 
max_total_param_size = 0
gpu_stall_dramfull = 899500
gpu_stall_icnt2sh    = 1582545
partiton_level_parallism =       1.5833
partiton_level_parallism_total  =       2.1216
partiton_level_parallism_util =       2.0516
partiton_level_parallism_util_total  =       2.8023
L2_BW  =     133.5636 GB/Sec
L2_BW_total  =     136.5757 GB/Sec
gpu_total_sim_rate=100990

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 799985
	L1I_total_cache_misses = 1474
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 80070, Miss = 68579, Miss_rate = 0.856, Pending_hits = 5853, Reservation_fails = 320288
	L1D_cache_core[1]: Access = 81297, Miss = 69885, Miss_rate = 0.860, Pending_hits = 6027, Reservation_fails = 327009
	L1D_cache_core[2]: Access = 78528, Miss = 67518, Miss_rate = 0.860, Pending_hits = 5878, Reservation_fails = 320543
	L1D_cache_core[3]: Access = 84903, Miss = 73084, Miss_rate = 0.861, Pending_hits = 6273, Reservation_fails = 325961
	L1D_cache_core[4]: Access = 80188, Miss = 69048, Miss_rate = 0.861, Pending_hits = 5870, Reservation_fails = 333482
	L1D_cache_core[5]: Access = 76180, Miss = 65483, Miss_rate = 0.860, Pending_hits = 5682, Reservation_fails = 315974
	L1D_cache_core[6]: Access = 79671, Miss = 68521, Miss_rate = 0.860, Pending_hits = 5857, Reservation_fails = 320372
	L1D_cache_core[7]: Access = 82746, Miss = 71041, Miss_rate = 0.859, Pending_hits = 6033, Reservation_fails = 334795
	L1D_cache_core[8]: Access = 81185, Miss = 69911, Miss_rate = 0.861, Pending_hits = 5943, Reservation_fails = 323964
	L1D_cache_core[9]: Access = 80532, Miss = 69063, Miss_rate = 0.858, Pending_hits = 5986, Reservation_fails = 323839
	L1D_cache_core[10]: Access = 82463, Miss = 71128, Miss_rate = 0.863, Pending_hits = 6033, Reservation_fails = 328065
	L1D_cache_core[11]: Access = 80933, Miss = 69256, Miss_rate = 0.856, Pending_hits = 5971, Reservation_fails = 321215
	L1D_cache_core[12]: Access = 84969, Miss = 72831, Miss_rate = 0.857, Pending_hits = 6135, Reservation_fails = 330292
	L1D_cache_core[13]: Access = 82991, Miss = 71383, Miss_rate = 0.860, Pending_hits = 6056, Reservation_fails = 332158
	L1D_cache_core[14]: Access = 77302, Miss = 66469, Miss_rate = 0.860, Pending_hits = 5576, Reservation_fails = 312880
	L1D_total_cache_accesses = 1213958
	L1D_total_cache_misses = 1043200
	L1D_total_cache_miss_rate = 0.8593
	L1D_total_cache_pending_hits = 89173
	L1D_total_cache_reservation_fails = 4870837
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.092
L1C_cache:
	L1C_total_cache_accesses = 100352
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0048
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 79321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 88792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 653076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4832766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 99872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 390124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 798511
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 821189
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 100352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 392769
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 799985

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 4100547
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 44507
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 687712
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38071
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2465, 1846, 1546, 1766, 1924, 2165, 1977, 1764, 2434, 2335, 2007, 2144, 1957, 1846, 1961, 2314, 1984, 2307, 1867, 2041, 2383, 2228, 1844, 2049, 1935, 2231, 2041, 2039, 2099, 1668, 2071, 2234, 2151, 2200, 2295, 1866, 2039, 2182, 1936, 2081, 1937, 1950, 1739, 1857, 2070, 1691, 1887, 2167, 
gpgpu_n_tot_thrd_icount = 47646336
gpgpu_n_tot_w_icount = 1488948
gpgpu_n_stall_shd_mem = 5357491
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 653076
gpgpu_n_mem_write_global = 392769
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1926555
gpgpu_n_store_insn = 646461
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3211264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4541633
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 812604
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9884101	W0_Idle:148318	W0_Scoreboard:2633875	W1:332213	W2:163221	W3:107185	W4:79384	W5:60274	W6:53073	W7:45928	W8:40602	W9:34098	W10:29059	W11:25384	W12:23482	W13:20380	W14:18917	W15:16504	W16:15101	W17:14581	W18:12852	W19:12950	W20:13632	W21:14482	W22:13464	W23:14025	W24:13552	W25:11594	W26:6897	W27:5742	W28:2244	W29:1287	W30:121	W31:0	W32:286720
single_issue_nums: WS0:741197	WS1:747751	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5224608 {8:653076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15726984 {40:392558,72:63,136:148,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 104492160 {40:2612304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146208 {8:393276,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 1760 
max_icnt2mem_latency = 1453 
maxmrqlatency = 1167 
max_icnt2sh_latency = 277 
averagemflatency = 428 
avg_icnt2mem_latency = 90 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 109 
mrq_lat_table:87765 	31974 	22094 	16772 	102717 	22873 	13883 	7005 	2735 	319 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	595651 	1566123 	804712 	39124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	30 	6 	193281 	109395 	261018 	379154 	102016 	981 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	79048 	89901 	99244 	178722 	1528929 	1029521 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	130 	808 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       120       128       128       128        80        96       164       228       120       100        72        73        60        56 
dram[1]:       128       120       120       120       124        88       180       120       204       256       128        96        59        92        60        80 
dram[2]:       128       116       128       128        92       124        96       112       244       172       112       104        76        76        56        72 
dram[3]:       128       128       128       112       112       128       100       108       204       224        80       104        84        69        80        72 
dram[4]:       128       128       128       128       104       128       136       136       176       176       128        92        88        64       112        84 
dram[5]:       128       116       128       120       128       128       164        96       216       188       104        96        84        68        80        56 
maximum service time to same row:
dram[0]:     21609     16712     14637     21387      9338     10888     18612     14331     35417     40647     15537     17736     11813     14281     16228     16548 
dram[1]:     14922     12192     13641      8531     10013     18405     24328     12560     34237     37209     12398     10645     21550     13534     24102     11347 
dram[2]:     16837      7719      8168     10537      7822      6477     23247     13229     29159     41513     10878     11773     13831     11812     19268     22880 
dram[3]:     18216     16709      9605     22386      6618      7568     15062     19223     46731     37401     17956     12157     13586     13767     13325     19162 
dram[4]:     17848     10788     27479     11069      9026      8268     18146     19226     40479     37519     17070     12437     11901     12555     24838     21557 
dram[5]:     15767     16559     34947     14463     11737      8069     21400     14791     40616     53129     17185     16248     12313     14503     18712     13072 
average row accesses per activate:
dram[0]:  8.676960  8.153017  8.378996  8.280459  7.046122  7.212766 10.177359 11.437229 16.863014 15.779762  8.098551  7.768802  6.755991  6.991919  7.392157  7.385390 
dram[1]:  8.051836  8.012220  7.676790  7.806186  7.145228  7.050584  9.699634 10.261029 18.907692 16.585365  8.689321  7.610390  6.430502  6.800000  6.936916  6.742857 
dram[2]:  8.443128  7.565454  7.529175  7.533849  7.171247  7.032197 11.089796 10.325000 17.132868 15.158975  8.169591  7.528986  6.690141  6.278146  7.004566  6.552381 
dram[3]:  7.903292  8.295155  8.188960  7.671429  6.742424  7.081081 10.424812 11.046693 15.877778 14.823864  7.737662  7.506460  6.372973  6.699605  7.305555  6.655914 
dram[4]:  8.583143  8.202643  8.142232  7.844350  7.078351  6.850894 10.241380  9.919708 20.876923 16.012579  7.754237  7.656250  6.632184  6.420952  7.212048  7.341860 
dram[5]:  8.041759  8.095949  7.963801  8.163755  7.347640  6.985169 11.326180  9.917266 19.451853 18.436619  8.372727  7.887097  6.714868  7.294491  7.342639  7.050000 
average row locality = 308139/37827 = 8.146007
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       285       312       328       318       343       348       146       131         6        19       202       213       297       354       274       268 
dram[1]:       274       332       321       331       335       339       163       139        11        14       165       205       323       314       294       279 
dram[2]:       318       339       334       335       337       353       147       164        12        18       171       229       342       342       284       299 
dram[3]:       304       299       336       341       353       336       164       151        14        15       194       221       342       340       301       262 
dram[4]:       295       308       346       333       340       340       149       157        13        26       199       221       335       335       280       272 
dram[5]:       320       321       319       338       331       348       145       157         9        10       218       218       324       339       255       287 
total dram writes = 23568
bank skew: 354/6 = 59.00
chip skew: 4024/3839 = 1.05
average mf latency per bank:
dram[0]:      27927     22881     23328     21676     24624     21874     83376     79985   6512016   1723000     94405     67933     22915     17167     25150     23155
dram[1]:      30093     21565     24417     21335     25398     22098     76129     75993   3715955   2411443    118263     71193     21383     19409     23816     22277
dram[2]:      26119     35617     23897     34141     25179    137558     82472    106229   3380362   3101944    114807    105187     20755     28993     25945     34581
dram[3]:      27927     23571     24058     19243     23690     22067     74702     72631   2858941   2201319    100057     65599     20452     17699     23983     23039
dram[4]:      25730     23007     20886     20585     22506     22327     72795     67060   2744812   1317999     75753     66774     18985     17806     23645     23206
dram[5]:      22845     23868     21932     21725     22233     22517     74335     71135   3776582   3572496     66145     70128     18340     18930     24311     23237
maximum mf latency per bank:
dram[0]:       1570      1293      1677      1419      1531      1293      1525      1311      1421      1257      1304      1443      1349      1442      1545      1469
dram[1]:       1473      1533      1504      1416      1544      1275      1584      1298      1239      1287      1268      1495      1494      1367      1469      1401
dram[2]:       1424      1666      1463      1726      1489      1760      1460      1714      1328      1508      1405      1654      1400      1671      1506      1671
dram[3]:       1403      1336      1523      1305      1627      1336      1478      1420      1267      1156      1544      1329      1393      1435      1407      1343
dram[4]:       1460      1396      1446      1499      1437      1506      1468      1448      1208      1107      1344      1445      1447      1372      1424      1431
dram[5]:       1309      1388      1307      1430      1386      1749      1377      1515      1140      1175      1278      1320      1299      1474      1307      1325
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650759 n_nop=587218 n_act=5987 n_pre=5971 n_ref_event=944873056 n_req=50004 n_rd=46763 n_rd_L2_A=0 n_write=0 n_wr_bk=5157 bw_util=0.1596
n_activity=270094 dram_eff=0.3845
bk0: 3423a 622063i bk1: 3536a 618987i bk2: 3424a 620572i bk3: 3352a 620378i bk4: 3105a 619573i bk5: 3119a 621249i bk6: 2604a 632099i bk7: 2561a 632208i bk8: 2456a 639097i bk9: 2640a 638721i bk10: 2608a 630208i bk11: 2592a 628468i bk12: 2784a 622501i bk13: 3106a 616944i bk14: 2753a 624633i bk15: 2700a 623946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880450
Row_Buffer_Locality_read = 0.911939
Row_Buffer_Locality_write = 0.426103
Bank_Level_Parallism = 2.071987
Bank_Level_Parallism_Col = 0.000007
Bank_Level_Parallism_Ready = 1.336104
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.159568 
total_CMD = 650759 
util_bw = 103840 
Wasted_Col = 79798 
Wasted_Row = 35393 
Idle = 431728 

BW Util Bottlenecks: 
RCDc_limit = 37349 
RCDWRc_limit = 8614 
WTRc_limit = 8438 
RTWc_limit = 30703 
CCDLc_limit = 36191 
rwq = 0 
CCDLc_limit_alone = 29529 
WTRc_limit_alone = 7979 
RTWc_limit_alone = 24500 

Commands details: 
total_CMD = 650759 
n_nop = 587218 
Read = 46763 
Write = 0 
L2_Alloc = 0 
L2_WB = 5157 
n_act = 5987 
n_pre = 5971 
n_ref = 944873056 
n_req = 50004 
total_req = 51920 

Dual Bus Interface Util: 
issued_total_row = 11958 
issued_total_col = 51920 
Row_Bus_Util =  0.018375 
CoL_Bus_Util = 0.079784 
Either_Row_CoL_Bus_Util = 0.097641 
Issued_on_Two_Bus_Simul_Util = 0.000518 
issued_two_Eff = 0.005304 
queue_avg = 2.332825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33283
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650759 n_nop=585329 n_act=6357 n_pre=6341 n_ref_event=0 n_req=51191 n_rd=47904 n_rd_L2_A=0 n_write=0 n_wr_bk=5215 bw_util=0.1633
n_activity=275871 dram_eff=0.3851
bk0: 3508a 621334i bk1: 3689a 618059i bk2: 3302a 620039i bk3: 3524a 617900i bk4: 3170a 619885i bk5: 3348a 617924i bk6: 2526a 631369i bk7: 2685a 630666i bk8: 2452a 639740i bk9: 2712a 636908i bk10: 2518a 630719i bk11: 2729a 628342i bk12: 2985a 619429i bk13: 3204a 616561i bk14: 2712a 624558i bk15: 2840a 624858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875955
Row_Buffer_Locality_read = 0.908442
Row_Buffer_Locality_write = 0.402495
Bank_Level_Parallism = 2.076189
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.320919
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.163252 
total_CMD = 650759 
util_bw = 106238 
Wasted_Col = 82543 
Wasted_Row = 36618 
Idle = 425360 

BW Util Bottlenecks: 
RCDc_limit = 39454 
RCDWRc_limit = 8883 
WTRc_limit = 8269 
RTWc_limit = 32585 
CCDLc_limit = 37061 
rwq = 0 
CCDLc_limit_alone = 30290 
WTRc_limit_alone = 7849 
RTWc_limit_alone = 26234 

Commands details: 
total_CMD = 650759 
n_nop = 585329 
Read = 47904 
Write = 0 
L2_Alloc = 0 
L2_WB = 5215 
n_act = 6357 
n_pre = 6341 
n_ref = 0 
n_req = 51191 
total_req = 53119 

Dual Bus Interface Util: 
issued_total_row = 12698 
issued_total_col = 53119 
Row_Bus_Util =  0.019513 
CoL_Bus_Util = 0.081626 
Either_Row_CoL_Bus_Util = 0.100544 
Issued_on_Two_Bus_Simul_Util = 0.000595 
issued_two_Eff = 0.005915 
queue_avg = 2.377069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37707
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650759 n_nop=582758 n_act=6677 n_pre=6661 n_ref_event=0 n_req=53016 n_rd=49548 n_rd_L2_A=0 n_write=0 n_wr_bk=5492 bw_util=0.1692
n_activity=292552 dram_eff=0.3763
bk0: 3333a 621072i bk1: 3891a 616731i bk2: 3483a 619427i bk3: 3620a 617926i bk4: 3121a 620628i bk5: 3424a 617940i bk6: 2612a 631195i bk7: 2781a 630956i bk8: 2444a 638556i bk9: 2944a 636981i bk10: 2622a 629035i bk11: 2888a 624634i bk12: 2978a 621304i bk13: 3424a 614130i bk14: 2826a 624553i bk15: 3157a 621226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874189
Row_Buffer_Locality_read = 0.907282
Row_Buffer_Locality_write = 0.401384
Bank_Level_Parallism = 2.028739
Bank_Level_Parallism_Col = 1.979098
Bank_Level_Parallism_Ready = 1.321021
write_to_read_ratio_blp_rw_average = 0.260444
GrpLevelPara = 1.463797 

BW Util details:
bwutil = 0.169156 
total_CMD = 650759 
util_bw = 110080 
Wasted_Col = 87716 
Wasted_Row = 39752 
Idle = 413211 

BW Util Bottlenecks: 
RCDc_limit = 42120 
RCDWRc_limit = 9516 
WTRc_limit = 8884 
RTWc_limit = 32987 
CCDLc_limit = 38489 
rwq = 0 
CCDLc_limit_alone = 31543 
WTRc_limit_alone = 8385 
RTWc_limit_alone = 26540 

Commands details: 
total_CMD = 650759 
n_nop = 582758 
Read = 49548 
Write = 0 
L2_Alloc = 0 
L2_WB = 5492 
n_act = 6677 
n_pre = 6661 
n_ref = 0 
n_req = 53016 
total_req = 55040 

Dual Bus Interface Util: 
issued_total_row = 13338 
issued_total_col = 55040 
Row_Bus_Util =  0.020496 
CoL_Bus_Util = 0.084578 
Either_Row_CoL_Bus_Util = 0.104495 
Issued_on_Two_Bus_Simul_Util = 0.000579 
issued_two_Eff = 0.005544 
queue_avg = 2.491956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49196
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650759 n_nop=583803 n_act=6524 n_pre=6508 n_ref_event=0 n_req=52330 n_rd=48857 n_rd_L2_A=0 n_write=0 n_wr_bk=5443 bw_util=0.1669
n_activity=281021 dram_eff=0.3864
bk0: 3581a 619301i bk1: 3537a 620800i bk2: 3601a 619803i bk3: 3474a 617120i bk4: 3264a 618304i bk5: 3128a 620480i bk6: 2659a 631403i bk7: 2742a 630131i bk8: 2848a 636283i bk9: 2600a 637958i bk10: 2788a 627179i bk11: 2704a 627405i bk12: 3152a 616191i bk13: 3036a 616402i bk14: 2905a 623572i bk15: 2838a 623038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875425
Row_Buffer_Locality_read = 0.908631
Row_Buffer_Locality_write = 0.408293
Bank_Level_Parallism = 2.100185
Bank_Level_Parallism_Col = 2.040976
Bank_Level_Parallism_Ready = 1.341162
write_to_read_ratio_blp_rw_average = 0.267407
GrpLevelPara = 1.487570 

BW Util details:
bwutil = 0.166882 
total_CMD = 650759 
util_bw = 108600 
Wasted_Col = 84132 
Wasted_Row = 36784 
Idle = 421243 

BW Util Bottlenecks: 
RCDc_limit = 39808 
RCDWRc_limit = 9275 
WTRc_limit = 8949 
RTWc_limit = 33109 
CCDLc_limit = 37851 
rwq = 0 
CCDLc_limit_alone = 30592 
WTRc_limit_alone = 8428 
RTWc_limit_alone = 26371 

Commands details: 
total_CMD = 650759 
n_nop = 583803 
Read = 48857 
Write = 0 
L2_Alloc = 0 
L2_WB = 5443 
n_act = 6524 
n_pre = 6508 
n_ref = 0 
n_req = 52330 
total_req = 54300 

Dual Bus Interface Util: 
issued_total_row = 13032 
issued_total_col = 54300 
Row_Bus_Util =  0.020026 
CoL_Bus_Util = 0.083441 
Either_Row_CoL_Bus_Util = 0.102889 
Issued_on_Two_Bus_Simul_Util = 0.000578 
issued_two_Eff = 0.005616 
queue_avg = 2.461455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46146
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650759 n_nop=585552 n_act=6270 n_pre=6254 n_ref_event=0 n_req=51090 n_rd=47738 n_rd_L2_A=0 n_write=0 n_wr_bk=5329 bw_util=0.1631
n_activity=273841 dram_eff=0.3876
bk0: 3528a 620666i bk1: 3484a 619363i bk2: 3454a 619749i bk3: 3417a 619119i bk4: 3168a 620512i bk5: 3184a 620438i bk6: 2566a 631607i bk7: 2601a 630104i bk8: 2704a 637910i bk9: 2532a 639036i bk10: 2556a 628784i bk11: 2741a 626498i bk12: 3100a 619803i bk13: 3038a 619584i bk14: 2748a 624112i bk15: 2917a 622516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877452
Row_Buffer_Locality_read = 0.910239
Row_Buffer_Locality_write = 0.410501
Bank_Level_Parallism = 2.086972
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.341981
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.163093 
total_CMD = 650759 
util_bw = 106134 
Wasted_Col = 81778 
Wasted_Row = 35545 
Idle = 427302 

BW Util Bottlenecks: 
RCDc_limit = 38389 
RCDWRc_limit = 9070 
WTRc_limit = 8209 
RTWc_limit = 32148 
CCDLc_limit = 37047 
rwq = 0 
CCDLc_limit_alone = 30051 
WTRc_limit_alone = 7736 
RTWc_limit_alone = 25625 

Commands details: 
total_CMD = 650759 
n_nop = 585552 
Read = 47738 
Write = 0 
L2_Alloc = 0 
L2_WB = 5329 
n_act = 6270 
n_pre = 6254 
n_ref = 0 
n_req = 51090 
total_req = 53067 

Dual Bus Interface Util: 
issued_total_row = 12524 
issued_total_col = 53067 
Row_Bus_Util =  0.019245 
CoL_Bus_Util = 0.081546 
Either_Row_CoL_Bus_Util = 0.100201 
Issued_on_Two_Bus_Simul_Util = 0.000590 
issued_two_Eff = 0.005889 
queue_avg = 2.387676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38768
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=650759 n_nop=586545 n_act=6058 n_pre=6042 n_ref_event=0 n_req=50508 n_rd=47176 n_rd_L2_A=0 n_write=0 n_wr_bk=5289 bw_util=0.1612
n_activity=269698 dram_eff=0.3891
bk0: 3419a 620299i bk1: 3544a 618575i bk2: 3272a 620962i bk3: 3482a 619580i bk4: 3157a 622964i bk5: 3028a 621522i bk6: 2530a 631229i bk7: 2648a 630694i bk8: 2620a 638870i bk9: 2612a 638539i bk10: 2564a 629341i bk11: 2724a 626567i bk12: 2950a 618486i bk13: 3108a 618840i bk14: 2657a 623800i bk15: 2861a 624322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880237
Row_Buffer_Locality_read = 0.912434
Row_Buffer_Locality_write = 0.424370
Bank_Level_Parallism = 2.101300
Bank_Level_Parallism_Col = 2.046932
Bank_Level_Parallism_Ready = 1.324284
write_to_read_ratio_blp_rw_average = 0.272851
GrpLevelPara = 1.489381 

BW Util details:
bwutil = 0.161242 
total_CMD = 650759 
util_bw = 104930 
Wasted_Col = 80515 
Wasted_Row = 34180 
Idle = 431134 

BW Util Bottlenecks: 
RCDc_limit = 37072 
RCDWRc_limit = 8721 
WTRc_limit = 8595 
RTWc_limit = 32054 
CCDLc_limit = 36358 
rwq = 0 
CCDLc_limit_alone = 29572 
WTRc_limit_alone = 8090 
RTWc_limit_alone = 25773 

Commands details: 
total_CMD = 650759 
n_nop = 586545 
Read = 47176 
Write = 0 
L2_Alloc = 0 
L2_WB = 5289 
n_act = 6058 
n_pre = 6042 
n_ref = 0 
n_req = 50508 
total_req = 52465 

Dual Bus Interface Util: 
issued_total_row = 12100 
issued_total_col = 52465 
Row_Bus_Util =  0.018594 
CoL_Bus_Util = 0.080621 
Either_Row_CoL_Bus_Util = 0.098676 
Issued_on_Two_Bus_Simul_Util = 0.000539 
issued_two_Eff = 0.005466 
queue_avg = 2.351006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35101

========= L2 cache stats =========
L2_cache_bank[0]: Access = 249692, Miss = 38023, Miss_rate = 0.152, Pending_hits = 17, Reservation_fails = 108
L2_cache_bank[1]: Access = 244492, Miss = 38259, Miss_rate = 0.156, Pending_hits = 22, Reservation_fails = 5
L2_cache_bank[2]: Access = 249091, Miss = 37048, Miss_rate = 0.149, Pending_hits = 35, Reservation_fails = 5
L2_cache_bank[3]: Access = 246648, Miss = 39711, Miss_rate = 0.161, Pending_hits = 95, Reservation_fails = 215
L2_cache_bank[4]: Access = 250884, Miss = 37463, Miss_rate = 0.149, Pending_hits = 28, Reservation_fails = 2
L2_cache_bank[5]: Access = 284235, Miss = 43069, Miss_rate = 0.152, Pending_hits = 36, Reservation_fails = 116
L2_cache_bank[6]: Access = 250267, Miss = 39842, Miss_rate = 0.159, Pending_hits = 57, Reservation_fails = 5
L2_cache_bank[7]: Access = 245568, Miss = 39292, Miss_rate = 0.160, Pending_hits = 51, Reservation_fails = 111
L2_cache_bank[8]: Access = 246301, Miss = 39007, Miss_rate = 0.158, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[9]: Access = 246736, Miss = 39145, Miss_rate = 0.159, Pending_hits = 44, Reservation_fails = 8
L2_cache_bank[10]: Access = 245071, Miss = 38322, Miss_rate = 0.156, Pending_hits = 25, Reservation_fails = 8
L2_cache_bank[11]: Access = 246925, Miss = 40413, Miss_rate = 0.164, Pending_hits = 15, Reservation_fails = 2
L2_total_cache_accesses = 3005910
L2_total_cache_misses = 469594
L2_total_cache_miss_rate = 0.1562
L2_total_cache_pending_hits = 454
L2_total_cache_reservation_fails = 585
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2324028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 219310
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211568
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 165342
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2612304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393276
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 55
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 101
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.430
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=3005910
icnt_total_pkts_simt_to_mem=1046442
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.801
	minimum = 5
	maximum = 543
Network latency average = 63.867
	minimum = 5
	maximum = 543
Slowest packet = 3895782
Flit latency average = 63.867
	minimum = 5
	maximum = 543
Slowest flit = 3896289
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.279481
	minimum = 0.0986439 (at node 3)
	maximum = 0.515087 (at node 17)
Accepted packet rate average = 0.279481
	minimum = 0.124094 (at node 22)
	maximum = 0.425174 (at node 14)
Injected flit rate average = 0.279481
	minimum = 0.0986439 (at node 3)
	maximum = 0.515087 (at node 17)
Accepted flit rate average= 0.279481
	minimum = 0.124094 (at node 22)
	maximum = 0.425174 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.9714 (7 samples)
	minimum = 5 (7 samples)
	maximum = 353.143 (7 samples)
Network latency average = 40.5438 (7 samples)
	minimum = 5 (7 samples)
	maximum = 352.429 (7 samples)
Flit latency average = 40.543 (7 samples)
	minimum = 5 (7 samples)
	maximum = 352.429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.168125 (7 samples)
	minimum = 0.0663337 (7 samples)
	maximum = 0.344458 (7 samples)
Accepted packet rate average = 0.168125 (7 samples)
	minimum = 0.0884202 (7 samples)
	maximum = 0.259111 (7 samples)
Injected flit rate average = 0.168138 (7 samples)
	minimum = 0.0663553 (7 samples)
	maximum = 0.344458 (7 samples)
Accepted flit rate average = 0.168138 (7 samples)
	minimum = 0.0884409 (7 samples)
	maximum = 0.259111 (7 samples)
Injected packet size average = 1.00008 (7 samples)
Accepted packet size average = 1.00008 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 39 sec (159 sec)
gpgpu_simulation_rate = 100990 (inst/sec)
gpgpu_simulation_rate = 3100 (cycle/sec)
gpgpu_silicon_slowdown = 225806x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8dc47be0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3377
gpu_sim_insn = 1247723
gpu_ipc =     369.4767
gpu_tot_sim_cycle = 496381
gpu_tot_sim_insn = 17305139
gpu_tot_ipc =      34.8626
gpu_tot_issued_cta = 2048
gpu_occupancy = 54.7097% 
gpu_tot_occupancy = 78.1701% 
max_total_param_size = 0
gpu_stall_dramfull = 899500
gpu_stall_icnt2sh    = 1582545
partiton_level_parallism =       0.2576
partiton_level_parallism_total  =       2.1089
partiton_level_parallism_util =       1.3987
partiton_level_parallism_util_total  =       2.7999
L2_BW  =      20.8744 GB/Sec
L2_BW_total  =     135.7886 GB/Sec
gpu_total_sim_rate=106821

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 823928
	L1I_total_cache_misses = 1474
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 80240, Miss = 68632, Miss_rate = 0.855, Pending_hits = 5961, Reservation_fails = 320288
	L1D_cache_core[1]: Access = 81473, Miss = 69938, Miss_rate = 0.858, Pending_hits = 6141, Reservation_fails = 327009
	L1D_cache_core[2]: Access = 78710, Miss = 67591, Miss_rate = 0.859, Pending_hits = 5956, Reservation_fails = 320543
	L1D_cache_core[3]: Access = 85069, Miss = 73139, Miss_rate = 0.860, Pending_hits = 6369, Reservation_fails = 325961
	L1D_cache_core[4]: Access = 80356, Miss = 69090, Miss_rate = 0.860, Pending_hits = 5996, Reservation_fails = 333482
	L1D_cache_core[5]: Access = 76326, Miss = 65537, Miss_rate = 0.859, Pending_hits = 5760, Reservation_fails = 315974
	L1D_cache_core[6]: Access = 79843, Miss = 68574, Miss_rate = 0.859, Pending_hits = 5965, Reservation_fails = 320372
	L1D_cache_core[7]: Access = 82906, Miss = 71093, Miss_rate = 0.858, Pending_hits = 6129, Reservation_fails = 334795
	L1D_cache_core[8]: Access = 81375, Miss = 69988, Miss_rate = 0.860, Pending_hits = 6027, Reservation_fails = 323964
	L1D_cache_core[9]: Access = 80700, Miss = 69116, Miss_rate = 0.856, Pending_hits = 6094, Reservation_fails = 323839
	L1D_cache_core[10]: Access = 82623, Miss = 71180, Miss_rate = 0.862, Pending_hits = 6129, Reservation_fails = 328065
	L1D_cache_core[11]: Access = 81115, Miss = 69315, Miss_rate = 0.855, Pending_hits = 6085, Reservation_fails = 321215
	L1D_cache_core[12]: Access = 85137, Miss = 72873, Miss_rate = 0.856, Pending_hits = 6261, Reservation_fails = 330292
	L1D_cache_core[13]: Access = 83155, Miss = 71429, Miss_rate = 0.859, Pending_hits = 6170, Reservation_fails = 332158
	L1D_cache_core[14]: Access = 77472, Miss = 66529, Miss_rate = 0.859, Pending_hits = 5666, Reservation_fails = 312880
	L1D_total_cache_accesses = 1216500
	L1D_total_cache_misses = 1044024
	L1D_total_cache_miss_rate = 0.8582
	L1D_total_cache_pending_hits = 90709
	L1D_total_cache_reservation_fails = 4870837
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.092
L1C_cache:
	L1C_total_cache_accesses = 114688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 79457
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90328
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 653835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4832766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 390189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 822454
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 823620
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 114688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 392880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 823928

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 4100547
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 44507
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 687712
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38071
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2545, 1926, 1626, 1846, 2004, 2245, 2057, 1844, 2494, 2472, 2067, 2204, 2017, 1906, 2021, 2374, 2064, 2387, 1947, 2121, 2463, 2308, 1924, 2129, 1975, 2271, 2081, 2079, 2139, 1708, 2144, 2274, 2231, 2280, 2375, 1946, 2119, 2262, 2016, 2161, 1957, 1970, 1759, 1877, 2090, 1744, 1907, 2187, 
gpgpu_n_tot_thrd_icount = 49041856
gpgpu_n_tot_w_icount = 1532558
gpgpu_n_stall_shd_mem = 5357499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 653835
gpgpu_n_mem_write_global = 392880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1992474
gpgpu_n_store_insn = 646574
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4541633
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 812612
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9890050	W0_Idle:155714	W0_Scoreboard:2655056	W1:334808	W2:163276	W3:107185	W4:79384	W5:60274	W6:53073	W7:45928	W8:40602	W9:34098	W10:29059	W11:25384	W12:23482	W13:20380	W14:18917	W15:16504	W16:15101	W17:14581	W18:12852	W19:12950	W20:13632	W21:14482	W22:13464	W23:14025	W24:13552	W25:11594	W26:6897	W27:5742	W28:2244	W29:1287	W30:121	W31:0	W32:327680
single_issue_nums: WS0:763008	WS1:769550	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5230680 {8:653835,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15731424 {40:392669,72:63,136:148,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 104613600 {40:2615340,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3147096 {8:393387,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 1760 
max_icnt2mem_latency = 1453 
maxmrqlatency = 1167 
max_icnt2sh_latency = 277 
averagemflatency = 428 
avg_icnt2mem_latency = 90 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 108 
mrq_lat_table:88158 	32187 	22221 	16851 	102906 	22881 	13883 	7005 	2735 	319 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	598471 	1566450 	804712 	39124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	30 	6 	194151 	109395 	261018 	379154 	102016 	981 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	81979 	90117 	99244 	178722 	1528929 	1029521 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	137 	808 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       120       128       128       128        80        96       164       228       120       100        72        73        60        56 
dram[1]:       128       120       120       120       124        88       180       120       204       256       128        96        59        92        60        80 
dram[2]:       128       116       128       128        92       124        96       112       244       172       112       104        76        76        56        72 
dram[3]:       128       128       128       112       112       128       100       108       204       224        80       104        84        69        80        72 
dram[4]:       128       128       128       128       104       128       136       136       176       176       128        92        88        64       112        84 
dram[5]:       128       116       128       120       128       128       164        96       216       188       104        96        84        68        80        56 
maximum service time to same row:
dram[0]:     21609     16712     14637     21387      9338     10888     18612     14331     35417     40647     15537     17736     11813     14281     16228     16548 
dram[1]:     14922     12192     13641      8531     10013     18405     24328     12560     34237     37209     12398     10645     21550     13534     24102     11347 
dram[2]:     16837      7719      8168     10537      7822      6477     23247     13229     29159     41513     10878     11773     13831     11812     19268     22880 
dram[3]:     18216     16709      9605     22386      6618      7568     15062     19223     46731     37401     17956     12157     13586     13767     13325     19162 
dram[4]:     17848     10788     27479     11069      9026      8268     18146     19226     40479     37519     17070     12437     11901     12555     24838     21557 
dram[5]:     15767     16559     34947     14463     11737      8069     21400     14791     40616     53129     17185     16248     12313     14503     18712     13072 
average row accesses per activate:
dram[0]:  8.676960  8.128756  8.378132  8.270642  7.129979  7.297873 10.229323 11.506494 16.863014 15.779762  8.074928  7.768802  6.750000  6.991919  7.392157  7.369347 
dram[1]:  8.051724  7.989858  7.668831  7.806186  7.221532  7.122330  9.781022 10.249098 18.793894 16.585365  8.689321  7.595855  6.420039  6.800000  6.925581  6.736842 
dram[2]:  8.443128  7.565454  7.522089  7.527027  7.240506  7.117202 11.204082 10.393617 17.132868 15.045685  8.169591  7.528986  6.679358  6.269422  6.970521  6.552381 
dram[3]:  7.903491  8.285714  8.171247  7.663951  6.810606  7.157676 10.530075 11.124514 15.877778 14.762712  7.737662  7.506460  6.372973  6.694280  7.290993  6.655914 
dram[4]:  8.583143  8.195175  8.142232  7.844350  7.152577  6.946322 10.293893  9.956364 20.876923 16.012579  7.754237  7.656250  6.632184  6.420952  7.212048  7.334107 
dram[5]:  8.041759  8.095949  7.963801  8.154684  7.418803  7.078390 11.382978  9.953405 19.451853 18.436619  8.372727  7.887097  6.714868  7.294491  7.326582  7.043084 
average row locality = 309148/37890 = 8.159092
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       285       312       328       318       343       348       146       131         6        19       202       213       297       354       274       269 
dram[1]:       274       332       321       331       335       339       163       139        11        14       165       207       324       314       294       279 
dram[2]:       318       339       334       335       337       353       147       164        12        18       171       229       342       343       284       299 
dram[3]:       304       299       336       341       353       336       164       151        14        15       194       221       342       340       302       262 
dram[4]:       295       309       346       333       340       340       149       157        13        26       199       221       335       335       280       272 
dram[5]:       320       321       319       338       331       348       145       157         9        10       218       218       324       339       256       287 
total dram writes = 23576
bank skew: 354/6 = 59.00
chip skew: 4025/3842 = 1.05
average mf latency per bank:
dram[0]:      27927     22885     23334     21681     24654     21905     83516     80130   6513122   1723311     94421     67940     22919     17168     25150     23069
dram[1]:      30100     21572     24422     21335     25433     22131     76264     76181   3716525   2412002    118269     70508     21317     19409     23825     22283
dram[2]:      26119     35617     23900     34146     25213    137597     82617    106376   3380956   3102462    114813    105189     20762     28908     25949     34581
dram[3]:      27934     23575     24065     19246     23718     22105     74830     72766   2859453   2201772    100057     65602     20452     17703     23907     23041
dram[4]:      25730     22942     20887     20585     22534     22364     72942     67199   2745147   1318220     75767     66778     18987     17811     23647     23211
dram[5]:      22845     23872     21932     21730     22271     22550     74493     71264   3777572   3573053     66147     70133     18342     18931     24216     23240
maximum mf latency per bank:
dram[0]:       1570      1293      1677      1419      1531      1293      1525      1311      1421      1257      1304      1443      1349      1442      1545      1469
dram[1]:       1473      1533      1504      1416      1544      1275      1584      1298      1239      1287      1268      1495      1494      1367      1469      1401
dram[2]:       1424      1666      1463      1726      1489      1760      1460      1714      1328      1508      1405      1654      1400      1671      1506      1671
dram[3]:       1403      1336      1523      1305      1627      1336      1478      1420      1267      1156      1544      1329      1393      1435      1407      1343
dram[4]:       1460      1396      1446      1499      1437      1506      1468      1448      1208      1107      1344      1445      1447      1372      1424      1431
dram[5]:       1309      1388      1307      1430      1386      1749      1377      1515      1140      1175      1278      1320      1299      1474      1307      1325
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=655216 n_nop=591508 n_act=5996 n_pre=5980 n_ref_event=944873056 n_req=50154 n_rd=46911 n_rd_L2_A=0 n_write=0 n_wr_bk=5159 bw_util=0.1589
n_activity=270767 dram_eff=0.3846
bk0: 3423a 626522i bk1: 3540a 623383i bk2: 3432a 624981i bk3: 3356a 624800i bk4: 3145a 623928i bk5: 3159a 625617i bk6: 2628a 636479i bk7: 2577a 636631i bk8: 2456a 643555i bk9: 2640a 643181i bk10: 2616a 634606i bk11: 2592a 632924i bk12: 2788a 626927i bk13: 3106a 621399i bk14: 2753a 629090i bk15: 2700a 628366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880628
Row_Buffer_Locality_read = 0.912068
Row_Buffer_Locality_write = 0.425840
Bank_Level_Parallism = 2.070628
Bank_Level_Parallism_Col = 0.000007
Bank_Level_Parallism_Ready = 1.335302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.158940 
total_CMD = 655216 
util_bw = 104140 
Wasted_Col = 79947 
Wasted_Row = 35447 
Idle = 435682 

BW Util Bottlenecks: 
RCDc_limit = 37412 
RCDWRc_limit = 8622 
WTRc_limit = 8449 
RTWc_limit = 30733 
CCDLc_limit = 36263 
rwq = 0 
CCDLc_limit_alone = 29599 
WTRc_limit_alone = 7990 
RTWc_limit_alone = 24528 

Commands details: 
total_CMD = 655216 
n_nop = 591508 
Read = 46911 
Write = 0 
L2_Alloc = 0 
L2_WB = 5159 
n_act = 5996 
n_pre = 5980 
n_ref = 944873056 
n_req = 50154 
total_req = 52070 

Dual Bus Interface Util: 
issued_total_row = 11976 
issued_total_col = 52070 
Row_Bus_Util =  0.018278 
CoL_Bus_Util = 0.079470 
Either_Row_CoL_Bus_Util = 0.097232 
Issued_on_Two_Bus_Simul_Util = 0.000516 
issued_two_Eff = 0.005305 
queue_avg = 2.318348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31835
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=655216 n_nop=589544 n_act=6375 n_pre=6359 n_ref_event=0 n_req=51396 n_rd=48104 n_rd_L2_A=0 n_write=0 n_wr_bk=5221 bw_util=0.1628
n_activity=276976 dram_eff=0.3851
bk0: 3516a 625753i bk1: 3693a 622416i bk2: 3306a 624460i bk3: 3524a 622352i bk4: 3214a 624220i bk5: 3392a 622251i bk6: 2558a 635729i bk7: 2733a 634905i bk8: 2456a 644159i bk9: 2712a 641363i bk10: 2518a 635179i bk11: 2729a 632778i bk12: 2985a 623859i bk13: 3204a 621020i bk14: 2720a 628925i bk15: 2844a 629285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876099
Row_Buffer_Locality_read = 0.908531
Row_Buffer_Locality_write = 0.402187
Bank_Level_Parallism = 2.073776
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.319920
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.162771 
total_CMD = 655216 
util_bw = 106650 
Wasted_Col = 82824 
Wasted_Row = 36755 
Idle = 428987 

BW Util Bottlenecks: 
RCDc_limit = 39599 
RCDWRc_limit = 8894 
WTRc_limit = 8281 
RTWc_limit = 32639 
CCDLc_limit = 37174 
rwq = 0 
CCDLc_limit_alone = 30393 
WTRc_limit_alone = 7861 
RTWc_limit_alone = 26278 

Commands details: 
total_CMD = 655216 
n_nop = 589544 
Read = 48104 
Write = 0 
L2_Alloc = 0 
L2_WB = 5221 
n_act = 6375 
n_pre = 6359 
n_ref = 0 
n_req = 51396 
total_req = 53325 

Dual Bus Interface Util: 
issued_total_row = 12734 
issued_total_col = 53325 
Row_Bus_Util =  0.019435 
CoL_Bus_Util = 0.081385 
Either_Row_CoL_Bus_Util = 0.100230 
Issued_on_Two_Bus_Simul_Util = 0.000591 
issued_two_Eff = 0.005893 
queue_avg = 2.363535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36354
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=655216 n_nop=586996 n_act=6691 n_pre=6675 n_ref_event=0 n_req=53207 n_rd=49736 n_rd_L2_A=0 n_write=0 n_wr_bk=5495 bw_util=0.1686
n_activity=293520 dram_eff=0.3763
bk0: 3333a 625526i bk1: 3891a 621187i bk2: 3487a 623854i bk3: 3624a 622352i bk4: 3161a 624980i bk5: 3476a 622266i bk6: 2640a 635594i bk7: 2821a 635291i bk8: 2444a 643013i bk9: 2952a 641370i bk10: 2622a 633492i bk11: 2888a 629092i bk12: 2986a 625691i bk13: 3424a 618558i bk14: 2830a 628918i bk15: 3157a 625676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874377
Row_Buffer_Locality_read = 0.907411
Row_Buffer_Locality_write = 0.401037
Bank_Level_Parallism = 2.026475
Bank_Level_Parallism_Col = 1.976901
Bank_Level_Parallism_Ready = 1.320070
write_to_read_ratio_blp_rw_average = 0.259838
GrpLevelPara = 1.463164 

BW Util details:
bwutil = 0.168589 
total_CMD = 655216 
util_bw = 110462 
Wasted_Col = 87948 
Wasted_Row = 39879 
Idle = 416927 

BW Util Bottlenecks: 
RCDc_limit = 42241 
RCDWRc_limit = 9529 
WTRc_limit = 8887 
RTWc_limit = 33010 
CCDLc_limit = 38580 
rwq = 0 
CCDLc_limit_alone = 31634 
WTRc_limit_alone = 8388 
RTWc_limit_alone = 26563 

Commands details: 
total_CMD = 655216 
n_nop = 586996 
Read = 49736 
Write = 0 
L2_Alloc = 0 
L2_WB = 5495 
n_act = 6691 
n_pre = 6675 
n_ref = 0 
n_req = 53207 
total_req = 55231 

Dual Bus Interface Util: 
issued_total_row = 13366 
issued_total_col = 55231 
Row_Bus_Util =  0.020399 
CoL_Bus_Util = 0.084294 
Either_Row_CoL_Bus_Util = 0.104118 
Issued_on_Two_Bus_Simul_Util = 0.000575 
issued_two_Eff = 0.005526 
queue_avg = 2.477595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4776
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=655216 n_nop=588081 n_act=6533 n_pre=6517 n_ref_event=0 n_req=52491 n_rd=49017 n_rd_L2_A=0 n_write=0 n_wr_bk=5444 bw_util=0.1662
n_activity=281810 dram_eff=0.3865
bk0: 3589a 623723i bk1: 3541a 625228i bk2: 3609a 624196i bk3: 3478a 621541i bk4: 3300a 622685i bk5: 3172a 624807i bk6: 2687a 635791i bk7: 2762a 634537i bk8: 2848a 640741i bk9: 2604a 642386i bk10: 2788a 631636i bk11: 2704a 631862i bk12: 3152a 620648i bk13: 3040a 620830i bk14: 2905a 627996i bk15: 2838a 627497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875636
Row_Buffer_Locality_read = 0.908766
Row_Buffer_Locality_write = 0.408175
Bank_Level_Parallism = 2.098228
Bank_Level_Parallism_Col = 2.039131
Bank_Level_Parallism_Ready = 1.340465
write_to_read_ratio_blp_rw_average = 0.266821
GrpLevelPara = 1.487004 

BW Util details:
bwutil = 0.166238 
total_CMD = 655216 
util_bw = 108922 
Wasted_Col = 84306 
Wasted_Row = 36870 
Idle = 425118 

BW Util Bottlenecks: 
RCDc_limit = 39891 
RCDWRc_limit = 9277 
WTRc_limit = 8955 
RTWc_limit = 33122 
CCDLc_limit = 37940 
rwq = 0 
CCDLc_limit_alone = 30681 
WTRc_limit_alone = 8434 
RTWc_limit_alone = 26384 

Commands details: 
total_CMD = 655216 
n_nop = 588081 
Read = 49017 
Write = 0 
L2_Alloc = 0 
L2_WB = 5444 
n_act = 6533 
n_pre = 6517 
n_ref = 0 
n_req = 52491 
total_req = 54461 

Dual Bus Interface Util: 
issued_total_row = 13050 
issued_total_col = 54461 
Row_Bus_Util =  0.019917 
CoL_Bus_Util = 0.083119 
Either_Row_CoL_Bus_Util = 0.102462 
Issued_on_Two_Bus_Simul_Util = 0.000574 
issued_two_Eff = 0.005601 
queue_avg = 2.446668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44667
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=655216 n_nop=589854 n_act=6275 n_pre=6259 n_ref_event=0 n_req=51235 n_rd=47882 n_rd_L2_A=0 n_write=0 n_wr_bk=5330 bw_util=0.1624
n_activity=274451 dram_eff=0.3878
bk0: 3528a 625123i bk1: 3496a 623714i bk2: 3454a 624203i bk3: 3417a 623575i bk4: 3204a 624887i bk5: 3232a 624787i bk6: 2590a 635991i bk7: 2621a 634481i bk8: 2704a 642364i bk9: 2532a 643491i bk10: 2556a 633240i bk11: 2741a 630955i bk12: 3100a 624261i bk13: 3038a 624044i bk14: 2748a 628573i bk15: 2921a 626945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877701
Row_Buffer_Locality_read = 0.910405
Row_Buffer_Locality_write = 0.410677
Bank_Level_Parallism = 2.085720
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.341292
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.162426 
total_CMD = 655216 
util_bw = 106424 
Wasted_Col = 81887 
Wasted_Row = 35593 
Idle = 431312 

BW Util Bottlenecks: 
RCDc_limit = 38439 
RCDWRc_limit = 9070 
WTRc_limit = 8212 
RTWc_limit = 32160 
CCDLc_limit = 37093 
rwq = 0 
CCDLc_limit_alone = 30096 
WTRc_limit_alone = 7739 
RTWc_limit_alone = 25636 

Commands details: 
total_CMD = 655216 
n_nop = 589854 
Read = 47882 
Write = 0 
L2_Alloc = 0 
L2_WB = 5330 
n_act = 6275 
n_pre = 6259 
n_ref = 0 
n_req = 51235 
total_req = 53212 

Dual Bus Interface Util: 
issued_total_row = 12534 
issued_total_col = 53212 
Row_Bus_Util =  0.019130 
CoL_Bus_Util = 0.081213 
Either_Row_CoL_Bus_Util = 0.099756 
Issued_on_Two_Bus_Simul_Util = 0.000586 
issued_two_Eff = 0.005875 
queue_avg = 2.372847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37285
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=655216 n_nop=590829 n_act=6066 n_pre=6050 n_ref_event=0 n_req=50665 n_rd=47332 n_rd_L2_A=0 n_write=0 n_wr_bk=5290 bw_util=0.1606
n_activity=270445 dram_eff=0.3892
bk0: 3419a 624755i bk1: 3544a 623033i bk2: 3272a 625423i bk3: 3486a 624003i bk4: 3205a 627274i bk5: 3072a 625889i bk6: 2566a 635575i bk7: 2668a 635076i bk8: 2620a 643323i bk9: 2612a 642993i bk10: 2564a 633797i bk11: 2724a 631024i bk12: 2950a 622943i bk13: 3108a 623298i bk14: 2657a 628215i bk15: 2865a 628748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880450
Row_Buffer_Locality_read = 0.912575
Row_Buffer_Locality_write = 0.424242
Bank_Level_Parallism = 2.099540
Bank_Level_Parallism_Col = 2.045196
Bank_Level_Parallism_Ready = 1.323476
write_to_read_ratio_blp_rw_average = 0.272299
GrpLevelPara = 1.488789 

BW Util details:
bwutil = 0.160625 
total_CMD = 655216 
util_bw = 105244 
Wasted_Col = 80657 
Wasted_Row = 34250 
Idle = 435065 

BW Util Bottlenecks: 
RCDc_limit = 37135 
RCDWRc_limit = 8727 
WTRc_limit = 8595 
RTWc_limit = 32067 
CCDLc_limit = 36443 
rwq = 0 
CCDLc_limit_alone = 29653 
WTRc_limit_alone = 8090 
RTWc_limit_alone = 25782 

Commands details: 
total_CMD = 655216 
n_nop = 590829 
Read = 47332 
Write = 0 
L2_Alloc = 0 
L2_WB = 5290 
n_act = 6066 
n_pre = 6050 
n_ref = 0 
n_req = 50665 
total_req = 52622 

Dual Bus Interface Util: 
issued_total_row = 12116 
issued_total_col = 52622 
Row_Bus_Util =  0.018492 
CoL_Bus_Util = 0.080312 
Either_Row_CoL_Bus_Util = 0.098268 
Issued_on_Two_Bus_Simul_Util = 0.000536 
issued_two_Eff = 0.005451 
queue_avg = 2.336507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33651

========= L2 cache stats =========
L2_cache_bank[0]: Access = 249946, Miss = 38107, Miss_rate = 0.152, Pending_hits = 17, Reservation_fails = 108
L2_cache_bank[1]: Access = 244740, Miss = 38323, Miss_rate = 0.157, Pending_hits = 22, Reservation_fails = 5
L2_cache_bank[2]: Access = 249357, Miss = 37148, Miss_rate = 0.149, Pending_hits = 35, Reservation_fails = 5
L2_cache_bank[3]: Access = 246927, Miss = 39811, Miss_rate = 0.161, Pending_hits = 95, Reservation_fails = 215
L2_cache_bank[4]: Access = 251148, Miss = 37547, Miss_rate = 0.150, Pending_hits = 28, Reservation_fails = 2
L2_cache_bank[5]: Access = 284509, Miss = 43173, Miss_rate = 0.152, Pending_hits = 36, Reservation_fails = 116
L2_cache_bank[6]: Access = 250519, Miss = 39922, Miss_rate = 0.159, Pending_hits = 57, Reservation_fails = 5
L2_cache_bank[7]: Access = 245826, Miss = 39372, Miss_rate = 0.160, Pending_hits = 51, Reservation_fails = 111
L2_cache_bank[8]: Access = 246548, Miss = 39067, Miss_rate = 0.158, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[9]: Access = 247016, Miss = 39230, Miss_rate = 0.159, Pending_hits = 44, Reservation_fails = 8
L2_cache_bank[10]: Access = 245337, Miss = 38406, Miss_rate = 0.157, Pending_hits = 25, Reservation_fails = 8
L2_cache_bank[11]: Access = 247184, Miss = 40485, Miss_rate = 0.164, Pending_hits = 15, Reservation_fails = 2
L2_total_cache_accesses = 3009057
L2_total_cache_misses = 470591
L2_total_cache_miss_rate = 0.1564
L2_total_cache_pending_hits = 454
L2_total_cache_reservation_fails = 585
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2326068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68899
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 220061
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211678
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16267
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 165342
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2615340
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393387
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 55
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 101
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.428
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=3009057
icnt_total_pkts_simt_to_mem=1047312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.10655
	minimum = 5
	maximum = 12
Network latency average = 5.10655
	minimum = 5
	maximum = 12
Slowest packet = 4053566
Flit latency average = 5.10655
	minimum = 5
	maximum = 12
Slowest flit = 4054073
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0440562
	minimum = 0.0124371 (at node 4)
	maximum = 0.0829138 (at node 24)
Accepted packet rate average = 0.0440562
	minimum = 0.0201362 (at node 15)
	maximum = 0.0852828 (at node 8)
Injected flit rate average = 0.0440562
	minimum = 0.0124371 (at node 4)
	maximum = 0.0829138 (at node 24)
Accepted flit rate average= 0.0440562
	minimum = 0.0201362 (at node 15)
	maximum = 0.0852828 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.1132 (8 samples)
	minimum = 5 (8 samples)
	maximum = 310.5 (8 samples)
Network latency average = 36.1142 (8 samples)
	minimum = 5 (8 samples)
	maximum = 309.875 (8 samples)
Flit latency average = 36.1135 (8 samples)
	minimum = 5 (8 samples)
	maximum = 309.875 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.152616 (8 samples)
	minimum = 0.0595966 (8 samples)
	maximum = 0.311765 (8 samples)
Accepted packet rate average = 0.152616 (8 samples)
	minimum = 0.0798847 (8 samples)
	maximum = 0.237382 (8 samples)
Injected flit rate average = 0.152628 (8 samples)
	minimum = 0.0596155 (8 samples)
	maximum = 0.311765 (8 samples)
Accepted flit rate average = 0.152628 (8 samples)
	minimum = 0.0799028 (8 samples)
	maximum = 0.237382 (8 samples)
Injected packet size average = 1.00008 (8 samples)
Accepted packet size average = 1.00008 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 42 sec (162 sec)
gpgpu_simulation_rate = 106821 (inst/sec)
gpgpu_simulation_rate = 3064 (cycle/sec)
gpgpu_silicon_slowdown = 228459x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe8dc47b10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe8dc47be0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 2629
gpu_sim_insn = 1245214
gpu_ipc =     473.6455
gpu_tot_sim_cycle = 499010
gpu_tot_sim_insn = 18550353
gpu_tot_ipc =      37.1743
gpu_tot_issued_cta = 2304
gpu_occupancy = 81.5075% 
gpu_tot_occupancy = 78.1827% 
max_total_param_size = 0
gpu_stall_dramfull = 899500
gpu_stall_icnt2sh    = 1582545
partiton_level_parallism =       0.1967
partiton_level_parallism_total  =       2.0988
partiton_level_parallism_util =       2.0435
partiton_level_parallism_util_total  =       2.7994
L2_BW  =      17.5690 GB/Sec
L2_BW_total  =     135.1658 GB/Sec
gpu_total_sim_rate=113111

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 846472
	L1I_total_cache_misses = 1474
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8886
L1D_cache:
	L1D_cache_core[0]: Access = 80376, Miss = 68666, Miss_rate = 0.854, Pending_hits = 6063, Reservation_fails = 320288
	L1D_cache_core[1]: Access = 81609, Miss = 69972, Miss_rate = 0.857, Pending_hits = 6243, Reservation_fails = 327009
	L1D_cache_core[2]: Access = 78846, Miss = 67625, Miss_rate = 0.858, Pending_hits = 6058, Reservation_fails = 320543
	L1D_cache_core[3]: Access = 85205, Miss = 73173, Miss_rate = 0.859, Pending_hits = 6471, Reservation_fails = 325961
	L1D_cache_core[4]: Access = 80492, Miss = 69124, Miss_rate = 0.859, Pending_hits = 6098, Reservation_fails = 333482
	L1D_cache_core[5]: Access = 76462, Miss = 65571, Miss_rate = 0.858, Pending_hits = 5862, Reservation_fails = 315974
	L1D_cache_core[6]: Access = 79979, Miss = 68608, Miss_rate = 0.858, Pending_hits = 6067, Reservation_fails = 320372
	L1D_cache_core[7]: Access = 83042, Miss = 71127, Miss_rate = 0.857, Pending_hits = 6231, Reservation_fails = 334795
	L1D_cache_core[8]: Access = 81517, Miss = 70026, Miss_rate = 0.859, Pending_hits = 6129, Reservation_fails = 323964
	L1D_cache_core[9]: Access = 80836, Miss = 69150, Miss_rate = 0.855, Pending_hits = 6196, Reservation_fails = 323839
	L1D_cache_core[10]: Access = 82759, Miss = 71214, Miss_rate = 0.860, Pending_hits = 6231, Reservation_fails = 328065
	L1D_cache_core[11]: Access = 81251, Miss = 69349, Miss_rate = 0.854, Pending_hits = 6187, Reservation_fails = 321215
	L1D_cache_core[12]: Access = 85273, Miss = 72907, Miss_rate = 0.855, Pending_hits = 6363, Reservation_fails = 330292
	L1D_cache_core[13]: Access = 83291, Miss = 71463, Miss_rate = 0.858, Pending_hits = 6272, Reservation_fails = 332158
	L1D_cache_core[14]: Access = 77616, Miss = 66565, Miss_rate = 0.858, Pending_hits = 5774, Reservation_fails = 312880
	L1D_total_cache_accesses = 1218554
	L1D_total_cache_misses = 1044540
	L1D_total_cache_miss_rate = 0.8572
	L1D_total_cache_pending_hits = 92245
	L1D_total_cache_reservation_fails = 4870837
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.092
L1C_cache:
	L1C_total_cache_accesses = 129024
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3254
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 79458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 91864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 654350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4832766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 128544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3254
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 390190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 844998
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1474
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8886
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 825672
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 129024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 392882
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 846472

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 4100547
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 44507
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 687712
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3254
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 38071
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 8886
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2605, 1986, 1686, 1906, 2064, 2305, 2117, 1904, 2554, 2532, 2127, 2264, 2077, 1966, 2081, 2434, 2124, 2447, 2007, 2181, 2523, 2368, 1984, 2189, 2035, 2331, 2141, 2139, 2199, 1768, 2204, 2334, 2291, 2340, 2435, 2006, 2179, 2322, 2076, 2221, 1997, 2010, 1799, 1917, 2130, 1784, 1947, 2227, 
gpgpu_n_tot_thrd_icount = 50353632
gpgpu_n_tot_w_icount = 1573551
gpgpu_n_stall_shd_mem = 5357499
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 654350
gpgpu_n_mem_write_global = 392882
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2058014
gpgpu_n_store_insn = 646576
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4128768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3254
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3254
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4541633
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 812612
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9895659	W0_Idle:156946	W0_Scoreboard:2661026	W1:334841	W2:163276	W3:107185	W4:79384	W5:60274	W6:53073	W7:45928	W8:40602	W9:34098	W10:29059	W11:25384	W12:23482	W13:20380	W14:18917	W15:16504	W16:15101	W17:14581	W18:12852	W19:12950	W20:13632	W21:14482	W22:13464	W23:14025	W24:13552	W25:11594	W26:6897	W27:5742	W28:2244	W29:1287	W30:121	W31:0	W32:368640
single_issue_nums: WS0:783521	WS1:790030	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5234800 {8:654350,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15731504 {40:392671,72:63,136:148,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 104696000 {40:2617400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3147112 {8:393389,}
traffic_breakdown_memtocore[INST_ACC_R] = 12000 {40:300,}
maxmflatency = 1760 
max_icnt2mem_latency = 1453 
maxmrqlatency = 1167 
max_icnt2sh_latency = 277 
averagemflatency = 428 
avg_icnt2mem_latency = 90 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 108 
mrq_lat_table:88160 	32187 	22221 	16851 	102912 	22881 	13883 	7005 	2735 	319 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	600525 	1566458 	804712 	39124 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	30 	6 	194668 	109395 	261018 	379154 	102016 	981 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	84041 	90117 	99244 	178722 	1528929 	1029521 	245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	142 	809 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       120       128       128       128        80        96       164       228       120       100        72        73        60        56 
dram[1]:       128       120       120       120       124        88       180       120       204       256       128        96        59        92        60        80 
dram[2]:       128       116       128       128        92       124        96       112       244       172       112       104        76        76        56        72 
dram[3]:       128       128       128       112       112       128       100       108       204       224        80       104        84        69        80        72 
dram[4]:       128       128       128       128       104       128       136       136       176       176       128        92        88        64       112        84 
dram[5]:       128       116       128       120       128       128       164        96       216       188       104        96        84        68        80        56 
maximum service time to same row:
dram[0]:     21609     16712     14637     21387      9338     10888     18612     14331     35417     40647     15537     17736     11813     14281     16228     16548 
dram[1]:     14922     12192     13641      8531     10013     18405     24328     12560     34237     37209     12398     10645     21550     13534     24102     11347 
dram[2]:     16837      7719      8168     10537      7822      6477     23247     13229     29159     41513     10878     11773     13831     11812     19268     22880 
dram[3]:     18216     16709      9605     22386      6618      7568     15062     19223     46731     37401     17956     12157     13586     13767     13325     19162 
dram[4]:     17848     10788     27479     11069      9026      8268     18146     19226     40479     37519     17070     12437     11901     12555     24838     21557 
dram[5]:     15767     16559     34947     14463     11737      8069     21400     14791     40616     53129     17185     16248     12313     14503     18712     13072 
average row accesses per activate:
dram[0]:  8.676960  8.128756  8.368182  8.270642  7.129979  7.297873 10.229323 11.506494 16.863014 15.779762  8.074928  7.768802  6.750000  6.991919  7.392157  7.369347 
dram[1]:  8.051724  7.989858  7.668831  7.806186  7.221532  7.122330  9.781022 10.249098 18.793894 16.585365  8.689321  7.595855  6.420039  6.800000  6.925581  6.736842 
dram[2]:  8.443128  7.565454  7.522089  7.527027  7.240506  7.117202 11.204082 10.393617 17.132868 15.045685  8.169591  7.528986  6.679358  6.269422  6.970521  6.552381 
dram[3]:  7.903491  8.285714  8.171247  7.663951  6.810606  7.157676 10.530075 11.124514 15.877778 14.762712  7.737662  7.506460  6.372973  6.694280  7.290993  6.655914 
dram[4]:  8.583143  8.185996  8.142232  7.844350  7.152577  6.946322 10.293893  9.956364 20.876923 16.012579  7.754237  7.656250  6.632184  6.420952  7.212048  7.334107 
dram[5]:  8.041759  8.095949  7.963801  8.154684  7.418803  7.078390 11.382978  9.953405 19.451853 18.436619  8.372727  7.887097  6.714868  7.294491  7.326582  7.043084 
average row locality = 309156/37892 = 8.158873
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       285       312       328       318       343       348       146       131         6        19       202       213       297       354       274       269 
dram[1]:       274       332       321       331       335       339       163       139        11        14       165       207       324       314       294       279 
dram[2]:       318       339       334       335       337       353       147       164        12        18       171       229       342       343       284       299 
dram[3]:       304       299       336       341       353       336       164       151        14        15       194       221       342       340       302       262 
dram[4]:       295       309       346       333       340       340       149       157        13        26       199       221       335       335       280       272 
dram[5]:       320       321       319       338       331       348       145       157         9        10       218       218       324       339       256       287 
total dram writes = 23576
bank skew: 354/6 = 59.00
chip skew: 4025/3842 = 1.05
average mf latency per bank:
dram[0]:      27927     22885     23337     21681     24670     21921     83631     80259   6513122   1723311     94421     67940     22919     17168     25150     23069
dram[1]:      30100     21572     24422     21335     25449     22146     76367     76301   3716525   2412002    118269     70508     21317     19409     23825     22283
dram[2]:      26119     35617     23900     34146     25228    137614     82731    106478   3380956   3102462    114813    105189     20762     28908     25949     34581
dram[3]:      27934     23575     24065     19246     23732     22124     74932     72877   2859453   2201772    100057     65602     20452     17703     23907     23041
dram[4]:      25730     22946     20887     20585     22549     22383     73054     67305   2745147   1318220     75767     66779     18987     17811     23647     23211
dram[5]:      22845     23872     21932     21730     22286     22568     74608     71370   3777572   3573105     66147     70133     18342     18931     24216     23240
maximum mf latency per bank:
dram[0]:       1570      1293      1677      1419      1531      1293      1525      1311      1421      1257      1304      1443      1349      1442      1545      1469
dram[1]:       1473      1533      1504      1416      1544      1275      1584      1298      1239      1287      1268      1495      1494      1367      1469      1401
dram[2]:       1424      1666      1463      1726      1489      1760      1460      1714      1328      1508      1405      1654      1400      1671      1506      1671
dram[3]:       1403      1336      1523      1305      1627      1336      1478      1420      1267      1156      1544      1329      1393      1435      1407      1343
dram[4]:       1460      1396      1446      1499      1437      1506      1468      1448      1208      1107      1344      1445      1447      1372      1424      1431
dram[5]:       1309      1388      1307      1430      1386      1749      1377      1515      1140      1175      1278      1320      1299      1474      1307      1325
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658685 n_nop=594971 n_act=5997 n_pre=5981 n_ref_event=944873056 n_req=50158 n_rd=46915 n_rd_L2_A=0 n_write=0 n_wr_bk=5159 bw_util=0.1581
n_activity=270819 dram_eff=0.3846
bk0: 3423a 629992i bk1: 3540a 626853i bk2: 3436a 628420i bk3: 3356a 628268i bk4: 3145a 627396i bk5: 3159a 629085i bk6: 2628a 639947i bk7: 2577a 640100i bk8: 2456a 647024i bk9: 2640a 646650i bk10: 2616a 638075i bk11: 2592a 636393i bk12: 2788a 630396i bk13: 3106a 624868i bk14: 2753a 632559i bk15: 2700a 631836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880617
Row_Buffer_Locality_read = 0.912054
Row_Buffer_Locality_write = 0.425840
Bank_Level_Parallism = 2.070458
Bank_Level_Parallism_Col = 0.000007
Bank_Level_Parallism_Ready = 1.335276
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.158115 
total_CMD = 658685 
util_bw = 104148 
Wasted_Col = 79962 
Wasted_Row = 35459 
Idle = 439116 

BW Util Bottlenecks: 
RCDc_limit = 37424 
RCDWRc_limit = 8622 
WTRc_limit = 8449 
RTWc_limit = 30733 
CCDLc_limit = 36266 
rwq = 0 
CCDLc_limit_alone = 29602 
WTRc_limit_alone = 7990 
RTWc_limit_alone = 24528 

Commands details: 
total_CMD = 658685 
n_nop = 594971 
Read = 46915 
Write = 0 
L2_Alloc = 0 
L2_WB = 5159 
n_act = 5997 
n_pre = 5981 
n_ref = 944873056 
n_req = 50158 
total_req = 52074 

Dual Bus Interface Util: 
issued_total_row = 11978 
issued_total_col = 52074 
Row_Bus_Util =  0.018185 
CoL_Bus_Util = 0.079058 
Either_Row_CoL_Bus_Util = 0.096729 
Issued_on_Two_Bus_Simul_Util = 0.000513 
issued_two_Eff = 0.005305 
queue_avg = 2.306254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658685 n_nop=593013 n_act=6375 n_pre=6359 n_ref_event=0 n_req=51396 n_rd=48104 n_rd_L2_A=0 n_write=0 n_wr_bk=5221 bw_util=0.1619
n_activity=276976 dram_eff=0.3851
bk0: 3516a 629222i bk1: 3693a 625885i bk2: 3306a 627929i bk3: 3524a 625821i bk4: 3214a 627689i bk5: 3392a 625720i bk6: 2558a 639198i bk7: 2733a 638374i bk8: 2456a 647628i bk9: 2712a 644832i bk10: 2518a 638648i bk11: 2729a 636247i bk12: 2985a 627328i bk13: 3204a 624489i bk14: 2720a 632394i bk15: 2844a 632754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876099
Row_Buffer_Locality_read = 0.908531
Row_Buffer_Locality_write = 0.402187
Bank_Level_Parallism = 2.073776
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.319920
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.161914 
total_CMD = 658685 
util_bw = 106650 
Wasted_Col = 82824 
Wasted_Row = 36755 
Idle = 432456 

BW Util Bottlenecks: 
RCDc_limit = 39599 
RCDWRc_limit = 8894 
WTRc_limit = 8281 
RTWc_limit = 32639 
CCDLc_limit = 37174 
rwq = 0 
CCDLc_limit_alone = 30393 
WTRc_limit_alone = 7861 
RTWc_limit_alone = 26278 

Commands details: 
total_CMD = 658685 
n_nop = 593013 
Read = 48104 
Write = 0 
L2_Alloc = 0 
L2_WB = 5221 
n_act = 6375 
n_pre = 6359 
n_ref = 0 
n_req = 51396 
total_req = 53325 

Dual Bus Interface Util: 
issued_total_row = 12734 
issued_total_col = 53325 
Row_Bus_Util =  0.019332 
CoL_Bus_Util = 0.080957 
Either_Row_CoL_Bus_Util = 0.099702 
Issued_on_Two_Bus_Simul_Util = 0.000588 
issued_two_Eff = 0.005893 
queue_avg = 2.351087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35109
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658685 n_nop=590465 n_act=6691 n_pre=6675 n_ref_event=0 n_req=53207 n_rd=49736 n_rd_L2_A=0 n_write=0 n_wr_bk=5495 bw_util=0.1677
n_activity=293520 dram_eff=0.3763
bk0: 3333a 628995i bk1: 3891a 624656i bk2: 3487a 627323i bk3: 3624a 625821i bk4: 3161a 628449i bk5: 3476a 625735i bk6: 2640a 639063i bk7: 2821a 638760i bk8: 2444a 646482i bk9: 2952a 644839i bk10: 2622a 636961i bk11: 2888a 632561i bk12: 2986a 629160i bk13: 3424a 622027i bk14: 2830a 632387i bk15: 3157a 629145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874377
Row_Buffer_Locality_read = 0.907411
Row_Buffer_Locality_write = 0.401037
Bank_Level_Parallism = 2.026475
Bank_Level_Parallism_Col = 1.976901
Bank_Level_Parallism_Ready = 1.320070
write_to_read_ratio_blp_rw_average = 0.259838
GrpLevelPara = 1.463164 

BW Util details:
bwutil = 0.167701 
total_CMD = 658685 
util_bw = 110462 
Wasted_Col = 87948 
Wasted_Row = 39879 
Idle = 420396 

BW Util Bottlenecks: 
RCDc_limit = 42241 
RCDWRc_limit = 9529 
WTRc_limit = 8887 
RTWc_limit = 33010 
CCDLc_limit = 38580 
rwq = 0 
CCDLc_limit_alone = 31634 
WTRc_limit_alone = 8388 
RTWc_limit_alone = 26563 

Commands details: 
total_CMD = 658685 
n_nop = 590465 
Read = 49736 
Write = 0 
L2_Alloc = 0 
L2_WB = 5495 
n_act = 6691 
n_pre = 6675 
n_ref = 0 
n_req = 53207 
total_req = 55231 

Dual Bus Interface Util: 
issued_total_row = 13366 
issued_total_col = 55231 
Row_Bus_Util =  0.020292 
CoL_Bus_Util = 0.083850 
Either_Row_CoL_Bus_Util = 0.103570 
Issued_on_Two_Bus_Simul_Util = 0.000572 
issued_two_Eff = 0.005526 
queue_avg = 2.464547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46455
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658685 n_nop=591550 n_act=6533 n_pre=6517 n_ref_event=0 n_req=52491 n_rd=49017 n_rd_L2_A=0 n_write=0 n_wr_bk=5444 bw_util=0.1654
n_activity=281810 dram_eff=0.3865
bk0: 3589a 627192i bk1: 3541a 628697i bk2: 3609a 627665i bk3: 3478a 625010i bk4: 3300a 626154i bk5: 3172a 628276i bk6: 2687a 639260i bk7: 2762a 638006i bk8: 2848a 644210i bk9: 2604a 645855i bk10: 2788a 635105i bk11: 2704a 635331i bk12: 3152a 624117i bk13: 3040a 624299i bk14: 2905a 631465i bk15: 2838a 630966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875636
Row_Buffer_Locality_read = 0.908766
Row_Buffer_Locality_write = 0.408175
Bank_Level_Parallism = 2.098228
Bank_Level_Parallism_Col = 2.039131
Bank_Level_Parallism_Ready = 1.340465
write_to_read_ratio_blp_rw_average = 0.266821
GrpLevelPara = 1.487004 

BW Util details:
bwutil = 0.165363 
total_CMD = 658685 
util_bw = 108922 
Wasted_Col = 84306 
Wasted_Row = 36870 
Idle = 428587 

BW Util Bottlenecks: 
RCDc_limit = 39891 
RCDWRc_limit = 9277 
WTRc_limit = 8955 
RTWc_limit = 33122 
CCDLc_limit = 37940 
rwq = 0 
CCDLc_limit_alone = 30681 
WTRc_limit_alone = 8434 
RTWc_limit_alone = 26384 

Commands details: 
total_CMD = 658685 
n_nop = 591550 
Read = 49017 
Write = 0 
L2_Alloc = 0 
L2_WB = 5444 
n_act = 6533 
n_pre = 6517 
n_ref = 0 
n_req = 52491 
total_req = 54461 

Dual Bus Interface Util: 
issued_total_row = 13050 
issued_total_col = 54461 
Row_Bus_Util =  0.019812 
CoL_Bus_Util = 0.082681 
Either_Row_CoL_Bus_Util = 0.101923 
Issued_on_Two_Bus_Simul_Util = 0.000571 
issued_two_Eff = 0.005601 
queue_avg = 2.433783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43378
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658685 n_nop=593317 n_act=6276 n_pre=6260 n_ref_event=0 n_req=51239 n_rd=47886 n_rd_L2_A=0 n_write=0 n_wr_bk=5330 bw_util=0.1616
n_activity=274503 dram_eff=0.3877
bk0: 3528a 628593i bk1: 3500a 627153i bk2: 3454a 627671i bk3: 3417a 627043i bk4: 3204a 628356i bk5: 3232a 628256i bk6: 2590a 639460i bk7: 2621a 637950i bk8: 2704a 645833i bk9: 2532a 646960i bk10: 2556a 636709i bk11: 2741a 634424i bk12: 3100a 627730i bk13: 3038a 627513i bk14: 2748a 632042i bk15: 2921a 630414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877691
Row_Buffer_Locality_read = 0.910391
Row_Buffer_Locality_write = 0.410677
Bank_Level_Parallism = 2.085551
Bank_Level_Parallism_Col = 1.004498
Bank_Level_Parallism_Ready = 1.341267
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.161583 
total_CMD = 658685 
util_bw = 106432 
Wasted_Col = 81902 
Wasted_Row = 35605 
Idle = 434746 

BW Util Bottlenecks: 
RCDc_limit = 38451 
RCDWRc_limit = 9070 
WTRc_limit = 8212 
RTWc_limit = 32160 
CCDLc_limit = 37096 
rwq = 0 
CCDLc_limit_alone = 30099 
WTRc_limit_alone = 7739 
RTWc_limit_alone = 25636 

Commands details: 
total_CMD = 658685 
n_nop = 593317 
Read = 47886 
Write = 0 
L2_Alloc = 0 
L2_WB = 5330 
n_act = 6276 
n_pre = 6260 
n_ref = 0 
n_req = 51239 
total_req = 53216 

Dual Bus Interface Util: 
issued_total_row = 12536 
issued_total_col = 53216 
Row_Bus_Util =  0.019032 
CoL_Bus_Util = 0.080791 
Either_Row_CoL_Bus_Util = 0.099240 
Issued_on_Two_Bus_Simul_Util = 0.000583 
issued_two_Eff = 0.005874 
queue_avg = 2.360465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36047
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=658685 n_nop=594298 n_act=6066 n_pre=6050 n_ref_event=0 n_req=50665 n_rd=47332 n_rd_L2_A=0 n_write=0 n_wr_bk=5290 bw_util=0.1598
n_activity=270445 dram_eff=0.3892
bk0: 3419a 628224i bk1: 3544a 626502i bk2: 3272a 628892i bk3: 3486a 627472i bk4: 3205a 630743i bk5: 3072a 629358i bk6: 2566a 639044i bk7: 2668a 638545i bk8: 2620a 646792i bk9: 2612a 646462i bk10: 2564a 637266i bk11: 2724a 634493i bk12: 2950a 626412i bk13: 3108a 626767i bk14: 2657a 631684i bk15: 2865a 632217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880450
Row_Buffer_Locality_read = 0.912575
Row_Buffer_Locality_write = 0.424242
Bank_Level_Parallism = 2.099540
Bank_Level_Parallism_Col = 2.045196
Bank_Level_Parallism_Ready = 1.323476
write_to_read_ratio_blp_rw_average = 0.272299
GrpLevelPara = 1.488789 

BW Util details:
bwutil = 0.159779 
total_CMD = 658685 
util_bw = 105244 
Wasted_Col = 80657 
Wasted_Row = 34250 
Idle = 438534 

BW Util Bottlenecks: 
RCDc_limit = 37135 
RCDWRc_limit = 8727 
WTRc_limit = 8595 
RTWc_limit = 32067 
CCDLc_limit = 36443 
rwq = 0 
CCDLc_limit_alone = 29653 
WTRc_limit_alone = 8090 
RTWc_limit_alone = 25782 

Commands details: 
total_CMD = 658685 
n_nop = 594298 
Read = 47332 
Write = 0 
L2_Alloc = 0 
L2_WB = 5290 
n_act = 6066 
n_pre = 6050 
n_ref = 0 
n_req = 50665 
total_req = 52622 

Dual Bus Interface Util: 
issued_total_row = 12116 
issued_total_col = 52622 
Row_Bus_Util =  0.018394 
CoL_Bus_Util = 0.079889 
Either_Row_CoL_Bus_Util = 0.097751 
Issued_on_Two_Bus_Simul_Util = 0.000533 
issued_two_Eff = 0.005451 
queue_avg = 2.324202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3242

========= L2 cache stats =========
L2_cache_bank[0]: Access = 250118, Miss = 38111, Miss_rate = 0.152, Pending_hits = 17, Reservation_fails = 108
L2_cache_bank[1]: Access = 244909, Miss = 38323, Miss_rate = 0.156, Pending_hits = 22, Reservation_fails = 5
L2_cache_bank[2]: Access = 249525, Miss = 37148, Miss_rate = 0.149, Pending_hits = 35, Reservation_fails = 5
L2_cache_bank[3]: Access = 247095, Miss = 39811, Miss_rate = 0.161, Pending_hits = 95, Reservation_fails = 215
L2_cache_bank[4]: Access = 251316, Miss = 37547, Miss_rate = 0.149, Pending_hits = 28, Reservation_fails = 2
L2_cache_bank[5]: Access = 284685, Miss = 43173, Miss_rate = 0.152, Pending_hits = 36, Reservation_fails = 116
L2_cache_bank[6]: Access = 250687, Miss = 39922, Miss_rate = 0.159, Pending_hits = 57, Reservation_fails = 5
L2_cache_bank[7]: Access = 246002, Miss = 39372, Miss_rate = 0.160, Pending_hits = 51, Reservation_fails = 111
L2_cache_bank[8]: Access = 246716, Miss = 39067, Miss_rate = 0.158, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[9]: Access = 247197, Miss = 39234, Miss_rate = 0.159, Pending_hits = 44, Reservation_fails = 8
L2_cache_bank[10]: Access = 245505, Miss = 38406, Miss_rate = 0.156, Pending_hits = 25, Reservation_fails = 8
L2_cache_bank[11]: Access = 247364, Miss = 40485, Miss_rate = 0.164, Pending_hits = 15, Reservation_fails = 2
L2_total_cache_accesses = 3011119
L2_total_cache_misses = 470599
L2_total_cache_miss_rate = 0.1563
L2_total_cache_pending_hits = 454
L2_total_cache_reservation_fails = 585
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2328120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68901
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 220067
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16267
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 165342
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 323
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2617400
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393389
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 300
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 55
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 101
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 106
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.426
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=3011119
icnt_total_pkts_simt_to_mem=1047829
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.00349
	minimum = 5
	maximum = 6
Network latency average = 5.00349
	minimum = 5
	maximum = 6
Slowest packet = 4055868
Flit latency average = 5.00349
	minimum = 5
	maximum = 6
Slowest flit = 4056375
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0363326
	minimum = 0.0129327 (at node 0)
	maximum = 0.0688475 (at node 24)
Accepted packet rate average = 0.0363326
	minimum = 0.0159757 (at node 17)
	maximum = 0.0570559 (at node 8)
Injected flit rate average = 0.0363326
	minimum = 0.0129327 (at node 0)
	maximum = 0.0688475 (at node 24)
Accepted flit rate average= 0.0363326
	minimum = 0.0159757 (at node 17)
	maximum = 0.0570559 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.3233 (9 samples)
	minimum = 5 (9 samples)
	maximum = 276.667 (9 samples)
Network latency average = 32.6574 (9 samples)
	minimum = 5 (9 samples)
	maximum = 276.111 (9 samples)
Flit latency average = 32.6568 (9 samples)
	minimum = 5 (9 samples)
	maximum = 276.111 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.139696 (9 samples)
	minimum = 0.0544117 (9 samples)
	maximum = 0.284774 (9 samples)
Accepted packet rate average = 0.139696 (9 samples)
	minimum = 0.0727837 (9 samples)
	maximum = 0.217346 (9 samples)
Injected flit rate average = 0.139706 (9 samples)
	minimum = 0.0544285 (9 samples)
	maximum = 0.284774 (9 samples)
Accepted flit rate average = 0.139706 (9 samples)
	minimum = 0.0727998 (9 samples)
	maximum = 0.217346 (9 samples)
Injected packet size average = 1.00008 (9 samples)
Accepted packet size average = 1.00008 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 44 sec (164 sec)
gpgpu_simulation_rate = 113111 (inst/sec)
gpgpu_simulation_rate = 3042 (cycle/sec)
gpgpu_silicon_slowdown = 230111x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 163672.015625 (ms)
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
