m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA2
vdff
!s110 1734766877
!i10b 1
!s100 Pb?Vl^T[XAL7HY5GD4kJG3
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IHaQgdl1oj<lYzTBIbOLaJ3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3
w1734766620
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF.v
!i122 65
L0 1 10
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1734766877.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vdff_tb
!s110 1734767656
!i10b 1
!s100 W8iD<f2jUaHWzd7DC5F0N3
R0
Ia7]1dfom0im5gJ_6bc6Oh3
R1
R2
w1734767644
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF_TB.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF_TB.v
!i122 67
Z6 L0 2 40
R3
r1
!s85 0
31
!s108 1734767656.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/DFF_TB.v|
!i113 1
R4
R5
vgated_d_latch
Z7 !s110 1734764440
!i10b 1
!s100 E^g_W6H;>=_k4FZd2j@i[1
R0
IAWRVmdAGkoC:Cef613<8d2
R1
R2
w1734764427
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch.v
!i122 62
L0 1 14
R3
r1
!s85 0
31
Z8 !s108 1734764440.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch.v|
!s90 -reportprogress|300|-work|CA3|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch.v|
!i113 1
o-work CA3
R5
vgated_d_latch_tb
R7
!i10b 1
!s100 DV_b[9]CUj9AbM^?=h>6G2
R0
I3_`?Fdl1Y0nd5g:ezSkcW3
R1
R2
w1734764202
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch_TB.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch_TB.v
!i122 63
R6
R3
r1
!s85 0
31
R8
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Gated_D_Latch_TB.v|
!i113 1
R4
R5
vlfsr
Z9 !s110 1734813211
!i10b 1
!s100 >nIGV9GNXX[mOWZ6[jkn`0
R0
IYLfE55>j0H@@@<aCIoT[=2
R1
R2
w1734813173
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR.v
!i122 74
L0 1 28
R3
r1
!s85 0
31
Z10 !s108 1734813211.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR.v|
!i113 1
R4
R5
vlfsr_tb
R9
!i10b 1
!s100 GPWo4nciPVkI0?6j4DQK62
R0
I9RGCaWefO^OkiQ4Pm?8L[2
R1
R2
w1734813202
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB.v
!i122 75
L0 2 52
R3
r1
!s85 0
31
R10
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/LFSR_TB.v|
!i113 1
R4
R5
vmux2to1
R7
!i10b 1
!s100 z;I3Q8LEMWhPgGfADFfiW1
R0
I17UPkI6QgXoOH57lVGG7j2
R1
R2
w1734762208
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Mux2to1.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Mux2to1.v
!i122 64
L0 1 7
R3
r1
!s85 0
31
R8
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Mux2to1.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Mux2to1.v|
!i113 1
R4
R5
vshift_register_24
Z11 !s110 1734889838
!i10b 1
!s100 ?Yz?<CLC@UMb4a[SW=_LG0
R0
IETZkeBQ:M?NB3ekh9Nfee3
R1
R2
Z12 w1734885352
Z13 8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register.v
Z14 FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register.v
!i122 80
L0 1 39
R3
r1
!s85 0
31
Z15 !s108 1734889838.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register.v|
Z16 !s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register.v|
!i113 1
R4
R5
vshift_register_24_tb
Z17 !s110 1734807411
!i10b 1
!s100 @g2:DS_Qg81g0I;O2?W6G0
R0
II33[6ejbf1j]9bB5j?mUa3
R1
R2
Z18 w1734795813
Z19 8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register_TB.v
Z20 FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register_TB.v
!i122 69
L0 2 46
R3
r1
!s85 0
31
Z21 !s108 1734807411.000000
Z22 !s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register_TB.v|
Z23 !s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register_TB.v|
!i113 1
R4
R5
vshift_register_80
R11
!i10b 1
!s100 D016:e[ziCDX@l1Pj4M`<3
R0
IYWN[S^F]EegMbhOkLT]N?0
R1
R2
R12
R13
R14
!i122 80
L0 42 39
R3
r1
!s85 0
31
R15
Z24 !s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA3/Shift_Register.v|
R16
!i113 1
R4
R5
vshift_register_80_tb
R17
!i10b 1
!s100 Y9P::K70VJkYWal26_9hQ1
R0
I0^_gYhM2g_df[joW_Wimj0
R1
R2
R18
R19
R20
!i122 69
L0 50 46
R3
r1
!s85 0
31
R21
R22
R23
!i113 1
R4
R5
