

================================================================
== Vivado HLS Report for 'ifwht'
================================================================
* Date:           Tue May 26 02:04:41 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.linuxdriversmediaplatformvicodecvicodec-codec.c_ifwht_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.205|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  266|  266|  266|  266|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   64|   64|         8|          -|          -|     8|    no    |
        |- Loop 2     |  200|  200|        25|          -|          -|     8|    no    |
        | + Loop 2.1  |   16|   16|         2|          -|          -|     8|    no    |
        | + Loop 2.2  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    2128|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     418|    -|
|Register         |        -|      -|    1044|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1044|    2546|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln102_fu_801_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln105_fu_864_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln119_fu_830_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln120_fu_878_p2   |     +    |      0|  0|  34|           8|          27|
    |add_ln28_fu_466_p2    |     +    |      0|  0|  15|           5|           4|
    |add_ln30_fu_472_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln33_fu_480_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln36_fu_488_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln39_fu_496_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln43_fu_508_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln46_fu_560_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln48_fu_520_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln51_fu_568_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln54_fu_532_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln57_fu_551_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln58_fu_572_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln61_fu_591_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln68_fu_680_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln71_fu_688_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln74_1_fu_696_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln74_fu_662_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln77_fu_704_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln81_fu_716_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln84_fu_770_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln86_fu_728_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln89_fu_778_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln95_fu_740_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln98_fu_760_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln99_fu_782_p2    |     +    |      0|  0|  39|          32|          32|
    |d_1_fu_812_p2         |     +    |      0|  0|  13|           4|           1|
    |d_fu_846_p2           |     +    |      0|  0|  13|           4|           1|
    |i_1_fu_611_p2         |     +    |      0|  0|  13|           4|           1|
    |i_fu_378_p2           |     +    |      0|  0|  13|           4|           1|
    |sub_ln100_fu_789_p2   |     -    |      0|  0|  39|          32|          32|
    |sub_ln101_fu_796_p2   |     -    |      0|  0|  39|          32|          32|
    |sub_ln31_fu_476_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln34_fu_484_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln37_fu_492_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln40_fu_502_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln44_fu_514_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln45_fu_556_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln49_fu_526_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln50_fu_564_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln55_fu_539_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln56_fu_546_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln59_fu_579_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln60_fu_586_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln69_fu_684_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln72_fu_692_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln75_fu_700_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln78_fu_710_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln82_fu_722_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln83_fu_766_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln87_fu_734_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln88_fu_774_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln96_fu_746_p2    |     -    |      0|  0|  39|          32|          32|
    |sub_ln97_fu_753_p2    |     -    |      0|  0|  39|          32|          32|
    |icmp_ln104_fu_840_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln118_fu_806_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln28_fu_372_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln66_fu_605_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln92_fu_395_p2   |   icmp   |      0|  0|  18|          32|           1|
    |or_ln30_fu_384_p2     |    or    |      0|  0|   6|           5|           1|
    |or_ln33_1_fu_411_p2   |    or    |      0|  0|   6|           5|           2|
    |or_ln33_fu_400_p2     |    or    |      0|  0|   6|           5|           2|
    |or_ln36_1_fu_433_p2   |    or    |      0|  0|   6|           5|           3|
    |or_ln36_fu_422_p2     |    or    |      0|  0|   6|           5|           3|
    |or_ln39_1_fu_455_p2   |    or    |      0|  0|   6|           5|           3|
    |or_ln39_fu_444_p2     |    or    |      0|  0|   6|           5|           3|
    |xor_ln68_fu_617_p2    |    xor   |      0|  0|   6|           4|           5|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|2128|        1670|        1632|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  101|         21|    1|         21|
    |block_r_address0       |   27|          5|    5|         25|
    |block_r_address1       |   27|          5|    5|         25|
    |d1_0_reg_334           |    9|          2|    4|          8|
    |d_0_reg_345            |    9|          2|    4|          8|
    |i_0_reg_311            |    9|          2|    4|          8|
    |out_1_rec_reg_322      |    9|          2|    4|          8|
    |output_block_address0  |   62|         15|    5|         75|
    |output_block_address1  |   62|         15|    5|         75|
    |output_block_d0        |   44|          9|   32|        288|
    |output_block_d1        |   50|         11|   32|        352|
    |tmp_0_rec_reg_299      |    9|          2|    5|         10|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  418|         91|  106|        903|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln28_reg_1027              |   5|   0|    5|          0|
    |add_ln46_reg_1068              |  32|   0|   32|          0|
    |add_ln51_reg_1074              |  32|   0|   32|          0|
    |add_ln84_reg_1218              |  32|   0|   32|          0|
    |add_ln89_reg_1224              |  32|   0|   32|          0|
    |add_ln95_reg_1208              |  32|   0|   32|          0|
    |add_ln98_reg_1213              |  32|   0|   32|          0|
    |ap_CS_fsm                      |  20|   0|   20|          0|
    |block_load_1_reg_937           |  32|   0|   32|          0|
    |block_load_2_reg_963           |  32|   0|   32|          0|
    |block_load_3_reg_969           |  32|   0|   32|          0|
    |block_load_4_reg_995           |  32|   0|   32|          0|
    |block_load_5_reg_1001          |  32|   0|   32|          0|
    |block_load_reg_931             |  32|   0|   32|          0|
    |d1_0_reg_334                   |   4|   0|    4|          0|
    |d_0_reg_345                    |   4|   0|    4|          0|
    |d_1_reg_1233                   |   4|   0|    4|          0|
    |d_reg_1247                     |   4|   0|    4|          0|
    |i_0_reg_311                    |   4|   0|    4|          0|
    |i_1_reg_1095                   |   4|   0|    4|          0|
    |i_reg_912                      |   4|   0|    4|          0|
    |icmp_ln92_reg_927              |   1|   0|    1|          0|
    |or_ln_reg_1124                 |   4|   0|    5|          1|
    |out_1_rec_cast2_reg_1080       |   4|   0|    6|          2|
    |out_1_rec_reg_322              |   4|   0|    4|          0|
    |output_block_addr_10_reg_1129  |   4|   0|    5|          1|
    |output_block_addr_11_reg_1135  |   5|   0|    5|          0|
    |output_block_addr_12_reg_1152  |   4|   0|    5|          1|
    |output_block_addr_13_reg_1157  |   5|   0|    5|          0|
    |output_block_addr_14_reg_1174  |   4|   0|    5|          1|
    |output_block_addr_15_reg_1179  |   5|   0|    5|          0|
    |output_block_addr_16_reg_1252  |   5|   0|    5|          0|
    |output_block_addr_17_reg_1238  |   5|   0|    5|          0|
    |output_block_addr_8_reg_1087   |   4|   0|    5|          1|
    |output_block_addr_9_reg_1106   |   4|   0|    5|          1|
    |output_block_addr_reg_899      |   5|   0|    5|          0|
    |output_block_load_1_reg_1118   |  32|   0|   32|          0|
    |output_block_load_2_reg_1140   |  32|   0|   32|          0|
    |output_block_load_3_reg_1146   |  32|   0|   32|          0|
    |output_block_load_4_reg_1162   |  32|   0|   32|          0|
    |output_block_load_5_reg_1168   |  32|   0|   32|          0|
    |output_block_load_reg_1112     |  32|   0|   32|          0|
    |sub_ln31_reg_1032              |  32|   0|   32|          0|
    |sub_ln34_reg_1038              |  32|   0|   32|          0|
    |sub_ln37_reg_1044              |  32|   0|   32|          0|
    |sub_ln40_reg_1050              |  32|   0|   32|          0|
    |sub_ln44_reg_1056              |  32|   0|   32|          0|
    |sub_ln49_reg_1062              |  32|   0|   32|          0|
    |sub_ln69_reg_1184              |  32|   0|   32|          0|
    |sub_ln72_reg_1190              |  32|   0|   32|          0|
    |sub_ln75_reg_1196              |  32|   0|   32|          0|
    |sub_ln78_reg_1202              |  32|   0|   32|          0|
    |tmp_0_rec_reg_299              |   5|   0|    5|          0|
    |xor_ln68_reg_1100              |   4|   0|    4|          0|
    |zext_ln30_reg_917              |   4|   0|   64|         60|
    |zext_ln33_1_reg_953            |   3|   0|   64|         61|
    |zext_ln33_reg_943              |   4|   0|   64|         60|
    |zext_ln36_1_reg_985            |   3|   0|   64|         61|
    |zext_ln36_reg_975              |   4|   0|   64|         60|
    |zext_ln39_1_reg_1017           |   2|   0|   64|         62|
    |zext_ln39_reg_1007             |   3|   0|   64|         61|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1044|   0| 1477|        433|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     ifwht    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     ifwht    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     ifwht    | return value |
|ap_done                | out |    1| ap_ctrl_hs |     ifwht    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     ifwht    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     ifwht    | return value |
|block_r_address0       | out |    5|  ap_memory |    block_r   |     array    |
|block_r_ce0            | out |    1|  ap_memory |    block_r   |     array    |
|block_r_q0             |  in |   32|  ap_memory |    block_r   |     array    |
|block_r_address1       | out |    5|  ap_memory |    block_r   |     array    |
|block_r_ce1            | out |    1|  ap_memory |    block_r   |     array    |
|block_r_q1             |  in |   32|  ap_memory |    block_r   |     array    |
|output_block_address0  | out |    5|  ap_memory | output_block |     array    |
|output_block_ce0       | out |    1|  ap_memory | output_block |     array    |
|output_block_we0       | out |    1|  ap_memory | output_block |     array    |
|output_block_d0        | out |   32|  ap_memory | output_block |     array    |
|output_block_q0        |  in |   32|  ap_memory | output_block |     array    |
|output_block_address1  | out |    5|  ap_memory | output_block |     array    |
|output_block_ce1       | out |    1|  ap_memory | output_block |     array    |
|output_block_we1       | out |    1|  ap_memory | output_block |     array    |
|output_block_d1        | out |   32|  ap_memory | output_block |     array    |
|output_block_q1        |  in |   32|  ap_memory | output_block |     array    |
|intra                  |  in |   32|   ap_none  |     intra    |    scalar    |
+-----------------------+-----+-----+------------+--------------+--------------+

