[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7523       tick       3530537       1554043       1500376       3530537 
      2   7523       tick       5309886       2438861       2415115       5309886 
      3   7523       tick       5290866       2428510       2405040       5290866 
      4   7523       tick       5306222       2435997       2417363       5306222 
      5   7523       tick       5313937       2439902       2421371       5313937 
      6   7523       tick       5308874       2436739       2417873       5308874 
      7   7523       tick       5309010       2437476       2417726       5309010 
      8   7523       tick       5321622       2441828       2425492       5321622 
      9   7523       tick       5305148       2436200       2419082       5305148 
     10   7523       tick       5297502       2432516       2413930       5297502 
     11   7523       tick       5306255       2435750       2418372       5306255 
     12   7523       tick       5312696       2440624       2422549       5312696 
     13   7523       tick       5127938       2353799       2334112       5127938 
     14   7523       tick       5472619       2514381       2491695       5472619 
     15   7523       tick       5319245       2440689       2403898       5319245 
     16   7523       tick       5317558       2438712       2412520       5317558 
     17   7523       tick       5312839       2437524       2397473       5312839 
     18   7523       tick       5310317       2436338       2399479       5310317 
     19   7523       exit       4599298       2109415       2080892       4599298 
