## 2021-01-28 YUIC: Changed the year of copyright from 2020 to 2021
################################################################################
##
## This file describes hardware specific parameters of device CYT4BFBCHS.
##
## Generation time: 2020-03-04 05:57:19
## Generator version: HOBTO FW Generator version 1.6.0.113.
## SASgen revision: 2.4.0
## Generation sources (traceability):
## - MXS40-IP-SFLASH-TVIIBH8M.xlsm            02/03/2020 11:13:59 PM +0000  rev.289987
## - MXS40-IP-PERI.xlsm                       02/04/2020 03:42:53 AM +0000  rev.290031
## - MXS40-IP-CPUSS-M7.xlsm                   02/03/2020 08:47:26 AM +0000  rev.289844
## - MXS40-IP-CRYPTO.xlsm                     02/04/2020 03:42:53 AM +0000  rev.290031
## - MXS40-IP-FAULT.xlsm                      02/04/2020 03:42:53 AM +0000  rev.290031
## - MXS40-IP-IPC.xlsm                        02/04/2020 03:42:53 AM +0000  rev.290031
## - MXS40-IP-PROT.xlsm                       02/04/2020 03:42:53 AM +0000  rev.290031
## - MXS40-IP-FLASHC-M4.xlsm                  02/07/2020 04:41:47 AM +0000  rev.290831
## - MXS40-IP-SRSS.xlsm                       02/11/2020 08:50:02 PM +0000  rev.291488
## - MXS40-IP-DW.xlsm                         02/04/2020 03:42:53 AM +0000  rev.290031
## - MXS40-IP-DMAC.xlsm                       02/04/2020 03:42:53 AM +0000  rev.290031
## - MXS40-IP-EFUSE.xlsm                      01/15/2020 01:17:55 AM +0000  rev.285975
## - MXS40-IP-DFT.xlsm                        01/28/2020 01:52:33 PM +0000  rev.288880
## - MXS40-IP-IOSS.xlsm                       02/06/2020 07:51:13 PM +0000  rev.290777
## - MXS40-IP-SMARTIO.xlsm                    10/30/2019 07:08:41 AM +0000  rev.272057
## - MXS40-IP-TCPWM.xlsm                      02/04/2020 03:42:53 AM +0000  rev.290031
## - MXS40-IP-EVTGEN.xlsm                     10/30/2019 07:12:20 AM +0000  rev.272060
## - MXS40-IP-SMIF.xlsm                       02/04/2020 03:42:53 AM +0000  rev.290031
## - MXS40-IP-SDHC.xlsm                       02/04/2020 03:42:53 AM +0000  rev.290031
## - MXS40-IP-ETH.xlsm                        02/07/2020 09:53:32 PM +0000  rev.291031
## - MXS40-IP-LIN.xlsm                        10/30/2019 07:14:28 AM +0000  rev.272061
## - MXS40-IP-CANFD.xlsm                      02/04/2020 03:42:53 AM +0000  rev.290031
## - MXS40-IP-FLEXRAY.xlsm                    07/02/2018 05:04:46 PM +0000  rev.199503
## - MXS40-IP-SCB.xlsm                        02/10/2020 02:39:39 AM +0000  rev.291121
## - MXS40-IP-AUDIOSS.xlsm                    01/31/2020 04:16:57 PM +0000  rev.289618
## - MXS40-IP-PASS.xlsm                       02/11/2020 08:28:38 AM +0000  rev.291385
## - MXS40-IP-SYSTEM-M7.xlsm                  02/11/2020 10:21:56 PM +0000  rev.291498
## - /proj/gpfs/tomw/sas_data/mxs40/MXS40-Product-TVIIBH8M.xlsm 01/20/2020 02:06:20 AM +0000  rev.286615
##
## MPN Hash                       : 8997718ADDF7288F63F7A4EFA5CE8C2B326742DCC20C450697AF2D2887E97126
## Product File Hash              : 4B711D4E2958B645FB10B780EE2236728ED5602629FA327D8980868CF755A6FA
## Unrolled reg map File Hash     : 0931BC39205232CCBFB9A5E43E3C9759EB1A6FB73E422C33181E6D84B2203B8D
## Not Unrolled reg map File Hash : 7C03F1A4FE6CABC34A84676E3DB0B0C1403CCFD05B575E7A238CEAE9662E5259
##
## Do not edit this file manually.
## Any change might compromise the safety integrity level of
## the software partition it is contained in.
## 
## (c) 2017-2022, Cypress Semiconductor Corporation (an Infineon company) or
## an affiliate of Cypress Semiconductor Corporation.  All rights reserved.
## This software, including source code, documentation and related materials
## ("Software") is owned by Cypress Semiconductor Corporation or one of
## its affiliates ("Cypress") and is protected by and subject to worldwide
## patent protection (United States and foreign), United States copyright laws
## and international treaty provisions.  Therefore, you may use this Software
## only as provided in the license agreement accompanying the software package
## from which you obtained this Software ("EULA").
## If no EULA applies, Cypress hereby grants you a personal, non-exclusive,
## non-transferable license to copy, modify,
## and compile the Software source code solely for use in connection
## with Cypress's integrated circuit products.
## Any reproduction, modification, translation, compilation,
## or representation of this Software except as specified above is prohibited
## without the express written permission of Cypress.
## Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND,
## EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT,
## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
## Cypress reserves the right to make changes to the Software without notice.
## Cypress does not assume any liability arising out of the application or
## use of the Software or any product or circuit described in the Software.
## Cypress does not authorize its products for use in any products
## where a malfunction or failure of the Cypress product may reasonably be
## expected to result in significant property damage,
## injury or death ("High Risk Product"). By including Cypress's product
## in a High Risk Product, the manufacturer of such system or application
## assumes all risk of such use and in doing so agrees to indemnify Cypress
## against all liability.
##
################################################################################


################################################################################
#
# AUDIOSS
#
AUDIOSS.instances:0,1,2
AUDIOSS.0.interrupt.i2s:564
AUDIOSS.0.pins.CLK_I2S_IF:AUDIOSS_0_CLK_I2S_IF
AUDIOSS.0.pins.MCLK:AUDIOSS_0_MCLK
AUDIOSS.0.pins.RX_SCK:AUDIOSS_0_RX_SCK
AUDIOSS.0.pins.RX_SDI:AUDIOSS_0_RX_SDI
AUDIOSS.0.pins.RX_WS:AUDIOSS_0_RX_WS
AUDIOSS.0.pins.TX_SCK:AUDIOSS_0_TX_SCK
AUDIOSS.0.pins.TX_SDO:AUDIOSS_0_TX_SDO
AUDIOSS.0.pins.TX_WS:AUDIOSS_0_TX_WS
AUDIOSS.0.trigg.OUTPUT.TR_I2S_RX_REQ.signal:AUDIOSS_0_TR_I2S_RX_REQ
AUDIOSS.0.trigg.OUTPUT.TR_I2S_TX_REQ.signal:AUDIOSS_0_TR_I2S_TX_REQ
AUDIOSS.0.trigg.TO.CPUSS.DW1_TR_IN.signals:AUDIOSS_0_TR_I2S_RX_REQ,AUDIOSS_0_TR_I2S_TX_REQ
AUDIOSS.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:AUDIOSS_0_TR_I2S_RX_REQ,AUDIOSS_0_TR_I2S_TX_REQ
AUDIOSS.0.trigg.TO.TR_GROUP.9.INPUT.signals:AUDIOSS_0_TR_I2S_RX_REQ,AUDIOSS_0_TR_I2S_TX_REQ
AUDIOSS.0.I2S.I2S:1
AUDIOSS.0.I2S.I2S_RX_TX:1
AUDIOSS.0.PDM.PDM:0
AUDIOSS.1.interrupt.i2s:565
AUDIOSS.1.pins.CLK_I2S_IF:AUDIOSS_1_CLK_I2S_IF
AUDIOSS.1.pins.MCLK:AUDIOSS_1_MCLK
AUDIOSS.1.pins.RX_SCK:AUDIOSS_1_RX_SCK
AUDIOSS.1.pins.RX_SDI:AUDIOSS_1_RX_SDI
AUDIOSS.1.pins.RX_WS:AUDIOSS_1_RX_WS
AUDIOSS.1.pins.TX_SCK:AUDIOSS_1_TX_SCK
AUDIOSS.1.pins.TX_SDO:AUDIOSS_1_TX_SDO
AUDIOSS.1.pins.TX_WS:AUDIOSS_1_TX_WS
AUDIOSS.1.trigg.OUTPUT.TR_I2S_RX_REQ.signal:AUDIOSS_1_TR_I2S_RX_REQ
AUDIOSS.1.trigg.OUTPUT.TR_I2S_TX_REQ.signal:AUDIOSS_1_TR_I2S_TX_REQ
AUDIOSS.1.trigg.TO.CPUSS.DW1_TR_IN.signals:AUDIOSS_1_TR_I2S_RX_REQ,AUDIOSS_1_TR_I2S_TX_REQ
AUDIOSS.1.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:AUDIOSS_1_TR_I2S_RX_REQ,AUDIOSS_1_TR_I2S_TX_REQ
AUDIOSS.1.trigg.TO.TR_GROUP.9.INPUT.signals:AUDIOSS_1_TR_I2S_RX_REQ,AUDIOSS_1_TR_I2S_TX_REQ
AUDIOSS.1.I2S.I2S:1
AUDIOSS.1.I2S.I2S_RX_TX:1
AUDIOSS.1.PDM.PDM:0
AUDIOSS.2.interrupt.i2s:566
AUDIOSS.2.pins.CLK_I2S_IF:AUDIOSS_2_CLK_I2S_IF
AUDIOSS.2.pins.MCLK:AUDIOSS_2_MCLK
AUDIOSS.2.pins.RX_SCK:AUDIOSS_2_RX_SCK
AUDIOSS.2.pins.RX_SDI:AUDIOSS_2_RX_SDI
AUDIOSS.2.pins.RX_WS:AUDIOSS_2_RX_WS
AUDIOSS.2.pins.TX_SCK:AUDIOSS_2_TX_SCK
AUDIOSS.2.pins.TX_SDO:AUDIOSS_2_TX_SDO
AUDIOSS.2.pins.TX_WS:AUDIOSS_2_TX_WS
AUDIOSS.2.trigg.OUTPUT.TR_I2S_RX_REQ.signal:AUDIOSS_2_TR_I2S_RX_REQ
AUDIOSS.2.trigg.OUTPUT.TR_I2S_TX_REQ.signal:AUDIOSS_2_TR_I2S_TX_REQ
AUDIOSS.2.trigg.TO.CPUSS.DW1_TR_IN.signals:AUDIOSS_2_TR_I2S_RX_REQ,AUDIOSS_2_TR_I2S_TX_REQ
AUDIOSS.2.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:AUDIOSS_2_TR_I2S_RX_REQ,AUDIOSS_2_TR_I2S_TX_REQ
AUDIOSS.2.trigg.TO.TR_GROUP.9.INPUT.signals:AUDIOSS_2_TR_I2S_RX_REQ,AUDIOSS_2_TR_I2S_TX_REQ
AUDIOSS.2.I2S.I2S:1
AUDIOSS.2.I2S.I2S_RX_TX:1
AUDIOSS.2.PDM.PDM:0

################################################################################
#
# BACKUP
#
BACKUP.regBaseAddr:0x40270000
BACKUP.DdcName:mxs40srss_ver3
BACKUP.VersionSuffix:_ver3p2

################################################################################
#
# BIST
#
BIST.DdcName:mxdft
BIST.VersionSuffix:

################################################################################
#
# CANFD
#
CANFD.instances:0,1
CANFD.0.interrupt0:69
CANFD.0.interrupt1:70
CANFD.0.interrupts0.0:73
CANFD.0.interrupts0.1:74
CANFD.0.interrupts0.2:75
CANFD.0.interrupts0.3:76
CANFD.0.interrupts0.4:77
CANFD.0.interrupts1.0:78
CANFD.0.interrupts1.1:79
CANFD.0.interrupts1.2:80
CANFD.0.interrupts1.3:81
CANFD.0.interrupts1.4:82
CANFD.0.pins.TTCAN_RX:CANFD_0_TTCAN_RX_0,CANFD_0_TTCAN_RX_1,CANFD_0_TTCAN_RX_2,CANFD_0_TTCAN_RX_3,CANFD_0_TTCAN_RX_4
CANFD.0.pins.TTCAN_TX:CANFD_0_TTCAN_TX_0,CANFD_0_TTCAN_TX_1,CANFD_0_TTCAN_TX_2,CANFD_0_TTCAN_TX_3,CANFD_0_TTCAN_TX_4
CANFD.0.regBaseAddr:0x40520000
CANFD.0.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:CANFD_0_TR_EVT_SWT_IN_0,CANFD_0_TR_EVT_SWT_IN_1,CANFD_0_TR_EVT_SWT_IN_2,CANFD_0_TR_EVT_SWT_IN_3,CANFD_0_TR_EVT_SWT_IN_4
CANFD.0.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:CANFD_0_TR_EVT_SWT_IN_0,CANFD_0_TR_EVT_SWT_IN_1,CANFD_0_TR_EVT_SWT_IN_2,CANFD_0_TR_EVT_SWT_IN_3,CANFD_0_TR_EVT_SWT_IN_4
CANFD.0.trigg.FROM.CPUSS.DW0_TR_OUT.signals:CANFD_0_TR_DBG_DMA_ACK_0,CANFD_0_TR_DBG_DMA_ACK_1,CANFD_0_TR_DBG_DMA_ACK_2,CANFD_0_TR_DBG_DMA_ACK_3,CANFD_0_TR_DBG_DMA_ACK_4
CANFD.0.trigg.FROM.CPUSS.ZERO.signals:CANFD_0_TR_EVT_SWT_IN_0,CANFD_0_TR_EVT_SWT_IN_1,CANFD_0_TR_EVT_SWT_IN_2,CANFD_0_TR_EVT_SWT_IN_3,CANFD_0_TR_EVT_SWT_IN_4
CANFD.0.trigg.FROM.FLEXRAY.0.TR_TINT0_OUT.signals:CANFD_0_TR_EVT_SWT_IN_0,CANFD_0_TR_EVT_SWT_IN_1,CANFD_0_TR_EVT_SWT_IN_2,CANFD_0_TR_EVT_SWT_IN_3,CANFD_0_TR_EVT_SWT_IN_4
CANFD.0.trigg.INPUT.TR_DBG_DMA_ACK.0.signal:CANFD_0_TR_DBG_DMA_ACK_0
CANFD.0.trigg.INPUT.TR_DBG_DMA_ACK.1.signal:CANFD_0_TR_DBG_DMA_ACK_1
CANFD.0.trigg.INPUT.TR_DBG_DMA_ACK.2.signal:CANFD_0_TR_DBG_DMA_ACK_2
CANFD.0.trigg.INPUT.TR_DBG_DMA_ACK.3.signal:CANFD_0_TR_DBG_DMA_ACK_3
CANFD.0.trigg.INPUT.TR_DBG_DMA_ACK.4.signal:CANFD_0_TR_DBG_DMA_ACK_4
CANFD.0.trigg.INPUT.TR_EVT_SWT_IN.0.signal:CANFD_0_TR_EVT_SWT_IN_0
CANFD.0.trigg.INPUT.TR_EVT_SWT_IN.1.signal:CANFD_0_TR_EVT_SWT_IN_1
CANFD.0.trigg.INPUT.TR_EVT_SWT_IN.2.signal:CANFD_0_TR_EVT_SWT_IN_2
CANFD.0.trigg.INPUT.TR_EVT_SWT_IN.3.signal:CANFD_0_TR_EVT_SWT_IN_3
CANFD.0.trigg.INPUT.TR_EVT_SWT_IN.4.signal:CANFD_0_TR_EVT_SWT_IN_4
CANFD.0.trigg.OUTPUT.TR_DBG_DMA_REQ.0.signal:CANFD_0_TR_DBG_DMA_REQ_0
CANFD.0.trigg.OUTPUT.TR_DBG_DMA_REQ.1.signal:CANFD_0_TR_DBG_DMA_REQ_1
CANFD.0.trigg.OUTPUT.TR_DBG_DMA_REQ.2.signal:CANFD_0_TR_DBG_DMA_REQ_2
CANFD.0.trigg.OUTPUT.TR_DBG_DMA_REQ.3.signal:CANFD_0_TR_DBG_DMA_REQ_3
CANFD.0.trigg.OUTPUT.TR_DBG_DMA_REQ.4.signal:CANFD_0_TR_DBG_DMA_REQ_4
CANFD.0.trigg.OUTPUT.TR_FIFO0.0.signal:CANFD_0_TR_FIFO0_0
CANFD.0.trigg.OUTPUT.TR_FIFO0.1.signal:CANFD_0_TR_FIFO0_1
CANFD.0.trigg.OUTPUT.TR_FIFO0.2.signal:CANFD_0_TR_FIFO0_2
CANFD.0.trigg.OUTPUT.TR_FIFO0.3.signal:CANFD_0_TR_FIFO0_3
CANFD.0.trigg.OUTPUT.TR_FIFO0.4.signal:CANFD_0_TR_FIFO0_4
CANFD.0.trigg.OUTPUT.TR_FIFO1.0.signal:CANFD_0_TR_FIFO1_0
CANFD.0.trigg.OUTPUT.TR_FIFO1.1.signal:CANFD_0_TR_FIFO1_1
CANFD.0.trigg.OUTPUT.TR_FIFO1.2.signal:CANFD_0_TR_FIFO1_2
CANFD.0.trigg.OUTPUT.TR_FIFO1.3.signal:CANFD_0_TR_FIFO1_3
CANFD.0.trigg.OUTPUT.TR_FIFO1.4.signal:CANFD_0_TR_FIFO1_4
CANFD.0.trigg.OUTPUT.TR_TMP_RTP_OUT.0.signal:CANFD_0_TR_TMP_RTP_OUT_0
CANFD.0.trigg.OUTPUT.TR_TMP_RTP_OUT.1.signal:CANFD_0_TR_TMP_RTP_OUT_1
CANFD.0.trigg.OUTPUT.TR_TMP_RTP_OUT.2.signal:CANFD_0_TR_TMP_RTP_OUT_2
CANFD.0.trigg.OUTPUT.TR_TMP_RTP_OUT.3.signal:CANFD_0_TR_TMP_RTP_OUT_3
CANFD.0.trigg.OUTPUT.TR_TMP_RTP_OUT.4.signal:CANFD_0_TR_TMP_RTP_OUT_4
CANFD.0.trigg.TO.CANFD.0.TR_EVT_SWT_IN.signals:CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1,CANFD_0_TR_TMP_RTP_OUT_2,CANFD_0_TR_TMP_RTP_OUT_3,CANFD_0_TR_TMP_RTP_OUT_4
CANFD.0.trigg.TO.CANFD.1.TR_EVT_SWT_IN.signals:CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1,CANFD_0_TR_TMP_RTP_OUT_2,CANFD_0_TR_TMP_RTP_OUT_3,CANFD_0_TR_TMP_RTP_OUT_4
CANFD.0.trigg.TO.CPUSS.DW0_TR_IN.signals:CANFD_0_TR_DBG_DMA_REQ_0,CANFD_0_TR_DBG_DMA_REQ_1,CANFD_0_TR_DBG_DMA_REQ_2,CANFD_0_TR_DBG_DMA_REQ_3,CANFD_0_TR_DBG_DMA_REQ_4,CANFD_0_TR_FIFO0_0,CANFD_0_TR_FIFO0_1,CANFD_0_TR_FIFO0_2,CANFD_0_TR_FIFO0_3,CANFD_0_TR_FIFO0_4,CANFD_0_TR_FIFO1_0,CANFD_0_TR_FIFO1_1,CANFD_0_TR_FIFO1_2,CANFD_0_TR_FIFO1_3,CANFD_0_TR_FIFO1_4,CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1,CANFD_0_TR_TMP_RTP_OUT_2,CANFD_0_TR_TMP_RTP_OUT_3,CANFD_0_TR_TMP_RTP_OUT_4
CANFD.0.trigg.TO.FLEXRAY.0.TR_STPWT_IN.signals:CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1,CANFD_0_TR_TMP_RTP_OUT_2,CANFD_0_TR_TMP_RTP_OUT_3,CANFD_0_TR_TMP_RTP_OUT_4
CANFD.0.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:CANFD_0_TR_DBG_DMA_REQ_0,CANFD_0_TR_DBG_DMA_REQ_1,CANFD_0_TR_DBG_DMA_REQ_2,CANFD_0_TR_DBG_DMA_REQ_3,CANFD_0_TR_DBG_DMA_REQ_4,CANFD_0_TR_FIFO0_0,CANFD_0_TR_FIFO0_1,CANFD_0_TR_FIFO0_2,CANFD_0_TR_FIFO0_3,CANFD_0_TR_FIFO0_4,CANFD_0_TR_FIFO1_0,CANFD_0_TR_FIFO1_1,CANFD_0_TR_FIFO1_2,CANFD_0_TR_FIFO1_3,CANFD_0_TR_FIFO1_4,CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1,CANFD_0_TR_TMP_RTP_OUT_2,CANFD_0_TR_TMP_RTP_OUT_3,CANFD_0_TR_TMP_RTP_OUT_4
CANFD.0.trigg.TO.TR_GROUP.9.INPUT.signals:CANFD_0_TR_DBG_DMA_REQ_0,CANFD_0_TR_DBG_DMA_REQ_1,CANFD_0_TR_DBG_DMA_REQ_2,CANFD_0_TR_DBG_DMA_REQ_3,CANFD_0_TR_DBG_DMA_REQ_4,CANFD_0_TR_FIFO0_0,CANFD_0_TR_FIFO0_1,CANFD_0_TR_FIFO0_2,CANFD_0_TR_FIFO0_3,CANFD_0_TR_FIFO0_4,CANFD_0_TR_FIFO1_0,CANFD_0_TR_FIFO1_1,CANFD_0_TR_FIFO1_2,CANFD_0_TR_FIFO1_3,CANFD_0_TR_FIFO1_4,CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1,CANFD_0_TR_TMP_RTP_OUT_2,CANFD_0_TR_TMP_RTP_OUT_3,CANFD_0_TR_TMP_RTP_OUT_4
CANFD.0.CAN_NR:5
CANFD.0.CANFD_CH.instances:0,1,2,3,4
CANFD.0.CLOCK_CAN.0:PCLK_CANFD0_CLOCK_CAN0
CANFD.0.CLOCK_CAN.1:PCLK_CANFD0_CLOCK_CAN1
CANFD.0.CLOCK_CAN.2:PCLK_CANFD0_CLOCK_CAN2
CANFD.0.CLOCK_CAN.3:PCLK_CANFD0_CLOCK_CAN3
CANFD.0.CLOCK_CAN.4:PCLK_CANFD0_CLOCK_CAN4
CANFD.0.ECC_ADDR_PRESENT:1
CANFD.0.ECC_PRESENT:1
CANFD.0.MRAM_ADDR_WIDTH:14
CANFD.0.MRAM_SIZE:40
CANFD.0.TS_PRESENT:1
CANFD.1.interrupt0:71
CANFD.1.interrupt1:72
CANFD.1.interrupts0.0:83
CANFD.1.interrupts0.1:84
CANFD.1.interrupts0.2:85
CANFD.1.interrupts0.3:86
CANFD.1.interrupts0.4:87
CANFD.1.interrupts1.0:88
CANFD.1.interrupts1.1:89
CANFD.1.interrupts1.2:90
CANFD.1.interrupts1.3:91
CANFD.1.interrupts1.4:92
CANFD.1.pins.TTCAN_RX:CANFD_1_TTCAN_RX_0,CANFD_1_TTCAN_RX_1,CANFD_1_TTCAN_RX_2,CANFD_1_TTCAN_RX_3,CANFD_1_TTCAN_RX_4
CANFD.1.pins.TTCAN_TX:CANFD_1_TTCAN_TX_0,CANFD_1_TTCAN_TX_1,CANFD_1_TTCAN_TX_2,CANFD_1_TTCAN_TX_3,CANFD_1_TTCAN_TX_4
CANFD.1.regBaseAddr:0x40540000
CANFD.1.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:CANFD_1_TR_EVT_SWT_IN_0,CANFD_1_TR_EVT_SWT_IN_1,CANFD_1_TR_EVT_SWT_IN_2,CANFD_1_TR_EVT_SWT_IN_3,CANFD_1_TR_EVT_SWT_IN_4
CANFD.1.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:CANFD_1_TR_EVT_SWT_IN_0,CANFD_1_TR_EVT_SWT_IN_1,CANFD_1_TR_EVT_SWT_IN_2,CANFD_1_TR_EVT_SWT_IN_3,CANFD_1_TR_EVT_SWT_IN_4
CANFD.1.trigg.FROM.CPUSS.DW1_TR_OUT.signals:CANFD_1_TR_DBG_DMA_ACK_0,CANFD_1_TR_DBG_DMA_ACK_1,CANFD_1_TR_DBG_DMA_ACK_2,CANFD_1_TR_DBG_DMA_ACK_3,CANFD_1_TR_DBG_DMA_ACK_4
CANFD.1.trigg.FROM.CPUSS.ZERO.signals:CANFD_1_TR_EVT_SWT_IN_0,CANFD_1_TR_EVT_SWT_IN_1,CANFD_1_TR_EVT_SWT_IN_2,CANFD_1_TR_EVT_SWT_IN_3,CANFD_1_TR_EVT_SWT_IN_4
CANFD.1.trigg.FROM.FLEXRAY.0.TR_TINT0_OUT.signals:CANFD_1_TR_EVT_SWT_IN_0,CANFD_1_TR_EVT_SWT_IN_1,CANFD_1_TR_EVT_SWT_IN_2,CANFD_1_TR_EVT_SWT_IN_3,CANFD_1_TR_EVT_SWT_IN_4
CANFD.1.trigg.INPUT.TR_DBG_DMA_ACK.0.signal:CANFD_1_TR_DBG_DMA_ACK_0
CANFD.1.trigg.INPUT.TR_DBG_DMA_ACK.1.signal:CANFD_1_TR_DBG_DMA_ACK_1
CANFD.1.trigg.INPUT.TR_DBG_DMA_ACK.2.signal:CANFD_1_TR_DBG_DMA_ACK_2
CANFD.1.trigg.INPUT.TR_DBG_DMA_ACK.3.signal:CANFD_1_TR_DBG_DMA_ACK_3
CANFD.1.trigg.INPUT.TR_DBG_DMA_ACK.4.signal:CANFD_1_TR_DBG_DMA_ACK_4
CANFD.1.trigg.INPUT.TR_EVT_SWT_IN.0.signal:CANFD_1_TR_EVT_SWT_IN_0
CANFD.1.trigg.INPUT.TR_EVT_SWT_IN.1.signal:CANFD_1_TR_EVT_SWT_IN_1
CANFD.1.trigg.INPUT.TR_EVT_SWT_IN.2.signal:CANFD_1_TR_EVT_SWT_IN_2
CANFD.1.trigg.INPUT.TR_EVT_SWT_IN.3.signal:CANFD_1_TR_EVT_SWT_IN_3
CANFD.1.trigg.INPUT.TR_EVT_SWT_IN.4.signal:CANFD_1_TR_EVT_SWT_IN_4
CANFD.1.trigg.OUTPUT.TR_DBG_DMA_REQ.0.signal:CANFD_1_TR_DBG_DMA_REQ_0
CANFD.1.trigg.OUTPUT.TR_DBG_DMA_REQ.1.signal:CANFD_1_TR_DBG_DMA_REQ_1
CANFD.1.trigg.OUTPUT.TR_DBG_DMA_REQ.2.signal:CANFD_1_TR_DBG_DMA_REQ_2
CANFD.1.trigg.OUTPUT.TR_DBG_DMA_REQ.3.signal:CANFD_1_TR_DBG_DMA_REQ_3
CANFD.1.trigg.OUTPUT.TR_DBG_DMA_REQ.4.signal:CANFD_1_TR_DBG_DMA_REQ_4
CANFD.1.trigg.OUTPUT.TR_FIFO0.0.signal:CANFD_1_TR_FIFO0_0
CANFD.1.trigg.OUTPUT.TR_FIFO0.1.signal:CANFD_1_TR_FIFO0_1
CANFD.1.trigg.OUTPUT.TR_FIFO0.2.signal:CANFD_1_TR_FIFO0_2
CANFD.1.trigg.OUTPUT.TR_FIFO0.3.signal:CANFD_1_TR_FIFO0_3
CANFD.1.trigg.OUTPUT.TR_FIFO0.4.signal:CANFD_1_TR_FIFO0_4
CANFD.1.trigg.OUTPUT.TR_FIFO1.0.signal:CANFD_1_TR_FIFO1_0
CANFD.1.trigg.OUTPUT.TR_FIFO1.1.signal:CANFD_1_TR_FIFO1_1
CANFD.1.trigg.OUTPUT.TR_FIFO1.2.signal:CANFD_1_TR_FIFO1_2
CANFD.1.trigg.OUTPUT.TR_FIFO1.3.signal:CANFD_1_TR_FIFO1_3
CANFD.1.trigg.OUTPUT.TR_FIFO1.4.signal:CANFD_1_TR_FIFO1_4
CANFD.1.trigg.OUTPUT.TR_TMP_RTP_OUT.0.signal:CANFD_1_TR_TMP_RTP_OUT_0
CANFD.1.trigg.OUTPUT.TR_TMP_RTP_OUT.1.signal:CANFD_1_TR_TMP_RTP_OUT_1
CANFD.1.trigg.OUTPUT.TR_TMP_RTP_OUT.2.signal:CANFD_1_TR_TMP_RTP_OUT_2
CANFD.1.trigg.OUTPUT.TR_TMP_RTP_OUT.3.signal:CANFD_1_TR_TMP_RTP_OUT_3
CANFD.1.trigg.OUTPUT.TR_TMP_RTP_OUT.4.signal:CANFD_1_TR_TMP_RTP_OUT_4
CANFD.1.trigg.TO.CANFD.0.TR_EVT_SWT_IN.signals:CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1,CANFD_1_TR_TMP_RTP_OUT_2,CANFD_1_TR_TMP_RTP_OUT_3,CANFD_1_TR_TMP_RTP_OUT_4
CANFD.1.trigg.TO.CANFD.1.TR_EVT_SWT_IN.signals:CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1,CANFD_1_TR_TMP_RTP_OUT_2,CANFD_1_TR_TMP_RTP_OUT_3,CANFD_1_TR_TMP_RTP_OUT_4
CANFD.1.trigg.TO.CPUSS.DW0_TR_IN.signals:CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1,CANFD_1_TR_TMP_RTP_OUT_2,CANFD_1_TR_TMP_RTP_OUT_3,CANFD_1_TR_TMP_RTP_OUT_4
CANFD.1.trigg.TO.CPUSS.DW1_TR_IN.signals:CANFD_1_TR_DBG_DMA_REQ_0,CANFD_1_TR_DBG_DMA_REQ_1,CANFD_1_TR_DBG_DMA_REQ_2,CANFD_1_TR_DBG_DMA_REQ_3,CANFD_1_TR_DBG_DMA_REQ_4,CANFD_1_TR_FIFO0_0,CANFD_1_TR_FIFO0_1,CANFD_1_TR_FIFO0_2,CANFD_1_TR_FIFO0_3,CANFD_1_TR_FIFO0_4,CANFD_1_TR_FIFO1_0,CANFD_1_TR_FIFO1_1,CANFD_1_TR_FIFO1_2,CANFD_1_TR_FIFO1_3,CANFD_1_TR_FIFO1_4
CANFD.1.trigg.TO.FLEXRAY.0.TR_STPWT_IN.signals:CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1,CANFD_1_TR_TMP_RTP_OUT_2,CANFD_1_TR_TMP_RTP_OUT_3,CANFD_1_TR_TMP_RTP_OUT_4
CANFD.1.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:CANFD_1_TR_DBG_DMA_REQ_0,CANFD_1_TR_DBG_DMA_REQ_1,CANFD_1_TR_DBG_DMA_REQ_2,CANFD_1_TR_DBG_DMA_REQ_3,CANFD_1_TR_DBG_DMA_REQ_4,CANFD_1_TR_FIFO0_0,CANFD_1_TR_FIFO0_1,CANFD_1_TR_FIFO0_2,CANFD_1_TR_FIFO0_3,CANFD_1_TR_FIFO0_4,CANFD_1_TR_FIFO1_0,CANFD_1_TR_FIFO1_1,CANFD_1_TR_FIFO1_2,CANFD_1_TR_FIFO1_3,CANFD_1_TR_FIFO1_4,CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1,CANFD_1_TR_TMP_RTP_OUT_2,CANFD_1_TR_TMP_RTP_OUT_3,CANFD_1_TR_TMP_RTP_OUT_4
CANFD.1.trigg.TO.TR_GROUP.9.INPUT.signals:CANFD_1_TR_DBG_DMA_REQ_0,CANFD_1_TR_DBG_DMA_REQ_1,CANFD_1_TR_DBG_DMA_REQ_2,CANFD_1_TR_DBG_DMA_REQ_3,CANFD_1_TR_DBG_DMA_REQ_4,CANFD_1_TR_FIFO0_0,CANFD_1_TR_FIFO0_1,CANFD_1_TR_FIFO0_2,CANFD_1_TR_FIFO0_3,CANFD_1_TR_FIFO0_4,CANFD_1_TR_FIFO1_0,CANFD_1_TR_FIFO1_1,CANFD_1_TR_FIFO1_2,CANFD_1_TR_FIFO1_3,CANFD_1_TR_FIFO1_4,CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1,CANFD_1_TR_TMP_RTP_OUT_2,CANFD_1_TR_TMP_RTP_OUT_3,CANFD_1_TR_TMP_RTP_OUT_4
CANFD.1.CAN_NR:5
CANFD.1.CANFD_CH.instances:0,1,2,3,4
CANFD.1.CLOCK_CAN.0:PCLK_CANFD1_CLOCK_CAN0
CANFD.1.CLOCK_CAN.1:PCLK_CANFD1_CLOCK_CAN1
CANFD.1.CLOCK_CAN.2:PCLK_CANFD1_CLOCK_CAN2
CANFD.1.CLOCK_CAN.3:PCLK_CANFD1_CLOCK_CAN3
CANFD.1.CLOCK_CAN.4:PCLK_CANFD1_CLOCK_CAN4
CANFD.1.ECC_ADDR_PRESENT:1
CANFD.1.ECC_PRESENT:1
CANFD.1.MRAM_ADDR_WIDTH:14
CANFD.1.MRAM_SIZE:40
CANFD.1.TS_PRESENT:0
CANFD.DdcName:mxttcanfd_s40e
CANFD.VersionSuffix:

################################################################################
#
# CM0P
#
CM0P.regBaseAddr:0xE0000000

################################################################################
#
# CM7
#
CM7.regBaseAddr:0xE0000000

################################################################################
#
# CPUSS
#
CPUSS.interrupt.crypto:58
CPUSS.interrupt.fm:59
CPUSS.interrupts.cm0.cti.0:62
CPUSS.interrupts.cm0.cti.1:63
CPUSS.interrupts.cm7.0.cti.0:64
CPUSS.interrupts.cm7.0.cti.1:65
CPUSS.interrupts.cm7.0.fp:60
CPUSS.interrupts.cm7.1.cti.0:66
CPUSS.interrupts.cm7.1.cti.1:67
CPUSS.interrupts.cm7.1.fp:61
CPUSS.interrupts.dmac.0:219
CPUSS.interrupts.dmac.1:220
CPUSS.interrupts.dmac.2:221
CPUSS.interrupts.dmac.3:222
CPUSS.interrupts.dmac.4:223
CPUSS.interrupts.dmac.5:224
CPUSS.interrupts.dmac.6:225
CPUSS.interrupts.dmac.7:226
CPUSS.interrupts.dw0.0:227
CPUSS.interrupts.dw0.1:228
CPUSS.interrupts.dw0.2:229
CPUSS.interrupts.dw0.3:230
CPUSS.interrupts.dw0.4:231
CPUSS.interrupts.dw0.5:232
CPUSS.interrupts.dw0.6:233
CPUSS.interrupts.dw0.7:234
CPUSS.interrupts.dw0.8:235
CPUSS.interrupts.dw0.9:236
CPUSS.interrupts.dw0.10:237
CPUSS.interrupts.dw0.11:238
CPUSS.interrupts.dw0.12:239
CPUSS.interrupts.dw0.13:240
CPUSS.interrupts.dw0.14:241
CPUSS.interrupts.dw0.15:242
CPUSS.interrupts.dw0.16:243
CPUSS.interrupts.dw0.17:244
CPUSS.interrupts.dw0.18:245
CPUSS.interrupts.dw0.19:246
CPUSS.interrupts.dw0.20:247
CPUSS.interrupts.dw0.21:248
CPUSS.interrupts.dw0.22:249
CPUSS.interrupts.dw0.23:250
CPUSS.interrupts.dw0.24:251
CPUSS.interrupts.dw0.25:252
CPUSS.interrupts.dw0.26:253
CPUSS.interrupts.dw0.27:254
CPUSS.interrupts.dw0.28:255
CPUSS.interrupts.dw0.29:256
CPUSS.interrupts.dw0.30:257
CPUSS.interrupts.dw0.31:258
CPUSS.interrupts.dw0.32:259
CPUSS.interrupts.dw0.33:260
CPUSS.interrupts.dw0.34:261
CPUSS.interrupts.dw0.35:262
CPUSS.interrupts.dw0.36:263
CPUSS.interrupts.dw0.37:264
CPUSS.interrupts.dw0.38:265
CPUSS.interrupts.dw0.39:266
CPUSS.interrupts.dw0.40:267
CPUSS.interrupts.dw0.41:268
CPUSS.interrupts.dw0.42:269
CPUSS.interrupts.dw0.43:270
CPUSS.interrupts.dw0.44:271
CPUSS.interrupts.dw0.45:272
CPUSS.interrupts.dw0.46:273
CPUSS.interrupts.dw0.47:274
CPUSS.interrupts.dw0.48:275
CPUSS.interrupts.dw0.49:276
CPUSS.interrupts.dw0.50:277
CPUSS.interrupts.dw0.51:278
CPUSS.interrupts.dw0.52:279
CPUSS.interrupts.dw0.53:280
CPUSS.interrupts.dw0.54:281
CPUSS.interrupts.dw0.55:282
CPUSS.interrupts.dw0.56:283
CPUSS.interrupts.dw0.57:284
CPUSS.interrupts.dw0.58:285
CPUSS.interrupts.dw0.59:286
CPUSS.interrupts.dw0.60:287
CPUSS.interrupts.dw0.61:288
CPUSS.interrupts.dw0.62:289
CPUSS.interrupts.dw0.63:290
CPUSS.interrupts.dw0.64:291
CPUSS.interrupts.dw0.65:292
CPUSS.interrupts.dw0.66:293
CPUSS.interrupts.dw0.67:294
CPUSS.interrupts.dw0.68:295
CPUSS.interrupts.dw0.69:296
CPUSS.interrupts.dw0.70:297
CPUSS.interrupts.dw0.71:298
CPUSS.interrupts.dw0.72:299
CPUSS.interrupts.dw0.73:300
CPUSS.interrupts.dw0.74:301
CPUSS.interrupts.dw0.75:302
CPUSS.interrupts.dw0.76:303
CPUSS.interrupts.dw0.77:304
CPUSS.interrupts.dw0.78:305
CPUSS.interrupts.dw0.79:306
CPUSS.interrupts.dw0.80:307
CPUSS.interrupts.dw0.81:308
CPUSS.interrupts.dw0.82:309
CPUSS.interrupts.dw0.83:310
CPUSS.interrupts.dw0.84:311
CPUSS.interrupts.dw0.85:312
CPUSS.interrupts.dw0.86:313
CPUSS.interrupts.dw0.87:314
CPUSS.interrupts.dw0.88:315
CPUSS.interrupts.dw0.89:316
CPUSS.interrupts.dw0.90:317
CPUSS.interrupts.dw0.91:318
CPUSS.interrupts.dw0.92:319
CPUSS.interrupts.dw0.93:320
CPUSS.interrupts.dw0.94:321
CPUSS.interrupts.dw0.95:322
CPUSS.interrupts.dw0.96:323
CPUSS.interrupts.dw0.97:324
CPUSS.interrupts.dw0.98:325
CPUSS.interrupts.dw0.99:326
CPUSS.interrupts.dw0.100:327
CPUSS.interrupts.dw0.101:328
CPUSS.interrupts.dw0.102:329
CPUSS.interrupts.dw0.103:330
CPUSS.interrupts.dw0.104:331
CPUSS.interrupts.dw0.105:332
CPUSS.interrupts.dw0.106:333
CPUSS.interrupts.dw0.107:334
CPUSS.interrupts.dw0.108:335
CPUSS.interrupts.dw0.109:336
CPUSS.interrupts.dw0.110:337
CPUSS.interrupts.dw0.111:338
CPUSS.interrupts.dw0.112:339
CPUSS.interrupts.dw0.113:340
CPUSS.interrupts.dw0.114:341
CPUSS.interrupts.dw0.115:342
CPUSS.interrupts.dw0.116:343
CPUSS.interrupts.dw0.117:344
CPUSS.interrupts.dw0.118:345
CPUSS.interrupts.dw0.119:346
CPUSS.interrupts.dw0.120:347
CPUSS.interrupts.dw0.121:348
CPUSS.interrupts.dw0.122:349
CPUSS.interrupts.dw0.123:350
CPUSS.interrupts.dw0.124:351
CPUSS.interrupts.dw0.125:352
CPUSS.interrupts.dw0.126:353
CPUSS.interrupts.dw0.127:354
CPUSS.interrupts.dw0.128:355
CPUSS.interrupts.dw0.129:356
CPUSS.interrupts.dw0.130:357
CPUSS.interrupts.dw0.131:358
CPUSS.interrupts.dw0.132:359
CPUSS.interrupts.dw0.133:360
CPUSS.interrupts.dw0.134:361
CPUSS.interrupts.dw0.135:362
CPUSS.interrupts.dw0.136:363
CPUSS.interrupts.dw0.137:364
CPUSS.interrupts.dw0.138:365
CPUSS.interrupts.dw0.139:366
CPUSS.interrupts.dw0.140:367
CPUSS.interrupts.dw0.141:368
CPUSS.interrupts.dw0.142:369
CPUSS.interrupts.dw1.0:370
CPUSS.interrupts.dw1.1:371
CPUSS.interrupts.dw1.2:372
CPUSS.interrupts.dw1.3:373
CPUSS.interrupts.dw1.4:374
CPUSS.interrupts.dw1.5:375
CPUSS.interrupts.dw1.6:376
CPUSS.interrupts.dw1.7:377
CPUSS.interrupts.dw1.8:378
CPUSS.interrupts.dw1.9:379
CPUSS.interrupts.dw1.10:380
CPUSS.interrupts.dw1.11:381
CPUSS.interrupts.dw1.12:382
CPUSS.interrupts.dw1.13:383
CPUSS.interrupts.dw1.14:384
CPUSS.interrupts.dw1.15:385
CPUSS.interrupts.dw1.16:386
CPUSS.interrupts.dw1.17:387
CPUSS.interrupts.dw1.18:388
CPUSS.interrupts.dw1.19:389
CPUSS.interrupts.dw1.20:390
CPUSS.interrupts.dw1.21:391
CPUSS.interrupts.dw1.22:392
CPUSS.interrupts.dw1.23:393
CPUSS.interrupts.dw1.24:394
CPUSS.interrupts.dw1.25:395
CPUSS.interrupts.dw1.26:396
CPUSS.interrupts.dw1.27:397
CPUSS.interrupts.dw1.28:398
CPUSS.interrupts.dw1.29:399
CPUSS.interrupts.dw1.30:400
CPUSS.interrupts.dw1.31:401
CPUSS.interrupts.dw1.32:402
CPUSS.interrupts.dw1.33:403
CPUSS.interrupts.dw1.34:404
CPUSS.interrupts.dw1.35:405
CPUSS.interrupts.dw1.36:406
CPUSS.interrupts.dw1.37:407
CPUSS.interrupts.dw1.38:408
CPUSS.interrupts.dw1.39:409
CPUSS.interrupts.dw1.40:410
CPUSS.interrupts.dw1.41:411
CPUSS.interrupts.dw1.42:412
CPUSS.interrupts.dw1.43:413
CPUSS.interrupts.dw1.44:414
CPUSS.interrupts.dw1.45:415
CPUSS.interrupts.dw1.46:416
CPUSS.interrupts.dw1.47:417
CPUSS.interrupts.dw1.48:418
CPUSS.interrupts.dw1.49:419
CPUSS.interrupts.dw1.50:420
CPUSS.interrupts.dw1.51:421
CPUSS.interrupts.dw1.52:422
CPUSS.interrupts.dw1.53:423
CPUSS.interrupts.dw1.54:424
CPUSS.interrupts.dw1.55:425
CPUSS.interrupts.dw1.56:426
CPUSS.interrupts.dw1.57:427
CPUSS.interrupts.dw1.58:428
CPUSS.interrupts.dw1.59:429
CPUSS.interrupts.dw1.60:430
CPUSS.interrupts.dw1.61:431
CPUSS.interrupts.dw1.62:432
CPUSS.interrupts.dw1.63:433
CPUSS.interrupts.dw1.64:434
CPUSS.interrupts.fault.0:8
CPUSS.interrupts.fault.1:9
CPUSS.interrupts.fault.2:10
CPUSS.interrupts.fault.3:11
CPUSS.interrupts.ipc.0:0
CPUSS.interrupts.ipc.1:1
CPUSS.interrupts.ipc.2:2
CPUSS.interrupts.ipc.3:3
CPUSS.interrupts.ipc.4:4
CPUSS.interrupts.ipc.5:5
CPUSS.interrupts.ipc.6:6
CPUSS.interrupts.ipc.7:7
CPUSS.pins.CAL_SUP_NZ:CPUSS_CAL_SUP_NZ
CPUSS.pins.CLK_FM_PUMP:CPUSS_CLK_FM_PUMP
CPUSS.pins.FAULT_OUT:CPUSS_FAULT_OUT_0,CPUSS_FAULT_OUT_1,CPUSS_FAULT_OUT_2,CPUSS_FAULT_OUT_3
CPUSS.pins.SWJ_SWCLK_TCLK:CPUSS_SWJ_SWCLK_TCLK
CPUSS.pins.SWJ_SWDIO_TMS:CPUSS_SWJ_SWDIO_TMS
CPUSS.pins.SWJ_SWDOE_TDI:CPUSS_SWJ_SWDOE_TDI
CPUSS.pins.SWJ_SWO_TDO:CPUSS_SWJ_SWO_TDO
CPUSS.pins.SWJ_TRSTN:CPUSS_SWJ_TRSTN
CPUSS.pins.TRACE_CLOCK:CPUSS_TRACE_CLOCK
CPUSS.pins.TRACE_DATA:CPUSS_TRACE_DATA_0,CPUSS_TRACE_DATA_1,CPUSS_TRACE_DATA_2,CPUSS_TRACE_DATA_3
CPUSS.regBaseAddr:0x40200000
CPUSS.trigg.FROM.AUDIOSS.0.TR_I2S_RX_REQ.signals:CPUSS_DW1_TR_IN_56
CPUSS.trigg.FROM.AUDIOSS.0.TR_I2S_TX_REQ.signals:CPUSS_DW1_TR_IN_55
CPUSS.trigg.FROM.AUDIOSS.1.TR_I2S_RX_REQ.signals:CPUSS_DW1_TR_IN_58
CPUSS.trigg.FROM.AUDIOSS.1.TR_I2S_TX_REQ.signals:CPUSS_DW1_TR_IN_57
CPUSS.trigg.FROM.AUDIOSS.2.TR_I2S_RX_REQ.signals:CPUSS_DW1_TR_IN_60
CPUSS.trigg.FROM.AUDIOSS.2.TR_I2S_TX_REQ.signals:CPUSS_DW1_TR_IN_59
CPUSS.trigg.FROM.CANFD.0.TR_DBG_DMA_REQ.signals:CPUSS_DW0_TR_IN_32,CPUSS_DW0_TR_IN_35,CPUSS_DW0_TR_IN_38,CPUSS_DW0_TR_IN_41,CPUSS_DW0_TR_IN_44
CPUSS.trigg.FROM.CANFD.0.TR_FIFO0.signals:CPUSS_DW0_TR_IN_33,CPUSS_DW0_TR_IN_36,CPUSS_DW0_TR_IN_39,CPUSS_DW0_TR_IN_42,CPUSS_DW0_TR_IN_45
CPUSS.trigg.FROM.CANFD.0.TR_FIFO1.signals:CPUSS_DW0_TR_IN_34,CPUSS_DW0_TR_IN_37,CPUSS_DW0_TR_IN_40,CPUSS_DW0_TR_IN_43,CPUSS_DW0_TR_IN_46
CPUSS.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15
CPUSS.trigg.FROM.CANFD.1.TR_DBG_DMA_REQ.signals:CPUSS_DW1_TR_IN_38,CPUSS_DW1_TR_IN_41,CPUSS_DW1_TR_IN_44,CPUSS_DW1_TR_IN_47,CPUSS_DW1_TR_IN_50
CPUSS.trigg.FROM.CANFD.1.TR_FIFO0.signals:CPUSS_DW1_TR_IN_39,CPUSS_DW1_TR_IN_42,CPUSS_DW1_TR_IN_45,CPUSS_DW1_TR_IN_48,CPUSS_DW1_TR_IN_51
CPUSS.trigg.FROM.CANFD.1.TR_FIFO1.signals:CPUSS_DW1_TR_IN_40,CPUSS_DW1_TR_IN_43,CPUSS_DW1_TR_IN_46,CPUSS_DW1_TR_IN_49,CPUSS_DW1_TR_IN_52
CPUSS.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15
CPUSS.trigg.FROM.CPUSS.CTI_TR_OUT.signals:CPUSS_DW0_TR_IN_16,CPUSS_DW0_TR_IN_17,CPUSS_DW0_TR_IN_18,CPUSS_DW0_TR_IN_19,CPUSS_DW0_TR_IN_20,CPUSS_DW0_TR_IN_21,CPUSS_DW0_TR_IN_22,CPUSS_DW0_TR_IN_23,CPUSS_DW0_TR_IN_24,CPUSS_DW0_TR_IN_25,CPUSS_DW0_TR_IN_26,CPUSS_DW0_TR_IN_27,CPUSS_DW0_TR_IN_28,CPUSS_DW0_TR_IN_29,CPUSS_DW0_TR_IN_30,CPUSS_DW0_TR_IN_31
CPUSS.trigg.FROM.CPUSS.DMAC_TR_OUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15
CPUSS.trigg.FROM.CPUSS.DW0_TR_OUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7,CPUSS_DW1_TR_IN_8,CPUSS_DW1_TR_IN_9,CPUSS_DW1_TR_IN_10,CPUSS_DW1_TR_IN_11,CPUSS_DW1_TR_IN_12,CPUSS_DW1_TR_IN_13,CPUSS_DW1_TR_IN_14,CPUSS_DW1_TR_IN_15
CPUSS.trigg.FROM.CPUSS.DW1_TR_OUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7,CPUSS_DW1_TR_IN_8,CPUSS_DW1_TR_IN_9,CPUSS_DW1_TR_IN_10,CPUSS_DW1_TR_IN_11,CPUSS_DW1_TR_IN_12,CPUSS_DW1_TR_IN_13,CPUSS_DW1_TR_IN_14,CPUSS_DW1_TR_IN_15,CPUSS_DW1_TR_IN_63,CPUSS_DW1_TR_IN_64
CPUSS.trigg.FROM.CPUSS.TR_FAULT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15
CPUSS.trigg.FROM.CPUSS.ZERO.signals:CPUSS_CTI_TR_IN_0,CPUSS_CTI_TR_IN_1,CPUSS_DMAC_TR_IN_0,CPUSS_DMAC_TR_IN_1,CPUSS_DMAC_TR_IN_2,CPUSS_DMAC_TR_IN_3,CPUSS_DMAC_TR_IN_4,CPUSS_DMAC_TR_IN_5,CPUSS_DMAC_TR_IN_6,CPUSS_DMAC_TR_IN_7,CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15,CPUSS_DW0_TR_IN_16,CPUSS_DW0_TR_IN_17,CPUSS_DW0_TR_IN_18,CPUSS_DW0_TR_IN_19,CPUSS_DW0_TR_IN_20,CPUSS_DW0_TR_IN_21,CPUSS_DW0_TR_IN_22,CPUSS_DW0_TR_IN_23,CPUSS_DW0_TR_IN_24,CPUSS_DW0_TR_IN_25,CPUSS_DW0_TR_IN_26,CPUSS_DW0_TR_IN_27,CPUSS_DW0_TR_IN_28,CPUSS_DW0_TR_IN_29,CPUSS_DW0_TR_IN_30,CPUSS_DW0_TR_IN_31,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7,CPUSS_DW1_TR_IN_8,CPUSS_DW1_TR_IN_9,CPUSS_DW1_TR_IN_10,CPUSS_DW1_TR_IN_11,CPUSS_DW1_TR_IN_12,CPUSS_DW1_TR_IN_13,CPUSS_DW1_TR_IN_14,CPUSS_DW1_TR_IN_15
CPUSS.trigg.FROM.EVTGEN.0.TR_OUT.signals:CPUSS_DW0_TR_IN_16,CPUSS_DW0_TR_IN_17,CPUSS_DW0_TR_IN_18,CPUSS_DW0_TR_IN_19,CPUSS_DW0_TR_IN_20,CPUSS_DW0_TR_IN_21,CPUSS_DW0_TR_IN_22,CPUSS_DW0_TR_IN_23,CPUSS_DW0_TR_IN_24,CPUSS_DW0_TR_IN_25,CPUSS_DW0_TR_IN_26,CPUSS_DW0_TR_IN_27,CPUSS_DW0_TR_IN_28,CPUSS_DW0_TR_IN_29,CPUSS_DW0_TR_IN_30,CPUSS_DW0_TR_IN_31
CPUSS.trigg.FROM.FLEXRAY.0.TR_IBF_OUT.signals:CPUSS_DW1_TR_IN_61
CPUSS.trigg.FROM.FLEXRAY.0.TR_OBF_OUT.signals:CPUSS_DW1_TR_IN_62
CPUSS.trigg.FROM.FLEXRAY.0.TR_TINT0_OUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15
CPUSS.trigg.FROM.PASS.0.TR_SAR_CH_DONE.signals:CPUSS_DW0_TR_IN_47,CPUSS_DW0_TR_IN_48,CPUSS_DW0_TR_IN_49,CPUSS_DW0_TR_IN_50,CPUSS_DW0_TR_IN_51,CPUSS_DW0_TR_IN_52,CPUSS_DW0_TR_IN_53,CPUSS_DW0_TR_IN_54,CPUSS_DW0_TR_IN_55,CPUSS_DW0_TR_IN_56,CPUSS_DW0_TR_IN_57,CPUSS_DW0_TR_IN_58,CPUSS_DW0_TR_IN_59,CPUSS_DW0_TR_IN_60,CPUSS_DW0_TR_IN_61,CPUSS_DW0_TR_IN_62,CPUSS_DW0_TR_IN_63,CPUSS_DW0_TR_IN_64,CPUSS_DW0_TR_IN_65,CPUSS_DW0_TR_IN_66,CPUSS_DW0_TR_IN_67,CPUSS_DW0_TR_IN_68,CPUSS_DW0_TR_IN_69,CPUSS_DW0_TR_IN_70,CPUSS_DW0_TR_IN_71,CPUSS_DW0_TR_IN_72,CPUSS_DW0_TR_IN_73,CPUSS_DW0_TR_IN_74,CPUSS_DW0_TR_IN_75,CPUSS_DW0_TR_IN_76,CPUSS_DW0_TR_IN_77,CPUSS_DW0_TR_IN_78,CPUSS_DW0_TR_IN_79,CPUSS_DW0_TR_IN_80,CPUSS_DW0_TR_IN_81,CPUSS_DW0_TR_IN_82,CPUSS_DW0_TR_IN_83,CPUSS_DW0_TR_IN_84,CPUSS_DW0_TR_IN_85,CPUSS_DW0_TR_IN_86,CPUSS_DW0_TR_IN_87,CPUSS_DW0_TR_IN_88,CPUSS_DW0_TR_IN_89,CPUSS_DW0_TR_IN_90,CPUSS_DW0_TR_IN_91,CPUSS_DW0_TR_IN_92,CPUSS_DW0_TR_IN_93,CPUSS_DW0_TR_IN_94,CPUSS_DW0_TR_IN_95,CPUSS_DW0_TR_IN_96,CPUSS_DW0_TR_IN_97,CPUSS_DW0_TR_IN_98,CPUSS_DW0_TR_IN_99,CPUSS_DW0_TR_IN_100,CPUSS_DW0_TR_IN_101,CPUSS_DW0_TR_IN_102,CPUSS_DW0_TR_IN_103,CPUSS_DW0_TR_IN_104,CPUSS_DW0_TR_IN_105,CPUSS_DW0_TR_IN_106,CPUSS_DW0_TR_IN_107,CPUSS_DW0_TR_IN_108,CPUSS_DW0_TR_IN_109,CPUSS_DW0_TR_IN_110,CPUSS_DW0_TR_IN_111,CPUSS_DW0_TR_IN_112,CPUSS_DW0_TR_IN_113,CPUSS_DW0_TR_IN_114,CPUSS_DW0_TR_IN_115,CPUSS_DW0_TR_IN_116,CPUSS_DW0_TR_IN_117,CPUSS_DW0_TR_IN_118,CPUSS_DW0_TR_IN_119,CPUSS_DW0_TR_IN_120,CPUSS_DW0_TR_IN_121,CPUSS_DW0_TR_IN_122,CPUSS_DW0_TR_IN_123,CPUSS_DW0_TR_IN_124,CPUSS_DW0_TR_IN_125,CPUSS_DW0_TR_IN_126,CPUSS_DW0_TR_IN_127,CPUSS_DW0_TR_IN_128,CPUSS_DW0_TR_IN_129,CPUSS_DW0_TR_IN_130,CPUSS_DW0_TR_IN_131,CPUSS_DW0_TR_IN_132,CPUSS_DW0_TR_IN_133,CPUSS_DW0_TR_IN_134,CPUSS_DW0_TR_IN_135,CPUSS_DW0_TR_IN_136,CPUSS_DW0_TR_IN_137,CPUSS_DW0_TR_IN_138,CPUSS_DW0_TR_IN_139,CPUSS_DW0_TR_IN_140,CPUSS_DW0_TR_IN_141,CPUSS_DW0_TR_IN_142
CPUSS.trigg.FROM.PASS.0.TR_SAR_GEN_OUT.signals:CPUSS_DW0_TR_IN_16,CPUSS_DW0_TR_IN_17,CPUSS_DW0_TR_IN_18,CPUSS_DW0_TR_IN_19,CPUSS_DW0_TR_IN_20,CPUSS_DW0_TR_IN_21,CPUSS_DW0_TR_IN_22,CPUSS_DW0_TR_IN_23,CPUSS_DW0_TR_IN_24,CPUSS_DW0_TR_IN_25,CPUSS_DW0_TR_IN_26,CPUSS_DW0_TR_IN_27,CPUSS_DW0_TR_IN_28,CPUSS_DW0_TR_IN_29,CPUSS_DW0_TR_IN_30,CPUSS_DW0_TR_IN_31
CPUSS.trigg.FROM.PERI.TR_IO_INPUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7,CPUSS_DW1_TR_IN_8,CPUSS_DW1_TR_IN_9,CPUSS_DW1_TR_IN_10,CPUSS_DW1_TR_IN_11,CPUSS_DW1_TR_IN_12,CPUSS_DW1_TR_IN_13,CPUSS_DW1_TR_IN_14,CPUSS_DW1_TR_IN_15
CPUSS.trigg.FROM.SCB.0.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_17
CPUSS.trigg.FROM.SCB.0.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_16
CPUSS.trigg.FROM.SCB.1.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_19
CPUSS.trigg.FROM.SCB.1.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_18
CPUSS.trigg.FROM.SCB.2.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_21
CPUSS.trigg.FROM.SCB.2.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_20
CPUSS.trigg.FROM.SCB.3.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_23
CPUSS.trigg.FROM.SCB.3.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_22
CPUSS.trigg.FROM.SCB.4.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_25
CPUSS.trigg.FROM.SCB.4.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_24
CPUSS.trigg.FROM.SCB.5.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_27
CPUSS.trigg.FROM.SCB.5.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_26
CPUSS.trigg.FROM.SCB.6.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_29
CPUSS.trigg.FROM.SCB.6.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_28
CPUSS.trigg.FROM.SCB.7.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_31
CPUSS.trigg.FROM.SCB.7.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_30
CPUSS.trigg.FROM.SCB.8.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_33
CPUSS.trigg.FROM.SCB.8.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_32
CPUSS.trigg.FROM.SCB.9.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_35
CPUSS.trigg.FROM.SCB.9.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_34
CPUSS.trigg.FROM.SCB.10.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_37
CPUSS.trigg.FROM.SCB.10.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_36
CPUSS.trigg.FROM.SMIF.0.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_54
CPUSS.trigg.FROM.SMIF.0.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_53
CPUSS.trigg.FROM.TCPWM.0.TR_OUT0.signals:CPUSS_DMAC_TR_IN_0,CPUSS_DMAC_TR_IN_1,CPUSS_DMAC_TR_IN_2,CPUSS_DMAC_TR_IN_3,CPUSS_DMAC_TR_IN_4,CPUSS_DMAC_TR_IN_5,CPUSS_DMAC_TR_IN_6,CPUSS_DMAC_TR_IN_7,CPUSS_DW0_TR_IN_16,CPUSS_DW0_TR_IN_17,CPUSS_DW0_TR_IN_18,CPUSS_DW0_TR_IN_19,CPUSS_DW0_TR_IN_20,CPUSS_DW0_TR_IN_21,CPUSS_DW0_TR_IN_22,CPUSS_DW0_TR_IN_23,CPUSS_DW0_TR_IN_24,CPUSS_DW0_TR_IN_25,CPUSS_DW0_TR_IN_26,CPUSS_DW0_TR_IN_27,CPUSS_DW0_TR_IN_28,CPUSS_DW0_TR_IN_29,CPUSS_DW0_TR_IN_30,CPUSS_DW0_TR_IN_31
CPUSS.trigg.FROM.TCPWM.1.TR_OUT0.signals:CPUSS_DW0_TR_IN_16,CPUSS_DW0_TR_IN_17,CPUSS_DW0_TR_IN_18,CPUSS_DW0_TR_IN_19,CPUSS_DW0_TR_IN_20,CPUSS_DW0_TR_IN_21,CPUSS_DW0_TR_IN_22,CPUSS_DW0_TR_IN_23,CPUSS_DW0_TR_IN_24,CPUSS_DW0_TR_IN_25,CPUSS_DW0_TR_IN_26,CPUSS_DW0_TR_IN_27,CPUSS_DW0_TR_IN_28,CPUSS_DW0_TR_IN_29,CPUSS_DW0_TR_IN_30,CPUSS_DW0_TR_IN_31,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7,CPUSS_DW1_TR_IN_8,CPUSS_DW1_TR_IN_9,CPUSS_DW1_TR_IN_10,CPUSS_DW1_TR_IN_11,CPUSS_DW1_TR_IN_12,CPUSS_DW1_TR_IN_13,CPUSS_DW1_TR_IN_14,CPUSS_DW1_TR_IN_15
CPUSS.trigg.FROM.TR_GROUP.10.OUTPUT.signals:CPUSS_CTI_TR_IN_0,CPUSS_CTI_TR_IN_1
CPUSS.trigg.FROM.TR_GROUP.11.OUTPUT.signals:CPUSS_CTI_TR_IN_0,CPUSS_CTI_TR_IN_1
CPUSS.trigg.FROM.TR_GROUP.12.OUTPUT.signals:CPUSS_CTI_TR_IN_0,CPUSS_CTI_TR_IN_1
CPUSS.trigg.INPUT.CTI_TR_IN.0.signal:CPUSS_CTI_TR_IN_0
CPUSS.trigg.INPUT.CTI_TR_IN.1.signal:CPUSS_CTI_TR_IN_1
CPUSS.trigg.INPUT.DMAC_TR_IN.0.signal:CPUSS_DMAC_TR_IN_0
CPUSS.trigg.INPUT.DMAC_TR_IN.1.signal:CPUSS_DMAC_TR_IN_1
CPUSS.trigg.INPUT.DMAC_TR_IN.2.signal:CPUSS_DMAC_TR_IN_2
CPUSS.trigg.INPUT.DMAC_TR_IN.3.signal:CPUSS_DMAC_TR_IN_3
CPUSS.trigg.INPUT.DMAC_TR_IN.4.signal:CPUSS_DMAC_TR_IN_4
CPUSS.trigg.INPUT.DMAC_TR_IN.5.signal:CPUSS_DMAC_TR_IN_5
CPUSS.trigg.INPUT.DMAC_TR_IN.6.signal:CPUSS_DMAC_TR_IN_6
CPUSS.trigg.INPUT.DMAC_TR_IN.7.signal:CPUSS_DMAC_TR_IN_7
CPUSS.trigg.INPUT.DW0_TR_IN.0.signal:CPUSS_DW0_TR_IN_0
CPUSS.trigg.INPUT.DW0_TR_IN.1.signal:CPUSS_DW0_TR_IN_1
CPUSS.trigg.INPUT.DW0_TR_IN.2.signal:CPUSS_DW0_TR_IN_2
CPUSS.trigg.INPUT.DW0_TR_IN.3.signal:CPUSS_DW0_TR_IN_3
CPUSS.trigg.INPUT.DW0_TR_IN.4.signal:CPUSS_DW0_TR_IN_4
CPUSS.trigg.INPUT.DW0_TR_IN.5.signal:CPUSS_DW0_TR_IN_5
CPUSS.trigg.INPUT.DW0_TR_IN.6.signal:CPUSS_DW0_TR_IN_6
CPUSS.trigg.INPUT.DW0_TR_IN.7.signal:CPUSS_DW0_TR_IN_7
CPUSS.trigg.INPUT.DW0_TR_IN.8.signal:CPUSS_DW0_TR_IN_8
CPUSS.trigg.INPUT.DW0_TR_IN.9.signal:CPUSS_DW0_TR_IN_9
CPUSS.trigg.INPUT.DW0_TR_IN.10.signal:CPUSS_DW0_TR_IN_10
CPUSS.trigg.INPUT.DW0_TR_IN.11.signal:CPUSS_DW0_TR_IN_11
CPUSS.trigg.INPUT.DW0_TR_IN.12.signal:CPUSS_DW0_TR_IN_12
CPUSS.trigg.INPUT.DW0_TR_IN.13.signal:CPUSS_DW0_TR_IN_13
CPUSS.trigg.INPUT.DW0_TR_IN.14.signal:CPUSS_DW0_TR_IN_14
CPUSS.trigg.INPUT.DW0_TR_IN.15.signal:CPUSS_DW0_TR_IN_15
CPUSS.trigg.INPUT.DW0_TR_IN.16.signal:CPUSS_DW0_TR_IN_16
CPUSS.trigg.INPUT.DW0_TR_IN.17.signal:CPUSS_DW0_TR_IN_17
CPUSS.trigg.INPUT.DW0_TR_IN.18.signal:CPUSS_DW0_TR_IN_18
CPUSS.trigg.INPUT.DW0_TR_IN.19.signal:CPUSS_DW0_TR_IN_19
CPUSS.trigg.INPUT.DW0_TR_IN.20.signal:CPUSS_DW0_TR_IN_20
CPUSS.trigg.INPUT.DW0_TR_IN.21.signal:CPUSS_DW0_TR_IN_21
CPUSS.trigg.INPUT.DW0_TR_IN.22.signal:CPUSS_DW0_TR_IN_22
CPUSS.trigg.INPUT.DW0_TR_IN.23.signal:CPUSS_DW0_TR_IN_23
CPUSS.trigg.INPUT.DW0_TR_IN.24.signal:CPUSS_DW0_TR_IN_24
CPUSS.trigg.INPUT.DW0_TR_IN.25.signal:CPUSS_DW0_TR_IN_25
CPUSS.trigg.INPUT.DW0_TR_IN.26.signal:CPUSS_DW0_TR_IN_26
CPUSS.trigg.INPUT.DW0_TR_IN.27.signal:CPUSS_DW0_TR_IN_27
CPUSS.trigg.INPUT.DW0_TR_IN.28.signal:CPUSS_DW0_TR_IN_28
CPUSS.trigg.INPUT.DW0_TR_IN.29.signal:CPUSS_DW0_TR_IN_29
CPUSS.trigg.INPUT.DW0_TR_IN.30.signal:CPUSS_DW0_TR_IN_30
CPUSS.trigg.INPUT.DW0_TR_IN.31.signal:CPUSS_DW0_TR_IN_31
CPUSS.trigg.INPUT.DW0_TR_IN.32.signal:CPUSS_DW0_TR_IN_32
CPUSS.trigg.INPUT.DW0_TR_IN.33.signal:CPUSS_DW0_TR_IN_33
CPUSS.trigg.INPUT.DW0_TR_IN.34.signal:CPUSS_DW0_TR_IN_34
CPUSS.trigg.INPUT.DW0_TR_IN.35.signal:CPUSS_DW0_TR_IN_35
CPUSS.trigg.INPUT.DW0_TR_IN.36.signal:CPUSS_DW0_TR_IN_36
CPUSS.trigg.INPUT.DW0_TR_IN.37.signal:CPUSS_DW0_TR_IN_37
CPUSS.trigg.INPUT.DW0_TR_IN.38.signal:CPUSS_DW0_TR_IN_38
CPUSS.trigg.INPUT.DW0_TR_IN.39.signal:CPUSS_DW0_TR_IN_39
CPUSS.trigg.INPUT.DW0_TR_IN.40.signal:CPUSS_DW0_TR_IN_40
CPUSS.trigg.INPUT.DW0_TR_IN.41.signal:CPUSS_DW0_TR_IN_41
CPUSS.trigg.INPUT.DW0_TR_IN.42.signal:CPUSS_DW0_TR_IN_42
CPUSS.trigg.INPUT.DW0_TR_IN.43.signal:CPUSS_DW0_TR_IN_43
CPUSS.trigg.INPUT.DW0_TR_IN.44.signal:CPUSS_DW0_TR_IN_44
CPUSS.trigg.INPUT.DW0_TR_IN.45.signal:CPUSS_DW0_TR_IN_45
CPUSS.trigg.INPUT.DW0_TR_IN.46.signal:CPUSS_DW0_TR_IN_46
CPUSS.trigg.INPUT.DW0_TR_IN.47.signal:CPUSS_DW0_TR_IN_47
CPUSS.trigg.INPUT.DW0_TR_IN.48.signal:CPUSS_DW0_TR_IN_48
CPUSS.trigg.INPUT.DW0_TR_IN.49.signal:CPUSS_DW0_TR_IN_49
CPUSS.trigg.INPUT.DW0_TR_IN.50.signal:CPUSS_DW0_TR_IN_50
CPUSS.trigg.INPUT.DW0_TR_IN.51.signal:CPUSS_DW0_TR_IN_51
CPUSS.trigg.INPUT.DW0_TR_IN.52.signal:CPUSS_DW0_TR_IN_52
CPUSS.trigg.INPUT.DW0_TR_IN.53.signal:CPUSS_DW0_TR_IN_53
CPUSS.trigg.INPUT.DW0_TR_IN.54.signal:CPUSS_DW0_TR_IN_54
CPUSS.trigg.INPUT.DW0_TR_IN.55.signal:CPUSS_DW0_TR_IN_55
CPUSS.trigg.INPUT.DW0_TR_IN.56.signal:CPUSS_DW0_TR_IN_56
CPUSS.trigg.INPUT.DW0_TR_IN.57.signal:CPUSS_DW0_TR_IN_57
CPUSS.trigg.INPUT.DW0_TR_IN.58.signal:CPUSS_DW0_TR_IN_58
CPUSS.trigg.INPUT.DW0_TR_IN.59.signal:CPUSS_DW0_TR_IN_59
CPUSS.trigg.INPUT.DW0_TR_IN.60.signal:CPUSS_DW0_TR_IN_60
CPUSS.trigg.INPUT.DW0_TR_IN.61.signal:CPUSS_DW0_TR_IN_61
CPUSS.trigg.INPUT.DW0_TR_IN.62.signal:CPUSS_DW0_TR_IN_62
CPUSS.trigg.INPUT.DW0_TR_IN.63.signal:CPUSS_DW0_TR_IN_63
CPUSS.trigg.INPUT.DW0_TR_IN.64.signal:CPUSS_DW0_TR_IN_64
CPUSS.trigg.INPUT.DW0_TR_IN.65.signal:CPUSS_DW0_TR_IN_65
CPUSS.trigg.INPUT.DW0_TR_IN.66.signal:CPUSS_DW0_TR_IN_66
CPUSS.trigg.INPUT.DW0_TR_IN.67.signal:CPUSS_DW0_TR_IN_67
CPUSS.trigg.INPUT.DW0_TR_IN.68.signal:CPUSS_DW0_TR_IN_68
CPUSS.trigg.INPUT.DW0_TR_IN.69.signal:CPUSS_DW0_TR_IN_69
CPUSS.trigg.INPUT.DW0_TR_IN.70.signal:CPUSS_DW0_TR_IN_70
CPUSS.trigg.INPUT.DW0_TR_IN.71.signal:CPUSS_DW0_TR_IN_71
CPUSS.trigg.INPUT.DW0_TR_IN.72.signal:CPUSS_DW0_TR_IN_72
CPUSS.trigg.INPUT.DW0_TR_IN.73.signal:CPUSS_DW0_TR_IN_73
CPUSS.trigg.INPUT.DW0_TR_IN.74.signal:CPUSS_DW0_TR_IN_74
CPUSS.trigg.INPUT.DW0_TR_IN.75.signal:CPUSS_DW0_TR_IN_75
CPUSS.trigg.INPUT.DW0_TR_IN.76.signal:CPUSS_DW0_TR_IN_76
CPUSS.trigg.INPUT.DW0_TR_IN.77.signal:CPUSS_DW0_TR_IN_77
CPUSS.trigg.INPUT.DW0_TR_IN.78.signal:CPUSS_DW0_TR_IN_78
CPUSS.trigg.INPUT.DW0_TR_IN.79.signal:CPUSS_DW0_TR_IN_79
CPUSS.trigg.INPUT.DW0_TR_IN.80.signal:CPUSS_DW0_TR_IN_80
CPUSS.trigg.INPUT.DW0_TR_IN.81.signal:CPUSS_DW0_TR_IN_81
CPUSS.trigg.INPUT.DW0_TR_IN.82.signal:CPUSS_DW0_TR_IN_82
CPUSS.trigg.INPUT.DW0_TR_IN.83.signal:CPUSS_DW0_TR_IN_83
CPUSS.trigg.INPUT.DW0_TR_IN.84.signal:CPUSS_DW0_TR_IN_84
CPUSS.trigg.INPUT.DW0_TR_IN.85.signal:CPUSS_DW0_TR_IN_85
CPUSS.trigg.INPUT.DW0_TR_IN.86.signal:CPUSS_DW0_TR_IN_86
CPUSS.trigg.INPUT.DW0_TR_IN.87.signal:CPUSS_DW0_TR_IN_87
CPUSS.trigg.INPUT.DW0_TR_IN.88.signal:CPUSS_DW0_TR_IN_88
CPUSS.trigg.INPUT.DW0_TR_IN.89.signal:CPUSS_DW0_TR_IN_89
CPUSS.trigg.INPUT.DW0_TR_IN.90.signal:CPUSS_DW0_TR_IN_90
CPUSS.trigg.INPUT.DW0_TR_IN.91.signal:CPUSS_DW0_TR_IN_91
CPUSS.trigg.INPUT.DW0_TR_IN.92.signal:CPUSS_DW0_TR_IN_92
CPUSS.trigg.INPUT.DW0_TR_IN.93.signal:CPUSS_DW0_TR_IN_93
CPUSS.trigg.INPUT.DW0_TR_IN.94.signal:CPUSS_DW0_TR_IN_94
CPUSS.trigg.INPUT.DW0_TR_IN.95.signal:CPUSS_DW0_TR_IN_95
CPUSS.trigg.INPUT.DW0_TR_IN.96.signal:CPUSS_DW0_TR_IN_96
CPUSS.trigg.INPUT.DW0_TR_IN.97.signal:CPUSS_DW0_TR_IN_97
CPUSS.trigg.INPUT.DW0_TR_IN.98.signal:CPUSS_DW0_TR_IN_98
CPUSS.trigg.INPUT.DW0_TR_IN.99.signal:CPUSS_DW0_TR_IN_99
CPUSS.trigg.INPUT.DW0_TR_IN.100.signal:CPUSS_DW0_TR_IN_100
CPUSS.trigg.INPUT.DW0_TR_IN.101.signal:CPUSS_DW0_TR_IN_101
CPUSS.trigg.INPUT.DW0_TR_IN.102.signal:CPUSS_DW0_TR_IN_102
CPUSS.trigg.INPUT.DW0_TR_IN.103.signal:CPUSS_DW0_TR_IN_103
CPUSS.trigg.INPUT.DW0_TR_IN.104.signal:CPUSS_DW0_TR_IN_104
CPUSS.trigg.INPUT.DW0_TR_IN.105.signal:CPUSS_DW0_TR_IN_105
CPUSS.trigg.INPUT.DW0_TR_IN.106.signal:CPUSS_DW0_TR_IN_106
CPUSS.trigg.INPUT.DW0_TR_IN.107.signal:CPUSS_DW0_TR_IN_107
CPUSS.trigg.INPUT.DW0_TR_IN.108.signal:CPUSS_DW0_TR_IN_108
CPUSS.trigg.INPUT.DW0_TR_IN.109.signal:CPUSS_DW0_TR_IN_109
CPUSS.trigg.INPUT.DW0_TR_IN.110.signal:CPUSS_DW0_TR_IN_110
CPUSS.trigg.INPUT.DW0_TR_IN.111.signal:CPUSS_DW0_TR_IN_111
CPUSS.trigg.INPUT.DW0_TR_IN.112.signal:CPUSS_DW0_TR_IN_112
CPUSS.trigg.INPUT.DW0_TR_IN.113.signal:CPUSS_DW0_TR_IN_113
CPUSS.trigg.INPUT.DW0_TR_IN.114.signal:CPUSS_DW0_TR_IN_114
CPUSS.trigg.INPUT.DW0_TR_IN.115.signal:CPUSS_DW0_TR_IN_115
CPUSS.trigg.INPUT.DW0_TR_IN.116.signal:CPUSS_DW0_TR_IN_116
CPUSS.trigg.INPUT.DW0_TR_IN.117.signal:CPUSS_DW0_TR_IN_117
CPUSS.trigg.INPUT.DW0_TR_IN.118.signal:CPUSS_DW0_TR_IN_118
CPUSS.trigg.INPUT.DW0_TR_IN.119.signal:CPUSS_DW0_TR_IN_119
CPUSS.trigg.INPUT.DW0_TR_IN.120.signal:CPUSS_DW0_TR_IN_120
CPUSS.trigg.INPUT.DW0_TR_IN.121.signal:CPUSS_DW0_TR_IN_121
CPUSS.trigg.INPUT.DW0_TR_IN.122.signal:CPUSS_DW0_TR_IN_122
CPUSS.trigg.INPUT.DW0_TR_IN.123.signal:CPUSS_DW0_TR_IN_123
CPUSS.trigg.INPUT.DW0_TR_IN.124.signal:CPUSS_DW0_TR_IN_124
CPUSS.trigg.INPUT.DW0_TR_IN.125.signal:CPUSS_DW0_TR_IN_125
CPUSS.trigg.INPUT.DW0_TR_IN.126.signal:CPUSS_DW0_TR_IN_126
CPUSS.trigg.INPUT.DW0_TR_IN.127.signal:CPUSS_DW0_TR_IN_127
CPUSS.trigg.INPUT.DW0_TR_IN.128.signal:CPUSS_DW0_TR_IN_128
CPUSS.trigg.INPUT.DW0_TR_IN.129.signal:CPUSS_DW0_TR_IN_129
CPUSS.trigg.INPUT.DW0_TR_IN.130.signal:CPUSS_DW0_TR_IN_130
CPUSS.trigg.INPUT.DW0_TR_IN.131.signal:CPUSS_DW0_TR_IN_131
CPUSS.trigg.INPUT.DW0_TR_IN.132.signal:CPUSS_DW0_TR_IN_132
CPUSS.trigg.INPUT.DW0_TR_IN.133.signal:CPUSS_DW0_TR_IN_133
CPUSS.trigg.INPUT.DW0_TR_IN.134.signal:CPUSS_DW0_TR_IN_134
CPUSS.trigg.INPUT.DW0_TR_IN.135.signal:CPUSS_DW0_TR_IN_135
CPUSS.trigg.INPUT.DW0_TR_IN.136.signal:CPUSS_DW0_TR_IN_136
CPUSS.trigg.INPUT.DW0_TR_IN.137.signal:CPUSS_DW0_TR_IN_137
CPUSS.trigg.INPUT.DW0_TR_IN.138.signal:CPUSS_DW0_TR_IN_138
CPUSS.trigg.INPUT.DW0_TR_IN.139.signal:CPUSS_DW0_TR_IN_139
CPUSS.trigg.INPUT.DW0_TR_IN.140.signal:CPUSS_DW0_TR_IN_140
CPUSS.trigg.INPUT.DW0_TR_IN.141.signal:CPUSS_DW0_TR_IN_141
CPUSS.trigg.INPUT.DW0_TR_IN.142.signal:CPUSS_DW0_TR_IN_142
CPUSS.trigg.INPUT.DW1_TR_IN.0.signal:CPUSS_DW1_TR_IN_0
CPUSS.trigg.INPUT.DW1_TR_IN.1.signal:CPUSS_DW1_TR_IN_1
CPUSS.trigg.INPUT.DW1_TR_IN.2.signal:CPUSS_DW1_TR_IN_2
CPUSS.trigg.INPUT.DW1_TR_IN.3.signal:CPUSS_DW1_TR_IN_3
CPUSS.trigg.INPUT.DW1_TR_IN.4.signal:CPUSS_DW1_TR_IN_4
CPUSS.trigg.INPUT.DW1_TR_IN.5.signal:CPUSS_DW1_TR_IN_5
CPUSS.trigg.INPUT.DW1_TR_IN.6.signal:CPUSS_DW1_TR_IN_6
CPUSS.trigg.INPUT.DW1_TR_IN.7.signal:CPUSS_DW1_TR_IN_7
CPUSS.trigg.INPUT.DW1_TR_IN.8.signal:CPUSS_DW1_TR_IN_8
CPUSS.trigg.INPUT.DW1_TR_IN.9.signal:CPUSS_DW1_TR_IN_9
CPUSS.trigg.INPUT.DW1_TR_IN.10.signal:CPUSS_DW1_TR_IN_10
CPUSS.trigg.INPUT.DW1_TR_IN.11.signal:CPUSS_DW1_TR_IN_11
CPUSS.trigg.INPUT.DW1_TR_IN.12.signal:CPUSS_DW1_TR_IN_12
CPUSS.trigg.INPUT.DW1_TR_IN.13.signal:CPUSS_DW1_TR_IN_13
CPUSS.trigg.INPUT.DW1_TR_IN.14.signal:CPUSS_DW1_TR_IN_14
CPUSS.trigg.INPUT.DW1_TR_IN.15.signal:CPUSS_DW1_TR_IN_15
CPUSS.trigg.INPUT.DW1_TR_IN.16.signal:CPUSS_DW1_TR_IN_16
CPUSS.trigg.INPUT.DW1_TR_IN.17.signal:CPUSS_DW1_TR_IN_17
CPUSS.trigg.INPUT.DW1_TR_IN.18.signal:CPUSS_DW1_TR_IN_18
CPUSS.trigg.INPUT.DW1_TR_IN.19.signal:CPUSS_DW1_TR_IN_19
CPUSS.trigg.INPUT.DW1_TR_IN.20.signal:CPUSS_DW1_TR_IN_20
CPUSS.trigg.INPUT.DW1_TR_IN.21.signal:CPUSS_DW1_TR_IN_21
CPUSS.trigg.INPUT.DW1_TR_IN.22.signal:CPUSS_DW1_TR_IN_22
CPUSS.trigg.INPUT.DW1_TR_IN.23.signal:CPUSS_DW1_TR_IN_23
CPUSS.trigg.INPUT.DW1_TR_IN.24.signal:CPUSS_DW1_TR_IN_24
CPUSS.trigg.INPUT.DW1_TR_IN.25.signal:CPUSS_DW1_TR_IN_25
CPUSS.trigg.INPUT.DW1_TR_IN.26.signal:CPUSS_DW1_TR_IN_26
CPUSS.trigg.INPUT.DW1_TR_IN.27.signal:CPUSS_DW1_TR_IN_27
CPUSS.trigg.INPUT.DW1_TR_IN.28.signal:CPUSS_DW1_TR_IN_28
CPUSS.trigg.INPUT.DW1_TR_IN.29.signal:CPUSS_DW1_TR_IN_29
CPUSS.trigg.INPUT.DW1_TR_IN.30.signal:CPUSS_DW1_TR_IN_30
CPUSS.trigg.INPUT.DW1_TR_IN.31.signal:CPUSS_DW1_TR_IN_31
CPUSS.trigg.INPUT.DW1_TR_IN.32.signal:CPUSS_DW1_TR_IN_32
CPUSS.trigg.INPUT.DW1_TR_IN.33.signal:CPUSS_DW1_TR_IN_33
CPUSS.trigg.INPUT.DW1_TR_IN.34.signal:CPUSS_DW1_TR_IN_34
CPUSS.trigg.INPUT.DW1_TR_IN.35.signal:CPUSS_DW1_TR_IN_35
CPUSS.trigg.INPUT.DW1_TR_IN.36.signal:CPUSS_DW1_TR_IN_36
CPUSS.trigg.INPUT.DW1_TR_IN.37.signal:CPUSS_DW1_TR_IN_37
CPUSS.trigg.INPUT.DW1_TR_IN.38.signal:CPUSS_DW1_TR_IN_38
CPUSS.trigg.INPUT.DW1_TR_IN.39.signal:CPUSS_DW1_TR_IN_39
CPUSS.trigg.INPUT.DW1_TR_IN.40.signal:CPUSS_DW1_TR_IN_40
CPUSS.trigg.INPUT.DW1_TR_IN.41.signal:CPUSS_DW1_TR_IN_41
CPUSS.trigg.INPUT.DW1_TR_IN.42.signal:CPUSS_DW1_TR_IN_42
CPUSS.trigg.INPUT.DW1_TR_IN.43.signal:CPUSS_DW1_TR_IN_43
CPUSS.trigg.INPUT.DW1_TR_IN.44.signal:CPUSS_DW1_TR_IN_44
CPUSS.trigg.INPUT.DW1_TR_IN.45.signal:CPUSS_DW1_TR_IN_45
CPUSS.trigg.INPUT.DW1_TR_IN.46.signal:CPUSS_DW1_TR_IN_46
CPUSS.trigg.INPUT.DW1_TR_IN.47.signal:CPUSS_DW1_TR_IN_47
CPUSS.trigg.INPUT.DW1_TR_IN.48.signal:CPUSS_DW1_TR_IN_48
CPUSS.trigg.INPUT.DW1_TR_IN.49.signal:CPUSS_DW1_TR_IN_49
CPUSS.trigg.INPUT.DW1_TR_IN.50.signal:CPUSS_DW1_TR_IN_50
CPUSS.trigg.INPUT.DW1_TR_IN.51.signal:CPUSS_DW1_TR_IN_51
CPUSS.trigg.INPUT.DW1_TR_IN.52.signal:CPUSS_DW1_TR_IN_52
CPUSS.trigg.INPUT.DW1_TR_IN.53.signal:CPUSS_DW1_TR_IN_53
CPUSS.trigg.INPUT.DW1_TR_IN.54.signal:CPUSS_DW1_TR_IN_54
CPUSS.trigg.INPUT.DW1_TR_IN.55.signal:CPUSS_DW1_TR_IN_55
CPUSS.trigg.INPUT.DW1_TR_IN.56.signal:CPUSS_DW1_TR_IN_56
CPUSS.trigg.INPUT.DW1_TR_IN.57.signal:CPUSS_DW1_TR_IN_57
CPUSS.trigg.INPUT.DW1_TR_IN.58.signal:CPUSS_DW1_TR_IN_58
CPUSS.trigg.INPUT.DW1_TR_IN.59.signal:CPUSS_DW1_TR_IN_59
CPUSS.trigg.INPUT.DW1_TR_IN.60.signal:CPUSS_DW1_TR_IN_60
CPUSS.trigg.INPUT.DW1_TR_IN.61.signal:CPUSS_DW1_TR_IN_61
CPUSS.trigg.INPUT.DW1_TR_IN.62.signal:CPUSS_DW1_TR_IN_62
CPUSS.trigg.INPUT.DW1_TR_IN.63.signal:CPUSS_DW1_TR_IN_63
CPUSS.trigg.INPUT.DW1_TR_IN.64.signal:CPUSS_DW1_TR_IN_64
CPUSS.trigg.OUTPUT.CTI_TR_OUT.0.signal:CPUSS_CTI_TR_OUT_0
CPUSS.trigg.OUTPUT.CTI_TR_OUT.1.signal:CPUSS_CTI_TR_OUT_1
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.0.signal:CPUSS_DMAC_TR_OUT_0
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.1.signal:CPUSS_DMAC_TR_OUT_1
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.2.signal:CPUSS_DMAC_TR_OUT_2
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.3.signal:CPUSS_DMAC_TR_OUT_3
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.4.signal:CPUSS_DMAC_TR_OUT_4
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.5.signal:CPUSS_DMAC_TR_OUT_5
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.6.signal:CPUSS_DMAC_TR_OUT_6
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.7.signal:CPUSS_DMAC_TR_OUT_7
CPUSS.trigg.OUTPUT.DW0_TR_OUT.0.signal:CPUSS_DW0_TR_OUT_0
CPUSS.trigg.OUTPUT.DW0_TR_OUT.1.signal:CPUSS_DW0_TR_OUT_1
CPUSS.trigg.OUTPUT.DW0_TR_OUT.2.signal:CPUSS_DW0_TR_OUT_2
CPUSS.trigg.OUTPUT.DW0_TR_OUT.3.signal:CPUSS_DW0_TR_OUT_3
CPUSS.trigg.OUTPUT.DW0_TR_OUT.4.signal:CPUSS_DW0_TR_OUT_4
CPUSS.trigg.OUTPUT.DW0_TR_OUT.5.signal:CPUSS_DW0_TR_OUT_5
CPUSS.trigg.OUTPUT.DW0_TR_OUT.6.signal:CPUSS_DW0_TR_OUT_6
CPUSS.trigg.OUTPUT.DW0_TR_OUT.7.signal:CPUSS_DW0_TR_OUT_7
CPUSS.trigg.OUTPUT.DW0_TR_OUT.8.signal:CPUSS_DW0_TR_OUT_8
CPUSS.trigg.OUTPUT.DW0_TR_OUT.9.signal:CPUSS_DW0_TR_OUT_9
CPUSS.trigg.OUTPUT.DW0_TR_OUT.10.signal:CPUSS_DW0_TR_OUT_10
CPUSS.trigg.OUTPUT.DW0_TR_OUT.11.signal:CPUSS_DW0_TR_OUT_11
CPUSS.trigg.OUTPUT.DW0_TR_OUT.12.signal:CPUSS_DW0_TR_OUT_12
CPUSS.trigg.OUTPUT.DW0_TR_OUT.13.signal:CPUSS_DW0_TR_OUT_13
CPUSS.trigg.OUTPUT.DW0_TR_OUT.14.signal:CPUSS_DW0_TR_OUT_14
CPUSS.trigg.OUTPUT.DW0_TR_OUT.15.signal:CPUSS_DW0_TR_OUT_15
CPUSS.trigg.OUTPUT.DW0_TR_OUT.16.signal:CPUSS_DW0_TR_OUT_16
CPUSS.trigg.OUTPUT.DW0_TR_OUT.17.signal:CPUSS_DW0_TR_OUT_17
CPUSS.trigg.OUTPUT.DW0_TR_OUT.18.signal:CPUSS_DW0_TR_OUT_18
CPUSS.trigg.OUTPUT.DW0_TR_OUT.19.signal:CPUSS_DW0_TR_OUT_19
CPUSS.trigg.OUTPUT.DW0_TR_OUT.20.signal:CPUSS_DW0_TR_OUT_20
CPUSS.trigg.OUTPUT.DW0_TR_OUT.21.signal:CPUSS_DW0_TR_OUT_21
CPUSS.trigg.OUTPUT.DW0_TR_OUT.22.signal:CPUSS_DW0_TR_OUT_22
CPUSS.trigg.OUTPUT.DW0_TR_OUT.23.signal:CPUSS_DW0_TR_OUT_23
CPUSS.trigg.OUTPUT.DW0_TR_OUT.24.signal:CPUSS_DW0_TR_OUT_24
CPUSS.trigg.OUTPUT.DW0_TR_OUT.25.signal:CPUSS_DW0_TR_OUT_25
CPUSS.trigg.OUTPUT.DW0_TR_OUT.26.signal:CPUSS_DW0_TR_OUT_26
CPUSS.trigg.OUTPUT.DW0_TR_OUT.27.signal:CPUSS_DW0_TR_OUT_27
CPUSS.trigg.OUTPUT.DW0_TR_OUT.28.signal:CPUSS_DW0_TR_OUT_28
CPUSS.trigg.OUTPUT.DW0_TR_OUT.29.signal:CPUSS_DW0_TR_OUT_29
CPUSS.trigg.OUTPUT.DW0_TR_OUT.30.signal:CPUSS_DW0_TR_OUT_30
CPUSS.trigg.OUTPUT.DW0_TR_OUT.31.signal:CPUSS_DW0_TR_OUT_31
CPUSS.trigg.OUTPUT.DW0_TR_OUT.32.signal:CPUSS_DW0_TR_OUT_32
CPUSS.trigg.OUTPUT.DW0_TR_OUT.33.signal:CPUSS_DW0_TR_OUT_33
CPUSS.trigg.OUTPUT.DW0_TR_OUT.34.signal:CPUSS_DW0_TR_OUT_34
CPUSS.trigg.OUTPUT.DW0_TR_OUT.35.signal:CPUSS_DW0_TR_OUT_35
CPUSS.trigg.OUTPUT.DW0_TR_OUT.36.signal:CPUSS_DW0_TR_OUT_36
CPUSS.trigg.OUTPUT.DW0_TR_OUT.37.signal:CPUSS_DW0_TR_OUT_37
CPUSS.trigg.OUTPUT.DW0_TR_OUT.38.signal:CPUSS_DW0_TR_OUT_38
CPUSS.trigg.OUTPUT.DW0_TR_OUT.39.signal:CPUSS_DW0_TR_OUT_39
CPUSS.trigg.OUTPUT.DW0_TR_OUT.40.signal:CPUSS_DW0_TR_OUT_40
CPUSS.trigg.OUTPUT.DW0_TR_OUT.41.signal:CPUSS_DW0_TR_OUT_41
CPUSS.trigg.OUTPUT.DW0_TR_OUT.42.signal:CPUSS_DW0_TR_OUT_42
CPUSS.trigg.OUTPUT.DW0_TR_OUT.43.signal:CPUSS_DW0_TR_OUT_43
CPUSS.trigg.OUTPUT.DW0_TR_OUT.44.signal:CPUSS_DW0_TR_OUT_44
CPUSS.trigg.OUTPUT.DW0_TR_OUT.45.signal:CPUSS_DW0_TR_OUT_45
CPUSS.trigg.OUTPUT.DW0_TR_OUT.46.signal:CPUSS_DW0_TR_OUT_46
CPUSS.trigg.OUTPUT.DW0_TR_OUT.47.signal:CPUSS_DW0_TR_OUT_47
CPUSS.trigg.OUTPUT.DW0_TR_OUT.48.signal:CPUSS_DW0_TR_OUT_48
CPUSS.trigg.OUTPUT.DW0_TR_OUT.49.signal:CPUSS_DW0_TR_OUT_49
CPUSS.trigg.OUTPUT.DW0_TR_OUT.50.signal:CPUSS_DW0_TR_OUT_50
CPUSS.trigg.OUTPUT.DW0_TR_OUT.51.signal:CPUSS_DW0_TR_OUT_51
CPUSS.trigg.OUTPUT.DW0_TR_OUT.52.signal:CPUSS_DW0_TR_OUT_52
CPUSS.trigg.OUTPUT.DW0_TR_OUT.53.signal:CPUSS_DW0_TR_OUT_53
CPUSS.trigg.OUTPUT.DW0_TR_OUT.54.signal:CPUSS_DW0_TR_OUT_54
CPUSS.trigg.OUTPUT.DW0_TR_OUT.55.signal:CPUSS_DW0_TR_OUT_55
CPUSS.trigg.OUTPUT.DW0_TR_OUT.56.signal:CPUSS_DW0_TR_OUT_56
CPUSS.trigg.OUTPUT.DW0_TR_OUT.57.signal:CPUSS_DW0_TR_OUT_57
CPUSS.trigg.OUTPUT.DW0_TR_OUT.58.signal:CPUSS_DW0_TR_OUT_58
CPUSS.trigg.OUTPUT.DW0_TR_OUT.59.signal:CPUSS_DW0_TR_OUT_59
CPUSS.trigg.OUTPUT.DW0_TR_OUT.60.signal:CPUSS_DW0_TR_OUT_60
CPUSS.trigg.OUTPUT.DW0_TR_OUT.61.signal:CPUSS_DW0_TR_OUT_61
CPUSS.trigg.OUTPUT.DW0_TR_OUT.62.signal:CPUSS_DW0_TR_OUT_62
CPUSS.trigg.OUTPUT.DW0_TR_OUT.63.signal:CPUSS_DW0_TR_OUT_63
CPUSS.trigg.OUTPUT.DW0_TR_OUT.64.signal:CPUSS_DW0_TR_OUT_64
CPUSS.trigg.OUTPUT.DW0_TR_OUT.65.signal:CPUSS_DW0_TR_OUT_65
CPUSS.trigg.OUTPUT.DW0_TR_OUT.66.signal:CPUSS_DW0_TR_OUT_66
CPUSS.trigg.OUTPUT.DW0_TR_OUT.67.signal:CPUSS_DW0_TR_OUT_67
CPUSS.trigg.OUTPUT.DW0_TR_OUT.68.signal:CPUSS_DW0_TR_OUT_68
CPUSS.trigg.OUTPUT.DW0_TR_OUT.69.signal:CPUSS_DW0_TR_OUT_69
CPUSS.trigg.OUTPUT.DW0_TR_OUT.70.signal:CPUSS_DW0_TR_OUT_70
CPUSS.trigg.OUTPUT.DW0_TR_OUT.71.signal:CPUSS_DW0_TR_OUT_71
CPUSS.trigg.OUTPUT.DW0_TR_OUT.72.signal:CPUSS_DW0_TR_OUT_72
CPUSS.trigg.OUTPUT.DW0_TR_OUT.73.signal:CPUSS_DW0_TR_OUT_73
CPUSS.trigg.OUTPUT.DW0_TR_OUT.74.signal:CPUSS_DW0_TR_OUT_74
CPUSS.trigg.OUTPUT.DW0_TR_OUT.75.signal:CPUSS_DW0_TR_OUT_75
CPUSS.trigg.OUTPUT.DW0_TR_OUT.76.signal:CPUSS_DW0_TR_OUT_76
CPUSS.trigg.OUTPUT.DW0_TR_OUT.77.signal:CPUSS_DW0_TR_OUT_77
CPUSS.trigg.OUTPUT.DW0_TR_OUT.78.signal:CPUSS_DW0_TR_OUT_78
CPUSS.trigg.OUTPUT.DW0_TR_OUT.79.signal:CPUSS_DW0_TR_OUT_79
CPUSS.trigg.OUTPUT.DW0_TR_OUT.80.signal:CPUSS_DW0_TR_OUT_80
CPUSS.trigg.OUTPUT.DW0_TR_OUT.81.signal:CPUSS_DW0_TR_OUT_81
CPUSS.trigg.OUTPUT.DW0_TR_OUT.82.signal:CPUSS_DW0_TR_OUT_82
CPUSS.trigg.OUTPUT.DW0_TR_OUT.83.signal:CPUSS_DW0_TR_OUT_83
CPUSS.trigg.OUTPUT.DW0_TR_OUT.84.signal:CPUSS_DW0_TR_OUT_84
CPUSS.trigg.OUTPUT.DW0_TR_OUT.85.signal:CPUSS_DW0_TR_OUT_85
CPUSS.trigg.OUTPUT.DW0_TR_OUT.86.signal:CPUSS_DW0_TR_OUT_86
CPUSS.trigg.OUTPUT.DW0_TR_OUT.87.signal:CPUSS_DW0_TR_OUT_87
CPUSS.trigg.OUTPUT.DW0_TR_OUT.88.signal:CPUSS_DW0_TR_OUT_88
CPUSS.trigg.OUTPUT.DW0_TR_OUT.89.signal:CPUSS_DW0_TR_OUT_89
CPUSS.trigg.OUTPUT.DW0_TR_OUT.90.signal:CPUSS_DW0_TR_OUT_90
CPUSS.trigg.OUTPUT.DW0_TR_OUT.91.signal:CPUSS_DW0_TR_OUT_91
CPUSS.trigg.OUTPUT.DW0_TR_OUT.92.signal:CPUSS_DW0_TR_OUT_92
CPUSS.trigg.OUTPUT.DW0_TR_OUT.93.signal:CPUSS_DW0_TR_OUT_93
CPUSS.trigg.OUTPUT.DW0_TR_OUT.94.signal:CPUSS_DW0_TR_OUT_94
CPUSS.trigg.OUTPUT.DW0_TR_OUT.95.signal:CPUSS_DW0_TR_OUT_95
CPUSS.trigg.OUTPUT.DW0_TR_OUT.96.signal:CPUSS_DW0_TR_OUT_96
CPUSS.trigg.OUTPUT.DW0_TR_OUT.97.signal:CPUSS_DW0_TR_OUT_97
CPUSS.trigg.OUTPUT.DW0_TR_OUT.98.signal:CPUSS_DW0_TR_OUT_98
CPUSS.trigg.OUTPUT.DW0_TR_OUT.99.signal:CPUSS_DW0_TR_OUT_99
CPUSS.trigg.OUTPUT.DW0_TR_OUT.100.signal:CPUSS_DW0_TR_OUT_100
CPUSS.trigg.OUTPUT.DW0_TR_OUT.101.signal:CPUSS_DW0_TR_OUT_101
CPUSS.trigg.OUTPUT.DW0_TR_OUT.102.signal:CPUSS_DW0_TR_OUT_102
CPUSS.trigg.OUTPUT.DW0_TR_OUT.103.signal:CPUSS_DW0_TR_OUT_103
CPUSS.trigg.OUTPUT.DW0_TR_OUT.104.signal:CPUSS_DW0_TR_OUT_104
CPUSS.trigg.OUTPUT.DW0_TR_OUT.105.signal:CPUSS_DW0_TR_OUT_105
CPUSS.trigg.OUTPUT.DW0_TR_OUT.106.signal:CPUSS_DW0_TR_OUT_106
CPUSS.trigg.OUTPUT.DW0_TR_OUT.107.signal:CPUSS_DW0_TR_OUT_107
CPUSS.trigg.OUTPUT.DW0_TR_OUT.108.signal:CPUSS_DW0_TR_OUT_108
CPUSS.trigg.OUTPUT.DW0_TR_OUT.109.signal:CPUSS_DW0_TR_OUT_109
CPUSS.trigg.OUTPUT.DW0_TR_OUT.110.signal:CPUSS_DW0_TR_OUT_110
CPUSS.trigg.OUTPUT.DW0_TR_OUT.111.signal:CPUSS_DW0_TR_OUT_111
CPUSS.trigg.OUTPUT.DW0_TR_OUT.112.signal:CPUSS_DW0_TR_OUT_112
CPUSS.trigg.OUTPUT.DW0_TR_OUT.113.signal:CPUSS_DW0_TR_OUT_113
CPUSS.trigg.OUTPUT.DW0_TR_OUT.114.signal:CPUSS_DW0_TR_OUT_114
CPUSS.trigg.OUTPUT.DW0_TR_OUT.115.signal:CPUSS_DW0_TR_OUT_115
CPUSS.trigg.OUTPUT.DW0_TR_OUT.116.signal:CPUSS_DW0_TR_OUT_116
CPUSS.trigg.OUTPUT.DW0_TR_OUT.117.signal:CPUSS_DW0_TR_OUT_117
CPUSS.trigg.OUTPUT.DW0_TR_OUT.118.signal:CPUSS_DW0_TR_OUT_118
CPUSS.trigg.OUTPUT.DW0_TR_OUT.119.signal:CPUSS_DW0_TR_OUT_119
CPUSS.trigg.OUTPUT.DW0_TR_OUT.120.signal:CPUSS_DW0_TR_OUT_120
CPUSS.trigg.OUTPUT.DW0_TR_OUT.121.signal:CPUSS_DW0_TR_OUT_121
CPUSS.trigg.OUTPUT.DW0_TR_OUT.122.signal:CPUSS_DW0_TR_OUT_122
CPUSS.trigg.OUTPUT.DW0_TR_OUT.123.signal:CPUSS_DW0_TR_OUT_123
CPUSS.trigg.OUTPUT.DW0_TR_OUT.124.signal:CPUSS_DW0_TR_OUT_124
CPUSS.trigg.OUTPUT.DW0_TR_OUT.125.signal:CPUSS_DW0_TR_OUT_125
CPUSS.trigg.OUTPUT.DW0_TR_OUT.126.signal:CPUSS_DW0_TR_OUT_126
CPUSS.trigg.OUTPUT.DW0_TR_OUT.127.signal:CPUSS_DW0_TR_OUT_127
CPUSS.trigg.OUTPUT.DW0_TR_OUT.128.signal:CPUSS_DW0_TR_OUT_128
CPUSS.trigg.OUTPUT.DW0_TR_OUT.129.signal:CPUSS_DW0_TR_OUT_129
CPUSS.trigg.OUTPUT.DW0_TR_OUT.130.signal:CPUSS_DW0_TR_OUT_130
CPUSS.trigg.OUTPUT.DW0_TR_OUT.131.signal:CPUSS_DW0_TR_OUT_131
CPUSS.trigg.OUTPUT.DW0_TR_OUT.132.signal:CPUSS_DW0_TR_OUT_132
CPUSS.trigg.OUTPUT.DW0_TR_OUT.133.signal:CPUSS_DW0_TR_OUT_133
CPUSS.trigg.OUTPUT.DW0_TR_OUT.134.signal:CPUSS_DW0_TR_OUT_134
CPUSS.trigg.OUTPUT.DW0_TR_OUT.135.signal:CPUSS_DW0_TR_OUT_135
CPUSS.trigg.OUTPUT.DW0_TR_OUT.136.signal:CPUSS_DW0_TR_OUT_136
CPUSS.trigg.OUTPUT.DW0_TR_OUT.137.signal:CPUSS_DW0_TR_OUT_137
CPUSS.trigg.OUTPUT.DW0_TR_OUT.138.signal:CPUSS_DW0_TR_OUT_138
CPUSS.trigg.OUTPUT.DW0_TR_OUT.139.signal:CPUSS_DW0_TR_OUT_139
CPUSS.trigg.OUTPUT.DW0_TR_OUT.140.signal:CPUSS_DW0_TR_OUT_140
CPUSS.trigg.OUTPUT.DW0_TR_OUT.141.signal:CPUSS_DW0_TR_OUT_141
CPUSS.trigg.OUTPUT.DW0_TR_OUT.142.signal:CPUSS_DW0_TR_OUT_142
CPUSS.trigg.OUTPUT.DW1_TR_OUT.0.signal:CPUSS_DW1_TR_OUT_0
CPUSS.trigg.OUTPUT.DW1_TR_OUT.1.signal:CPUSS_DW1_TR_OUT_1
CPUSS.trigg.OUTPUT.DW1_TR_OUT.2.signal:CPUSS_DW1_TR_OUT_2
CPUSS.trigg.OUTPUT.DW1_TR_OUT.3.signal:CPUSS_DW1_TR_OUT_3
CPUSS.trigg.OUTPUT.DW1_TR_OUT.4.signal:CPUSS_DW1_TR_OUT_4
CPUSS.trigg.OUTPUT.DW1_TR_OUT.5.signal:CPUSS_DW1_TR_OUT_5
CPUSS.trigg.OUTPUT.DW1_TR_OUT.6.signal:CPUSS_DW1_TR_OUT_6
CPUSS.trigg.OUTPUT.DW1_TR_OUT.7.signal:CPUSS_DW1_TR_OUT_7
CPUSS.trigg.OUTPUT.DW1_TR_OUT.8.signal:CPUSS_DW1_TR_OUT_8
CPUSS.trigg.OUTPUT.DW1_TR_OUT.9.signal:CPUSS_DW1_TR_OUT_9
CPUSS.trigg.OUTPUT.DW1_TR_OUT.10.signal:CPUSS_DW1_TR_OUT_10
CPUSS.trigg.OUTPUT.DW1_TR_OUT.11.signal:CPUSS_DW1_TR_OUT_11
CPUSS.trigg.OUTPUT.DW1_TR_OUT.12.signal:CPUSS_DW1_TR_OUT_12
CPUSS.trigg.OUTPUT.DW1_TR_OUT.13.signal:CPUSS_DW1_TR_OUT_13
CPUSS.trigg.OUTPUT.DW1_TR_OUT.14.signal:CPUSS_DW1_TR_OUT_14
CPUSS.trigg.OUTPUT.DW1_TR_OUT.15.signal:CPUSS_DW1_TR_OUT_15
CPUSS.trigg.OUTPUT.DW1_TR_OUT.16.signal:CPUSS_DW1_TR_OUT_16
CPUSS.trigg.OUTPUT.DW1_TR_OUT.17.signal:CPUSS_DW1_TR_OUT_17
CPUSS.trigg.OUTPUT.DW1_TR_OUT.18.signal:CPUSS_DW1_TR_OUT_18
CPUSS.trigg.OUTPUT.DW1_TR_OUT.19.signal:CPUSS_DW1_TR_OUT_19
CPUSS.trigg.OUTPUT.DW1_TR_OUT.20.signal:CPUSS_DW1_TR_OUT_20
CPUSS.trigg.OUTPUT.DW1_TR_OUT.21.signal:CPUSS_DW1_TR_OUT_21
CPUSS.trigg.OUTPUT.DW1_TR_OUT.22.signal:CPUSS_DW1_TR_OUT_22
CPUSS.trigg.OUTPUT.DW1_TR_OUT.23.signal:CPUSS_DW1_TR_OUT_23
CPUSS.trigg.OUTPUT.DW1_TR_OUT.24.signal:CPUSS_DW1_TR_OUT_24
CPUSS.trigg.OUTPUT.DW1_TR_OUT.25.signal:CPUSS_DW1_TR_OUT_25
CPUSS.trigg.OUTPUT.DW1_TR_OUT.26.signal:CPUSS_DW1_TR_OUT_26
CPUSS.trigg.OUTPUT.DW1_TR_OUT.27.signal:CPUSS_DW1_TR_OUT_27
CPUSS.trigg.OUTPUT.DW1_TR_OUT.28.signal:CPUSS_DW1_TR_OUT_28
CPUSS.trigg.OUTPUT.DW1_TR_OUT.29.signal:CPUSS_DW1_TR_OUT_29
CPUSS.trigg.OUTPUT.DW1_TR_OUT.30.signal:CPUSS_DW1_TR_OUT_30
CPUSS.trigg.OUTPUT.DW1_TR_OUT.31.signal:CPUSS_DW1_TR_OUT_31
CPUSS.trigg.OUTPUT.DW1_TR_OUT.32.signal:CPUSS_DW1_TR_OUT_32
CPUSS.trigg.OUTPUT.DW1_TR_OUT.33.signal:CPUSS_DW1_TR_OUT_33
CPUSS.trigg.OUTPUT.DW1_TR_OUT.34.signal:CPUSS_DW1_TR_OUT_34
CPUSS.trigg.OUTPUT.DW1_TR_OUT.35.signal:CPUSS_DW1_TR_OUT_35
CPUSS.trigg.OUTPUT.DW1_TR_OUT.36.signal:CPUSS_DW1_TR_OUT_36
CPUSS.trigg.OUTPUT.DW1_TR_OUT.37.signal:CPUSS_DW1_TR_OUT_37
CPUSS.trigg.OUTPUT.DW1_TR_OUT.38.signal:CPUSS_DW1_TR_OUT_38
CPUSS.trigg.OUTPUT.DW1_TR_OUT.39.signal:CPUSS_DW1_TR_OUT_39
CPUSS.trigg.OUTPUT.DW1_TR_OUT.40.signal:CPUSS_DW1_TR_OUT_40
CPUSS.trigg.OUTPUT.DW1_TR_OUT.41.signal:CPUSS_DW1_TR_OUT_41
CPUSS.trigg.OUTPUT.DW1_TR_OUT.42.signal:CPUSS_DW1_TR_OUT_42
CPUSS.trigg.OUTPUT.DW1_TR_OUT.43.signal:CPUSS_DW1_TR_OUT_43
CPUSS.trigg.OUTPUT.DW1_TR_OUT.44.signal:CPUSS_DW1_TR_OUT_44
CPUSS.trigg.OUTPUT.DW1_TR_OUT.45.signal:CPUSS_DW1_TR_OUT_45
CPUSS.trigg.OUTPUT.DW1_TR_OUT.46.signal:CPUSS_DW1_TR_OUT_46
CPUSS.trigg.OUTPUT.DW1_TR_OUT.47.signal:CPUSS_DW1_TR_OUT_47
CPUSS.trigg.OUTPUT.DW1_TR_OUT.48.signal:CPUSS_DW1_TR_OUT_48
CPUSS.trigg.OUTPUT.DW1_TR_OUT.49.signal:CPUSS_DW1_TR_OUT_49
CPUSS.trigg.OUTPUT.DW1_TR_OUT.50.signal:CPUSS_DW1_TR_OUT_50
CPUSS.trigg.OUTPUT.DW1_TR_OUT.51.signal:CPUSS_DW1_TR_OUT_51
CPUSS.trigg.OUTPUT.DW1_TR_OUT.52.signal:CPUSS_DW1_TR_OUT_52
CPUSS.trigg.OUTPUT.DW1_TR_OUT.53.signal:CPUSS_DW1_TR_OUT_53
CPUSS.trigg.OUTPUT.DW1_TR_OUT.54.signal:CPUSS_DW1_TR_OUT_54
CPUSS.trigg.OUTPUT.DW1_TR_OUT.55.signal:CPUSS_DW1_TR_OUT_55
CPUSS.trigg.OUTPUT.DW1_TR_OUT.56.signal:CPUSS_DW1_TR_OUT_56
CPUSS.trigg.OUTPUT.DW1_TR_OUT.57.signal:CPUSS_DW1_TR_OUT_57
CPUSS.trigg.OUTPUT.DW1_TR_OUT.58.signal:CPUSS_DW1_TR_OUT_58
CPUSS.trigg.OUTPUT.DW1_TR_OUT.59.signal:CPUSS_DW1_TR_OUT_59
CPUSS.trigg.OUTPUT.DW1_TR_OUT.60.signal:CPUSS_DW1_TR_OUT_60
CPUSS.trigg.OUTPUT.DW1_TR_OUT.61.signal:CPUSS_DW1_TR_OUT_61
CPUSS.trigg.OUTPUT.DW1_TR_OUT.62.signal:CPUSS_DW1_TR_OUT_62
CPUSS.trigg.OUTPUT.DW1_TR_OUT.63.signal:CPUSS_DW1_TR_OUT_63
CPUSS.trigg.OUTPUT.DW1_TR_OUT.64.signal:CPUSS_DW1_TR_OUT_64
CPUSS.trigg.OUTPUT.TR_FAULT.0.signal:CPUSS_TR_FAULT_0
CPUSS.trigg.OUTPUT.TR_FAULT.1.signal:CPUSS_TR_FAULT_1
CPUSS.trigg.OUTPUT.TR_FAULT.2.signal:CPUSS_TR_FAULT_2
CPUSS.trigg.OUTPUT.TR_FAULT.3.signal:CPUSS_TR_FAULT_3
CPUSS.trigg.OUTPUT.ZERO.signal:CPUSS_ZERO
CPUSS.trigg.TO.CANFD.0.TR_DBG_DMA_ACK.signals:CPUSS_DW0_TR_OUT_32,CPUSS_DW0_TR_OUT_35,CPUSS_DW0_TR_OUT_38,CPUSS_DW0_TR_OUT_41,CPUSS_DW0_TR_OUT_44
CPUSS.trigg.TO.CANFD.0.TR_EVT_SWT_IN.signals:CPUSS_ZERO
CPUSS.trigg.TO.CANFD.1.TR_DBG_DMA_ACK.signals:CPUSS_DW1_TR_OUT_38,CPUSS_DW1_TR_OUT_41,CPUSS_DW1_TR_OUT_44,CPUSS_DW1_TR_OUT_47,CPUSS_DW1_TR_OUT_50
CPUSS.trigg.TO.CANFD.1.TR_EVT_SWT_IN.signals:CPUSS_ZERO
CPUSS.trigg.TO.CPUSS.CTI_TR_IN.signals:CPUSS_ZERO
CPUSS.trigg.TO.CPUSS.DMAC_TR_IN.signals:CPUSS_ZERO
CPUSS.trigg.TO.CPUSS.DW0_TR_IN.signals:CPUSS_CTI_TR_OUT_0,CPUSS_CTI_TR_OUT_1,CPUSS_DMAC_TR_OUT_0,CPUSS_DMAC_TR_OUT_1,CPUSS_DMAC_TR_OUT_2,CPUSS_DMAC_TR_OUT_3,CPUSS_DMAC_TR_OUT_4,CPUSS_DMAC_TR_OUT_5,CPUSS_DMAC_TR_OUT_6,CPUSS_DMAC_TR_OUT_7,CPUSS_DW0_TR_OUT_0,CPUSS_DW0_TR_OUT_1,CPUSS_DW0_TR_OUT_2,CPUSS_DW0_TR_OUT_3,CPUSS_DW0_TR_OUT_4,CPUSS_DW0_TR_OUT_5,CPUSS_DW0_TR_OUT_6,CPUSS_DW0_TR_OUT_7,CPUSS_DW0_TR_OUT_8,CPUSS_DW0_TR_OUT_9,CPUSS_DW0_TR_OUT_10,CPUSS_DW0_TR_OUT_11,CPUSS_DW0_TR_OUT_12,CPUSS_DW0_TR_OUT_13,CPUSS_DW0_TR_OUT_14,CPUSS_DW0_TR_OUT_15,CPUSS_DW0_TR_OUT_16,CPUSS_DW0_TR_OUT_17,CPUSS_DW0_TR_OUT_18,CPUSS_DW0_TR_OUT_19,CPUSS_DW0_TR_OUT_20,CPUSS_DW0_TR_OUT_21,CPUSS_DW0_TR_OUT_22,CPUSS_DW0_TR_OUT_23,CPUSS_DW0_TR_OUT_24,CPUSS_DW0_TR_OUT_25,CPUSS_DW0_TR_OUT_26,CPUSS_DW0_TR_OUT_27,CPUSS_DW0_TR_OUT_28,CPUSS_DW0_TR_OUT_29,CPUSS_DW0_TR_OUT_30,CPUSS_DW0_TR_OUT_31,CPUSS_DW1_TR_OUT_0,CPUSS_DW1_TR_OUT_1,CPUSS_DW1_TR_OUT_2,CPUSS_DW1_TR_OUT_3,CPUSS_DW1_TR_OUT_4,CPUSS_DW1_TR_OUT_5,CPUSS_DW1_TR_OUT_6,CPUSS_DW1_TR_OUT_7,CPUSS_DW1_TR_OUT_8,CPUSS_DW1_TR_OUT_9,CPUSS_DW1_TR_OUT_10,CPUSS_DW1_TR_OUT_11,CPUSS_DW1_TR_OUT_12,CPUSS_DW1_TR_OUT_13,CPUSS_DW1_TR_OUT_14,CPUSS_DW1_TR_OUT_15,CPUSS_TR_FAULT_0,CPUSS_TR_FAULT_1,CPUSS_TR_FAULT_2,CPUSS_TR_FAULT_3,CPUSS_ZERO
CPUSS.trigg.TO.CPUSS.DW1_TR_IN.signals:CPUSS_DW0_TR_OUT_0,CPUSS_DW0_TR_OUT_1,CPUSS_DW0_TR_OUT_2,CPUSS_DW0_TR_OUT_3,CPUSS_DW0_TR_OUT_4,CPUSS_DW0_TR_OUT_5,CPUSS_DW0_TR_OUT_6,CPUSS_DW0_TR_OUT_7,CPUSS_DW0_TR_OUT_8,CPUSS_DW0_TR_OUT_9,CPUSS_DW0_TR_OUT_10,CPUSS_DW0_TR_OUT_11,CPUSS_DW0_TR_OUT_12,CPUSS_DW0_TR_OUT_13,CPUSS_DW0_TR_OUT_14,CPUSS_DW0_TR_OUT_15,CPUSS_DW0_TR_OUT_16,CPUSS_DW0_TR_OUT_17,CPUSS_DW0_TR_OUT_18,CPUSS_DW0_TR_OUT_19,CPUSS_DW0_TR_OUT_20,CPUSS_DW0_TR_OUT_21,CPUSS_DW0_TR_OUT_22,CPUSS_DW0_TR_OUT_23,CPUSS_DW0_TR_OUT_24,CPUSS_DW0_TR_OUT_25,CPUSS_DW0_TR_OUT_26,CPUSS_DW0_TR_OUT_27,CPUSS_DW0_TR_OUT_28,CPUSS_DW0_TR_OUT_29,CPUSS_DW0_TR_OUT_30,CPUSS_DW0_TR_OUT_31,CPUSS_DW1_TR_OUT_0,CPUSS_DW1_TR_OUT_1,CPUSS_DW1_TR_OUT_2,CPUSS_DW1_TR_OUT_3,CPUSS_DW1_TR_OUT_4,CPUSS_DW1_TR_OUT_5,CPUSS_DW1_TR_OUT_6,CPUSS_DW1_TR_OUT_7,CPUSS_DW1_TR_OUT_8,CPUSS_DW1_TR_OUT_9,CPUSS_DW1_TR_OUT_10,CPUSS_DW1_TR_OUT_11,CPUSS_DW1_TR_OUT_12,CPUSS_DW1_TR_OUT_13,CPUSS_DW1_TR_OUT_14,CPUSS_DW1_TR_OUT_15,CPUSS_DW1_TR_OUT_61,CPUSS_DW1_TR_OUT_62,CPUSS_ZERO
CPUSS.trigg.TO.FLEXRAY.0.TR_IBF_IN.signals:CPUSS_DW1_TR_OUT_63
CPUSS.trigg.TO.FLEXRAY.0.TR_OBF_IN.signals:CPUSS_DW1_TR_OUT_64
CPUSS.trigg.TO.FLEXRAY.0.TR_STPWT_IN.signals:CPUSS_ZERO
CPUSS.trigg.TO.PASS.0.TR_DEBUG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.PASS.0.TR_SAR_GEN_IN.signals:CPUSS_DW0_TR_OUT_0,CPUSS_DW0_TR_OUT_1,CPUSS_DW0_TR_OUT_2,CPUSS_DW0_TR_OUT_3,CPUSS_DW0_TR_OUT_4,CPUSS_DW0_TR_OUT_5,CPUSS_DW0_TR_OUT_6,CPUSS_DW0_TR_OUT_7,CPUSS_DW0_TR_OUT_8,CPUSS_DW0_TR_OUT_9,CPUSS_DW0_TR_OUT_10,CPUSS_DW0_TR_OUT_11,CPUSS_DW0_TR_OUT_12,CPUSS_DW0_TR_OUT_13,CPUSS_DW0_TR_OUT_14,CPUSS_DW0_TR_OUT_15,CPUSS_DW0_TR_OUT_16,CPUSS_DW0_TR_OUT_17,CPUSS_DW0_TR_OUT_18,CPUSS_DW0_TR_OUT_19,CPUSS_DW0_TR_OUT_20,CPUSS_DW0_TR_OUT_21,CPUSS_DW0_TR_OUT_22,CPUSS_DW0_TR_OUT_23,CPUSS_DW0_TR_OUT_24,CPUSS_DW0_TR_OUT_25,CPUSS_DW0_TR_OUT_26,CPUSS_DW0_TR_OUT_27,CPUSS_DW0_TR_OUT_28,CPUSS_DW0_TR_OUT_29,CPUSS_DW0_TR_OUT_30,CPUSS_DW0_TR_OUT_31,CPUSS_ZERO
CPUSS.trigg.TO.PERI.TR_DBG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.PERI.TR_IO_OUTPUT.signals:CPUSS_ZERO
CPUSS.trigg.TO.SRSS.TR_DEBUG_FREEZE_MCWDT.signals:CPUSS_ZERO
CPUSS.trigg.TO.SRSS.TR_DEBUG_FREEZE_WDT.signals:CPUSS_ZERO
CPUSS.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:CPUSS_DMAC_TR_OUT_0,CPUSS_DMAC_TR_OUT_1,CPUSS_DMAC_TR_OUT_2,CPUSS_DMAC_TR_OUT_3,CPUSS_DMAC_TR_OUT_4,CPUSS_DMAC_TR_OUT_5,CPUSS_DMAC_TR_OUT_6,CPUSS_DMAC_TR_OUT_7,CPUSS_DW0_TR_OUT_0,CPUSS_DW0_TR_OUT_1,CPUSS_DW0_TR_OUT_2,CPUSS_DW0_TR_OUT_3,CPUSS_DW0_TR_OUT_4,CPUSS_DW0_TR_OUT_5,CPUSS_DW0_TR_OUT_6,CPUSS_DW0_TR_OUT_7,CPUSS_DW0_TR_OUT_8,CPUSS_DW0_TR_OUT_9,CPUSS_DW0_TR_OUT_10,CPUSS_DW0_TR_OUT_11,CPUSS_DW0_TR_OUT_12,CPUSS_DW0_TR_OUT_13,CPUSS_DW0_TR_OUT_14,CPUSS_DW0_TR_OUT_15,CPUSS_DW0_TR_OUT_16,CPUSS_DW0_TR_OUT_17,CPUSS_DW0_TR_OUT_18,CPUSS_DW0_TR_OUT_19,CPUSS_DW0_TR_OUT_20,CPUSS_DW0_TR_OUT_21,CPUSS_DW0_TR_OUT_22,CPUSS_DW0_TR_OUT_23,CPUSS_DW0_TR_OUT_24,CPUSS_DW0_TR_OUT_25,CPUSS_DW0_TR_OUT_26,CPUSS_DW0_TR_OUT_27,CPUSS_DW0_TR_OUT_28,CPUSS_DW0_TR_OUT_29,CPUSS_DW0_TR_OUT_30,CPUSS_DW0_TR_OUT_31,CPUSS_DW1_TR_OUT_0,CPUSS_DW1_TR_OUT_1,CPUSS_DW1_TR_OUT_2,CPUSS_DW1_TR_OUT_3,CPUSS_DW1_TR_OUT_4,CPUSS_DW1_TR_OUT_5,CPUSS_DW1_TR_OUT_6,CPUSS_DW1_TR_OUT_7,CPUSS_DW1_TR_OUT_8,CPUSS_DW1_TR_OUT_9,CPUSS_DW1_TR_OUT_10,CPUSS_DW1_TR_OUT_11,CPUSS_DW1_TR_OUT_12,CPUSS_DW1_TR_OUT_13,CPUSS_DW1_TR_OUT_14,CPUSS_DW1_TR_OUT_15,CPUSS_ZERO
CPUSS.trigg.TO.TCPWM.0.TR_DEBUG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:CPUSS_CTI_TR_OUT_0,CPUSS_CTI_TR_OUT_1,CPUSS_TR_FAULT_0,CPUSS_TR_FAULT_1,CPUSS_TR_FAULT_2,CPUSS_TR_FAULT_3,CPUSS_ZERO
CPUSS.trigg.TO.TCPWM.1.TR_DEBUG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.TR_GROUP.9.INPUT.signals:CPUSS_CTI_TR_OUT_0,CPUSS_CTI_TR_OUT_1,CPUSS_DMAC_TR_OUT_0,CPUSS_DMAC_TR_OUT_1,CPUSS_DMAC_TR_OUT_2,CPUSS_DMAC_TR_OUT_3,CPUSS_DMAC_TR_OUT_4,CPUSS_DMAC_TR_OUT_5,CPUSS_DMAC_TR_OUT_6,CPUSS_DMAC_TR_OUT_7,CPUSS_DW0_TR_OUT_0,CPUSS_DW0_TR_OUT_1,CPUSS_DW0_TR_OUT_2,CPUSS_DW0_TR_OUT_3,CPUSS_DW0_TR_OUT_4,CPUSS_DW0_TR_OUT_5,CPUSS_DW0_TR_OUT_6,CPUSS_DW0_TR_OUT_7,CPUSS_DW0_TR_OUT_8,CPUSS_DW0_TR_OUT_9,CPUSS_DW0_TR_OUT_10,CPUSS_DW0_TR_OUT_11,CPUSS_DW0_TR_OUT_12,CPUSS_DW0_TR_OUT_13,CPUSS_DW0_TR_OUT_14,CPUSS_DW0_TR_OUT_15,CPUSS_DW0_TR_OUT_16,CPUSS_DW0_TR_OUT_17,CPUSS_DW0_TR_OUT_18,CPUSS_DW0_TR_OUT_19,CPUSS_DW0_TR_OUT_20,CPUSS_DW0_TR_OUT_21,CPUSS_DW0_TR_OUT_22,CPUSS_DW0_TR_OUT_23,CPUSS_DW0_TR_OUT_24,CPUSS_DW0_TR_OUT_25,CPUSS_DW0_TR_OUT_26,CPUSS_DW0_TR_OUT_27,CPUSS_DW0_TR_OUT_28,CPUSS_DW0_TR_OUT_29,CPUSS_DW0_TR_OUT_30,CPUSS_DW0_TR_OUT_31,CPUSS_DW0_TR_OUT_32,CPUSS_DW0_TR_OUT_33,CPUSS_DW0_TR_OUT_34,CPUSS_DW0_TR_OUT_35,CPUSS_DW0_TR_OUT_36,CPUSS_DW0_TR_OUT_37,CPUSS_DW0_TR_OUT_38,CPUSS_DW0_TR_OUT_39,CPUSS_DW0_TR_OUT_40,CPUSS_DW0_TR_OUT_41,CPUSS_DW0_TR_OUT_42,CPUSS_DW0_TR_OUT_43,CPUSS_DW0_TR_OUT_44,CPUSS_DW0_TR_OUT_45,CPUSS_DW0_TR_OUT_46,CPUSS_DW0_TR_OUT_47,CPUSS_DW0_TR_OUT_48,CPUSS_DW0_TR_OUT_49,CPUSS_DW0_TR_OUT_50,CPUSS_DW0_TR_OUT_51,CPUSS_DW0_TR_OUT_52,CPUSS_DW0_TR_OUT_53,CPUSS_DW0_TR_OUT_54,CPUSS_DW0_TR_OUT_55,CPUSS_DW0_TR_OUT_56,CPUSS_DW0_TR_OUT_57,CPUSS_DW0_TR_OUT_58,CPUSS_DW0_TR_OUT_59,CPUSS_DW0_TR_OUT_60,CPUSS_DW0_TR_OUT_61,CPUSS_DW0_TR_OUT_62,CPUSS_DW0_TR_OUT_63,CPUSS_DW0_TR_OUT_64,CPUSS_DW0_TR_OUT_65,CPUSS_DW0_TR_OUT_66,CPUSS_DW0_TR_OUT_67,CPUSS_DW0_TR_OUT_68,CPUSS_DW0_TR_OUT_69,CPUSS_DW0_TR_OUT_70,CPUSS_DW0_TR_OUT_71,CPUSS_DW0_TR_OUT_72,CPUSS_DW0_TR_OUT_73,CPUSS_DW0_TR_OUT_74,CPUSS_DW0_TR_OUT_75,CPUSS_DW0_TR_OUT_76,CPUSS_DW0_TR_OUT_77,CPUSS_DW0_TR_OUT_78,CPUSS_DW0_TR_OUT_79,CPUSS_DW0_TR_OUT_80,CPUSS_DW0_TR_OUT_81,CPUSS_DW0_TR_OUT_82,CPUSS_DW0_TR_OUT_83,CPUSS_DW0_TR_OUT_84,CPUSS_DW0_TR_OUT_85,CPUSS_DW0_TR_OUT_86,CPUSS_DW0_TR_OUT_87,CPUSS_DW0_TR_OUT_88,CPUSS_DW0_TR_OUT_89,CPUSS_DW0_TR_OUT_90,CPUSS_DW0_TR_OUT_91,CPUSS_DW0_TR_OUT_92,CPUSS_DW0_TR_OUT_93,CPUSS_DW0_TR_OUT_94,CPUSS_DW0_TR_OUT_95,CPUSS_DW0_TR_OUT_96,CPUSS_DW0_TR_OUT_97,CPUSS_DW0_TR_OUT_98,CPUSS_DW0_TR_OUT_99,CPUSS_DW0_TR_OUT_100,CPUSS_DW0_TR_OUT_101,CPUSS_DW0_TR_OUT_102,CPUSS_DW0_TR_OUT_103,CPUSS_DW0_TR_OUT_104,CPUSS_DW0_TR_OUT_105,CPUSS_DW0_TR_OUT_106,CPUSS_DW0_TR_OUT_107,CPUSS_DW0_TR_OUT_108,CPUSS_DW0_TR_OUT_109,CPUSS_DW0_TR_OUT_110,CPUSS_DW0_TR_OUT_111,CPUSS_DW0_TR_OUT_112,CPUSS_DW0_TR_OUT_113,CPUSS_DW0_TR_OUT_114,CPUSS_DW0_TR_OUT_115,CPUSS_DW0_TR_OUT_116,CPUSS_DW0_TR_OUT_117,CPUSS_DW0_TR_OUT_118,CPUSS_DW0_TR_OUT_119,CPUSS_DW0_TR_OUT_120,CPUSS_DW0_TR_OUT_121,CPUSS_DW0_TR_OUT_122,CPUSS_DW0_TR_OUT_123,CPUSS_DW0_TR_OUT_124,CPUSS_DW0_TR_OUT_125,CPUSS_DW0_TR_OUT_126,CPUSS_DW0_TR_OUT_127,CPUSS_DW0_TR_OUT_128,CPUSS_DW0_TR_OUT_129,CPUSS_DW0_TR_OUT_130,CPUSS_DW0_TR_OUT_131,CPUSS_DW0_TR_OUT_132,CPUSS_DW0_TR_OUT_133,CPUSS_DW0_TR_OUT_134,CPUSS_DW0_TR_OUT_135,CPUSS_DW0_TR_OUT_136,CPUSS_DW0_TR_OUT_137,CPUSS_DW0_TR_OUT_138,CPUSS_DW0_TR_OUT_139,CPUSS_DW0_TR_OUT_140,CPUSS_DW0_TR_OUT_141,CPUSS_DW0_TR_OUT_142,CPUSS_DW1_TR_OUT_0,CPUSS_DW1_TR_OUT_1,CPUSS_DW1_TR_OUT_2,CPUSS_DW1_TR_OUT_3,CPUSS_DW1_TR_OUT_4,CPUSS_DW1_TR_OUT_5,CPUSS_DW1_TR_OUT_6,CPUSS_DW1_TR_OUT_7,CPUSS_DW1_TR_OUT_8,CPUSS_DW1_TR_OUT_9,CPUSS_DW1_TR_OUT_10,CPUSS_DW1_TR_OUT_11,CPUSS_DW1_TR_OUT_12,CPUSS_DW1_TR_OUT_13,CPUSS_DW1_TR_OUT_14,CPUSS_DW1_TR_OUT_15,CPUSS_DW1_TR_OUT_16,CPUSS_DW1_TR_OUT_17,CPUSS_DW1_TR_OUT_18,CPUSS_DW1_TR_OUT_19,CPUSS_DW1_TR_OUT_20,CPUSS_DW1_TR_OUT_21,CPUSS_DW1_TR_OUT_22,CPUSS_DW1_TR_OUT_23,CPUSS_DW1_TR_OUT_24,CPUSS_DW1_TR_OUT_25,CPUSS_DW1_TR_OUT_26,CPUSS_DW1_TR_OUT_27,CPUSS_DW1_TR_OUT_28,CPUSS_DW1_TR_OUT_29,CPUSS_DW1_TR_OUT_30,CPUSS_DW1_TR_OUT_31,CPUSS_DW1_TR_OUT_32,CPUSS_DW1_TR_OUT_33,CPUSS_DW1_TR_OUT_34,CPUSS_DW1_TR_OUT_35,CPUSS_DW1_TR_OUT_36,CPUSS_DW1_TR_OUT_37,CPUSS_DW1_TR_OUT_38,CPUSS_DW1_TR_OUT_39,CPUSS_DW1_TR_OUT_40,CPUSS_DW1_TR_OUT_41,CPUSS_DW1_TR_OUT_42,CPUSS_DW1_TR_OUT_43,CPUSS_DW1_TR_OUT_44,CPUSS_DW1_TR_OUT_45,CPUSS_DW1_TR_OUT_46,CPUSS_DW1_TR_OUT_47,CPUSS_DW1_TR_OUT_48,CPUSS_DW1_TR_OUT_49,CPUSS_DW1_TR_OUT_50,CPUSS_DW1_TR_OUT_51,CPUSS_DW1_TR_OUT_52,CPUSS_DW1_TR_OUT_53,CPUSS_DW1_TR_OUT_54,CPUSS_DW1_TR_OUT_55,CPUSS_DW1_TR_OUT_56,CPUSS_DW1_TR_OUT_57,CPUSS_DW1_TR_OUT_58,CPUSS_DW1_TR_OUT_59,CPUSS_DW1_TR_OUT_60,CPUSS_DW1_TR_OUT_61,CPUSS_DW1_TR_OUT_62,CPUSS_DW1_TR_OUT_63,CPUSS_DW1_TR_OUT_64,CPUSS_TR_FAULT_0,CPUSS_TR_FAULT_1,CPUSS_TR_FAULT_2,CPUSS_TR_FAULT_3,CPUSS_ZERO
CPUSS.AXIM_ID_WIDTH:3
CPUSS.AXIM_RETAIN_PROT:0
CPUSS.AXIS_ID_WIDTH:12
CPUSS.CH.SW_TR_PRESENT:1
CPUSS.CH_STRUCT.SW_TR_PRESENT:1
CPUSS.CHIP_TOP.CAL_SUP_NZ_PRESENT:1
CPUSS.CHIP_TOP.PROFILER_PRESENT:0
CPUSS.CHIP_TOP.PTM_PRESENT_WIDTH:0
CPUSS.CHIP_TOP.TRACE_PRESENT:1
CPUSS.CLOCK_TRACE_IN:PCLK_CPUSS_CLOCK_TRACE_IN
CPUSS.CM7_0_DCACHE_SIZE:16
CPUSS.CM7_0_DTCM_SIZE:16
CPUSS.CM7_0_FPU_LVL:2
CPUSS.CM7_0_ICACHE_SIZE:16
CPUSS.CM7_0_ITCM_SIZE:16
CPUSS.CM7_0_MPU_NR:16
CPUSS.CM7_1_DCACHE_SIZE:16
CPUSS.CM7_1_DTCM_SIZE:16
CPUSS.CM7_1_FPU_LVL:2
CPUSS.CM7_1_ICACHE_SIZE:16
CPUSS.CM7_1_ITCM_SIZE:16
CPUSS.CM7_1_MPU_NR:16
CPUSS.CM7_1_PRESENT:1
CPUSS.CM7_1_SYSTEM_IRQ_PRESENT:1
CPUSS.CM7_CACHE_ECC_PRESENT:1
CPUSS.CM7_INT_NR:8
CPUSS.CM7_LVL_WIDTH:3
CPUSS.CM7_TCM_ECC_ADDR_PRESENT:0
CPUSS.CM7_TCM_ECC_PRESENT:1
CPUSS.CPUSS_DW.DW_NR.instances:0,1
CPUSS.CPUSS_DW.DW_NR.0.DW.CH_NR:143
CPUSS.CPUSS_DW.DW_NR.0.DW.CH_NR_WIDTH:8
CPUSS.CPUSS_DW.DW_NR.1.DW.CH_NR:65
CPUSS.CPUSS_DW.DW_NR.1.DW.CH_NR_WIDTH:7
CPUSS.CRYPTO.AES:1
CPUSS.CRYPTO.BUFF_SIZE:2048
CPUSS.CRYPTO.CHACHA:1
CPUSS.CRYPTO.CRC:1
CPUSS.CRYPTO.DES:1
CPUSS.CRYPTO.ECC_ADDR_PRESENT:1
CPUSS.CRYPTO.ECC_PRESENT:1
CPUSS.CRYPTO.GCM:1
CPUSS.CRYPTO.PR:1
CPUSS.CRYPTO.SHA1:1
CPUSS.CRYPTO.SHA2:1
CPUSS.CRYPTO.SHA3:1
CPUSS.CRYPTO.TR:1
CPUSS.CRYPTO.VU:1
CPUSS.CRYPTO_PRESENT:1
CPUSS.DdcName:m7cpuss
CPUSS.DEBUG_LVL:3
CPUSS.DMAC.CH_NR:8
CPUSS.DMAC_CH_NR:8
CPUSS.DMAC_PRESENT:1
CPUSS.DW.ECC_PRESENT:1
CPUSS.DW.NR:2
CPUSS.DW_ECC_ADDR_PRESENT:1
CPUSS.DW_ECC_PRESENT:1
CPUSS.DW0_CH_NR:143
CPUSS.DW0_PRESENT:1
CPUSS.DW1_CH_NR:65
CPUSS.DW1_PRESENT:1
CPUSS.ECC_PRESENT:1
CPUSS.ETB_PRESENT:1
CPUSS.ETB_SRAM_SIZE:8
CPUSS.FAMILYID:259
CPUSS.FAST_MS_PRESENT:3
CPUSS.FAST_SL_PRESENT:1
CPUSS.FAULT.FAULT_NR:4
CPUSS.FLASH_SIZE:8192
CPUSS.FLASHC.CM7_1_PRESENT:1
CPUSS.FLASHC.FLASHC_BIST_DATA_NR:8
CPUSS.FLASHC.FLASHC_IS_ECT:1
CPUSS.FLASHC.FLASHC_IS_SONOS:0
CPUSS.FLASHC.FLASHC_WORK_SEQ_PRESENT:1
CPUSS.FLASHC.PA_SIZE:128
CPUSS.FLASHC.SLOW0_MS_PRESENT:1
CPUSS.FLASHC.SLOW1_MS_PRESENT:0
CPUSS.FLASHC_ECT:1
CPUSS.FLASHC_FLASH_ECC_PRESENT:1
CPUSS.FLASHC_MAIN_DATA_WIDTH:256
CPUSS.FLASHC_PRESENT:1
CPUSS.FLASHC_RAM_ECC_PRESENT:1
CPUSS.FLASHC_SONOS_MAIN_ROWS:0
CPUSS.FLASHC_SONOS_MAIN_SECTORS:0
CPUSS.FLASHC_SONOS_MAIN_WORDS:0
CPUSS.FLASHC_SONOS_RWW:0
CPUSS.FLASHC_SONOS_SPL_ROWS:0
CPUSS.FLASHC_SONOS_SPL_SECTORS:0
CPUSS.IPC.IPC_IRQ_NR:8
CPUSS.IPC.IPC_NR:8
CPUSS.JEPCONTINUATION:0
CPUSS.JEPID:52
CPUSS.MBIST_MMIO_PRESENT:0
CPUSS.MTB_SRAM_SIZE:4
CPUSS.PROT.MS_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
CPUSS.PROT.SMPU_MS0_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS1_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS10_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS11_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS12_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS13_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS14_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS15_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS2_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS3_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS4_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS5_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS6_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS7_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS8_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS9_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_STRUCT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
CPUSS.PTM_PRESENT:0
CPUSS.PTM_WIDTH:1
CPUSS.RAM_TRIM_DEFAULT:98
CPUSS.RAM_TRIM_WIDTH:8
CPUSS.RAMC_ECC_ADDR_PRESENT:1
CPUSS.RAMC_ECC_PRESENT:1
CPUSS.RAMC0_MACRO_NR:16
CPUSS.RAMC1_MACRO_NR:8
CPUSS.RAMC1_PRESENT:1
CPUSS.RAMC2_MACRO_NR:8
CPUSS.RAMC2_PRESENT:1
CPUSS.ROM_SIZE:64
CPUSS.ROM_TRIM_DEFAULT:2
CPUSS.ROM_TRIM_WIDTH:3
CPUSS.ROMC_MACRO_NR:1
CPUSS.SFLASH_SIZE:32
CPUSS.SLOW_MS_PRESENT:1
CPUSS.SLOW_SL_PRESENT:1
CPUSS.SMPU_STRUCT.PC_NR_MINUS1:7
CPUSS.SRAM0_SIZE:512
CPUSS.SRAM1_SIZE:256
CPUSS.SRAM2_SIZE:256
CPUSS.SW_TR_PRESENT:1
CPUSS.SYSTEM_DPSLP_INT_NR:51
CPUSS.SYSTEM_INT_NR:567
CPUSS.SYSTEM_IRQ_PRESENT:1
CPUSS.TPIU_WIDTH:4
CPUSS.TRACE_LVL:2
CPUSS.UDB_PRESENT:0
CPUSS.VersionSuffix:
CPUSS.WFLASH_SIZE:256

################################################################################
#
# CPUSS_DW
#
CPUSS_DW.instances:0,1
CPUSS_DW.0.DW_CH_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142
CPUSS_DW.1.DW_CH_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64
CPUSS_DW.DdcName:m7cpuss
CPUSS_DW.VersionSuffix:

################################################################################
#
# CRYPTO
#
CRYPTO.regBaseAddr:0x40100000
CRYPTO.DdcName:m7cpuss
CRYPTO.VersionSuffix:

################################################################################
#
# DFT
#
DFT.EXT_OCC:2
DFT.MBIST_C_NUM:11
DFT.NUM_HFROOT:8

################################################################################
#
# DMAC
#
DMAC.regBaseAddr:0x402A0000
DMAC.DdcName:m7cpuss
DMAC.DMAC_CH.instances:0,1,2,3,4,5,6,7
DMAC.VersionSuffix:

################################################################################
#
# DW
#
DW.0.regBaseAddr:0x40280000
DW.1.regBaseAddr:0x40290000

################################################################################
#
# EFUSE
#
EFUSE.regBaseAddr:0x402C0000
EFUSE.DdcName:mxefuse_ver2
EFUSE.EFUSE_NR:4
EFUSE.VersionSuffix:_ver2

################################################################################
#
# EFUSE_DATA
#
EFUSE_DATA.regBaseAddr:0x402C0800

################################################################################
#
# ETH
#
ETH.instances:0,1
ETH.0.interrupt.eth.0:556
ETH.0.interrupt.eth.1:558
ETH.0.interrupt.eth.2:557
ETH.0.pins.ETH_TSU_TIMER_CMP_VAL:ETH_0_ETH_TSU_TIMER_CMP_VAL
ETH.0.pins.MDC:ETH_0_MDC
ETH.0.pins.MDIO:ETH_0_MDIO
ETH.0.pins.REF_CLK:ETH_0_REF_CLK
ETH.0.pins.RX_CLK:ETH_0_RX_CLK
ETH.0.pins.RX_CTL:ETH_0_RX_CTL
ETH.0.pins.RX_ER:ETH_0_RX_ER
ETH.0.pins.RXD:ETH_0_RXD_0,ETH_0_RXD_1,ETH_0_RXD_2,ETH_0_RXD_3
ETH.0.pins.TX_CLK:ETH_0_TX_CLK
ETH.0.pins.TX_CTL:ETH_0_TX_CTL
ETH.0.pins.TX_ER:ETH_0_TX_ER
ETH.0.pins.TXD:ETH_0_TXD_0,ETH_0_TXD_1,ETH_0_TXD_2,ETH_0_TXD_3
ETH.0.regBaseAddr:0x40480000
ETH.0.AXIM_ID_WIDTH:3
ETH.0.ETH_NPQ:3
ETH.0.MASTER_WIDTH:8
ETH.0.PLATFORM_VARIANT:2
ETH.0.RAM_VEND:2
ETH.0.RX_PACKET_BUFFER_SIZE:0
ETH.0.SPARE_EN:1
ETH.0.SRC_CLOCK_DIVIDER:1
ETH.0.TSU_CLK_SOURCE:1
ETH.0.TX_PACKET_BUFFER_SIZE:1
ETH.1.interrupt.eth.0:559
ETH.1.interrupt.eth.1:561
ETH.1.interrupt.eth.2:560
ETH.1.pins.ETH_TSU_TIMER_CMP_VAL:ETH_1_ETH_TSU_TIMER_CMP_VAL
ETH.1.pins.MDC:ETH_1_MDC
ETH.1.pins.MDIO:ETH_1_MDIO
ETH.1.pins.REF_CLK:ETH_1_REF_CLK
ETH.1.pins.RX_CLK:ETH_1_RX_CLK
ETH.1.pins.RX_CTL:ETH_1_RX_CTL
ETH.1.pins.RXD:ETH_1_RXD_0,ETH_1_RXD_1,ETH_1_RXD_2,ETH_1_RXD_3
ETH.1.pins.TX_CLK:ETH_1_TX_CLK
ETH.1.pins.TX_CTL:ETH_1_TX_CTL
ETH.1.pins.TXD:ETH_1_TXD_0,ETH_1_TXD_1,ETH_1_TXD_2,ETH_1_TXD_3
ETH.1.regBaseAddr:0x40490000
ETH.1.AXIM_ID_WIDTH:3
ETH.1.ETH_NPQ:3
ETH.1.MASTER_WIDTH:8
ETH.1.PLATFORM_VARIANT:2
ETH.1.RAM_VEND:2
ETH.1.RX_PACKET_BUFFER_SIZE:0
ETH.1.SPARE_EN:1
ETH.1.SRC_CLOCK_DIVIDER:1
ETH.1.TSU_CLK_SOURCE:1
ETH.1.TX_PACKET_BUFFER_SIZE:1
ETH.DdcName:mxeth
ETH.VersionSuffix:

################################################################################
#
# EVTGEN
#
EVTGEN.instances:0
EVTGEN.0.interrupt:68
EVTGEN.0.interrupt.dpslp:19
EVTGEN.0.regBaseAddr:0x403F0000
EVTGEN.0.trigg.OUTPUT.TR_OUT.0.signal:EVTGEN_0_TR_OUT_0
EVTGEN.0.trigg.OUTPUT.TR_OUT.1.signal:EVTGEN_0_TR_OUT_1
EVTGEN.0.trigg.OUTPUT.TR_OUT.2.signal:EVTGEN_0_TR_OUT_2
EVTGEN.0.trigg.OUTPUT.TR_OUT.3.signal:EVTGEN_0_TR_OUT_3
EVTGEN.0.trigg.OUTPUT.TR_OUT.4.signal:EVTGEN_0_TR_OUT_4
EVTGEN.0.trigg.OUTPUT.TR_OUT.5.signal:EVTGEN_0_TR_OUT_5
EVTGEN.0.trigg.OUTPUT.TR_OUT.6.signal:EVTGEN_0_TR_OUT_6
EVTGEN.0.trigg.OUTPUT.TR_OUT.7.signal:EVTGEN_0_TR_OUT_7
EVTGEN.0.trigg.OUTPUT.TR_OUT.8.signal:EVTGEN_0_TR_OUT_8
EVTGEN.0.trigg.OUTPUT.TR_OUT.9.signal:EVTGEN_0_TR_OUT_9
EVTGEN.0.trigg.OUTPUT.TR_OUT.10.signal:EVTGEN_0_TR_OUT_10
EVTGEN.0.trigg.OUTPUT.TR_OUT.11.signal:EVTGEN_0_TR_OUT_11
EVTGEN.0.trigg.OUTPUT.TR_OUT.12.signal:EVTGEN_0_TR_OUT_12
EVTGEN.0.trigg.OUTPUT.TR_OUT.13.signal:EVTGEN_0_TR_OUT_13
EVTGEN.0.trigg.OUTPUT.TR_OUT.14.signal:EVTGEN_0_TR_OUT_14
EVTGEN.0.trigg.OUTPUT.TR_OUT.15.signal:EVTGEN_0_TR_OUT_15
EVTGEN.0.trigg.TO.CPUSS.DW0_TR_IN.signals:EVTGEN_0_TR_OUT_0,EVTGEN_0_TR_OUT_1,EVTGEN_0_TR_OUT_2,EVTGEN_0_TR_OUT_3
EVTGEN.0.trigg.TO.PASS.0.TR_SAR_GEN_IN.signals:EVTGEN_0_TR_OUT_12,EVTGEN_0_TR_OUT_13,EVTGEN_0_TR_OUT_14
EVTGEN.0.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:EVTGEN_0_TR_OUT_4,EVTGEN_0_TR_OUT_5,EVTGEN_0_TR_OUT_6,EVTGEN_0_TR_OUT_7,EVTGEN_0_TR_OUT_8,EVTGEN_0_TR_OUT_9,EVTGEN_0_TR_OUT_10,EVTGEN_0_TR_OUT_11
EVTGEN.0.trigg.TO.TR_GROUP.9.INPUT.signals:EVTGEN_0_TR_OUT_0,EVTGEN_0_TR_OUT_1,EVTGEN_0_TR_OUT_2,EVTGEN_0_TR_OUT_3,EVTGEN_0_TR_OUT_4,EVTGEN_0_TR_OUT_5,EVTGEN_0_TR_OUT_6,EVTGEN_0_TR_OUT_7,EVTGEN_0_TR_OUT_8,EVTGEN_0_TR_OUT_9,EVTGEN_0_TR_OUT_10,EVTGEN_0_TR_OUT_11,EVTGEN_0_TR_OUT_12,EVTGEN_0_TR_OUT_13,EVTGEN_0_TR_OUT_14,EVTGEN_0_TR_OUT_15
EVTGEN.0.COMP_STRUCT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
EVTGEN.0.EVTGEN_COMP_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
EVTGEN.DdcName:mxevtgen
EVTGEN.VersionSuffix:

################################################################################
#
# FAULT
#
FAULT.regBaseAddr:0x40210000
FAULT.DdcName:m7cpuss
FAULT.FAULT_STRUCT.instances:0,1,2,3
FAULT.VersionSuffix:

################################################################################
#
# FLASHC
#
FLASHC.regBaseAddr:0x40240000
FLASHC.DdcName:m7cpuss
FLASHC.VersionSuffix:

################################################################################
#
# FLEXRAY
#
FLEXRAY.instances:0
FLEXRAY.0.interrupt0:553
FLEXRAY.0.interrupt1:554
FLEXRAY.0.pins.RXDA:FLEXRAY_0_RXDA
FLEXRAY.0.pins.RXDB:FLEXRAY_0_RXDB
FLEXRAY.0.pins.TXDA:FLEXRAY_0_TXDA
FLEXRAY.0.pins.TXDB:FLEXRAY_0_TXDB
FLEXRAY.0.pins.TXENA_N:FLEXRAY_0_TXENA_N
FLEXRAY.0.pins.TXENB_N:FLEXRAY_0_TXENB_N
FLEXRAY.0.regBaseAddr:0x40560000
FLEXRAY.0.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:FLEXRAY_0_TR_STPWT_IN
FLEXRAY.0.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:FLEXRAY_0_TR_STPWT_IN
FLEXRAY.0.trigg.FROM.CPUSS.DW1_TR_OUT.signals:FLEXRAY_0_TR_IBF_IN,FLEXRAY_0_TR_OBF_IN
FLEXRAY.0.trigg.FROM.CPUSS.ZERO.signals:FLEXRAY_0_TR_STPWT_IN
FLEXRAY.0.trigg.FROM.FLEXRAY.0.TR_TINT0_OUT.signals:FLEXRAY_0_TR_STPWT_IN
FLEXRAY.0.trigg.INPUT.TR_IBF_IN.signal:FLEXRAY_0_TR_IBF_IN
FLEXRAY.0.trigg.INPUT.TR_OBF_IN.signal:FLEXRAY_0_TR_OBF_IN
FLEXRAY.0.trigg.INPUT.TR_STPWT_IN.signal:FLEXRAY_0_TR_STPWT_IN
FLEXRAY.0.trigg.OUTPUT.TR_IBF_OUT.signal:FLEXRAY_0_TR_IBF_OUT
FLEXRAY.0.trigg.OUTPUT.TR_OBF_OUT.signal:FLEXRAY_0_TR_OBF_OUT
FLEXRAY.0.trigg.OUTPUT.TR_TINT0_OUT.signal:FLEXRAY_0_TR_TINT0_OUT
FLEXRAY.0.trigg.TO.CANFD.0.TR_EVT_SWT_IN.signals:FLEXRAY_0_TR_TINT0_OUT
FLEXRAY.0.trigg.TO.CANFD.1.TR_EVT_SWT_IN.signals:FLEXRAY_0_TR_TINT0_OUT
FLEXRAY.0.trigg.TO.CPUSS.DW0_TR_IN.signals:FLEXRAY_0_TR_TINT0_OUT
FLEXRAY.0.trigg.TO.CPUSS.DW1_TR_IN.signals:FLEXRAY_0_TR_IBF_OUT,FLEXRAY_0_TR_OBF_OUT
FLEXRAY.0.trigg.TO.FLEXRAY.0.TR_STPWT_IN.signals:FLEXRAY_0_TR_TINT0_OUT
FLEXRAY.0.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:FLEXRAY_0_TR_IBF_OUT,FLEXRAY_0_TR_OBF_OUT,FLEXRAY_0_TR_TINT0_OUT
FLEXRAY.0.trigg.TO.TR_GROUP.9.INPUT.signals:FLEXRAY_0_TR_IBF_OUT,FLEXRAY_0_TR_OBF_OUT,FLEXRAY_0_TR_TINT0_OUT
FLEXRAY.0.CLK_FLEXRAY:PCLK_FLEXRAY0_CLK_FLEXRAY
FLEXRAY.0.SPARE_EN:1
FLEXRAY.DdcName:mxflexray
FLEXRAY.VersionSuffix:

################################################################################
#
# GLOBAL
#
GLOBAL.AXIM_ID_WIDTH:3
GLOBAL.AXIS_ID_WIDTH:12
GLOBAL.CHIP_SUBSTRATE_NET:0
GLOBAL.DFT_TAP1_IR_WIDTH:4
GLOBAL.DO_NOT_USE_VDDA_IN_VDDIO:0
GLOBAL.HAS_AXRES:0
GLOBAL.HAS_AXRES_METAL_OPT:0
GLOBAL.HAS_PTM:0
GLOBAL.HAS_PUMP_IN_IOSS:0
GLOBAL.HAS_VDDA:1
GLOBAL.IO_GPIOSF:0
GLOBAL.IO_VERSION:5
GLOBAL.IOSS_REGMAP_SUPPORT:2
GLOBAL.IP_GEN_VSWITCH:0
GLOBAL.MASTER_WIDTH:8
GLOBAL.MXDFT_SUPPORT:1
GLOBAL.PASS_PRESENT:1
GLOBAL.PLATFORM_VARIANT:2
GLOBAL.PROFILER_PRESENT:0
GLOBAL.PWRDET_ON_VSSD:1
GLOBAL.RAM_VEND:2
GLOBAL.S8STAR_FLASH:1
GLOBAL.SI_REVISION_ID:35
GLOBAL.SPARE_BASE_CELLS:1
GLOBAL.SPARE_CELL_SCS8LS_MACRO_NUM:1
GLOBAL.SPARE_CELL_SUPER_MACRO_NUM:1
GLOBAL.SPARE_GROUP_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13
GLOBAL.SPARE_GROUP_NR.0.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.0.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.0.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.0.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.0.SPARE_GROUP_NR.HIB_SPARE_VECTOR:3
GLOBAL.SPARE_GROUP_NR.1.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.1.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.1.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.1.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.1.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.2.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.2.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.2.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.2.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.2.SPARE_GROUP_NR.HIB_SPARE_VECTOR:2
GLOBAL.SPARE_GROUP_NR.3.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.3.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.3.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.3.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.3.SPARE_GROUP_NR.HIB_SPARE_VECTOR:2
GLOBAL.SPARE_GROUP_NR.4.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.4.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.4.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.4.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.4.SPARE_GROUP_NR.HIB_SPARE_VECTOR:4
GLOBAL.SPARE_GROUP_NR.5.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:9
GLOBAL.SPARE_GROUP_NR.5.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:9
GLOBAL.SPARE_GROUP_NR.5.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:3
GLOBAL.SPARE_GROUP_NR.5.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.5.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.6.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.6.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.6.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.6.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.6.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.7.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.7.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.7.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.7.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.7.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.8.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.8.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:64
GLOBAL.SPARE_GROUP_NR.8.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:25
GLOBAL.SPARE_GROUP_NR.8.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.8.SPARE_GROUP_NR.HIB_SPARE_VECTOR:8
GLOBAL.SPARE_GROUP_NR.9.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:10
GLOBAL.SPARE_GROUP_NR.9.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:10
GLOBAL.SPARE_GROUP_NR.9.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:4
GLOBAL.SPARE_GROUP_NR.9.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.9.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.10.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:5
GLOBAL.SPARE_GROUP_NR.10.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:5
GLOBAL.SPARE_GROUP_NR.10.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:3
GLOBAL.SPARE_GROUP_NR.10.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.10.SPARE_GROUP_NR.HIB_SPARE_VECTOR:3
GLOBAL.SPARE_GROUP_NR.11.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.11.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:64
GLOBAL.SPARE_GROUP_NR.11.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.11.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.11.SPARE_GROUP_NR.HIB_SPARE_VECTOR:13
GLOBAL.SPARE_GROUP_NR.12.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.12.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.12.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.12.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.12.SPARE_GROUP_NR.HIB_SPARE_VECTOR:3
GLOBAL.SPARE_GROUP_NR.13.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.13.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.13.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.13.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.13.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_STDLIB_CFG:2
GLOBAL.SRSSLT:0
GLOBAL.STAR_CONNECT_VDDA:0
GLOBAL.STAR_CONNECT_VDDD:0
GLOBAL.TECHNOLOGY:0
GLOBAL.TESTER:0
GLOBAL.UDB_PRESENT:0
GLOBAL.ULP_N_LP:0
GLOBAL.USE_S8STAR_LIBRARY:1
GLOBAL.VSSA_FOR_VSSIOQ:1
GLOBAL.XRES_PULLUP_EN:1
GLOBAL.XRES_VERSION:3

################################################################################
#
# GPIO
#
GPIO.regBaseAddr:0x40310000
GPIO.DdcName:mxs40ioss
GPIO.GPIO_PRT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34
GPIO.VersionSuffix:_ver3

################################################################################
#
# HSIOM
#
HSIOM.regBaseAddr:0x40300000
HSIOM.DdcName:mxs40ioss
HSIOM.HSIOM_PRT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34
HSIOM.VersionSuffix:_ver3

################################################################################
#
# I2S
#
I2S.instances:0,1,2
I2S.0.regBaseAddr:0x40800000
I2S.1.regBaseAddr:0x40801000
I2S.2.regBaseAddr:0x40802000
I2S.DdcName:mxaudioss_ver2_s40e
I2S.VersionSuffix:_ver2

################################################################################
#
# IOSS
#
IOSS.interrupt.gpio.act:51
IOSS.interrupt.gpio.dpslp:21
IOSS.interrupt.vdd:20
IOSS.interrupts.gpio.act.24:52
IOSS.interrupts.gpio.act.25:53
IOSS.interrupts.gpio.act.26:54
IOSS.interrupts.gpio.act.27:55
IOSS.interrupts.gpio.act.33:56
IOSS.interrupts.gpio.act.34:57
IOSS.interrupts.gpio.dpslp.0:22
IOSS.interrupts.gpio.dpslp.1:23
IOSS.interrupts.gpio.dpslp.2:24
IOSS.interrupts.gpio.dpslp.3:25
IOSS.interrupts.gpio.dpslp.4:26
IOSS.interrupts.gpio.dpslp.5:27
IOSS.interrupts.gpio.dpslp.6:28
IOSS.interrupts.gpio.dpslp.7:29
IOSS.interrupts.gpio.dpslp.8:30
IOSS.interrupts.gpio.dpslp.9:31
IOSS.interrupts.gpio.dpslp.10:32
IOSS.interrupts.gpio.dpslp.11:33
IOSS.interrupts.gpio.dpslp.12:34
IOSS.interrupts.gpio.dpslp.13:35
IOSS.interrupts.gpio.dpslp.14:36
IOSS.interrupts.gpio.dpslp.15:37
IOSS.interrupts.gpio.dpslp.16:38
IOSS.interrupts.gpio.dpslp.17:39
IOSS.interrupts.gpio.dpslp.18:40
IOSS.interrupts.gpio.dpslp.19:41
IOSS.interrupts.gpio.dpslp.20:42
IOSS.interrupts.gpio.dpslp.21:43
IOSS.interrupts.gpio.dpslp.22:44
IOSS.interrupts.gpio.dpslp.23:45
IOSS.interrupts.gpio.dpslp.28:46
IOSS.interrupts.gpio.dpslp.29:47
IOSS.interrupts.gpio.dpslp.30:48
IOSS.interrupts.gpio.dpslp.31:49
IOSS.interrupts.gpio.dpslp.32:50
IOSS.GPIO.GPIO_PORT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO0:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO1:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO2:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO3:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.31.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.31.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.31.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.31.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.31.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.31.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.31.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.31.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.31.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.31.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.31.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.32.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.32.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.32.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.32.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.32.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.32.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.32.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.32.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.32.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.32.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.32.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.33.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.33.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.33.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.33.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.33.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.33.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.33.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.33.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.33.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.33.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.33.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.34.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.34.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.34.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.34.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.34.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.34.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.34.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.34.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.34.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.34.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.34.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR_0_31:32
IOSS.GPIO.GPIO_PORT_NR_32_63:3
IOSS.GPIO.GPIO_PORT_NR_64_95:0
IOSS.GPIO.GPIO_PORT_NR_96_127:0
IOSS.HSIOM.ALTJTAG_PRESENT:1
IOSS.HSIOM.AMUX_SPLIT_NR:4
IOSS.HSIOM.HSIOM_PORT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34
IOSS.HSIOM.MONITOR_NR:26
IOSS.HSIOM.MONITOR_NR_0_31:26
IOSS.HSIOM.MONITOR_NR_32_63:0
IOSS.HSIOM.MONITOR_NR_64_95:0
IOSS.HSIOM.MONITOR_NR_96_127:0
IOSS.SMARTIO.SMARTIO_MASK:192512

################################################################################
#
# IPC
#
IPC.instances:0,1,2,3,4,5,6,7
IPC.regBaseAddr:0x40220000
IPC.DdcName:m7cpuss
IPC.VersionSuffix:

################################################################################
#
# LIN
#
LIN.instances:0
LIN.0.interrupts.0:93
LIN.0.interrupts.1:94
LIN.0.interrupts.2:95
LIN.0.interrupts.3:96
LIN.0.interrupts.4:97
LIN.0.interrupts.5:98
LIN.0.interrupts.6:99
LIN.0.interrupts.7:100
LIN.0.interrupts.8:101
LIN.0.interrupts.9:102
LIN.0.interrupts.10:103
LIN.0.interrupts.11:104
LIN.0.interrupts.12:105
LIN.0.interrupts.13:106
LIN.0.interrupts.14:107
LIN.0.interrupts.15:108
LIN.0.interrupts.16:109
LIN.0.interrupts.17:110
LIN.0.interrupts.18:111
LIN.0.interrupts.19:112
LIN.0.pins.LIN_EN:LIN_0_LIN_EN_0,LIN_0_LIN_EN_1,LIN_0_LIN_EN_2,LIN_0_LIN_EN_3,LIN_0_LIN_EN_4,LIN_0_LIN_EN_5,LIN_0_LIN_EN_6,LIN_0_LIN_EN_7,LIN_0_LIN_EN_8,LIN_0_LIN_EN_9,LIN_0_LIN_EN_10,LIN_0_LIN_EN_11,LIN_0_LIN_EN_12,LIN_0_LIN_EN_13,LIN_0_LIN_EN_14,LIN_0_LIN_EN_15,LIN_0_LIN_EN_16,LIN_0_LIN_EN_17,LIN_0_LIN_EN_18,LIN_0_LIN_EN_19
LIN.0.pins.LIN_RX:LIN_0_LIN_RX_0,LIN_0_LIN_RX_1,LIN_0_LIN_RX_2,LIN_0_LIN_RX_3,LIN_0_LIN_RX_4,LIN_0_LIN_RX_5,LIN_0_LIN_RX_6,LIN_0_LIN_RX_7,LIN_0_LIN_RX_8,LIN_0_LIN_RX_9,LIN_0_LIN_RX_10,LIN_0_LIN_RX_11,LIN_0_LIN_RX_12,LIN_0_LIN_RX_13,LIN_0_LIN_RX_14,LIN_0_LIN_RX_15,LIN_0_LIN_RX_16,LIN_0_LIN_RX_17,LIN_0_LIN_RX_18,LIN_0_LIN_RX_19
LIN.0.pins.LIN_TX:LIN_0_LIN_TX_0,LIN_0_LIN_TX_1,LIN_0_LIN_TX_2,LIN_0_LIN_TX_3,LIN_0_LIN_TX_4,LIN_0_LIN_TX_5,LIN_0_LIN_TX_6,LIN_0_LIN_TX_7,LIN_0_LIN_TX_8,LIN_0_LIN_TX_9,LIN_0_LIN_TX_10,LIN_0_LIN_TX_11,LIN_0_LIN_TX_12,LIN_0_LIN_TX_13,LIN_0_LIN_TX_14,LIN_0_LIN_TX_15,LIN_0_LIN_TX_16,LIN_0_LIN_TX_17,LIN_0_LIN_TX_18,LIN_0_LIN_TX_19
LIN.0.regBaseAddr:0x40500000
LIN.0.trigg.FROM.TCPWM.1.TR_OUT0.signals:LIN_0_TR_CMD_TX_HEADER_0,LIN_0_TR_CMD_TX_HEADER_1,LIN_0_TR_CMD_TX_HEADER_2,LIN_0_TR_CMD_TX_HEADER_3,LIN_0_TR_CMD_TX_HEADER_4,LIN_0_TR_CMD_TX_HEADER_5,LIN_0_TR_CMD_TX_HEADER_6,LIN_0_TR_CMD_TX_HEADER_7,LIN_0_TR_CMD_TX_HEADER_8,LIN_0_TR_CMD_TX_HEADER_9,LIN_0_TR_CMD_TX_HEADER_10,LIN_0_TR_CMD_TX_HEADER_11,LIN_0_TR_CMD_TX_HEADER_12,LIN_0_TR_CMD_TX_HEADER_13,LIN_0_TR_CMD_TX_HEADER_14,LIN_0_TR_CMD_TX_HEADER_15,LIN_0_TR_CMD_TX_HEADER_16,LIN_0_TR_CMD_TX_HEADER_17,LIN_0_TR_CMD_TX_HEADER_18,LIN_0_TR_CMD_TX_HEADER_19
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.0.signal:LIN_0_TR_CMD_TX_HEADER_0
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.1.signal:LIN_0_TR_CMD_TX_HEADER_1
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.2.signal:LIN_0_TR_CMD_TX_HEADER_2
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.3.signal:LIN_0_TR_CMD_TX_HEADER_3
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.4.signal:LIN_0_TR_CMD_TX_HEADER_4
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.5.signal:LIN_0_TR_CMD_TX_HEADER_5
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.6.signal:LIN_0_TR_CMD_TX_HEADER_6
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.7.signal:LIN_0_TR_CMD_TX_HEADER_7
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.8.signal:LIN_0_TR_CMD_TX_HEADER_8
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.9.signal:LIN_0_TR_CMD_TX_HEADER_9
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.10.signal:LIN_0_TR_CMD_TX_HEADER_10
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.11.signal:LIN_0_TR_CMD_TX_HEADER_11
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.12.signal:LIN_0_TR_CMD_TX_HEADER_12
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.13.signal:LIN_0_TR_CMD_TX_HEADER_13
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.14.signal:LIN_0_TR_CMD_TX_HEADER_14
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.15.signal:LIN_0_TR_CMD_TX_HEADER_15
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.16.signal:LIN_0_TR_CMD_TX_HEADER_16
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.17.signal:LIN_0_TR_CMD_TX_HEADER_17
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.18.signal:LIN_0_TR_CMD_TX_HEADER_18
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.19.signal:LIN_0_TR_CMD_TX_HEADER_19
LIN.0.CH_NR:20
LIN.0.CLOCK_CH_EN.0:PCLK_LIN0_CLOCK_CH_EN0
LIN.0.CLOCK_CH_EN.1:PCLK_LIN0_CLOCK_CH_EN1
LIN.0.CLOCK_CH_EN.2:PCLK_LIN0_CLOCK_CH_EN2
LIN.0.CLOCK_CH_EN.3:PCLK_LIN0_CLOCK_CH_EN3
LIN.0.CLOCK_CH_EN.4:PCLK_LIN0_CLOCK_CH_EN4
LIN.0.CLOCK_CH_EN.5:PCLK_LIN0_CLOCK_CH_EN5
LIN.0.CLOCK_CH_EN.6:PCLK_LIN0_CLOCK_CH_EN6
LIN.0.CLOCK_CH_EN.7:PCLK_LIN0_CLOCK_CH_EN7
LIN.0.CLOCK_CH_EN.8:PCLK_LIN0_CLOCK_CH_EN8
LIN.0.CLOCK_CH_EN.9:PCLK_LIN0_CLOCK_CH_EN9
LIN.0.CLOCK_CH_EN.10:PCLK_LIN0_CLOCK_CH_EN10
LIN.0.CLOCK_CH_EN.11:PCLK_LIN0_CLOCK_CH_EN11
LIN.0.CLOCK_CH_EN.12:PCLK_LIN0_CLOCK_CH_EN12
LIN.0.CLOCK_CH_EN.13:PCLK_LIN0_CLOCK_CH_EN13
LIN.0.CLOCK_CH_EN.14:PCLK_LIN0_CLOCK_CH_EN14
LIN.0.CLOCK_CH_EN.15:PCLK_LIN0_CLOCK_CH_EN15
LIN.0.CLOCK_CH_EN.16:PCLK_LIN0_CLOCK_CH_EN16
LIN.0.CLOCK_CH_EN.17:PCLK_LIN0_CLOCK_CH_EN17
LIN.0.CLOCK_CH_EN.18:PCLK_LIN0_CLOCK_CH_EN18
LIN.0.CLOCK_CH_EN.19:PCLK_LIN0_CLOCK_CH_EN19
LIN.0.LIN_CH.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19
LIN.0.MASTER_WIDTH:8
LIN.DdcName:mxlin
LIN.VersionSuffix:

################################################################################
#
# MEMORY
#
MEMORY.BIST.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30
MEMORY.BIST.0.cell:S40ESRAM_4096X72M8
MEMORY.BIST.0.columnNo:576
MEMORY.BIST.0.connection:CPUSS_SRAM0BIST
MEMORY.BIST.0.datawidth:72
MEMORY.BIST.0.instance_cnt:16
MEMORY.BIST.0.rowNo:512
MEMORY.BIST.1.cell:S40ESRAM_4096X72M8
MEMORY.BIST.1.columnNo:576
MEMORY.BIST.1.connection:CPUSS_SRAM1BIST
MEMORY.BIST.1.datawidth:72
MEMORY.BIST.1.instance_cnt:8
MEMORY.BIST.1.rowNo:512
MEMORY.BIST.2.cell:S40ESRAM_4096X72M8
MEMORY.BIST.2.columnNo:576
MEMORY.BIST.2.connection:CPUSS_SRAM2BIST
MEMORY.BIST.2.datawidth:72
MEMORY.BIST.2.instance_cnt:8
MEMORY.BIST.2.rowNo:512
MEMORY.BIST.3.cell:S40ESRAM_2048X32M8
MEMORY.BIST.3.columnNo:256
MEMORY.BIST.3.connection:CPUSS_M7ETBSRAMBIST
MEMORY.BIST.3.datawidth:32
MEMORY.BIST.3.instance_cnt:1
MEMORY.BIST.3.rowNo:256
MEMORY.BIST.4.cell:S40ESRAM_1024X36M8
MEMORY.BIST.4.columnNo:288
MEMORY.BIST.4.connection:CPUSS_M70ITCMRAMBIST
MEMORY.BIST.4.datawidth:36
MEMORY.BIST.4.instance_cnt:4
MEMORY.BIST.4.rowNo:128
MEMORY.BIST.5.cell:S40ESRAM_1024X39M4
MEMORY.BIST.5.columnNo:156
MEMORY.BIST.5.connection:CPUSS_M70D0TCMRAMBIST
MEMORY.BIST.5.datawidth:39
MEMORY.BIST.5.instance_cnt:2
MEMORY.BIST.5.rowNo:256
MEMORY.BIST.6.cell:S40ESRAM_1024X39M4
MEMORY.BIST.6.columnNo:156
MEMORY.BIST.6.connection:CPUSS_M70D1TCMRAMBIST
MEMORY.BIST.6.datawidth:39
MEMORY.BIST.6.instance_cnt:2
MEMORY.BIST.6.rowNo:256
MEMORY.BIST.7.cell:S40ESRAM_1024X36M8
MEMORY.BIST.7.columnNo:288
MEMORY.BIST.7.connection:CPUSS_M71ITCMRAMBIST
MEMORY.BIST.7.datawidth:36
MEMORY.BIST.7.instance_cnt:4
MEMORY.BIST.7.rowNo:128
MEMORY.BIST.8.cell:S40ESRAM_1024X39M4
MEMORY.BIST.8.columnNo:156
MEMORY.BIST.8.connection:CPUSS_M71D0TCMRAMBIST
MEMORY.BIST.8.datawidth:39
MEMORY.BIST.8.instance_cnt:2
MEMORY.BIST.8.rowNo:256
MEMORY.BIST.9.cell:S40ESRAM_1024X39M4
MEMORY.BIST.9.columnNo:156
MEMORY.BIST.9.connection:CPUSS_M71D1TCMRAMBIST
MEMORY.BIST.9.datawidth:39
MEMORY.BIST.9.instance_cnt:2
MEMORY.BIST.9.rowNo:256
MEMORY.BIST.10.cell:S40ESRAM_1024X32M4
MEMORY.BIST.10.columnNo:128
MEMORY.BIST.10.connection:CPUSS_M0MTBSRAMBIST
MEMORY.BIST.10.datawidth:32
MEMORY.BIST.10.instance_cnt:1
MEMORY.BIST.10.rowNo:256
MEMORY.BIST.11.cell:S40ESRAM_1024X39M4
MEMORY.BIST.11.columnNo:156
MEMORY.BIST.11.connection:CPUSS_CRYPTOBUFSRAMBIST
MEMORY.BIST.11.datawidth:39
MEMORY.BIST.11.instance_cnt:2
MEMORY.BIST.11.rowNo:256
MEMORY.BIST.12.cell:S40ESRAM_512X39M4
MEMORY.BIST.12.columnNo:156
MEMORY.BIST.12.connection:CPUSS_DW0SRAMBIST
MEMORY.BIST.12.datawidth:39
MEMORY.BIST.12.instance_cnt:1
MEMORY.BIST.12.rowNo:128
MEMORY.BIST.13.cell:S40ESRAM_128X39M4
MEMORY.BIST.13.columnNo:156
MEMORY.BIST.13.connection:CPUSS_DW1SRAMBIST
MEMORY.BIST.13.datawidth:39
MEMORY.BIST.13.instance_cnt:1
MEMORY.BIST.13.rowNo:32
MEMORY.BIST.14.cell:S40ESRAM_1024X39M4
MEMORY.BIST.14.columnNo:156
MEMORY.BIST.14.connection:CPUSS_ECTSRAMBIST
MEMORY.BIST.14.datawidth:39
MEMORY.BIST.14.instance_cnt:1
MEMORY.BIST.14.rowNo:256
MEMORY.BIST.15.cell:S40ESRAM_64X32M4
MEMORY.BIST.15.columnNo:128
MEMORY.BIST.15.connection:SCB_0__BIST
MEMORY.BIST.15.datawidth:32
MEMORY.BIST.15.instance_cnt:1
MEMORY.BIST.15.rowNo:16
MEMORY.BIST.16.cell:S40ESRAM_64X32M4
MEMORY.BIST.16.columnNo:128
MEMORY.BIST.16.connection:SCB_1__BIST
MEMORY.BIST.16.datawidth:32
MEMORY.BIST.16.instance_cnt:1
MEMORY.BIST.16.rowNo:16
MEMORY.BIST.17.cell:S40ESRAM_64X32M4
MEMORY.BIST.17.columnNo:128
MEMORY.BIST.17.connection:SCB_2__BIST
MEMORY.BIST.17.datawidth:32
MEMORY.BIST.17.instance_cnt:1
MEMORY.BIST.17.rowNo:16
MEMORY.BIST.18.cell:S40ESRAM_64X32M4
MEMORY.BIST.18.columnNo:128
MEMORY.BIST.18.connection:SCB_3__BIST
MEMORY.BIST.18.datawidth:32
MEMORY.BIST.18.instance_cnt:1
MEMORY.BIST.18.rowNo:16
MEMORY.BIST.19.cell:S40ESRAM_64X32M4
MEMORY.BIST.19.columnNo:128
MEMORY.BIST.19.connection:SCB_4__BIST
MEMORY.BIST.19.datawidth:32
MEMORY.BIST.19.instance_cnt:1
MEMORY.BIST.19.rowNo:16
MEMORY.BIST.20.cell:S40ESRAM_64X32M4
MEMORY.BIST.20.columnNo:128
MEMORY.BIST.20.connection:SCB_5__BIST
MEMORY.BIST.20.datawidth:32
MEMORY.BIST.20.instance_cnt:1
MEMORY.BIST.20.rowNo:16
MEMORY.BIST.21.cell:S40ESRAM_64X32M4
MEMORY.BIST.21.columnNo:128
MEMORY.BIST.21.connection:SCB_6__BIST
MEMORY.BIST.21.datawidth:32
MEMORY.BIST.21.instance_cnt:1
MEMORY.BIST.21.rowNo:16
MEMORY.BIST.22.cell:S40ESRAM_64X32M4
MEMORY.BIST.22.columnNo:128
MEMORY.BIST.22.connection:SCB_7__BIST
MEMORY.BIST.22.datawidth:32
MEMORY.BIST.22.instance_cnt:1
MEMORY.BIST.22.rowNo:16
MEMORY.BIST.23.cell:S40ESRAM_64X32M4
MEMORY.BIST.23.columnNo:128
MEMORY.BIST.23.connection:SCB_8__BIST
MEMORY.BIST.23.datawidth:32
MEMORY.BIST.23.instance_cnt:1
MEMORY.BIST.23.rowNo:16
MEMORY.BIST.24.cell:S40ESRAM_64X32M4
MEMORY.BIST.24.columnNo:128
MEMORY.BIST.24.connection:SCB_9__BIST
MEMORY.BIST.24.datawidth:32
MEMORY.BIST.24.instance_cnt:1
MEMORY.BIST.24.rowNo:16
MEMORY.BIST.25.cell:S40ESRAM_64X32M4
MEMORY.BIST.25.columnNo:128
MEMORY.BIST.25.connection:SCB_10__BIST
MEMORY.BIST.25.datawidth:32
MEMORY.BIST.25.instance_cnt:1
MEMORY.BIST.25.rowNo:16
MEMORY.BIST.26.cell:S40ESRAM_128X32M4
MEMORY.BIST.26.columnNo:256
MEMORY.BIST.26.connection:PASS_0__CONFIGSRAMBIST_0_
MEMORY.BIST.26.datawidth:32
MEMORY.BIST.26.instance_cnt:1
MEMORY.BIST.26.rowNo:32
MEMORY.BIST.27.cell:S40ESRAM_128X32M4
MEMORY.BIST.27.columnNo:256
MEMORY.BIST.27.connection:PASS_0__CONFIGSRAMBIST_1_
MEMORY.BIST.27.datawidth:32
MEMORY.BIST.27.instance_cnt:1
MEMORY.BIST.27.rowNo:32
MEMORY.BIST.28.cell:S40ESRAM_128X32M4
MEMORY.BIST.28.columnNo:256
MEMORY.BIST.28.connection:PASS_0__CONFIGSRAMBIST_2_
MEMORY.BIST.28.datawidth:32
MEMORY.BIST.28.instance_cnt:1
MEMORY.BIST.28.rowNo:32
MEMORY.BIST.29.cell:S40ESRAM_12288X39M16
MEMORY.BIST.29.columnNo:624
MEMORY.BIST.29.connection:CANFD_0__MRAMBIST
MEMORY.BIST.29.datawidth:39
MEMORY.BIST.29.instance_cnt:1
MEMORY.BIST.29.rowNo:768
MEMORY.BIST.30.cell:S40ESRAM_12288X39M16
MEMORY.BIST.30.columnNo:624
MEMORY.BIST.30.connection:CANFD_1__MRAMBIST
MEMORY.BIST.30.datawidth:39
MEMORY.BIST.30.instance_cnt:1
MEMORY.BIST.30.rowNo:768
MEMORY.CAN0MRAM.baseaddress:0x40530000
MEMORY.CAN0MRAM.size:0x10000
MEMORY.CAN1MRAM.baseaddress:0x40550000
MEMORY.CAN1MRAM.size:0x10000
MEMORY.CM7_0_DTCM.baseaddress:0xA0010000
MEMORY.CM7_0_DTCM.size:0x4000
MEMORY.CM7_0_ITCM.baseaddress:0xA0000000
MEMORY.CM7_0_ITCM.size:0x4000
MEMORY.CM7_1_DTCM.baseaddress:0xA0110000
MEMORY.CM7_1_DTCM.size:0x4000
MEMORY.CM7_1_ITCM.baseaddress:0xA0100000
MEMORY.CM7_1_ITCM.size:0x4000
MEMORY.EFUSE.baseaddress:0x402C0800
MEMORY.EFUSE.size:0x200
MEMORY.FLASH_LG_DBM0.baseaddress:0x10000000
MEMORY.FLASH_LG_DBM0.size:0x3F8000
MEMORY.FLASH_LG_DBM0.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126
MEMORY.FLASH_LG_DBM0.SECTOR.0.baseaddress:0x10000000
MEMORY.FLASH_LG_DBM0.SECTOR.1.baseaddress:0x10008000
MEMORY.FLASH_LG_DBM0.SECTOR.2.baseaddress:0x10010000
MEMORY.FLASH_LG_DBM0.SECTOR.3.baseaddress:0x10018000
MEMORY.FLASH_LG_DBM0.SECTOR.4.baseaddress:0x10020000
MEMORY.FLASH_LG_DBM0.SECTOR.5.baseaddress:0x10028000
MEMORY.FLASH_LG_DBM0.SECTOR.6.baseaddress:0x10030000
MEMORY.FLASH_LG_DBM0.SECTOR.7.baseaddress:0x10038000
MEMORY.FLASH_LG_DBM0.SECTOR.8.baseaddress:0x10040000
MEMORY.FLASH_LG_DBM0.SECTOR.9.baseaddress:0x10048000
MEMORY.FLASH_LG_DBM0.SECTOR.10.baseaddress:0x10050000
MEMORY.FLASH_LG_DBM0.SECTOR.11.baseaddress:0x10058000
MEMORY.FLASH_LG_DBM0.SECTOR.12.baseaddress:0x10060000
MEMORY.FLASH_LG_DBM0.SECTOR.13.baseaddress:0x10068000
MEMORY.FLASH_LG_DBM0.SECTOR.14.baseaddress:0x10070000
MEMORY.FLASH_LG_DBM0.SECTOR.15.baseaddress:0x10078000
MEMORY.FLASH_LG_DBM0.SECTOR.16.baseaddress:0x10080000
MEMORY.FLASH_LG_DBM0.SECTOR.17.baseaddress:0x10088000
MEMORY.FLASH_LG_DBM0.SECTOR.18.baseaddress:0x10090000
MEMORY.FLASH_LG_DBM0.SECTOR.19.baseaddress:0x10098000
MEMORY.FLASH_LG_DBM0.SECTOR.20.baseaddress:0x100A0000
MEMORY.FLASH_LG_DBM0.SECTOR.21.baseaddress:0x100A8000
MEMORY.FLASH_LG_DBM0.SECTOR.22.baseaddress:0x100B0000
MEMORY.FLASH_LG_DBM0.SECTOR.23.baseaddress:0x100B8000
MEMORY.FLASH_LG_DBM0.SECTOR.24.baseaddress:0x100C0000
MEMORY.FLASH_LG_DBM0.SECTOR.25.baseaddress:0x100C8000
MEMORY.FLASH_LG_DBM0.SECTOR.26.baseaddress:0x100D0000
MEMORY.FLASH_LG_DBM0.SECTOR.27.baseaddress:0x100D8000
MEMORY.FLASH_LG_DBM0.SECTOR.28.baseaddress:0x100E0000
MEMORY.FLASH_LG_DBM0.SECTOR.29.baseaddress:0x100E8000
MEMORY.FLASH_LG_DBM0.SECTOR.30.baseaddress:0x100F0000
MEMORY.FLASH_LG_DBM0.SECTOR.31.baseaddress:0x100F8000
MEMORY.FLASH_LG_DBM0.SECTOR.32.baseaddress:0x10100000
MEMORY.FLASH_LG_DBM0.SECTOR.33.baseaddress:0x10108000
MEMORY.FLASH_LG_DBM0.SECTOR.34.baseaddress:0x10110000
MEMORY.FLASH_LG_DBM0.SECTOR.35.baseaddress:0x10118000
MEMORY.FLASH_LG_DBM0.SECTOR.36.baseaddress:0x10120000
MEMORY.FLASH_LG_DBM0.SECTOR.37.baseaddress:0x10128000
MEMORY.FLASH_LG_DBM0.SECTOR.38.baseaddress:0x10130000
MEMORY.FLASH_LG_DBM0.SECTOR.39.baseaddress:0x10138000
MEMORY.FLASH_LG_DBM0.SECTOR.40.baseaddress:0x10140000
MEMORY.FLASH_LG_DBM0.SECTOR.41.baseaddress:0x10148000
MEMORY.FLASH_LG_DBM0.SECTOR.42.baseaddress:0x10150000
MEMORY.FLASH_LG_DBM0.SECTOR.43.baseaddress:0x10158000
MEMORY.FLASH_LG_DBM0.SECTOR.44.baseaddress:0x10160000
MEMORY.FLASH_LG_DBM0.SECTOR.45.baseaddress:0x10168000
MEMORY.FLASH_LG_DBM0.SECTOR.46.baseaddress:0x10170000
MEMORY.FLASH_LG_DBM0.SECTOR.47.baseaddress:0x10178000
MEMORY.FLASH_LG_DBM0.SECTOR.48.baseaddress:0x10180000
MEMORY.FLASH_LG_DBM0.SECTOR.49.baseaddress:0x10188000
MEMORY.FLASH_LG_DBM0.SECTOR.50.baseaddress:0x10190000
MEMORY.FLASH_LG_DBM0.SECTOR.51.baseaddress:0x10198000
MEMORY.FLASH_LG_DBM0.SECTOR.52.baseaddress:0x101A0000
MEMORY.FLASH_LG_DBM0.SECTOR.53.baseaddress:0x101A8000
MEMORY.FLASH_LG_DBM0.SECTOR.54.baseaddress:0x101B0000
MEMORY.FLASH_LG_DBM0.SECTOR.55.baseaddress:0x101B8000
MEMORY.FLASH_LG_DBM0.SECTOR.56.baseaddress:0x101C0000
MEMORY.FLASH_LG_DBM0.SECTOR.57.baseaddress:0x101C8000
MEMORY.FLASH_LG_DBM0.SECTOR.58.baseaddress:0x101D0000
MEMORY.FLASH_LG_DBM0.SECTOR.59.baseaddress:0x101D8000
MEMORY.FLASH_LG_DBM0.SECTOR.60.baseaddress:0x101E0000
MEMORY.FLASH_LG_DBM0.SECTOR.61.baseaddress:0x101E8000
MEMORY.FLASH_LG_DBM0.SECTOR.62.baseaddress:0x101F0000
MEMORY.FLASH_LG_DBM0.SECTOR.63.baseaddress:0x101F8000
MEMORY.FLASH_LG_DBM0.SECTOR.64.baseaddress:0x10200000
MEMORY.FLASH_LG_DBM0.SECTOR.65.baseaddress:0x10208000
MEMORY.FLASH_LG_DBM0.SECTOR.66.baseaddress:0x10210000
MEMORY.FLASH_LG_DBM0.SECTOR.67.baseaddress:0x10218000
MEMORY.FLASH_LG_DBM0.SECTOR.68.baseaddress:0x10220000
MEMORY.FLASH_LG_DBM0.SECTOR.69.baseaddress:0x10228000
MEMORY.FLASH_LG_DBM0.SECTOR.70.baseaddress:0x10230000
MEMORY.FLASH_LG_DBM0.SECTOR.71.baseaddress:0x10238000
MEMORY.FLASH_LG_DBM0.SECTOR.72.baseaddress:0x10240000
MEMORY.FLASH_LG_DBM0.SECTOR.73.baseaddress:0x10248000
MEMORY.FLASH_LG_DBM0.SECTOR.74.baseaddress:0x10250000
MEMORY.FLASH_LG_DBM0.SECTOR.75.baseaddress:0x10258000
MEMORY.FLASH_LG_DBM0.SECTOR.76.baseaddress:0x10260000
MEMORY.FLASH_LG_DBM0.SECTOR.77.baseaddress:0x10268000
MEMORY.FLASH_LG_DBM0.SECTOR.78.baseaddress:0x10270000
MEMORY.FLASH_LG_DBM0.SECTOR.79.baseaddress:0x10278000
MEMORY.FLASH_LG_DBM0.SECTOR.80.baseaddress:0x10280000
MEMORY.FLASH_LG_DBM0.SECTOR.81.baseaddress:0x10288000
MEMORY.FLASH_LG_DBM0.SECTOR.82.baseaddress:0x10290000
MEMORY.FLASH_LG_DBM0.SECTOR.83.baseaddress:0x10298000
MEMORY.FLASH_LG_DBM0.SECTOR.84.baseaddress:0x102A0000
MEMORY.FLASH_LG_DBM0.SECTOR.85.baseaddress:0x102A8000
MEMORY.FLASH_LG_DBM0.SECTOR.86.baseaddress:0x102B0000
MEMORY.FLASH_LG_DBM0.SECTOR.87.baseaddress:0x102B8000
MEMORY.FLASH_LG_DBM0.SECTOR.88.baseaddress:0x102C0000
MEMORY.FLASH_LG_DBM0.SECTOR.89.baseaddress:0x102C8000
MEMORY.FLASH_LG_DBM0.SECTOR.90.baseaddress:0x102D0000
MEMORY.FLASH_LG_DBM0.SECTOR.91.baseaddress:0x102D8000
MEMORY.FLASH_LG_DBM0.SECTOR.92.baseaddress:0x102E0000
MEMORY.FLASH_LG_DBM0.SECTOR.93.baseaddress:0x102E8000
MEMORY.FLASH_LG_DBM0.SECTOR.94.baseaddress:0x102F0000
MEMORY.FLASH_LG_DBM0.SECTOR.95.baseaddress:0x102F8000
MEMORY.FLASH_LG_DBM0.SECTOR.96.baseaddress:0x10300000
MEMORY.FLASH_LG_DBM0.SECTOR.97.baseaddress:0x10308000
MEMORY.FLASH_LG_DBM0.SECTOR.98.baseaddress:0x10310000
MEMORY.FLASH_LG_DBM0.SECTOR.99.baseaddress:0x10318000
MEMORY.FLASH_LG_DBM0.SECTOR.100.baseaddress:0x10320000
MEMORY.FLASH_LG_DBM0.SECTOR.101.baseaddress:0x10328000
MEMORY.FLASH_LG_DBM0.SECTOR.102.baseaddress:0x10330000
MEMORY.FLASH_LG_DBM0.SECTOR.103.baseaddress:0x10338000
MEMORY.FLASH_LG_DBM0.SECTOR.104.baseaddress:0x10340000
MEMORY.FLASH_LG_DBM0.SECTOR.105.baseaddress:0x10348000
MEMORY.FLASH_LG_DBM0.SECTOR.106.baseaddress:0x10350000
MEMORY.FLASH_LG_DBM0.SECTOR.107.baseaddress:0x10358000
MEMORY.FLASH_LG_DBM0.SECTOR.108.baseaddress:0x10360000
MEMORY.FLASH_LG_DBM0.SECTOR.109.baseaddress:0x10368000
MEMORY.FLASH_LG_DBM0.SECTOR.110.baseaddress:0x10370000
MEMORY.FLASH_LG_DBM0.SECTOR.111.baseaddress:0x10378000
MEMORY.FLASH_LG_DBM0.SECTOR.112.baseaddress:0x10380000
MEMORY.FLASH_LG_DBM0.SECTOR.113.baseaddress:0x10388000
MEMORY.FLASH_LG_DBM0.SECTOR.114.baseaddress:0x10390000
MEMORY.FLASH_LG_DBM0.SECTOR.115.baseaddress:0x10398000
MEMORY.FLASH_LG_DBM0.SECTOR.116.baseaddress:0x103A0000
MEMORY.FLASH_LG_DBM0.SECTOR.117.baseaddress:0x103A8000
MEMORY.FLASH_LG_DBM0.SECTOR.118.baseaddress:0x103B0000
MEMORY.FLASH_LG_DBM0.SECTOR.119.baseaddress:0x103B8000
MEMORY.FLASH_LG_DBM0.SECTOR.120.baseaddress:0x103C0000
MEMORY.FLASH_LG_DBM0.SECTOR.121.baseaddress:0x103C8000
MEMORY.FLASH_LG_DBM0.SECTOR.122.baseaddress:0x103D0000
MEMORY.FLASH_LG_DBM0.SECTOR.123.baseaddress:0x103D8000
MEMORY.FLASH_LG_DBM0.SECTOR.124.baseaddress:0x103E0000
MEMORY.FLASH_LG_DBM0.SECTOR.125.baseaddress:0x103E8000
MEMORY.FLASH_LG_DBM0.SECTOR.126.baseaddress:0x103F0000
MEMORY.FLASH_LG_DBM0.SECTOR.SIZE:0x8000
MEMORY.FLASH_LG_DBM1.baseaddress:0x12000000
MEMORY.FLASH_LG_DBM1.size:0x3F8000
MEMORY.FLASH_LG_DBM1.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126
MEMORY.FLASH_LG_DBM1.SECTOR.0.baseaddress:0x12000000
MEMORY.FLASH_LG_DBM1.SECTOR.1.baseaddress:0x12008000
MEMORY.FLASH_LG_DBM1.SECTOR.2.baseaddress:0x12010000
MEMORY.FLASH_LG_DBM1.SECTOR.3.baseaddress:0x12018000
MEMORY.FLASH_LG_DBM1.SECTOR.4.baseaddress:0x12020000
MEMORY.FLASH_LG_DBM1.SECTOR.5.baseaddress:0x12028000
MEMORY.FLASH_LG_DBM1.SECTOR.6.baseaddress:0x12030000
MEMORY.FLASH_LG_DBM1.SECTOR.7.baseaddress:0x12038000
MEMORY.FLASH_LG_DBM1.SECTOR.8.baseaddress:0x12040000
MEMORY.FLASH_LG_DBM1.SECTOR.9.baseaddress:0x12048000
MEMORY.FLASH_LG_DBM1.SECTOR.10.baseaddress:0x12050000
MEMORY.FLASH_LG_DBM1.SECTOR.11.baseaddress:0x12058000
MEMORY.FLASH_LG_DBM1.SECTOR.12.baseaddress:0x12060000
MEMORY.FLASH_LG_DBM1.SECTOR.13.baseaddress:0x12068000
MEMORY.FLASH_LG_DBM1.SECTOR.14.baseaddress:0x12070000
MEMORY.FLASH_LG_DBM1.SECTOR.15.baseaddress:0x12078000
MEMORY.FLASH_LG_DBM1.SECTOR.16.baseaddress:0x12080000
MEMORY.FLASH_LG_DBM1.SECTOR.17.baseaddress:0x12088000
MEMORY.FLASH_LG_DBM1.SECTOR.18.baseaddress:0x12090000
MEMORY.FLASH_LG_DBM1.SECTOR.19.baseaddress:0x12098000
MEMORY.FLASH_LG_DBM1.SECTOR.20.baseaddress:0x120A0000
MEMORY.FLASH_LG_DBM1.SECTOR.21.baseaddress:0x120A8000
MEMORY.FLASH_LG_DBM1.SECTOR.22.baseaddress:0x120B0000
MEMORY.FLASH_LG_DBM1.SECTOR.23.baseaddress:0x120B8000
MEMORY.FLASH_LG_DBM1.SECTOR.24.baseaddress:0x120C0000
MEMORY.FLASH_LG_DBM1.SECTOR.25.baseaddress:0x120C8000
MEMORY.FLASH_LG_DBM1.SECTOR.26.baseaddress:0x120D0000
MEMORY.FLASH_LG_DBM1.SECTOR.27.baseaddress:0x120D8000
MEMORY.FLASH_LG_DBM1.SECTOR.28.baseaddress:0x120E0000
MEMORY.FLASH_LG_DBM1.SECTOR.29.baseaddress:0x120E8000
MEMORY.FLASH_LG_DBM1.SECTOR.30.baseaddress:0x120F0000
MEMORY.FLASH_LG_DBM1.SECTOR.31.baseaddress:0x120F8000
MEMORY.FLASH_LG_DBM1.SECTOR.32.baseaddress:0x12100000
MEMORY.FLASH_LG_DBM1.SECTOR.33.baseaddress:0x12108000
MEMORY.FLASH_LG_DBM1.SECTOR.34.baseaddress:0x12110000
MEMORY.FLASH_LG_DBM1.SECTOR.35.baseaddress:0x12118000
MEMORY.FLASH_LG_DBM1.SECTOR.36.baseaddress:0x12120000
MEMORY.FLASH_LG_DBM1.SECTOR.37.baseaddress:0x12128000
MEMORY.FLASH_LG_DBM1.SECTOR.38.baseaddress:0x12130000
MEMORY.FLASH_LG_DBM1.SECTOR.39.baseaddress:0x12138000
MEMORY.FLASH_LG_DBM1.SECTOR.40.baseaddress:0x12140000
MEMORY.FLASH_LG_DBM1.SECTOR.41.baseaddress:0x12148000
MEMORY.FLASH_LG_DBM1.SECTOR.42.baseaddress:0x12150000
MEMORY.FLASH_LG_DBM1.SECTOR.43.baseaddress:0x12158000
MEMORY.FLASH_LG_DBM1.SECTOR.44.baseaddress:0x12160000
MEMORY.FLASH_LG_DBM1.SECTOR.45.baseaddress:0x12168000
MEMORY.FLASH_LG_DBM1.SECTOR.46.baseaddress:0x12170000
MEMORY.FLASH_LG_DBM1.SECTOR.47.baseaddress:0x12178000
MEMORY.FLASH_LG_DBM1.SECTOR.48.baseaddress:0x12180000
MEMORY.FLASH_LG_DBM1.SECTOR.49.baseaddress:0x12188000
MEMORY.FLASH_LG_DBM1.SECTOR.50.baseaddress:0x12190000
MEMORY.FLASH_LG_DBM1.SECTOR.51.baseaddress:0x12198000
MEMORY.FLASH_LG_DBM1.SECTOR.52.baseaddress:0x121A0000
MEMORY.FLASH_LG_DBM1.SECTOR.53.baseaddress:0x121A8000
MEMORY.FLASH_LG_DBM1.SECTOR.54.baseaddress:0x121B0000
MEMORY.FLASH_LG_DBM1.SECTOR.55.baseaddress:0x121B8000
MEMORY.FLASH_LG_DBM1.SECTOR.56.baseaddress:0x121C0000
MEMORY.FLASH_LG_DBM1.SECTOR.57.baseaddress:0x121C8000
MEMORY.FLASH_LG_DBM1.SECTOR.58.baseaddress:0x121D0000
MEMORY.FLASH_LG_DBM1.SECTOR.59.baseaddress:0x121D8000
MEMORY.FLASH_LG_DBM1.SECTOR.60.baseaddress:0x121E0000
MEMORY.FLASH_LG_DBM1.SECTOR.61.baseaddress:0x121E8000
MEMORY.FLASH_LG_DBM1.SECTOR.62.baseaddress:0x121F0000
MEMORY.FLASH_LG_DBM1.SECTOR.63.baseaddress:0x121F8000
MEMORY.FLASH_LG_DBM1.SECTOR.64.baseaddress:0x12200000
MEMORY.FLASH_LG_DBM1.SECTOR.65.baseaddress:0x12208000
MEMORY.FLASH_LG_DBM1.SECTOR.66.baseaddress:0x12210000
MEMORY.FLASH_LG_DBM1.SECTOR.67.baseaddress:0x12218000
MEMORY.FLASH_LG_DBM1.SECTOR.68.baseaddress:0x12220000
MEMORY.FLASH_LG_DBM1.SECTOR.69.baseaddress:0x12228000
MEMORY.FLASH_LG_DBM1.SECTOR.70.baseaddress:0x12230000
MEMORY.FLASH_LG_DBM1.SECTOR.71.baseaddress:0x12238000
MEMORY.FLASH_LG_DBM1.SECTOR.72.baseaddress:0x12240000
MEMORY.FLASH_LG_DBM1.SECTOR.73.baseaddress:0x12248000
MEMORY.FLASH_LG_DBM1.SECTOR.74.baseaddress:0x12250000
MEMORY.FLASH_LG_DBM1.SECTOR.75.baseaddress:0x12258000
MEMORY.FLASH_LG_DBM1.SECTOR.76.baseaddress:0x12260000
MEMORY.FLASH_LG_DBM1.SECTOR.77.baseaddress:0x12268000
MEMORY.FLASH_LG_DBM1.SECTOR.78.baseaddress:0x12270000
MEMORY.FLASH_LG_DBM1.SECTOR.79.baseaddress:0x12278000
MEMORY.FLASH_LG_DBM1.SECTOR.80.baseaddress:0x12280000
MEMORY.FLASH_LG_DBM1.SECTOR.81.baseaddress:0x12288000
MEMORY.FLASH_LG_DBM1.SECTOR.82.baseaddress:0x12290000
MEMORY.FLASH_LG_DBM1.SECTOR.83.baseaddress:0x12298000
MEMORY.FLASH_LG_DBM1.SECTOR.84.baseaddress:0x122A0000
MEMORY.FLASH_LG_DBM1.SECTOR.85.baseaddress:0x122A8000
MEMORY.FLASH_LG_DBM1.SECTOR.86.baseaddress:0x122B0000
MEMORY.FLASH_LG_DBM1.SECTOR.87.baseaddress:0x122B8000
MEMORY.FLASH_LG_DBM1.SECTOR.88.baseaddress:0x122C0000
MEMORY.FLASH_LG_DBM1.SECTOR.89.baseaddress:0x122C8000
MEMORY.FLASH_LG_DBM1.SECTOR.90.baseaddress:0x122D0000
MEMORY.FLASH_LG_DBM1.SECTOR.91.baseaddress:0x122D8000
MEMORY.FLASH_LG_DBM1.SECTOR.92.baseaddress:0x122E0000
MEMORY.FLASH_LG_DBM1.SECTOR.93.baseaddress:0x122E8000
MEMORY.FLASH_LG_DBM1.SECTOR.94.baseaddress:0x122F0000
MEMORY.FLASH_LG_DBM1.SECTOR.95.baseaddress:0x122F8000
MEMORY.FLASH_LG_DBM1.SECTOR.96.baseaddress:0x12300000
MEMORY.FLASH_LG_DBM1.SECTOR.97.baseaddress:0x12308000
MEMORY.FLASH_LG_DBM1.SECTOR.98.baseaddress:0x12310000
MEMORY.FLASH_LG_DBM1.SECTOR.99.baseaddress:0x12318000
MEMORY.FLASH_LG_DBM1.SECTOR.100.baseaddress:0x12320000
MEMORY.FLASH_LG_DBM1.SECTOR.101.baseaddress:0x12328000
MEMORY.FLASH_LG_DBM1.SECTOR.102.baseaddress:0x12330000
MEMORY.FLASH_LG_DBM1.SECTOR.103.baseaddress:0x12338000
MEMORY.FLASH_LG_DBM1.SECTOR.104.baseaddress:0x12340000
MEMORY.FLASH_LG_DBM1.SECTOR.105.baseaddress:0x12348000
MEMORY.FLASH_LG_DBM1.SECTOR.106.baseaddress:0x12350000
MEMORY.FLASH_LG_DBM1.SECTOR.107.baseaddress:0x12358000
MEMORY.FLASH_LG_DBM1.SECTOR.108.baseaddress:0x12360000
MEMORY.FLASH_LG_DBM1.SECTOR.109.baseaddress:0x12368000
MEMORY.FLASH_LG_DBM1.SECTOR.110.baseaddress:0x12370000
MEMORY.FLASH_LG_DBM1.SECTOR.111.baseaddress:0x12378000
MEMORY.FLASH_LG_DBM1.SECTOR.112.baseaddress:0x12380000
MEMORY.FLASH_LG_DBM1.SECTOR.113.baseaddress:0x12388000
MEMORY.FLASH_LG_DBM1.SECTOR.114.baseaddress:0x12390000
MEMORY.FLASH_LG_DBM1.SECTOR.115.baseaddress:0x12398000
MEMORY.FLASH_LG_DBM1.SECTOR.116.baseaddress:0x123A0000
MEMORY.FLASH_LG_DBM1.SECTOR.117.baseaddress:0x123A8000
MEMORY.FLASH_LG_DBM1.SECTOR.118.baseaddress:0x123B0000
MEMORY.FLASH_LG_DBM1.SECTOR.119.baseaddress:0x123B8000
MEMORY.FLASH_LG_DBM1.SECTOR.120.baseaddress:0x123C0000
MEMORY.FLASH_LG_DBM1.SECTOR.121.baseaddress:0x123C8000
MEMORY.FLASH_LG_DBM1.SECTOR.122.baseaddress:0x123D0000
MEMORY.FLASH_LG_DBM1.SECTOR.123.baseaddress:0x123D8000
MEMORY.FLASH_LG_DBM1.SECTOR.124.baseaddress:0x123E0000
MEMORY.FLASH_LG_DBM1.SECTOR.125.baseaddress:0x123E8000
MEMORY.FLASH_LG_DBM1.SECTOR.126.baseaddress:0x123F0000
MEMORY.FLASH_LG_DBM1.SECTOR.SIZE:0x8000
MEMORY.FLASH_LG_SBM.baseaddress:0x10000000
MEMORY.FLASH_LG_SBM.size:0x7F0000
MEMORY.FLASH_LG_SBM.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253
MEMORY.FLASH_LG_SBM.SECTOR.0.baseaddress:0x10000000
MEMORY.FLASH_LG_SBM.SECTOR.1.baseaddress:0x10008000
MEMORY.FLASH_LG_SBM.SECTOR.2.baseaddress:0x10010000
MEMORY.FLASH_LG_SBM.SECTOR.3.baseaddress:0x10018000
MEMORY.FLASH_LG_SBM.SECTOR.4.baseaddress:0x10020000
MEMORY.FLASH_LG_SBM.SECTOR.5.baseaddress:0x10028000
MEMORY.FLASH_LG_SBM.SECTOR.6.baseaddress:0x10030000
MEMORY.FLASH_LG_SBM.SECTOR.7.baseaddress:0x10038000
MEMORY.FLASH_LG_SBM.SECTOR.8.baseaddress:0x10040000
MEMORY.FLASH_LG_SBM.SECTOR.9.baseaddress:0x10048000
MEMORY.FLASH_LG_SBM.SECTOR.10.baseaddress:0x10050000
MEMORY.FLASH_LG_SBM.SECTOR.11.baseaddress:0x10058000
MEMORY.FLASH_LG_SBM.SECTOR.12.baseaddress:0x10060000
MEMORY.FLASH_LG_SBM.SECTOR.13.baseaddress:0x10068000
MEMORY.FLASH_LG_SBM.SECTOR.14.baseaddress:0x10070000
MEMORY.FLASH_LG_SBM.SECTOR.15.baseaddress:0x10078000
MEMORY.FLASH_LG_SBM.SECTOR.16.baseaddress:0x10080000
MEMORY.FLASH_LG_SBM.SECTOR.17.baseaddress:0x10088000
MEMORY.FLASH_LG_SBM.SECTOR.18.baseaddress:0x10090000
MEMORY.FLASH_LG_SBM.SECTOR.19.baseaddress:0x10098000
MEMORY.FLASH_LG_SBM.SECTOR.20.baseaddress:0x100A0000
MEMORY.FLASH_LG_SBM.SECTOR.21.baseaddress:0x100A8000
MEMORY.FLASH_LG_SBM.SECTOR.22.baseaddress:0x100B0000
MEMORY.FLASH_LG_SBM.SECTOR.23.baseaddress:0x100B8000
MEMORY.FLASH_LG_SBM.SECTOR.24.baseaddress:0x100C0000
MEMORY.FLASH_LG_SBM.SECTOR.25.baseaddress:0x100C8000
MEMORY.FLASH_LG_SBM.SECTOR.26.baseaddress:0x100D0000
MEMORY.FLASH_LG_SBM.SECTOR.27.baseaddress:0x100D8000
MEMORY.FLASH_LG_SBM.SECTOR.28.baseaddress:0x100E0000
MEMORY.FLASH_LG_SBM.SECTOR.29.baseaddress:0x100E8000
MEMORY.FLASH_LG_SBM.SECTOR.30.baseaddress:0x100F0000
MEMORY.FLASH_LG_SBM.SECTOR.31.baseaddress:0x100F8000
MEMORY.FLASH_LG_SBM.SECTOR.32.baseaddress:0x10100000
MEMORY.FLASH_LG_SBM.SECTOR.33.baseaddress:0x10108000
MEMORY.FLASH_LG_SBM.SECTOR.34.baseaddress:0x10110000
MEMORY.FLASH_LG_SBM.SECTOR.35.baseaddress:0x10118000
MEMORY.FLASH_LG_SBM.SECTOR.36.baseaddress:0x10120000
MEMORY.FLASH_LG_SBM.SECTOR.37.baseaddress:0x10128000
MEMORY.FLASH_LG_SBM.SECTOR.38.baseaddress:0x10130000
MEMORY.FLASH_LG_SBM.SECTOR.39.baseaddress:0x10138000
MEMORY.FLASH_LG_SBM.SECTOR.40.baseaddress:0x10140000
MEMORY.FLASH_LG_SBM.SECTOR.41.baseaddress:0x10148000
MEMORY.FLASH_LG_SBM.SECTOR.42.baseaddress:0x10150000
MEMORY.FLASH_LG_SBM.SECTOR.43.baseaddress:0x10158000
MEMORY.FLASH_LG_SBM.SECTOR.44.baseaddress:0x10160000
MEMORY.FLASH_LG_SBM.SECTOR.45.baseaddress:0x10168000
MEMORY.FLASH_LG_SBM.SECTOR.46.baseaddress:0x10170000
MEMORY.FLASH_LG_SBM.SECTOR.47.baseaddress:0x10178000
MEMORY.FLASH_LG_SBM.SECTOR.48.baseaddress:0x10180000
MEMORY.FLASH_LG_SBM.SECTOR.49.baseaddress:0x10188000
MEMORY.FLASH_LG_SBM.SECTOR.50.baseaddress:0x10190000
MEMORY.FLASH_LG_SBM.SECTOR.51.baseaddress:0x10198000
MEMORY.FLASH_LG_SBM.SECTOR.52.baseaddress:0x101A0000
MEMORY.FLASH_LG_SBM.SECTOR.53.baseaddress:0x101A8000
MEMORY.FLASH_LG_SBM.SECTOR.54.baseaddress:0x101B0000
MEMORY.FLASH_LG_SBM.SECTOR.55.baseaddress:0x101B8000
MEMORY.FLASH_LG_SBM.SECTOR.56.baseaddress:0x101C0000
MEMORY.FLASH_LG_SBM.SECTOR.57.baseaddress:0x101C8000
MEMORY.FLASH_LG_SBM.SECTOR.58.baseaddress:0x101D0000
MEMORY.FLASH_LG_SBM.SECTOR.59.baseaddress:0x101D8000
MEMORY.FLASH_LG_SBM.SECTOR.60.baseaddress:0x101E0000
MEMORY.FLASH_LG_SBM.SECTOR.61.baseaddress:0x101E8000
MEMORY.FLASH_LG_SBM.SECTOR.62.baseaddress:0x101F0000
MEMORY.FLASH_LG_SBM.SECTOR.63.baseaddress:0x101F8000
MEMORY.FLASH_LG_SBM.SECTOR.64.baseaddress:0x10200000
MEMORY.FLASH_LG_SBM.SECTOR.65.baseaddress:0x10208000
MEMORY.FLASH_LG_SBM.SECTOR.66.baseaddress:0x10210000
MEMORY.FLASH_LG_SBM.SECTOR.67.baseaddress:0x10218000
MEMORY.FLASH_LG_SBM.SECTOR.68.baseaddress:0x10220000
MEMORY.FLASH_LG_SBM.SECTOR.69.baseaddress:0x10228000
MEMORY.FLASH_LG_SBM.SECTOR.70.baseaddress:0x10230000
MEMORY.FLASH_LG_SBM.SECTOR.71.baseaddress:0x10238000
MEMORY.FLASH_LG_SBM.SECTOR.72.baseaddress:0x10240000
MEMORY.FLASH_LG_SBM.SECTOR.73.baseaddress:0x10248000
MEMORY.FLASH_LG_SBM.SECTOR.74.baseaddress:0x10250000
MEMORY.FLASH_LG_SBM.SECTOR.75.baseaddress:0x10258000
MEMORY.FLASH_LG_SBM.SECTOR.76.baseaddress:0x10260000
MEMORY.FLASH_LG_SBM.SECTOR.77.baseaddress:0x10268000
MEMORY.FLASH_LG_SBM.SECTOR.78.baseaddress:0x10270000
MEMORY.FLASH_LG_SBM.SECTOR.79.baseaddress:0x10278000
MEMORY.FLASH_LG_SBM.SECTOR.80.baseaddress:0x10280000
MEMORY.FLASH_LG_SBM.SECTOR.81.baseaddress:0x10288000
MEMORY.FLASH_LG_SBM.SECTOR.82.baseaddress:0x10290000
MEMORY.FLASH_LG_SBM.SECTOR.83.baseaddress:0x10298000
MEMORY.FLASH_LG_SBM.SECTOR.84.baseaddress:0x102A0000
MEMORY.FLASH_LG_SBM.SECTOR.85.baseaddress:0x102A8000
MEMORY.FLASH_LG_SBM.SECTOR.86.baseaddress:0x102B0000
MEMORY.FLASH_LG_SBM.SECTOR.87.baseaddress:0x102B8000
MEMORY.FLASH_LG_SBM.SECTOR.88.baseaddress:0x102C0000
MEMORY.FLASH_LG_SBM.SECTOR.89.baseaddress:0x102C8000
MEMORY.FLASH_LG_SBM.SECTOR.90.baseaddress:0x102D0000
MEMORY.FLASH_LG_SBM.SECTOR.91.baseaddress:0x102D8000
MEMORY.FLASH_LG_SBM.SECTOR.92.baseaddress:0x102E0000
MEMORY.FLASH_LG_SBM.SECTOR.93.baseaddress:0x102E8000
MEMORY.FLASH_LG_SBM.SECTOR.94.baseaddress:0x102F0000
MEMORY.FLASH_LG_SBM.SECTOR.95.baseaddress:0x102F8000
MEMORY.FLASH_LG_SBM.SECTOR.96.baseaddress:0x10300000
MEMORY.FLASH_LG_SBM.SECTOR.97.baseaddress:0x10308000
MEMORY.FLASH_LG_SBM.SECTOR.98.baseaddress:0x10310000
MEMORY.FLASH_LG_SBM.SECTOR.99.baseaddress:0x10318000
MEMORY.FLASH_LG_SBM.SECTOR.100.baseaddress:0x10320000
MEMORY.FLASH_LG_SBM.SECTOR.101.baseaddress:0x10328000
MEMORY.FLASH_LG_SBM.SECTOR.102.baseaddress:0x10330000
MEMORY.FLASH_LG_SBM.SECTOR.103.baseaddress:0x10338000
MEMORY.FLASH_LG_SBM.SECTOR.104.baseaddress:0x10340000
MEMORY.FLASH_LG_SBM.SECTOR.105.baseaddress:0x10348000
MEMORY.FLASH_LG_SBM.SECTOR.106.baseaddress:0x10350000
MEMORY.FLASH_LG_SBM.SECTOR.107.baseaddress:0x10358000
MEMORY.FLASH_LG_SBM.SECTOR.108.baseaddress:0x10360000
MEMORY.FLASH_LG_SBM.SECTOR.109.baseaddress:0x10368000
MEMORY.FLASH_LG_SBM.SECTOR.110.baseaddress:0x10370000
MEMORY.FLASH_LG_SBM.SECTOR.111.baseaddress:0x10378000
MEMORY.FLASH_LG_SBM.SECTOR.112.baseaddress:0x10380000
MEMORY.FLASH_LG_SBM.SECTOR.113.baseaddress:0x10388000
MEMORY.FLASH_LG_SBM.SECTOR.114.baseaddress:0x10390000
MEMORY.FLASH_LG_SBM.SECTOR.115.baseaddress:0x10398000
MEMORY.FLASH_LG_SBM.SECTOR.116.baseaddress:0x103A0000
MEMORY.FLASH_LG_SBM.SECTOR.117.baseaddress:0x103A8000
MEMORY.FLASH_LG_SBM.SECTOR.118.baseaddress:0x103B0000
MEMORY.FLASH_LG_SBM.SECTOR.119.baseaddress:0x103B8000
MEMORY.FLASH_LG_SBM.SECTOR.120.baseaddress:0x103C0000
MEMORY.FLASH_LG_SBM.SECTOR.121.baseaddress:0x103C8000
MEMORY.FLASH_LG_SBM.SECTOR.122.baseaddress:0x103D0000
MEMORY.FLASH_LG_SBM.SECTOR.123.baseaddress:0x103D8000
MEMORY.FLASH_LG_SBM.SECTOR.124.baseaddress:0x103E0000
MEMORY.FLASH_LG_SBM.SECTOR.125.baseaddress:0x103E8000
MEMORY.FLASH_LG_SBM.SECTOR.126.baseaddress:0x103F0000
MEMORY.FLASH_LG_SBM.SECTOR.127.baseaddress:0x103F8000
MEMORY.FLASH_LG_SBM.SECTOR.128.baseaddress:0x10400000
MEMORY.FLASH_LG_SBM.SECTOR.129.baseaddress:0x10408000
MEMORY.FLASH_LG_SBM.SECTOR.130.baseaddress:0x10410000
MEMORY.FLASH_LG_SBM.SECTOR.131.baseaddress:0x10418000
MEMORY.FLASH_LG_SBM.SECTOR.132.baseaddress:0x10420000
MEMORY.FLASH_LG_SBM.SECTOR.133.baseaddress:0x10428000
MEMORY.FLASH_LG_SBM.SECTOR.134.baseaddress:0x10430000
MEMORY.FLASH_LG_SBM.SECTOR.135.baseaddress:0x10438000
MEMORY.FLASH_LG_SBM.SECTOR.136.baseaddress:0x10440000
MEMORY.FLASH_LG_SBM.SECTOR.137.baseaddress:0x10448000
MEMORY.FLASH_LG_SBM.SECTOR.138.baseaddress:0x10450000
MEMORY.FLASH_LG_SBM.SECTOR.139.baseaddress:0x10458000
MEMORY.FLASH_LG_SBM.SECTOR.140.baseaddress:0x10460000
MEMORY.FLASH_LG_SBM.SECTOR.141.baseaddress:0x10468000
MEMORY.FLASH_LG_SBM.SECTOR.142.baseaddress:0x10470000
MEMORY.FLASH_LG_SBM.SECTOR.143.baseaddress:0x10478000
MEMORY.FLASH_LG_SBM.SECTOR.144.baseaddress:0x10480000
MEMORY.FLASH_LG_SBM.SECTOR.145.baseaddress:0x10488000
MEMORY.FLASH_LG_SBM.SECTOR.146.baseaddress:0x10490000
MEMORY.FLASH_LG_SBM.SECTOR.147.baseaddress:0x10498000
MEMORY.FLASH_LG_SBM.SECTOR.148.baseaddress:0x104A0000
MEMORY.FLASH_LG_SBM.SECTOR.149.baseaddress:0x104A8000
MEMORY.FLASH_LG_SBM.SECTOR.150.baseaddress:0x104B0000
MEMORY.FLASH_LG_SBM.SECTOR.151.baseaddress:0x104B8000
MEMORY.FLASH_LG_SBM.SECTOR.152.baseaddress:0x104C0000
MEMORY.FLASH_LG_SBM.SECTOR.153.baseaddress:0x104C8000
MEMORY.FLASH_LG_SBM.SECTOR.154.baseaddress:0x104D0000
MEMORY.FLASH_LG_SBM.SECTOR.155.baseaddress:0x104D8000
MEMORY.FLASH_LG_SBM.SECTOR.156.baseaddress:0x104E0000
MEMORY.FLASH_LG_SBM.SECTOR.157.baseaddress:0x104E8000
MEMORY.FLASH_LG_SBM.SECTOR.158.baseaddress:0x104F0000
MEMORY.FLASH_LG_SBM.SECTOR.159.baseaddress:0x104F8000
MEMORY.FLASH_LG_SBM.SECTOR.160.baseaddress:0x10500000
MEMORY.FLASH_LG_SBM.SECTOR.161.baseaddress:0x10508000
MEMORY.FLASH_LG_SBM.SECTOR.162.baseaddress:0x10510000
MEMORY.FLASH_LG_SBM.SECTOR.163.baseaddress:0x10518000
MEMORY.FLASH_LG_SBM.SECTOR.164.baseaddress:0x10520000
MEMORY.FLASH_LG_SBM.SECTOR.165.baseaddress:0x10528000
MEMORY.FLASH_LG_SBM.SECTOR.166.baseaddress:0x10530000
MEMORY.FLASH_LG_SBM.SECTOR.167.baseaddress:0x10538000
MEMORY.FLASH_LG_SBM.SECTOR.168.baseaddress:0x10540000
MEMORY.FLASH_LG_SBM.SECTOR.169.baseaddress:0x10548000
MEMORY.FLASH_LG_SBM.SECTOR.170.baseaddress:0x10550000
MEMORY.FLASH_LG_SBM.SECTOR.171.baseaddress:0x10558000
MEMORY.FLASH_LG_SBM.SECTOR.172.baseaddress:0x10560000
MEMORY.FLASH_LG_SBM.SECTOR.173.baseaddress:0x10568000
MEMORY.FLASH_LG_SBM.SECTOR.174.baseaddress:0x10570000
MEMORY.FLASH_LG_SBM.SECTOR.175.baseaddress:0x10578000
MEMORY.FLASH_LG_SBM.SECTOR.176.baseaddress:0x10580000
MEMORY.FLASH_LG_SBM.SECTOR.177.baseaddress:0x10588000
MEMORY.FLASH_LG_SBM.SECTOR.178.baseaddress:0x10590000
MEMORY.FLASH_LG_SBM.SECTOR.179.baseaddress:0x10598000
MEMORY.FLASH_LG_SBM.SECTOR.180.baseaddress:0x105A0000
MEMORY.FLASH_LG_SBM.SECTOR.181.baseaddress:0x105A8000
MEMORY.FLASH_LG_SBM.SECTOR.182.baseaddress:0x105B0000
MEMORY.FLASH_LG_SBM.SECTOR.183.baseaddress:0x105B8000
MEMORY.FLASH_LG_SBM.SECTOR.184.baseaddress:0x105C0000
MEMORY.FLASH_LG_SBM.SECTOR.185.baseaddress:0x105C8000
MEMORY.FLASH_LG_SBM.SECTOR.186.baseaddress:0x105D0000
MEMORY.FLASH_LG_SBM.SECTOR.187.baseaddress:0x105D8000
MEMORY.FLASH_LG_SBM.SECTOR.188.baseaddress:0x105E0000
MEMORY.FLASH_LG_SBM.SECTOR.189.baseaddress:0x105E8000
MEMORY.FLASH_LG_SBM.SECTOR.190.baseaddress:0x105F0000
MEMORY.FLASH_LG_SBM.SECTOR.191.baseaddress:0x105F8000
MEMORY.FLASH_LG_SBM.SECTOR.192.baseaddress:0x10600000
MEMORY.FLASH_LG_SBM.SECTOR.193.baseaddress:0x10608000
MEMORY.FLASH_LG_SBM.SECTOR.194.baseaddress:0x10610000
MEMORY.FLASH_LG_SBM.SECTOR.195.baseaddress:0x10618000
MEMORY.FLASH_LG_SBM.SECTOR.196.baseaddress:0x10620000
MEMORY.FLASH_LG_SBM.SECTOR.197.baseaddress:0x10628000
MEMORY.FLASH_LG_SBM.SECTOR.198.baseaddress:0x10630000
MEMORY.FLASH_LG_SBM.SECTOR.199.baseaddress:0x10638000
MEMORY.FLASH_LG_SBM.SECTOR.200.baseaddress:0x10640000
MEMORY.FLASH_LG_SBM.SECTOR.201.baseaddress:0x10648000
MEMORY.FLASH_LG_SBM.SECTOR.202.baseaddress:0x10650000
MEMORY.FLASH_LG_SBM.SECTOR.203.baseaddress:0x10658000
MEMORY.FLASH_LG_SBM.SECTOR.204.baseaddress:0x10660000
MEMORY.FLASH_LG_SBM.SECTOR.205.baseaddress:0x10668000
MEMORY.FLASH_LG_SBM.SECTOR.206.baseaddress:0x10670000
MEMORY.FLASH_LG_SBM.SECTOR.207.baseaddress:0x10678000
MEMORY.FLASH_LG_SBM.SECTOR.208.baseaddress:0x10680000
MEMORY.FLASH_LG_SBM.SECTOR.209.baseaddress:0x10688000
MEMORY.FLASH_LG_SBM.SECTOR.210.baseaddress:0x10690000
MEMORY.FLASH_LG_SBM.SECTOR.211.baseaddress:0x10698000
MEMORY.FLASH_LG_SBM.SECTOR.212.baseaddress:0x106A0000
MEMORY.FLASH_LG_SBM.SECTOR.213.baseaddress:0x106A8000
MEMORY.FLASH_LG_SBM.SECTOR.214.baseaddress:0x106B0000
MEMORY.FLASH_LG_SBM.SECTOR.215.baseaddress:0x106B8000
MEMORY.FLASH_LG_SBM.SECTOR.216.baseaddress:0x106C0000
MEMORY.FLASH_LG_SBM.SECTOR.217.baseaddress:0x106C8000
MEMORY.FLASH_LG_SBM.SECTOR.218.baseaddress:0x106D0000
MEMORY.FLASH_LG_SBM.SECTOR.219.baseaddress:0x106D8000
MEMORY.FLASH_LG_SBM.SECTOR.220.baseaddress:0x106E0000
MEMORY.FLASH_LG_SBM.SECTOR.221.baseaddress:0x106E8000
MEMORY.FLASH_LG_SBM.SECTOR.222.baseaddress:0x106F0000
MEMORY.FLASH_LG_SBM.SECTOR.223.baseaddress:0x106F8000
MEMORY.FLASH_LG_SBM.SECTOR.224.baseaddress:0x10700000
MEMORY.FLASH_LG_SBM.SECTOR.225.baseaddress:0x10708000
MEMORY.FLASH_LG_SBM.SECTOR.226.baseaddress:0x10710000
MEMORY.FLASH_LG_SBM.SECTOR.227.baseaddress:0x10718000
MEMORY.FLASH_LG_SBM.SECTOR.228.baseaddress:0x10720000
MEMORY.FLASH_LG_SBM.SECTOR.229.baseaddress:0x10728000
MEMORY.FLASH_LG_SBM.SECTOR.230.baseaddress:0x10730000
MEMORY.FLASH_LG_SBM.SECTOR.231.baseaddress:0x10738000
MEMORY.FLASH_LG_SBM.SECTOR.232.baseaddress:0x10740000
MEMORY.FLASH_LG_SBM.SECTOR.233.baseaddress:0x10748000
MEMORY.FLASH_LG_SBM.SECTOR.234.baseaddress:0x10750000
MEMORY.FLASH_LG_SBM.SECTOR.235.baseaddress:0x10758000
MEMORY.FLASH_LG_SBM.SECTOR.236.baseaddress:0x10760000
MEMORY.FLASH_LG_SBM.SECTOR.237.baseaddress:0x10768000
MEMORY.FLASH_LG_SBM.SECTOR.238.baseaddress:0x10770000
MEMORY.FLASH_LG_SBM.SECTOR.239.baseaddress:0x10778000
MEMORY.FLASH_LG_SBM.SECTOR.240.baseaddress:0x10780000
MEMORY.FLASH_LG_SBM.SECTOR.241.baseaddress:0x10788000
MEMORY.FLASH_LG_SBM.SECTOR.242.baseaddress:0x10790000
MEMORY.FLASH_LG_SBM.SECTOR.243.baseaddress:0x10798000
MEMORY.FLASH_LG_SBM.SECTOR.244.baseaddress:0x107A0000
MEMORY.FLASH_LG_SBM.SECTOR.245.baseaddress:0x107A8000
MEMORY.FLASH_LG_SBM.SECTOR.246.baseaddress:0x107B0000
MEMORY.FLASH_LG_SBM.SECTOR.247.baseaddress:0x107B8000
MEMORY.FLASH_LG_SBM.SECTOR.248.baseaddress:0x107C0000
MEMORY.FLASH_LG_SBM.SECTOR.249.baseaddress:0x107C8000
MEMORY.FLASH_LG_SBM.SECTOR.250.baseaddress:0x107D0000
MEMORY.FLASH_LG_SBM.SECTOR.251.baseaddress:0x107D8000
MEMORY.FLASH_LG_SBM.SECTOR.252.baseaddress:0x107E0000
MEMORY.FLASH_LG_SBM.SECTOR.253.baseaddress:0x107E8000
MEMORY.FLASH_LG_SBM.SECTOR.SIZE:0x8000
MEMORY.FLASH_SM_DBM0.baseaddress:0x103F8000
MEMORY.FLASH_SM_DBM0.size:0x20000
MEMORY.FLASH_SM_DBM0.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
MEMORY.FLASH_SM_DBM0.SECTOR.0.baseaddress:0x103F8000
MEMORY.FLASH_SM_DBM0.SECTOR.1.baseaddress:0x103FA000
MEMORY.FLASH_SM_DBM0.SECTOR.2.baseaddress:0x103FC000
MEMORY.FLASH_SM_DBM0.SECTOR.3.baseaddress:0x103FE000
MEMORY.FLASH_SM_DBM0.SECTOR.4.baseaddress:0x10400000
MEMORY.FLASH_SM_DBM0.SECTOR.5.baseaddress:0x10402000
MEMORY.FLASH_SM_DBM0.SECTOR.6.baseaddress:0x10404000
MEMORY.FLASH_SM_DBM0.SECTOR.7.baseaddress:0x10406000
MEMORY.FLASH_SM_DBM0.SECTOR.8.baseaddress:0x10408000
MEMORY.FLASH_SM_DBM0.SECTOR.9.baseaddress:0x1040A000
MEMORY.FLASH_SM_DBM0.SECTOR.10.baseaddress:0x1040C000
MEMORY.FLASH_SM_DBM0.SECTOR.11.baseaddress:0x1040E000
MEMORY.FLASH_SM_DBM0.SECTOR.12.baseaddress:0x10410000
MEMORY.FLASH_SM_DBM0.SECTOR.13.baseaddress:0x10412000
MEMORY.FLASH_SM_DBM0.SECTOR.14.baseaddress:0x10414000
MEMORY.FLASH_SM_DBM0.SECTOR.15.baseaddress:0x10416000
MEMORY.FLASH_SM_DBM0.SECTOR.SIZE:0x2000
MEMORY.FLASH_SM_DBM1.baseaddress:0x123F8000
MEMORY.FLASH_SM_DBM1.size:0x20000
MEMORY.FLASH_SM_DBM1.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
MEMORY.FLASH_SM_DBM1.SECTOR.0.baseaddress:0x123F8000
MEMORY.FLASH_SM_DBM1.SECTOR.1.baseaddress:0x123FA000
MEMORY.FLASH_SM_DBM1.SECTOR.2.baseaddress:0x123FC000
MEMORY.FLASH_SM_DBM1.SECTOR.3.baseaddress:0x123FE000
MEMORY.FLASH_SM_DBM1.SECTOR.4.baseaddress:0x12400000
MEMORY.FLASH_SM_DBM1.SECTOR.5.baseaddress:0x12402000
MEMORY.FLASH_SM_DBM1.SECTOR.6.baseaddress:0x12404000
MEMORY.FLASH_SM_DBM1.SECTOR.7.baseaddress:0x12406000
MEMORY.FLASH_SM_DBM1.SECTOR.8.baseaddress:0x12408000
MEMORY.FLASH_SM_DBM1.SECTOR.9.baseaddress:0x1240A000
MEMORY.FLASH_SM_DBM1.SECTOR.10.baseaddress:0x1240C000
MEMORY.FLASH_SM_DBM1.SECTOR.11.baseaddress:0x1240E000
MEMORY.FLASH_SM_DBM1.SECTOR.12.baseaddress:0x12410000
MEMORY.FLASH_SM_DBM1.SECTOR.13.baseaddress:0x12412000
MEMORY.FLASH_SM_DBM1.SECTOR.14.baseaddress:0x12414000
MEMORY.FLASH_SM_DBM1.SECTOR.15.baseaddress:0x12416000
MEMORY.FLASH_SM_DBM1.SECTOR.SIZE:0x2000
MEMORY.FLASH_SM_SBM.baseaddress:0x107F0000
MEMORY.FLASH_SM_SBM.size:0x40000
MEMORY.FLASH_SM_SBM.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
MEMORY.FLASH_SM_SBM.SECTOR.0.baseaddress:0x107F0000
MEMORY.FLASH_SM_SBM.SECTOR.1.baseaddress:0x107F2000
MEMORY.FLASH_SM_SBM.SECTOR.2.baseaddress:0x107F4000
MEMORY.FLASH_SM_SBM.SECTOR.3.baseaddress:0x107F6000
MEMORY.FLASH_SM_SBM.SECTOR.4.baseaddress:0x107F8000
MEMORY.FLASH_SM_SBM.SECTOR.5.baseaddress:0x107FA000
MEMORY.FLASH_SM_SBM.SECTOR.6.baseaddress:0x107FC000
MEMORY.FLASH_SM_SBM.SECTOR.7.baseaddress:0x107FE000
MEMORY.FLASH_SM_SBM.SECTOR.8.baseaddress:0x10800000
MEMORY.FLASH_SM_SBM.SECTOR.9.baseaddress:0x10802000
MEMORY.FLASH_SM_SBM.SECTOR.10.baseaddress:0x10804000
MEMORY.FLASH_SM_SBM.SECTOR.11.baseaddress:0x10806000
MEMORY.FLASH_SM_SBM.SECTOR.12.baseaddress:0x10808000
MEMORY.FLASH_SM_SBM.SECTOR.13.baseaddress:0x1080A000
MEMORY.FLASH_SM_SBM.SECTOR.14.baseaddress:0x1080C000
MEMORY.FLASH_SM_SBM.SECTOR.15.baseaddress:0x1080E000
MEMORY.FLASH_SM_SBM.SECTOR.16.baseaddress:0x10810000
MEMORY.FLASH_SM_SBM.SECTOR.17.baseaddress:0x10812000
MEMORY.FLASH_SM_SBM.SECTOR.18.baseaddress:0x10814000
MEMORY.FLASH_SM_SBM.SECTOR.19.baseaddress:0x10816000
MEMORY.FLASH_SM_SBM.SECTOR.20.baseaddress:0x10818000
MEMORY.FLASH_SM_SBM.SECTOR.21.baseaddress:0x1081A000
MEMORY.FLASH_SM_SBM.SECTOR.22.baseaddress:0x1081C000
MEMORY.FLASH_SM_SBM.SECTOR.23.baseaddress:0x1081E000
MEMORY.FLASH_SM_SBM.SECTOR.24.baseaddress:0x10820000
MEMORY.FLASH_SM_SBM.SECTOR.25.baseaddress:0x10822000
MEMORY.FLASH_SM_SBM.SECTOR.26.baseaddress:0x10824000
MEMORY.FLASH_SM_SBM.SECTOR.27.baseaddress:0x10826000
MEMORY.FLASH_SM_SBM.SECTOR.28.baseaddress:0x10828000
MEMORY.FLASH_SM_SBM.SECTOR.29.baseaddress:0x1082A000
MEMORY.FLASH_SM_SBM.SECTOR.30.baseaddress:0x1082C000
MEMORY.FLASH_SM_SBM.SECTOR.31.baseaddress:0x1082E000
MEMORY.FLASH_SM_SBM.SECTOR.SIZE:0x2000
MEMORY.OTPFLASH.baseaddress:0x16000000
MEMORY.OTPFLASH.size:0x10000
MEMORY.OTPFLASH.SECTOR.instances:0,1,2,3,4,5,6,7
MEMORY.OTPFLASH.SECTOR.0.baseaddress:0x16000000
MEMORY.OTPFLASH.SECTOR.1.baseaddress:0x16002000
MEMORY.OTPFLASH.SECTOR.2.baseaddress:0x16004000
MEMORY.OTPFLASH.SECTOR.3.baseaddress:0x16006000
MEMORY.OTPFLASH.SECTOR.4.baseaddress:0x16008000
MEMORY.OTPFLASH.SECTOR.5.baseaddress:0x1600A000
MEMORY.OTPFLASH.SECTOR.6.baseaddress:0x1600C000
MEMORY.OTPFLASH.SECTOR.7.baseaddress:0x1600E000
MEMORY.OTPFLASH.SECTOR.SIZE:0x2000
MEMORY.ROM.baseaddress:0x0
MEMORY.ROM.size:0x10000
MEMORY.ROM_MIRROR.baseaddress:0x1000000
MEMORY.ROM_MIRROR.size:0x10000
MEMORY.SFLASH.baseaddress:0x17000000
MEMORY.SFLASH.size:0x8000
MEMORY.SFLASH1.baseaddress:0x17800000
MEMORY.SFLASH1.size:0x8000
MEMORY.SMIF_XIP.baseaddress:0x60000000
MEMORY.SMIF_XIP.size:0x8000000
MEMORY.SRAM0.baseaddress:0x28000000
MEMORY.SRAM0.size:0x80000
MEMORY.SRAM1.baseaddress:0x28080000
MEMORY.SRAM1.size:0x40000
MEMORY.SRAM2.baseaddress:0x280C0000
MEMORY.SRAM2.size:0x40000
MEMORY.WFLASH_LG_DBM0.baseaddress:0x14000000
MEMORY.WFLASH_LG_DBM0.size:0x18000
MEMORY.WFLASH_LG_DBM0.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47
MEMORY.WFLASH_LG_DBM0.SECTOR.0.baseaddress:0x14000000
MEMORY.WFLASH_LG_DBM0.SECTOR.1.baseaddress:0x14000800
MEMORY.WFLASH_LG_DBM0.SECTOR.2.baseaddress:0x14001000
MEMORY.WFLASH_LG_DBM0.SECTOR.3.baseaddress:0x14001800
MEMORY.WFLASH_LG_DBM0.SECTOR.4.baseaddress:0x14002000
MEMORY.WFLASH_LG_DBM0.SECTOR.5.baseaddress:0x14002800
MEMORY.WFLASH_LG_DBM0.SECTOR.6.baseaddress:0x14003000
MEMORY.WFLASH_LG_DBM0.SECTOR.7.baseaddress:0x14003800
MEMORY.WFLASH_LG_DBM0.SECTOR.8.baseaddress:0x14004000
MEMORY.WFLASH_LG_DBM0.SECTOR.9.baseaddress:0x14004800
MEMORY.WFLASH_LG_DBM0.SECTOR.10.baseaddress:0x14005000
MEMORY.WFLASH_LG_DBM0.SECTOR.11.baseaddress:0x14005800
MEMORY.WFLASH_LG_DBM0.SECTOR.12.baseaddress:0x14006000
MEMORY.WFLASH_LG_DBM0.SECTOR.13.baseaddress:0x14006800
MEMORY.WFLASH_LG_DBM0.SECTOR.14.baseaddress:0x14007000
MEMORY.WFLASH_LG_DBM0.SECTOR.15.baseaddress:0x14007800
MEMORY.WFLASH_LG_DBM0.SECTOR.16.baseaddress:0x14008000
MEMORY.WFLASH_LG_DBM0.SECTOR.17.baseaddress:0x14008800
MEMORY.WFLASH_LG_DBM0.SECTOR.18.baseaddress:0x14009000
MEMORY.WFLASH_LG_DBM0.SECTOR.19.baseaddress:0x14009800
MEMORY.WFLASH_LG_DBM0.SECTOR.20.baseaddress:0x1400A000
MEMORY.WFLASH_LG_DBM0.SECTOR.21.baseaddress:0x1400A800
MEMORY.WFLASH_LG_DBM0.SECTOR.22.baseaddress:0x1400B000
MEMORY.WFLASH_LG_DBM0.SECTOR.23.baseaddress:0x1400B800
MEMORY.WFLASH_LG_DBM0.SECTOR.24.baseaddress:0x1400C000
MEMORY.WFLASH_LG_DBM0.SECTOR.25.baseaddress:0x1400C800
MEMORY.WFLASH_LG_DBM0.SECTOR.26.baseaddress:0x1400D000
MEMORY.WFLASH_LG_DBM0.SECTOR.27.baseaddress:0x1400D800
MEMORY.WFLASH_LG_DBM0.SECTOR.28.baseaddress:0x1400E000
MEMORY.WFLASH_LG_DBM0.SECTOR.29.baseaddress:0x1400E800
MEMORY.WFLASH_LG_DBM0.SECTOR.30.baseaddress:0x1400F000
MEMORY.WFLASH_LG_DBM0.SECTOR.31.baseaddress:0x1400F800
MEMORY.WFLASH_LG_DBM0.SECTOR.32.baseaddress:0x14010000
MEMORY.WFLASH_LG_DBM0.SECTOR.33.baseaddress:0x14010800
MEMORY.WFLASH_LG_DBM0.SECTOR.34.baseaddress:0x14011000
MEMORY.WFLASH_LG_DBM0.SECTOR.35.baseaddress:0x14011800
MEMORY.WFLASH_LG_DBM0.SECTOR.36.baseaddress:0x14012000
MEMORY.WFLASH_LG_DBM0.SECTOR.37.baseaddress:0x14012800
MEMORY.WFLASH_LG_DBM0.SECTOR.38.baseaddress:0x14013000
MEMORY.WFLASH_LG_DBM0.SECTOR.39.baseaddress:0x14013800
MEMORY.WFLASH_LG_DBM0.SECTOR.40.baseaddress:0x14014000
MEMORY.WFLASH_LG_DBM0.SECTOR.41.baseaddress:0x14014800
MEMORY.WFLASH_LG_DBM0.SECTOR.42.baseaddress:0x14015000
MEMORY.WFLASH_LG_DBM0.SECTOR.43.baseaddress:0x14015800
MEMORY.WFLASH_LG_DBM0.SECTOR.44.baseaddress:0x14016000
MEMORY.WFLASH_LG_DBM0.SECTOR.45.baseaddress:0x14016800
MEMORY.WFLASH_LG_DBM0.SECTOR.46.baseaddress:0x14017000
MEMORY.WFLASH_LG_DBM0.SECTOR.47.baseaddress:0x14017800
MEMORY.WFLASH_LG_DBM0.SECTOR.SIZE:0x800
MEMORY.WFLASH_LG_DBM1.baseaddress:0x15000000
MEMORY.WFLASH_LG_DBM1.size:0x18000
MEMORY.WFLASH_LG_DBM1.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47
MEMORY.WFLASH_LG_DBM1.SECTOR.0.baseaddress:0x15000000
MEMORY.WFLASH_LG_DBM1.SECTOR.1.baseaddress:0x15000800
MEMORY.WFLASH_LG_DBM1.SECTOR.2.baseaddress:0x15001000
MEMORY.WFLASH_LG_DBM1.SECTOR.3.baseaddress:0x15001800
MEMORY.WFLASH_LG_DBM1.SECTOR.4.baseaddress:0x15002000
MEMORY.WFLASH_LG_DBM1.SECTOR.5.baseaddress:0x15002800
MEMORY.WFLASH_LG_DBM1.SECTOR.6.baseaddress:0x15003000
MEMORY.WFLASH_LG_DBM1.SECTOR.7.baseaddress:0x15003800
MEMORY.WFLASH_LG_DBM1.SECTOR.8.baseaddress:0x15004000
MEMORY.WFLASH_LG_DBM1.SECTOR.9.baseaddress:0x15004800
MEMORY.WFLASH_LG_DBM1.SECTOR.10.baseaddress:0x15005000
MEMORY.WFLASH_LG_DBM1.SECTOR.11.baseaddress:0x15005800
MEMORY.WFLASH_LG_DBM1.SECTOR.12.baseaddress:0x15006000
MEMORY.WFLASH_LG_DBM1.SECTOR.13.baseaddress:0x15006800
MEMORY.WFLASH_LG_DBM1.SECTOR.14.baseaddress:0x15007000
MEMORY.WFLASH_LG_DBM1.SECTOR.15.baseaddress:0x15007800
MEMORY.WFLASH_LG_DBM1.SECTOR.16.baseaddress:0x15008000
MEMORY.WFLASH_LG_DBM1.SECTOR.17.baseaddress:0x15008800
MEMORY.WFLASH_LG_DBM1.SECTOR.18.baseaddress:0x15009000
MEMORY.WFLASH_LG_DBM1.SECTOR.19.baseaddress:0x15009800
MEMORY.WFLASH_LG_DBM1.SECTOR.20.baseaddress:0x1500A000
MEMORY.WFLASH_LG_DBM1.SECTOR.21.baseaddress:0x1500A800
MEMORY.WFLASH_LG_DBM1.SECTOR.22.baseaddress:0x1500B000
MEMORY.WFLASH_LG_DBM1.SECTOR.23.baseaddress:0x1500B800
MEMORY.WFLASH_LG_DBM1.SECTOR.24.baseaddress:0x1500C000
MEMORY.WFLASH_LG_DBM1.SECTOR.25.baseaddress:0x1500C800
MEMORY.WFLASH_LG_DBM1.SECTOR.26.baseaddress:0x1500D000
MEMORY.WFLASH_LG_DBM1.SECTOR.27.baseaddress:0x1500D800
MEMORY.WFLASH_LG_DBM1.SECTOR.28.baseaddress:0x1500E000
MEMORY.WFLASH_LG_DBM1.SECTOR.29.baseaddress:0x1500E800
MEMORY.WFLASH_LG_DBM1.SECTOR.30.baseaddress:0x1500F000
MEMORY.WFLASH_LG_DBM1.SECTOR.31.baseaddress:0x1500F800
MEMORY.WFLASH_LG_DBM1.SECTOR.32.baseaddress:0x15010000
MEMORY.WFLASH_LG_DBM1.SECTOR.33.baseaddress:0x15010800
MEMORY.WFLASH_LG_DBM1.SECTOR.34.baseaddress:0x15011000
MEMORY.WFLASH_LG_DBM1.SECTOR.35.baseaddress:0x15011800
MEMORY.WFLASH_LG_DBM1.SECTOR.36.baseaddress:0x15012000
MEMORY.WFLASH_LG_DBM1.SECTOR.37.baseaddress:0x15012800
MEMORY.WFLASH_LG_DBM1.SECTOR.38.baseaddress:0x15013000
MEMORY.WFLASH_LG_DBM1.SECTOR.39.baseaddress:0x15013800
MEMORY.WFLASH_LG_DBM1.SECTOR.40.baseaddress:0x15014000
MEMORY.WFLASH_LG_DBM1.SECTOR.41.baseaddress:0x15014800
MEMORY.WFLASH_LG_DBM1.SECTOR.42.baseaddress:0x15015000
MEMORY.WFLASH_LG_DBM1.SECTOR.43.baseaddress:0x15015800
MEMORY.WFLASH_LG_DBM1.SECTOR.44.baseaddress:0x15016000
MEMORY.WFLASH_LG_DBM1.SECTOR.45.baseaddress:0x15016800
MEMORY.WFLASH_LG_DBM1.SECTOR.46.baseaddress:0x15017000
MEMORY.WFLASH_LG_DBM1.SECTOR.47.baseaddress:0x15017800
MEMORY.WFLASH_LG_DBM1.SECTOR.SIZE:0x800
MEMORY.WFLASH_LG_SBM.baseaddress:0x14000000
MEMORY.WFLASH_LG_SBM.size:0x30000
MEMORY.WFLASH_LG_SBM.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95
MEMORY.WFLASH_LG_SBM.SECTOR.0.baseaddress:0x14000000
MEMORY.WFLASH_LG_SBM.SECTOR.1.baseaddress:0x14000800
MEMORY.WFLASH_LG_SBM.SECTOR.2.baseaddress:0x14001000
MEMORY.WFLASH_LG_SBM.SECTOR.3.baseaddress:0x14001800
MEMORY.WFLASH_LG_SBM.SECTOR.4.baseaddress:0x14002000
MEMORY.WFLASH_LG_SBM.SECTOR.5.baseaddress:0x14002800
MEMORY.WFLASH_LG_SBM.SECTOR.6.baseaddress:0x14003000
MEMORY.WFLASH_LG_SBM.SECTOR.7.baseaddress:0x14003800
MEMORY.WFLASH_LG_SBM.SECTOR.8.baseaddress:0x14004000
MEMORY.WFLASH_LG_SBM.SECTOR.9.baseaddress:0x14004800
MEMORY.WFLASH_LG_SBM.SECTOR.10.baseaddress:0x14005000
MEMORY.WFLASH_LG_SBM.SECTOR.11.baseaddress:0x14005800
MEMORY.WFLASH_LG_SBM.SECTOR.12.baseaddress:0x14006000
MEMORY.WFLASH_LG_SBM.SECTOR.13.baseaddress:0x14006800
MEMORY.WFLASH_LG_SBM.SECTOR.14.baseaddress:0x14007000
MEMORY.WFLASH_LG_SBM.SECTOR.15.baseaddress:0x14007800
MEMORY.WFLASH_LG_SBM.SECTOR.16.baseaddress:0x14008000
MEMORY.WFLASH_LG_SBM.SECTOR.17.baseaddress:0x14008800
MEMORY.WFLASH_LG_SBM.SECTOR.18.baseaddress:0x14009000
MEMORY.WFLASH_LG_SBM.SECTOR.19.baseaddress:0x14009800
MEMORY.WFLASH_LG_SBM.SECTOR.20.baseaddress:0x1400A000
MEMORY.WFLASH_LG_SBM.SECTOR.21.baseaddress:0x1400A800
MEMORY.WFLASH_LG_SBM.SECTOR.22.baseaddress:0x1400B000
MEMORY.WFLASH_LG_SBM.SECTOR.23.baseaddress:0x1400B800
MEMORY.WFLASH_LG_SBM.SECTOR.24.baseaddress:0x1400C000
MEMORY.WFLASH_LG_SBM.SECTOR.25.baseaddress:0x1400C800
MEMORY.WFLASH_LG_SBM.SECTOR.26.baseaddress:0x1400D000
MEMORY.WFLASH_LG_SBM.SECTOR.27.baseaddress:0x1400D800
MEMORY.WFLASH_LG_SBM.SECTOR.28.baseaddress:0x1400E000
MEMORY.WFLASH_LG_SBM.SECTOR.29.baseaddress:0x1400E800
MEMORY.WFLASH_LG_SBM.SECTOR.30.baseaddress:0x1400F000
MEMORY.WFLASH_LG_SBM.SECTOR.31.baseaddress:0x1400F800
MEMORY.WFLASH_LG_SBM.SECTOR.32.baseaddress:0x14010000
MEMORY.WFLASH_LG_SBM.SECTOR.33.baseaddress:0x14010800
MEMORY.WFLASH_LG_SBM.SECTOR.34.baseaddress:0x14011000
MEMORY.WFLASH_LG_SBM.SECTOR.35.baseaddress:0x14011800
MEMORY.WFLASH_LG_SBM.SECTOR.36.baseaddress:0x14012000
MEMORY.WFLASH_LG_SBM.SECTOR.37.baseaddress:0x14012800
MEMORY.WFLASH_LG_SBM.SECTOR.38.baseaddress:0x14013000
MEMORY.WFLASH_LG_SBM.SECTOR.39.baseaddress:0x14013800
MEMORY.WFLASH_LG_SBM.SECTOR.40.baseaddress:0x14014000
MEMORY.WFLASH_LG_SBM.SECTOR.41.baseaddress:0x14014800
MEMORY.WFLASH_LG_SBM.SECTOR.42.baseaddress:0x14015000
MEMORY.WFLASH_LG_SBM.SECTOR.43.baseaddress:0x14015800
MEMORY.WFLASH_LG_SBM.SECTOR.44.baseaddress:0x14016000
MEMORY.WFLASH_LG_SBM.SECTOR.45.baseaddress:0x14016800
MEMORY.WFLASH_LG_SBM.SECTOR.46.baseaddress:0x14017000
MEMORY.WFLASH_LG_SBM.SECTOR.47.baseaddress:0x14017800
MEMORY.WFLASH_LG_SBM.SECTOR.48.baseaddress:0x14018000
MEMORY.WFLASH_LG_SBM.SECTOR.49.baseaddress:0x14018800
MEMORY.WFLASH_LG_SBM.SECTOR.50.baseaddress:0x14019000
MEMORY.WFLASH_LG_SBM.SECTOR.51.baseaddress:0x14019800
MEMORY.WFLASH_LG_SBM.SECTOR.52.baseaddress:0x1401A000
MEMORY.WFLASH_LG_SBM.SECTOR.53.baseaddress:0x1401A800
MEMORY.WFLASH_LG_SBM.SECTOR.54.baseaddress:0x1401B000
MEMORY.WFLASH_LG_SBM.SECTOR.55.baseaddress:0x1401B800
MEMORY.WFLASH_LG_SBM.SECTOR.56.baseaddress:0x1401C000
MEMORY.WFLASH_LG_SBM.SECTOR.57.baseaddress:0x1401C800
MEMORY.WFLASH_LG_SBM.SECTOR.58.baseaddress:0x1401D000
MEMORY.WFLASH_LG_SBM.SECTOR.59.baseaddress:0x1401D800
MEMORY.WFLASH_LG_SBM.SECTOR.60.baseaddress:0x1401E000
MEMORY.WFLASH_LG_SBM.SECTOR.61.baseaddress:0x1401E800
MEMORY.WFLASH_LG_SBM.SECTOR.62.baseaddress:0x1401F000
MEMORY.WFLASH_LG_SBM.SECTOR.63.baseaddress:0x1401F800
MEMORY.WFLASH_LG_SBM.SECTOR.64.baseaddress:0x14020000
MEMORY.WFLASH_LG_SBM.SECTOR.65.baseaddress:0x14020800
MEMORY.WFLASH_LG_SBM.SECTOR.66.baseaddress:0x14021000
MEMORY.WFLASH_LG_SBM.SECTOR.67.baseaddress:0x14021800
MEMORY.WFLASH_LG_SBM.SECTOR.68.baseaddress:0x14022000
MEMORY.WFLASH_LG_SBM.SECTOR.69.baseaddress:0x14022800
MEMORY.WFLASH_LG_SBM.SECTOR.70.baseaddress:0x14023000
MEMORY.WFLASH_LG_SBM.SECTOR.71.baseaddress:0x14023800
MEMORY.WFLASH_LG_SBM.SECTOR.72.baseaddress:0x14024000
MEMORY.WFLASH_LG_SBM.SECTOR.73.baseaddress:0x14024800
MEMORY.WFLASH_LG_SBM.SECTOR.74.baseaddress:0x14025000
MEMORY.WFLASH_LG_SBM.SECTOR.75.baseaddress:0x14025800
MEMORY.WFLASH_LG_SBM.SECTOR.76.baseaddress:0x14026000
MEMORY.WFLASH_LG_SBM.SECTOR.77.baseaddress:0x14026800
MEMORY.WFLASH_LG_SBM.SECTOR.78.baseaddress:0x14027000
MEMORY.WFLASH_LG_SBM.SECTOR.79.baseaddress:0x14027800
MEMORY.WFLASH_LG_SBM.SECTOR.80.baseaddress:0x14028000
MEMORY.WFLASH_LG_SBM.SECTOR.81.baseaddress:0x14028800
MEMORY.WFLASH_LG_SBM.SECTOR.82.baseaddress:0x14029000
MEMORY.WFLASH_LG_SBM.SECTOR.83.baseaddress:0x14029800
MEMORY.WFLASH_LG_SBM.SECTOR.84.baseaddress:0x1402A000
MEMORY.WFLASH_LG_SBM.SECTOR.85.baseaddress:0x1402A800
MEMORY.WFLASH_LG_SBM.SECTOR.86.baseaddress:0x1402B000
MEMORY.WFLASH_LG_SBM.SECTOR.87.baseaddress:0x1402B800
MEMORY.WFLASH_LG_SBM.SECTOR.88.baseaddress:0x1402C000
MEMORY.WFLASH_LG_SBM.SECTOR.89.baseaddress:0x1402C800
MEMORY.WFLASH_LG_SBM.SECTOR.90.baseaddress:0x1402D000
MEMORY.WFLASH_LG_SBM.SECTOR.91.baseaddress:0x1402D800
MEMORY.WFLASH_LG_SBM.SECTOR.92.baseaddress:0x1402E000
MEMORY.WFLASH_LG_SBM.SECTOR.93.baseaddress:0x1402E800
MEMORY.WFLASH_LG_SBM.SECTOR.94.baseaddress:0x1402F000
MEMORY.WFLASH_LG_SBM.SECTOR.95.baseaddress:0x1402F800
MEMORY.WFLASH_LG_SBM.SECTOR.SIZE:0x800
MEMORY.WFLASH_SM_DBM0.baseaddress:0x14018000
MEMORY.WFLASH_SM_DBM0.size:0x8000
MEMORY.WFLASH_SM_DBM0.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255
MEMORY.WFLASH_SM_DBM0.SECTOR.0.baseaddress:0x14018000
MEMORY.WFLASH_SM_DBM0.SECTOR.1.baseaddress:0x14018080
MEMORY.WFLASH_SM_DBM0.SECTOR.2.baseaddress:0x14018100
MEMORY.WFLASH_SM_DBM0.SECTOR.3.baseaddress:0x14018180
MEMORY.WFLASH_SM_DBM0.SECTOR.4.baseaddress:0x14018200
MEMORY.WFLASH_SM_DBM0.SECTOR.5.baseaddress:0x14018280
MEMORY.WFLASH_SM_DBM0.SECTOR.6.baseaddress:0x14018300
MEMORY.WFLASH_SM_DBM0.SECTOR.7.baseaddress:0x14018380
MEMORY.WFLASH_SM_DBM0.SECTOR.8.baseaddress:0x14018400
MEMORY.WFLASH_SM_DBM0.SECTOR.9.baseaddress:0x14018480
MEMORY.WFLASH_SM_DBM0.SECTOR.10.baseaddress:0x14018500
MEMORY.WFLASH_SM_DBM0.SECTOR.11.baseaddress:0x14018580
MEMORY.WFLASH_SM_DBM0.SECTOR.12.baseaddress:0x14018600
MEMORY.WFLASH_SM_DBM0.SECTOR.13.baseaddress:0x14018680
MEMORY.WFLASH_SM_DBM0.SECTOR.14.baseaddress:0x14018700
MEMORY.WFLASH_SM_DBM0.SECTOR.15.baseaddress:0x14018780
MEMORY.WFLASH_SM_DBM0.SECTOR.16.baseaddress:0x14018800
MEMORY.WFLASH_SM_DBM0.SECTOR.17.baseaddress:0x14018880
MEMORY.WFLASH_SM_DBM0.SECTOR.18.baseaddress:0x14018900
MEMORY.WFLASH_SM_DBM0.SECTOR.19.baseaddress:0x14018980
MEMORY.WFLASH_SM_DBM0.SECTOR.20.baseaddress:0x14018A00
MEMORY.WFLASH_SM_DBM0.SECTOR.21.baseaddress:0x14018A80
MEMORY.WFLASH_SM_DBM0.SECTOR.22.baseaddress:0x14018B00
MEMORY.WFLASH_SM_DBM0.SECTOR.23.baseaddress:0x14018B80
MEMORY.WFLASH_SM_DBM0.SECTOR.24.baseaddress:0x14018C00
MEMORY.WFLASH_SM_DBM0.SECTOR.25.baseaddress:0x14018C80
MEMORY.WFLASH_SM_DBM0.SECTOR.26.baseaddress:0x14018D00
MEMORY.WFLASH_SM_DBM0.SECTOR.27.baseaddress:0x14018D80
MEMORY.WFLASH_SM_DBM0.SECTOR.28.baseaddress:0x14018E00
MEMORY.WFLASH_SM_DBM0.SECTOR.29.baseaddress:0x14018E80
MEMORY.WFLASH_SM_DBM0.SECTOR.30.baseaddress:0x14018F00
MEMORY.WFLASH_SM_DBM0.SECTOR.31.baseaddress:0x14018F80
MEMORY.WFLASH_SM_DBM0.SECTOR.32.baseaddress:0x14019000
MEMORY.WFLASH_SM_DBM0.SECTOR.33.baseaddress:0x14019080
MEMORY.WFLASH_SM_DBM0.SECTOR.34.baseaddress:0x14019100
MEMORY.WFLASH_SM_DBM0.SECTOR.35.baseaddress:0x14019180
MEMORY.WFLASH_SM_DBM0.SECTOR.36.baseaddress:0x14019200
MEMORY.WFLASH_SM_DBM0.SECTOR.37.baseaddress:0x14019280
MEMORY.WFLASH_SM_DBM0.SECTOR.38.baseaddress:0x14019300
MEMORY.WFLASH_SM_DBM0.SECTOR.39.baseaddress:0x14019380
MEMORY.WFLASH_SM_DBM0.SECTOR.40.baseaddress:0x14019400
MEMORY.WFLASH_SM_DBM0.SECTOR.41.baseaddress:0x14019480
MEMORY.WFLASH_SM_DBM0.SECTOR.42.baseaddress:0x14019500
MEMORY.WFLASH_SM_DBM0.SECTOR.43.baseaddress:0x14019580
MEMORY.WFLASH_SM_DBM0.SECTOR.44.baseaddress:0x14019600
MEMORY.WFLASH_SM_DBM0.SECTOR.45.baseaddress:0x14019680
MEMORY.WFLASH_SM_DBM0.SECTOR.46.baseaddress:0x14019700
MEMORY.WFLASH_SM_DBM0.SECTOR.47.baseaddress:0x14019780
MEMORY.WFLASH_SM_DBM0.SECTOR.48.baseaddress:0x14019800
MEMORY.WFLASH_SM_DBM0.SECTOR.49.baseaddress:0x14019880
MEMORY.WFLASH_SM_DBM0.SECTOR.50.baseaddress:0x14019900
MEMORY.WFLASH_SM_DBM0.SECTOR.51.baseaddress:0x14019980
MEMORY.WFLASH_SM_DBM0.SECTOR.52.baseaddress:0x14019A00
MEMORY.WFLASH_SM_DBM0.SECTOR.53.baseaddress:0x14019A80
MEMORY.WFLASH_SM_DBM0.SECTOR.54.baseaddress:0x14019B00
MEMORY.WFLASH_SM_DBM0.SECTOR.55.baseaddress:0x14019B80
MEMORY.WFLASH_SM_DBM0.SECTOR.56.baseaddress:0x14019C00
MEMORY.WFLASH_SM_DBM0.SECTOR.57.baseaddress:0x14019C80
MEMORY.WFLASH_SM_DBM0.SECTOR.58.baseaddress:0x14019D00
MEMORY.WFLASH_SM_DBM0.SECTOR.59.baseaddress:0x14019D80
MEMORY.WFLASH_SM_DBM0.SECTOR.60.baseaddress:0x14019E00
MEMORY.WFLASH_SM_DBM0.SECTOR.61.baseaddress:0x14019E80
MEMORY.WFLASH_SM_DBM0.SECTOR.62.baseaddress:0x14019F00
MEMORY.WFLASH_SM_DBM0.SECTOR.63.baseaddress:0x14019F80
MEMORY.WFLASH_SM_DBM0.SECTOR.64.baseaddress:0x1401A000
MEMORY.WFLASH_SM_DBM0.SECTOR.65.baseaddress:0x1401A080
MEMORY.WFLASH_SM_DBM0.SECTOR.66.baseaddress:0x1401A100
MEMORY.WFLASH_SM_DBM0.SECTOR.67.baseaddress:0x1401A180
MEMORY.WFLASH_SM_DBM0.SECTOR.68.baseaddress:0x1401A200
MEMORY.WFLASH_SM_DBM0.SECTOR.69.baseaddress:0x1401A280
MEMORY.WFLASH_SM_DBM0.SECTOR.70.baseaddress:0x1401A300
MEMORY.WFLASH_SM_DBM0.SECTOR.71.baseaddress:0x1401A380
MEMORY.WFLASH_SM_DBM0.SECTOR.72.baseaddress:0x1401A400
MEMORY.WFLASH_SM_DBM0.SECTOR.73.baseaddress:0x1401A480
MEMORY.WFLASH_SM_DBM0.SECTOR.74.baseaddress:0x1401A500
MEMORY.WFLASH_SM_DBM0.SECTOR.75.baseaddress:0x1401A580
MEMORY.WFLASH_SM_DBM0.SECTOR.76.baseaddress:0x1401A600
MEMORY.WFLASH_SM_DBM0.SECTOR.77.baseaddress:0x1401A680
MEMORY.WFLASH_SM_DBM0.SECTOR.78.baseaddress:0x1401A700
MEMORY.WFLASH_SM_DBM0.SECTOR.79.baseaddress:0x1401A780
MEMORY.WFLASH_SM_DBM0.SECTOR.80.baseaddress:0x1401A800
MEMORY.WFLASH_SM_DBM0.SECTOR.81.baseaddress:0x1401A880
MEMORY.WFLASH_SM_DBM0.SECTOR.82.baseaddress:0x1401A900
MEMORY.WFLASH_SM_DBM0.SECTOR.83.baseaddress:0x1401A980
MEMORY.WFLASH_SM_DBM0.SECTOR.84.baseaddress:0x1401AA00
MEMORY.WFLASH_SM_DBM0.SECTOR.85.baseaddress:0x1401AA80
MEMORY.WFLASH_SM_DBM0.SECTOR.86.baseaddress:0x1401AB00
MEMORY.WFLASH_SM_DBM0.SECTOR.87.baseaddress:0x1401AB80
MEMORY.WFLASH_SM_DBM0.SECTOR.88.baseaddress:0x1401AC00
MEMORY.WFLASH_SM_DBM0.SECTOR.89.baseaddress:0x1401AC80
MEMORY.WFLASH_SM_DBM0.SECTOR.90.baseaddress:0x1401AD00
MEMORY.WFLASH_SM_DBM0.SECTOR.91.baseaddress:0x1401AD80
MEMORY.WFLASH_SM_DBM0.SECTOR.92.baseaddress:0x1401AE00
MEMORY.WFLASH_SM_DBM0.SECTOR.93.baseaddress:0x1401AE80
MEMORY.WFLASH_SM_DBM0.SECTOR.94.baseaddress:0x1401AF00
MEMORY.WFLASH_SM_DBM0.SECTOR.95.baseaddress:0x1401AF80
MEMORY.WFLASH_SM_DBM0.SECTOR.96.baseaddress:0x1401B000
MEMORY.WFLASH_SM_DBM0.SECTOR.97.baseaddress:0x1401B080
MEMORY.WFLASH_SM_DBM0.SECTOR.98.baseaddress:0x1401B100
MEMORY.WFLASH_SM_DBM0.SECTOR.99.baseaddress:0x1401B180
MEMORY.WFLASH_SM_DBM0.SECTOR.100.baseaddress:0x1401B200
MEMORY.WFLASH_SM_DBM0.SECTOR.101.baseaddress:0x1401B280
MEMORY.WFLASH_SM_DBM0.SECTOR.102.baseaddress:0x1401B300
MEMORY.WFLASH_SM_DBM0.SECTOR.103.baseaddress:0x1401B380
MEMORY.WFLASH_SM_DBM0.SECTOR.104.baseaddress:0x1401B400
MEMORY.WFLASH_SM_DBM0.SECTOR.105.baseaddress:0x1401B480
MEMORY.WFLASH_SM_DBM0.SECTOR.106.baseaddress:0x1401B500
MEMORY.WFLASH_SM_DBM0.SECTOR.107.baseaddress:0x1401B580
MEMORY.WFLASH_SM_DBM0.SECTOR.108.baseaddress:0x1401B600
MEMORY.WFLASH_SM_DBM0.SECTOR.109.baseaddress:0x1401B680
MEMORY.WFLASH_SM_DBM0.SECTOR.110.baseaddress:0x1401B700
MEMORY.WFLASH_SM_DBM0.SECTOR.111.baseaddress:0x1401B780
MEMORY.WFLASH_SM_DBM0.SECTOR.112.baseaddress:0x1401B800
MEMORY.WFLASH_SM_DBM0.SECTOR.113.baseaddress:0x1401B880
MEMORY.WFLASH_SM_DBM0.SECTOR.114.baseaddress:0x1401B900
MEMORY.WFLASH_SM_DBM0.SECTOR.115.baseaddress:0x1401B980
MEMORY.WFLASH_SM_DBM0.SECTOR.116.baseaddress:0x1401BA00
MEMORY.WFLASH_SM_DBM0.SECTOR.117.baseaddress:0x1401BA80
MEMORY.WFLASH_SM_DBM0.SECTOR.118.baseaddress:0x1401BB00
MEMORY.WFLASH_SM_DBM0.SECTOR.119.baseaddress:0x1401BB80
MEMORY.WFLASH_SM_DBM0.SECTOR.120.baseaddress:0x1401BC00
MEMORY.WFLASH_SM_DBM0.SECTOR.121.baseaddress:0x1401BC80
MEMORY.WFLASH_SM_DBM0.SECTOR.122.baseaddress:0x1401BD00
MEMORY.WFLASH_SM_DBM0.SECTOR.123.baseaddress:0x1401BD80
MEMORY.WFLASH_SM_DBM0.SECTOR.124.baseaddress:0x1401BE00
MEMORY.WFLASH_SM_DBM0.SECTOR.125.baseaddress:0x1401BE80
MEMORY.WFLASH_SM_DBM0.SECTOR.126.baseaddress:0x1401BF00
MEMORY.WFLASH_SM_DBM0.SECTOR.127.baseaddress:0x1401BF80
MEMORY.WFLASH_SM_DBM0.SECTOR.128.baseaddress:0x1401C000
MEMORY.WFLASH_SM_DBM0.SECTOR.129.baseaddress:0x1401C080
MEMORY.WFLASH_SM_DBM0.SECTOR.130.baseaddress:0x1401C100
MEMORY.WFLASH_SM_DBM0.SECTOR.131.baseaddress:0x1401C180
MEMORY.WFLASH_SM_DBM0.SECTOR.132.baseaddress:0x1401C200
MEMORY.WFLASH_SM_DBM0.SECTOR.133.baseaddress:0x1401C280
MEMORY.WFLASH_SM_DBM0.SECTOR.134.baseaddress:0x1401C300
MEMORY.WFLASH_SM_DBM0.SECTOR.135.baseaddress:0x1401C380
MEMORY.WFLASH_SM_DBM0.SECTOR.136.baseaddress:0x1401C400
MEMORY.WFLASH_SM_DBM0.SECTOR.137.baseaddress:0x1401C480
MEMORY.WFLASH_SM_DBM0.SECTOR.138.baseaddress:0x1401C500
MEMORY.WFLASH_SM_DBM0.SECTOR.139.baseaddress:0x1401C580
MEMORY.WFLASH_SM_DBM0.SECTOR.140.baseaddress:0x1401C600
MEMORY.WFLASH_SM_DBM0.SECTOR.141.baseaddress:0x1401C680
MEMORY.WFLASH_SM_DBM0.SECTOR.142.baseaddress:0x1401C700
MEMORY.WFLASH_SM_DBM0.SECTOR.143.baseaddress:0x1401C780
MEMORY.WFLASH_SM_DBM0.SECTOR.144.baseaddress:0x1401C800
MEMORY.WFLASH_SM_DBM0.SECTOR.145.baseaddress:0x1401C880
MEMORY.WFLASH_SM_DBM0.SECTOR.146.baseaddress:0x1401C900
MEMORY.WFLASH_SM_DBM0.SECTOR.147.baseaddress:0x1401C980
MEMORY.WFLASH_SM_DBM0.SECTOR.148.baseaddress:0x1401CA00
MEMORY.WFLASH_SM_DBM0.SECTOR.149.baseaddress:0x1401CA80
MEMORY.WFLASH_SM_DBM0.SECTOR.150.baseaddress:0x1401CB00
MEMORY.WFLASH_SM_DBM0.SECTOR.151.baseaddress:0x1401CB80
MEMORY.WFLASH_SM_DBM0.SECTOR.152.baseaddress:0x1401CC00
MEMORY.WFLASH_SM_DBM0.SECTOR.153.baseaddress:0x1401CC80
MEMORY.WFLASH_SM_DBM0.SECTOR.154.baseaddress:0x1401CD00
MEMORY.WFLASH_SM_DBM0.SECTOR.155.baseaddress:0x1401CD80
MEMORY.WFLASH_SM_DBM0.SECTOR.156.baseaddress:0x1401CE00
MEMORY.WFLASH_SM_DBM0.SECTOR.157.baseaddress:0x1401CE80
MEMORY.WFLASH_SM_DBM0.SECTOR.158.baseaddress:0x1401CF00
MEMORY.WFLASH_SM_DBM0.SECTOR.159.baseaddress:0x1401CF80
MEMORY.WFLASH_SM_DBM0.SECTOR.160.baseaddress:0x1401D000
MEMORY.WFLASH_SM_DBM0.SECTOR.161.baseaddress:0x1401D080
MEMORY.WFLASH_SM_DBM0.SECTOR.162.baseaddress:0x1401D100
MEMORY.WFLASH_SM_DBM0.SECTOR.163.baseaddress:0x1401D180
MEMORY.WFLASH_SM_DBM0.SECTOR.164.baseaddress:0x1401D200
MEMORY.WFLASH_SM_DBM0.SECTOR.165.baseaddress:0x1401D280
MEMORY.WFLASH_SM_DBM0.SECTOR.166.baseaddress:0x1401D300
MEMORY.WFLASH_SM_DBM0.SECTOR.167.baseaddress:0x1401D380
MEMORY.WFLASH_SM_DBM0.SECTOR.168.baseaddress:0x1401D400
MEMORY.WFLASH_SM_DBM0.SECTOR.169.baseaddress:0x1401D480
MEMORY.WFLASH_SM_DBM0.SECTOR.170.baseaddress:0x1401D500
MEMORY.WFLASH_SM_DBM0.SECTOR.171.baseaddress:0x1401D580
MEMORY.WFLASH_SM_DBM0.SECTOR.172.baseaddress:0x1401D600
MEMORY.WFLASH_SM_DBM0.SECTOR.173.baseaddress:0x1401D680
MEMORY.WFLASH_SM_DBM0.SECTOR.174.baseaddress:0x1401D700
MEMORY.WFLASH_SM_DBM0.SECTOR.175.baseaddress:0x1401D780
MEMORY.WFLASH_SM_DBM0.SECTOR.176.baseaddress:0x1401D800
MEMORY.WFLASH_SM_DBM0.SECTOR.177.baseaddress:0x1401D880
MEMORY.WFLASH_SM_DBM0.SECTOR.178.baseaddress:0x1401D900
MEMORY.WFLASH_SM_DBM0.SECTOR.179.baseaddress:0x1401D980
MEMORY.WFLASH_SM_DBM0.SECTOR.180.baseaddress:0x1401DA00
MEMORY.WFLASH_SM_DBM0.SECTOR.181.baseaddress:0x1401DA80
MEMORY.WFLASH_SM_DBM0.SECTOR.182.baseaddress:0x1401DB00
MEMORY.WFLASH_SM_DBM0.SECTOR.183.baseaddress:0x1401DB80
MEMORY.WFLASH_SM_DBM0.SECTOR.184.baseaddress:0x1401DC00
MEMORY.WFLASH_SM_DBM0.SECTOR.185.baseaddress:0x1401DC80
MEMORY.WFLASH_SM_DBM0.SECTOR.186.baseaddress:0x1401DD00
MEMORY.WFLASH_SM_DBM0.SECTOR.187.baseaddress:0x1401DD80
MEMORY.WFLASH_SM_DBM0.SECTOR.188.baseaddress:0x1401DE00
MEMORY.WFLASH_SM_DBM0.SECTOR.189.baseaddress:0x1401DE80
MEMORY.WFLASH_SM_DBM0.SECTOR.190.baseaddress:0x1401DF00
MEMORY.WFLASH_SM_DBM0.SECTOR.191.baseaddress:0x1401DF80
MEMORY.WFLASH_SM_DBM0.SECTOR.192.baseaddress:0x1401E000
MEMORY.WFLASH_SM_DBM0.SECTOR.193.baseaddress:0x1401E080
MEMORY.WFLASH_SM_DBM0.SECTOR.194.baseaddress:0x1401E100
MEMORY.WFLASH_SM_DBM0.SECTOR.195.baseaddress:0x1401E180
MEMORY.WFLASH_SM_DBM0.SECTOR.196.baseaddress:0x1401E200
MEMORY.WFLASH_SM_DBM0.SECTOR.197.baseaddress:0x1401E280
MEMORY.WFLASH_SM_DBM0.SECTOR.198.baseaddress:0x1401E300
MEMORY.WFLASH_SM_DBM0.SECTOR.199.baseaddress:0x1401E380
MEMORY.WFLASH_SM_DBM0.SECTOR.200.baseaddress:0x1401E400
MEMORY.WFLASH_SM_DBM0.SECTOR.201.baseaddress:0x1401E480
MEMORY.WFLASH_SM_DBM0.SECTOR.202.baseaddress:0x1401E500
MEMORY.WFLASH_SM_DBM0.SECTOR.203.baseaddress:0x1401E580
MEMORY.WFLASH_SM_DBM0.SECTOR.204.baseaddress:0x1401E600
MEMORY.WFLASH_SM_DBM0.SECTOR.205.baseaddress:0x1401E680
MEMORY.WFLASH_SM_DBM0.SECTOR.206.baseaddress:0x1401E700
MEMORY.WFLASH_SM_DBM0.SECTOR.207.baseaddress:0x1401E780
MEMORY.WFLASH_SM_DBM0.SECTOR.208.baseaddress:0x1401E800
MEMORY.WFLASH_SM_DBM0.SECTOR.209.baseaddress:0x1401E880
MEMORY.WFLASH_SM_DBM0.SECTOR.210.baseaddress:0x1401E900
MEMORY.WFLASH_SM_DBM0.SECTOR.211.baseaddress:0x1401E980
MEMORY.WFLASH_SM_DBM0.SECTOR.212.baseaddress:0x1401EA00
MEMORY.WFLASH_SM_DBM0.SECTOR.213.baseaddress:0x1401EA80
MEMORY.WFLASH_SM_DBM0.SECTOR.214.baseaddress:0x1401EB00
MEMORY.WFLASH_SM_DBM0.SECTOR.215.baseaddress:0x1401EB80
MEMORY.WFLASH_SM_DBM0.SECTOR.216.baseaddress:0x1401EC00
MEMORY.WFLASH_SM_DBM0.SECTOR.217.baseaddress:0x1401EC80
MEMORY.WFLASH_SM_DBM0.SECTOR.218.baseaddress:0x1401ED00
MEMORY.WFLASH_SM_DBM0.SECTOR.219.baseaddress:0x1401ED80
MEMORY.WFLASH_SM_DBM0.SECTOR.220.baseaddress:0x1401EE00
MEMORY.WFLASH_SM_DBM0.SECTOR.221.baseaddress:0x1401EE80
MEMORY.WFLASH_SM_DBM0.SECTOR.222.baseaddress:0x1401EF00
MEMORY.WFLASH_SM_DBM0.SECTOR.223.baseaddress:0x1401EF80
MEMORY.WFLASH_SM_DBM0.SECTOR.224.baseaddress:0x1401F000
MEMORY.WFLASH_SM_DBM0.SECTOR.225.baseaddress:0x1401F080
MEMORY.WFLASH_SM_DBM0.SECTOR.226.baseaddress:0x1401F100
MEMORY.WFLASH_SM_DBM0.SECTOR.227.baseaddress:0x1401F180
MEMORY.WFLASH_SM_DBM0.SECTOR.228.baseaddress:0x1401F200
MEMORY.WFLASH_SM_DBM0.SECTOR.229.baseaddress:0x1401F280
MEMORY.WFLASH_SM_DBM0.SECTOR.230.baseaddress:0x1401F300
MEMORY.WFLASH_SM_DBM0.SECTOR.231.baseaddress:0x1401F380
MEMORY.WFLASH_SM_DBM0.SECTOR.232.baseaddress:0x1401F400
MEMORY.WFLASH_SM_DBM0.SECTOR.233.baseaddress:0x1401F480
MEMORY.WFLASH_SM_DBM0.SECTOR.234.baseaddress:0x1401F500
MEMORY.WFLASH_SM_DBM0.SECTOR.235.baseaddress:0x1401F580
MEMORY.WFLASH_SM_DBM0.SECTOR.236.baseaddress:0x1401F600
MEMORY.WFLASH_SM_DBM0.SECTOR.237.baseaddress:0x1401F680
MEMORY.WFLASH_SM_DBM0.SECTOR.238.baseaddress:0x1401F700
MEMORY.WFLASH_SM_DBM0.SECTOR.239.baseaddress:0x1401F780
MEMORY.WFLASH_SM_DBM0.SECTOR.240.baseaddress:0x1401F800
MEMORY.WFLASH_SM_DBM0.SECTOR.241.baseaddress:0x1401F880
MEMORY.WFLASH_SM_DBM0.SECTOR.242.baseaddress:0x1401F900
MEMORY.WFLASH_SM_DBM0.SECTOR.243.baseaddress:0x1401F980
MEMORY.WFLASH_SM_DBM0.SECTOR.244.baseaddress:0x1401FA00
MEMORY.WFLASH_SM_DBM0.SECTOR.245.baseaddress:0x1401FA80
MEMORY.WFLASH_SM_DBM0.SECTOR.246.baseaddress:0x1401FB00
MEMORY.WFLASH_SM_DBM0.SECTOR.247.baseaddress:0x1401FB80
MEMORY.WFLASH_SM_DBM0.SECTOR.248.baseaddress:0x1401FC00
MEMORY.WFLASH_SM_DBM0.SECTOR.249.baseaddress:0x1401FC80
MEMORY.WFLASH_SM_DBM0.SECTOR.250.baseaddress:0x1401FD00
MEMORY.WFLASH_SM_DBM0.SECTOR.251.baseaddress:0x1401FD80
MEMORY.WFLASH_SM_DBM0.SECTOR.252.baseaddress:0x1401FE00
MEMORY.WFLASH_SM_DBM0.SECTOR.253.baseaddress:0x1401FE80
MEMORY.WFLASH_SM_DBM0.SECTOR.254.baseaddress:0x1401FF00
MEMORY.WFLASH_SM_DBM0.SECTOR.255.baseaddress:0x1401FF80
MEMORY.WFLASH_SM_DBM0.SECTOR.SIZE:0x80
MEMORY.WFLASH_SM_DBM1.baseaddress:0x15018000
MEMORY.WFLASH_SM_DBM1.size:0x8000
MEMORY.WFLASH_SM_DBM1.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255
MEMORY.WFLASH_SM_DBM1.SECTOR.0.baseaddress:0x15018000
MEMORY.WFLASH_SM_DBM1.SECTOR.1.baseaddress:0x15018080
MEMORY.WFLASH_SM_DBM1.SECTOR.2.baseaddress:0x15018100
MEMORY.WFLASH_SM_DBM1.SECTOR.3.baseaddress:0x15018180
MEMORY.WFLASH_SM_DBM1.SECTOR.4.baseaddress:0x15018200
MEMORY.WFLASH_SM_DBM1.SECTOR.5.baseaddress:0x15018280
MEMORY.WFLASH_SM_DBM1.SECTOR.6.baseaddress:0x15018300
MEMORY.WFLASH_SM_DBM1.SECTOR.7.baseaddress:0x15018380
MEMORY.WFLASH_SM_DBM1.SECTOR.8.baseaddress:0x15018400
MEMORY.WFLASH_SM_DBM1.SECTOR.9.baseaddress:0x15018480
MEMORY.WFLASH_SM_DBM1.SECTOR.10.baseaddress:0x15018500
MEMORY.WFLASH_SM_DBM1.SECTOR.11.baseaddress:0x15018580
MEMORY.WFLASH_SM_DBM1.SECTOR.12.baseaddress:0x15018600
MEMORY.WFLASH_SM_DBM1.SECTOR.13.baseaddress:0x15018680
MEMORY.WFLASH_SM_DBM1.SECTOR.14.baseaddress:0x15018700
MEMORY.WFLASH_SM_DBM1.SECTOR.15.baseaddress:0x15018780
MEMORY.WFLASH_SM_DBM1.SECTOR.16.baseaddress:0x15018800
MEMORY.WFLASH_SM_DBM1.SECTOR.17.baseaddress:0x15018880
MEMORY.WFLASH_SM_DBM1.SECTOR.18.baseaddress:0x15018900
MEMORY.WFLASH_SM_DBM1.SECTOR.19.baseaddress:0x15018980
MEMORY.WFLASH_SM_DBM1.SECTOR.20.baseaddress:0x15018A00
MEMORY.WFLASH_SM_DBM1.SECTOR.21.baseaddress:0x15018A80
MEMORY.WFLASH_SM_DBM1.SECTOR.22.baseaddress:0x15018B00
MEMORY.WFLASH_SM_DBM1.SECTOR.23.baseaddress:0x15018B80
MEMORY.WFLASH_SM_DBM1.SECTOR.24.baseaddress:0x15018C00
MEMORY.WFLASH_SM_DBM1.SECTOR.25.baseaddress:0x15018C80
MEMORY.WFLASH_SM_DBM1.SECTOR.26.baseaddress:0x15018D00
MEMORY.WFLASH_SM_DBM1.SECTOR.27.baseaddress:0x15018D80
MEMORY.WFLASH_SM_DBM1.SECTOR.28.baseaddress:0x15018E00
MEMORY.WFLASH_SM_DBM1.SECTOR.29.baseaddress:0x15018E80
MEMORY.WFLASH_SM_DBM1.SECTOR.30.baseaddress:0x15018F00
MEMORY.WFLASH_SM_DBM1.SECTOR.31.baseaddress:0x15018F80
MEMORY.WFLASH_SM_DBM1.SECTOR.32.baseaddress:0x15019000
MEMORY.WFLASH_SM_DBM1.SECTOR.33.baseaddress:0x15019080
MEMORY.WFLASH_SM_DBM1.SECTOR.34.baseaddress:0x15019100
MEMORY.WFLASH_SM_DBM1.SECTOR.35.baseaddress:0x15019180
MEMORY.WFLASH_SM_DBM1.SECTOR.36.baseaddress:0x15019200
MEMORY.WFLASH_SM_DBM1.SECTOR.37.baseaddress:0x15019280
MEMORY.WFLASH_SM_DBM1.SECTOR.38.baseaddress:0x15019300
MEMORY.WFLASH_SM_DBM1.SECTOR.39.baseaddress:0x15019380
MEMORY.WFLASH_SM_DBM1.SECTOR.40.baseaddress:0x15019400
MEMORY.WFLASH_SM_DBM1.SECTOR.41.baseaddress:0x15019480
MEMORY.WFLASH_SM_DBM1.SECTOR.42.baseaddress:0x15019500
MEMORY.WFLASH_SM_DBM1.SECTOR.43.baseaddress:0x15019580
MEMORY.WFLASH_SM_DBM1.SECTOR.44.baseaddress:0x15019600
MEMORY.WFLASH_SM_DBM1.SECTOR.45.baseaddress:0x15019680
MEMORY.WFLASH_SM_DBM1.SECTOR.46.baseaddress:0x15019700
MEMORY.WFLASH_SM_DBM1.SECTOR.47.baseaddress:0x15019780
MEMORY.WFLASH_SM_DBM1.SECTOR.48.baseaddress:0x15019800
MEMORY.WFLASH_SM_DBM1.SECTOR.49.baseaddress:0x15019880
MEMORY.WFLASH_SM_DBM1.SECTOR.50.baseaddress:0x15019900
MEMORY.WFLASH_SM_DBM1.SECTOR.51.baseaddress:0x15019980
MEMORY.WFLASH_SM_DBM1.SECTOR.52.baseaddress:0x15019A00
MEMORY.WFLASH_SM_DBM1.SECTOR.53.baseaddress:0x15019A80
MEMORY.WFLASH_SM_DBM1.SECTOR.54.baseaddress:0x15019B00
MEMORY.WFLASH_SM_DBM1.SECTOR.55.baseaddress:0x15019B80
MEMORY.WFLASH_SM_DBM1.SECTOR.56.baseaddress:0x15019C00
MEMORY.WFLASH_SM_DBM1.SECTOR.57.baseaddress:0x15019C80
MEMORY.WFLASH_SM_DBM1.SECTOR.58.baseaddress:0x15019D00
MEMORY.WFLASH_SM_DBM1.SECTOR.59.baseaddress:0x15019D80
MEMORY.WFLASH_SM_DBM1.SECTOR.60.baseaddress:0x15019E00
MEMORY.WFLASH_SM_DBM1.SECTOR.61.baseaddress:0x15019E80
MEMORY.WFLASH_SM_DBM1.SECTOR.62.baseaddress:0x15019F00
MEMORY.WFLASH_SM_DBM1.SECTOR.63.baseaddress:0x15019F80
MEMORY.WFLASH_SM_DBM1.SECTOR.64.baseaddress:0x1501A000
MEMORY.WFLASH_SM_DBM1.SECTOR.65.baseaddress:0x1501A080
MEMORY.WFLASH_SM_DBM1.SECTOR.66.baseaddress:0x1501A100
MEMORY.WFLASH_SM_DBM1.SECTOR.67.baseaddress:0x1501A180
MEMORY.WFLASH_SM_DBM1.SECTOR.68.baseaddress:0x1501A200
MEMORY.WFLASH_SM_DBM1.SECTOR.69.baseaddress:0x1501A280
MEMORY.WFLASH_SM_DBM1.SECTOR.70.baseaddress:0x1501A300
MEMORY.WFLASH_SM_DBM1.SECTOR.71.baseaddress:0x1501A380
MEMORY.WFLASH_SM_DBM1.SECTOR.72.baseaddress:0x1501A400
MEMORY.WFLASH_SM_DBM1.SECTOR.73.baseaddress:0x1501A480
MEMORY.WFLASH_SM_DBM1.SECTOR.74.baseaddress:0x1501A500
MEMORY.WFLASH_SM_DBM1.SECTOR.75.baseaddress:0x1501A580
MEMORY.WFLASH_SM_DBM1.SECTOR.76.baseaddress:0x1501A600
MEMORY.WFLASH_SM_DBM1.SECTOR.77.baseaddress:0x1501A680
MEMORY.WFLASH_SM_DBM1.SECTOR.78.baseaddress:0x1501A700
MEMORY.WFLASH_SM_DBM1.SECTOR.79.baseaddress:0x1501A780
MEMORY.WFLASH_SM_DBM1.SECTOR.80.baseaddress:0x1501A800
MEMORY.WFLASH_SM_DBM1.SECTOR.81.baseaddress:0x1501A880
MEMORY.WFLASH_SM_DBM1.SECTOR.82.baseaddress:0x1501A900
MEMORY.WFLASH_SM_DBM1.SECTOR.83.baseaddress:0x1501A980
MEMORY.WFLASH_SM_DBM1.SECTOR.84.baseaddress:0x1501AA00
MEMORY.WFLASH_SM_DBM1.SECTOR.85.baseaddress:0x1501AA80
MEMORY.WFLASH_SM_DBM1.SECTOR.86.baseaddress:0x1501AB00
MEMORY.WFLASH_SM_DBM1.SECTOR.87.baseaddress:0x1501AB80
MEMORY.WFLASH_SM_DBM1.SECTOR.88.baseaddress:0x1501AC00
MEMORY.WFLASH_SM_DBM1.SECTOR.89.baseaddress:0x1501AC80
MEMORY.WFLASH_SM_DBM1.SECTOR.90.baseaddress:0x1501AD00
MEMORY.WFLASH_SM_DBM1.SECTOR.91.baseaddress:0x1501AD80
MEMORY.WFLASH_SM_DBM1.SECTOR.92.baseaddress:0x1501AE00
MEMORY.WFLASH_SM_DBM1.SECTOR.93.baseaddress:0x1501AE80
MEMORY.WFLASH_SM_DBM1.SECTOR.94.baseaddress:0x1501AF00
MEMORY.WFLASH_SM_DBM1.SECTOR.95.baseaddress:0x1501AF80
MEMORY.WFLASH_SM_DBM1.SECTOR.96.baseaddress:0x1501B000
MEMORY.WFLASH_SM_DBM1.SECTOR.97.baseaddress:0x1501B080
MEMORY.WFLASH_SM_DBM1.SECTOR.98.baseaddress:0x1501B100
MEMORY.WFLASH_SM_DBM1.SECTOR.99.baseaddress:0x1501B180
MEMORY.WFLASH_SM_DBM1.SECTOR.100.baseaddress:0x1501B200
MEMORY.WFLASH_SM_DBM1.SECTOR.101.baseaddress:0x1501B280
MEMORY.WFLASH_SM_DBM1.SECTOR.102.baseaddress:0x1501B300
MEMORY.WFLASH_SM_DBM1.SECTOR.103.baseaddress:0x1501B380
MEMORY.WFLASH_SM_DBM1.SECTOR.104.baseaddress:0x1501B400
MEMORY.WFLASH_SM_DBM1.SECTOR.105.baseaddress:0x1501B480
MEMORY.WFLASH_SM_DBM1.SECTOR.106.baseaddress:0x1501B500
MEMORY.WFLASH_SM_DBM1.SECTOR.107.baseaddress:0x1501B580
MEMORY.WFLASH_SM_DBM1.SECTOR.108.baseaddress:0x1501B600
MEMORY.WFLASH_SM_DBM1.SECTOR.109.baseaddress:0x1501B680
MEMORY.WFLASH_SM_DBM1.SECTOR.110.baseaddress:0x1501B700
MEMORY.WFLASH_SM_DBM1.SECTOR.111.baseaddress:0x1501B780
MEMORY.WFLASH_SM_DBM1.SECTOR.112.baseaddress:0x1501B800
MEMORY.WFLASH_SM_DBM1.SECTOR.113.baseaddress:0x1501B880
MEMORY.WFLASH_SM_DBM1.SECTOR.114.baseaddress:0x1501B900
MEMORY.WFLASH_SM_DBM1.SECTOR.115.baseaddress:0x1501B980
MEMORY.WFLASH_SM_DBM1.SECTOR.116.baseaddress:0x1501BA00
MEMORY.WFLASH_SM_DBM1.SECTOR.117.baseaddress:0x1501BA80
MEMORY.WFLASH_SM_DBM1.SECTOR.118.baseaddress:0x1501BB00
MEMORY.WFLASH_SM_DBM1.SECTOR.119.baseaddress:0x1501BB80
MEMORY.WFLASH_SM_DBM1.SECTOR.120.baseaddress:0x1501BC00
MEMORY.WFLASH_SM_DBM1.SECTOR.121.baseaddress:0x1501BC80
MEMORY.WFLASH_SM_DBM1.SECTOR.122.baseaddress:0x1501BD00
MEMORY.WFLASH_SM_DBM1.SECTOR.123.baseaddress:0x1501BD80
MEMORY.WFLASH_SM_DBM1.SECTOR.124.baseaddress:0x1501BE00
MEMORY.WFLASH_SM_DBM1.SECTOR.125.baseaddress:0x1501BE80
MEMORY.WFLASH_SM_DBM1.SECTOR.126.baseaddress:0x1501BF00
MEMORY.WFLASH_SM_DBM1.SECTOR.127.baseaddress:0x1501BF80
MEMORY.WFLASH_SM_DBM1.SECTOR.128.baseaddress:0x1501C000
MEMORY.WFLASH_SM_DBM1.SECTOR.129.baseaddress:0x1501C080
MEMORY.WFLASH_SM_DBM1.SECTOR.130.baseaddress:0x1501C100
MEMORY.WFLASH_SM_DBM1.SECTOR.131.baseaddress:0x1501C180
MEMORY.WFLASH_SM_DBM1.SECTOR.132.baseaddress:0x1501C200
MEMORY.WFLASH_SM_DBM1.SECTOR.133.baseaddress:0x1501C280
MEMORY.WFLASH_SM_DBM1.SECTOR.134.baseaddress:0x1501C300
MEMORY.WFLASH_SM_DBM1.SECTOR.135.baseaddress:0x1501C380
MEMORY.WFLASH_SM_DBM1.SECTOR.136.baseaddress:0x1501C400
MEMORY.WFLASH_SM_DBM1.SECTOR.137.baseaddress:0x1501C480
MEMORY.WFLASH_SM_DBM1.SECTOR.138.baseaddress:0x1501C500
MEMORY.WFLASH_SM_DBM1.SECTOR.139.baseaddress:0x1501C580
MEMORY.WFLASH_SM_DBM1.SECTOR.140.baseaddress:0x1501C600
MEMORY.WFLASH_SM_DBM1.SECTOR.141.baseaddress:0x1501C680
MEMORY.WFLASH_SM_DBM1.SECTOR.142.baseaddress:0x1501C700
MEMORY.WFLASH_SM_DBM1.SECTOR.143.baseaddress:0x1501C780
MEMORY.WFLASH_SM_DBM1.SECTOR.144.baseaddress:0x1501C800
MEMORY.WFLASH_SM_DBM1.SECTOR.145.baseaddress:0x1501C880
MEMORY.WFLASH_SM_DBM1.SECTOR.146.baseaddress:0x1501C900
MEMORY.WFLASH_SM_DBM1.SECTOR.147.baseaddress:0x1501C980
MEMORY.WFLASH_SM_DBM1.SECTOR.148.baseaddress:0x1501CA00
MEMORY.WFLASH_SM_DBM1.SECTOR.149.baseaddress:0x1501CA80
MEMORY.WFLASH_SM_DBM1.SECTOR.150.baseaddress:0x1501CB00
MEMORY.WFLASH_SM_DBM1.SECTOR.151.baseaddress:0x1501CB80
MEMORY.WFLASH_SM_DBM1.SECTOR.152.baseaddress:0x1501CC00
MEMORY.WFLASH_SM_DBM1.SECTOR.153.baseaddress:0x1501CC80
MEMORY.WFLASH_SM_DBM1.SECTOR.154.baseaddress:0x1501CD00
MEMORY.WFLASH_SM_DBM1.SECTOR.155.baseaddress:0x1501CD80
MEMORY.WFLASH_SM_DBM1.SECTOR.156.baseaddress:0x1501CE00
MEMORY.WFLASH_SM_DBM1.SECTOR.157.baseaddress:0x1501CE80
MEMORY.WFLASH_SM_DBM1.SECTOR.158.baseaddress:0x1501CF00
MEMORY.WFLASH_SM_DBM1.SECTOR.159.baseaddress:0x1501CF80
MEMORY.WFLASH_SM_DBM1.SECTOR.160.baseaddress:0x1501D000
MEMORY.WFLASH_SM_DBM1.SECTOR.161.baseaddress:0x1501D080
MEMORY.WFLASH_SM_DBM1.SECTOR.162.baseaddress:0x1501D100
MEMORY.WFLASH_SM_DBM1.SECTOR.163.baseaddress:0x1501D180
MEMORY.WFLASH_SM_DBM1.SECTOR.164.baseaddress:0x1501D200
MEMORY.WFLASH_SM_DBM1.SECTOR.165.baseaddress:0x1501D280
MEMORY.WFLASH_SM_DBM1.SECTOR.166.baseaddress:0x1501D300
MEMORY.WFLASH_SM_DBM1.SECTOR.167.baseaddress:0x1501D380
MEMORY.WFLASH_SM_DBM1.SECTOR.168.baseaddress:0x1501D400
MEMORY.WFLASH_SM_DBM1.SECTOR.169.baseaddress:0x1501D480
MEMORY.WFLASH_SM_DBM1.SECTOR.170.baseaddress:0x1501D500
MEMORY.WFLASH_SM_DBM1.SECTOR.171.baseaddress:0x1501D580
MEMORY.WFLASH_SM_DBM1.SECTOR.172.baseaddress:0x1501D600
MEMORY.WFLASH_SM_DBM1.SECTOR.173.baseaddress:0x1501D680
MEMORY.WFLASH_SM_DBM1.SECTOR.174.baseaddress:0x1501D700
MEMORY.WFLASH_SM_DBM1.SECTOR.175.baseaddress:0x1501D780
MEMORY.WFLASH_SM_DBM1.SECTOR.176.baseaddress:0x1501D800
MEMORY.WFLASH_SM_DBM1.SECTOR.177.baseaddress:0x1501D880
MEMORY.WFLASH_SM_DBM1.SECTOR.178.baseaddress:0x1501D900
MEMORY.WFLASH_SM_DBM1.SECTOR.179.baseaddress:0x1501D980
MEMORY.WFLASH_SM_DBM1.SECTOR.180.baseaddress:0x1501DA00
MEMORY.WFLASH_SM_DBM1.SECTOR.181.baseaddress:0x1501DA80
MEMORY.WFLASH_SM_DBM1.SECTOR.182.baseaddress:0x1501DB00
MEMORY.WFLASH_SM_DBM1.SECTOR.183.baseaddress:0x1501DB80
MEMORY.WFLASH_SM_DBM1.SECTOR.184.baseaddress:0x1501DC00
MEMORY.WFLASH_SM_DBM1.SECTOR.185.baseaddress:0x1501DC80
MEMORY.WFLASH_SM_DBM1.SECTOR.186.baseaddress:0x1501DD00
MEMORY.WFLASH_SM_DBM1.SECTOR.187.baseaddress:0x1501DD80
MEMORY.WFLASH_SM_DBM1.SECTOR.188.baseaddress:0x1501DE00
MEMORY.WFLASH_SM_DBM1.SECTOR.189.baseaddress:0x1501DE80
MEMORY.WFLASH_SM_DBM1.SECTOR.190.baseaddress:0x1501DF00
MEMORY.WFLASH_SM_DBM1.SECTOR.191.baseaddress:0x1501DF80
MEMORY.WFLASH_SM_DBM1.SECTOR.192.baseaddress:0x1501E000
MEMORY.WFLASH_SM_DBM1.SECTOR.193.baseaddress:0x1501E080
MEMORY.WFLASH_SM_DBM1.SECTOR.194.baseaddress:0x1501E100
MEMORY.WFLASH_SM_DBM1.SECTOR.195.baseaddress:0x1501E180
MEMORY.WFLASH_SM_DBM1.SECTOR.196.baseaddress:0x1501E200
MEMORY.WFLASH_SM_DBM1.SECTOR.197.baseaddress:0x1501E280
MEMORY.WFLASH_SM_DBM1.SECTOR.198.baseaddress:0x1501E300
MEMORY.WFLASH_SM_DBM1.SECTOR.199.baseaddress:0x1501E380
MEMORY.WFLASH_SM_DBM1.SECTOR.200.baseaddress:0x1501E400
MEMORY.WFLASH_SM_DBM1.SECTOR.201.baseaddress:0x1501E480
MEMORY.WFLASH_SM_DBM1.SECTOR.202.baseaddress:0x1501E500
MEMORY.WFLASH_SM_DBM1.SECTOR.203.baseaddress:0x1501E580
MEMORY.WFLASH_SM_DBM1.SECTOR.204.baseaddress:0x1501E600
MEMORY.WFLASH_SM_DBM1.SECTOR.205.baseaddress:0x1501E680
MEMORY.WFLASH_SM_DBM1.SECTOR.206.baseaddress:0x1501E700
MEMORY.WFLASH_SM_DBM1.SECTOR.207.baseaddress:0x1501E780
MEMORY.WFLASH_SM_DBM1.SECTOR.208.baseaddress:0x1501E800
MEMORY.WFLASH_SM_DBM1.SECTOR.209.baseaddress:0x1501E880
MEMORY.WFLASH_SM_DBM1.SECTOR.210.baseaddress:0x1501E900
MEMORY.WFLASH_SM_DBM1.SECTOR.211.baseaddress:0x1501E980
MEMORY.WFLASH_SM_DBM1.SECTOR.212.baseaddress:0x1501EA00
MEMORY.WFLASH_SM_DBM1.SECTOR.213.baseaddress:0x1501EA80
MEMORY.WFLASH_SM_DBM1.SECTOR.214.baseaddress:0x1501EB00
MEMORY.WFLASH_SM_DBM1.SECTOR.215.baseaddress:0x1501EB80
MEMORY.WFLASH_SM_DBM1.SECTOR.216.baseaddress:0x1501EC00
MEMORY.WFLASH_SM_DBM1.SECTOR.217.baseaddress:0x1501EC80
MEMORY.WFLASH_SM_DBM1.SECTOR.218.baseaddress:0x1501ED00
MEMORY.WFLASH_SM_DBM1.SECTOR.219.baseaddress:0x1501ED80
MEMORY.WFLASH_SM_DBM1.SECTOR.220.baseaddress:0x1501EE00
MEMORY.WFLASH_SM_DBM1.SECTOR.221.baseaddress:0x1501EE80
MEMORY.WFLASH_SM_DBM1.SECTOR.222.baseaddress:0x1501EF00
MEMORY.WFLASH_SM_DBM1.SECTOR.223.baseaddress:0x1501EF80
MEMORY.WFLASH_SM_DBM1.SECTOR.224.baseaddress:0x1501F000
MEMORY.WFLASH_SM_DBM1.SECTOR.225.baseaddress:0x1501F080
MEMORY.WFLASH_SM_DBM1.SECTOR.226.baseaddress:0x1501F100
MEMORY.WFLASH_SM_DBM1.SECTOR.227.baseaddress:0x1501F180
MEMORY.WFLASH_SM_DBM1.SECTOR.228.baseaddress:0x1501F200
MEMORY.WFLASH_SM_DBM1.SECTOR.229.baseaddress:0x1501F280
MEMORY.WFLASH_SM_DBM1.SECTOR.230.baseaddress:0x1501F300
MEMORY.WFLASH_SM_DBM1.SECTOR.231.baseaddress:0x1501F380
MEMORY.WFLASH_SM_DBM1.SECTOR.232.baseaddress:0x1501F400
MEMORY.WFLASH_SM_DBM1.SECTOR.233.baseaddress:0x1501F480
MEMORY.WFLASH_SM_DBM1.SECTOR.234.baseaddress:0x1501F500
MEMORY.WFLASH_SM_DBM1.SECTOR.235.baseaddress:0x1501F580
MEMORY.WFLASH_SM_DBM1.SECTOR.236.baseaddress:0x1501F600
MEMORY.WFLASH_SM_DBM1.SECTOR.237.baseaddress:0x1501F680
MEMORY.WFLASH_SM_DBM1.SECTOR.238.baseaddress:0x1501F700
MEMORY.WFLASH_SM_DBM1.SECTOR.239.baseaddress:0x1501F780
MEMORY.WFLASH_SM_DBM1.SECTOR.240.baseaddress:0x1501F800
MEMORY.WFLASH_SM_DBM1.SECTOR.241.baseaddress:0x1501F880
MEMORY.WFLASH_SM_DBM1.SECTOR.242.baseaddress:0x1501F900
MEMORY.WFLASH_SM_DBM1.SECTOR.243.baseaddress:0x1501F980
MEMORY.WFLASH_SM_DBM1.SECTOR.244.baseaddress:0x1501FA00
MEMORY.WFLASH_SM_DBM1.SECTOR.245.baseaddress:0x1501FA80
MEMORY.WFLASH_SM_DBM1.SECTOR.246.baseaddress:0x1501FB00
MEMORY.WFLASH_SM_DBM1.SECTOR.247.baseaddress:0x1501FB80
MEMORY.WFLASH_SM_DBM1.SECTOR.248.baseaddress:0x1501FC00
MEMORY.WFLASH_SM_DBM1.SECTOR.249.baseaddress:0x1501FC80
MEMORY.WFLASH_SM_DBM1.SECTOR.250.baseaddress:0x1501FD00
MEMORY.WFLASH_SM_DBM1.SECTOR.251.baseaddress:0x1501FD80
MEMORY.WFLASH_SM_DBM1.SECTOR.252.baseaddress:0x1501FE00
MEMORY.WFLASH_SM_DBM1.SECTOR.253.baseaddress:0x1501FE80
MEMORY.WFLASH_SM_DBM1.SECTOR.254.baseaddress:0x1501FF00
MEMORY.WFLASH_SM_DBM1.SECTOR.255.baseaddress:0x1501FF80
MEMORY.WFLASH_SM_DBM1.SECTOR.SIZE:0x80
MEMORY.WFLASH_SM_SBM.baseaddress:0x14030000
MEMORY.WFLASH_SM_SBM.size:0x10000
MEMORY.WFLASH_SM_SBM.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280,281,282,283,284,285,286,287,288,289,290,291,292,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,311,312,313,314,315,316,317,318,319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,372,373,374,375,376,377,378,379,380,381,382,383,384,385,386,387,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,413,414,415,416,417,418,419,420,421,422,423,424,425,426,427,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443,444,445,446,447,448,449,450,451,452,453,454,455,456,457,458,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,506,507,508,509,510,511
MEMORY.WFLASH_SM_SBM.SECTOR.0.baseaddress:0x14030000
MEMORY.WFLASH_SM_SBM.SECTOR.1.baseaddress:0x14030080
MEMORY.WFLASH_SM_SBM.SECTOR.2.baseaddress:0x14030100
MEMORY.WFLASH_SM_SBM.SECTOR.3.baseaddress:0x14030180
MEMORY.WFLASH_SM_SBM.SECTOR.4.baseaddress:0x14030200
MEMORY.WFLASH_SM_SBM.SECTOR.5.baseaddress:0x14030280
MEMORY.WFLASH_SM_SBM.SECTOR.6.baseaddress:0x14030300
MEMORY.WFLASH_SM_SBM.SECTOR.7.baseaddress:0x14030380
MEMORY.WFLASH_SM_SBM.SECTOR.8.baseaddress:0x14030400
MEMORY.WFLASH_SM_SBM.SECTOR.9.baseaddress:0x14030480
MEMORY.WFLASH_SM_SBM.SECTOR.10.baseaddress:0x14030500
MEMORY.WFLASH_SM_SBM.SECTOR.11.baseaddress:0x14030580
MEMORY.WFLASH_SM_SBM.SECTOR.12.baseaddress:0x14030600
MEMORY.WFLASH_SM_SBM.SECTOR.13.baseaddress:0x14030680
MEMORY.WFLASH_SM_SBM.SECTOR.14.baseaddress:0x14030700
MEMORY.WFLASH_SM_SBM.SECTOR.15.baseaddress:0x14030780
MEMORY.WFLASH_SM_SBM.SECTOR.16.baseaddress:0x14030800
MEMORY.WFLASH_SM_SBM.SECTOR.17.baseaddress:0x14030880
MEMORY.WFLASH_SM_SBM.SECTOR.18.baseaddress:0x14030900
MEMORY.WFLASH_SM_SBM.SECTOR.19.baseaddress:0x14030980
MEMORY.WFLASH_SM_SBM.SECTOR.20.baseaddress:0x14030A00
MEMORY.WFLASH_SM_SBM.SECTOR.21.baseaddress:0x14030A80
MEMORY.WFLASH_SM_SBM.SECTOR.22.baseaddress:0x14030B00
MEMORY.WFLASH_SM_SBM.SECTOR.23.baseaddress:0x14030B80
MEMORY.WFLASH_SM_SBM.SECTOR.24.baseaddress:0x14030C00
MEMORY.WFLASH_SM_SBM.SECTOR.25.baseaddress:0x14030C80
MEMORY.WFLASH_SM_SBM.SECTOR.26.baseaddress:0x14030D00
MEMORY.WFLASH_SM_SBM.SECTOR.27.baseaddress:0x14030D80
MEMORY.WFLASH_SM_SBM.SECTOR.28.baseaddress:0x14030E00
MEMORY.WFLASH_SM_SBM.SECTOR.29.baseaddress:0x14030E80
MEMORY.WFLASH_SM_SBM.SECTOR.30.baseaddress:0x14030F00
MEMORY.WFLASH_SM_SBM.SECTOR.31.baseaddress:0x14030F80
MEMORY.WFLASH_SM_SBM.SECTOR.32.baseaddress:0x14031000
MEMORY.WFLASH_SM_SBM.SECTOR.33.baseaddress:0x14031080
MEMORY.WFLASH_SM_SBM.SECTOR.34.baseaddress:0x14031100
MEMORY.WFLASH_SM_SBM.SECTOR.35.baseaddress:0x14031180
MEMORY.WFLASH_SM_SBM.SECTOR.36.baseaddress:0x14031200
MEMORY.WFLASH_SM_SBM.SECTOR.37.baseaddress:0x14031280
MEMORY.WFLASH_SM_SBM.SECTOR.38.baseaddress:0x14031300
MEMORY.WFLASH_SM_SBM.SECTOR.39.baseaddress:0x14031380
MEMORY.WFLASH_SM_SBM.SECTOR.40.baseaddress:0x14031400
MEMORY.WFLASH_SM_SBM.SECTOR.41.baseaddress:0x14031480
MEMORY.WFLASH_SM_SBM.SECTOR.42.baseaddress:0x14031500
MEMORY.WFLASH_SM_SBM.SECTOR.43.baseaddress:0x14031580
MEMORY.WFLASH_SM_SBM.SECTOR.44.baseaddress:0x14031600
MEMORY.WFLASH_SM_SBM.SECTOR.45.baseaddress:0x14031680
MEMORY.WFLASH_SM_SBM.SECTOR.46.baseaddress:0x14031700
MEMORY.WFLASH_SM_SBM.SECTOR.47.baseaddress:0x14031780
MEMORY.WFLASH_SM_SBM.SECTOR.48.baseaddress:0x14031800
MEMORY.WFLASH_SM_SBM.SECTOR.49.baseaddress:0x14031880
MEMORY.WFLASH_SM_SBM.SECTOR.50.baseaddress:0x14031900
MEMORY.WFLASH_SM_SBM.SECTOR.51.baseaddress:0x14031980
MEMORY.WFLASH_SM_SBM.SECTOR.52.baseaddress:0x14031A00
MEMORY.WFLASH_SM_SBM.SECTOR.53.baseaddress:0x14031A80
MEMORY.WFLASH_SM_SBM.SECTOR.54.baseaddress:0x14031B00
MEMORY.WFLASH_SM_SBM.SECTOR.55.baseaddress:0x14031B80
MEMORY.WFLASH_SM_SBM.SECTOR.56.baseaddress:0x14031C00
MEMORY.WFLASH_SM_SBM.SECTOR.57.baseaddress:0x14031C80
MEMORY.WFLASH_SM_SBM.SECTOR.58.baseaddress:0x14031D00
MEMORY.WFLASH_SM_SBM.SECTOR.59.baseaddress:0x14031D80
MEMORY.WFLASH_SM_SBM.SECTOR.60.baseaddress:0x14031E00
MEMORY.WFLASH_SM_SBM.SECTOR.61.baseaddress:0x14031E80
MEMORY.WFLASH_SM_SBM.SECTOR.62.baseaddress:0x14031F00
MEMORY.WFLASH_SM_SBM.SECTOR.63.baseaddress:0x14031F80
MEMORY.WFLASH_SM_SBM.SECTOR.64.baseaddress:0x14032000
MEMORY.WFLASH_SM_SBM.SECTOR.65.baseaddress:0x14032080
MEMORY.WFLASH_SM_SBM.SECTOR.66.baseaddress:0x14032100
MEMORY.WFLASH_SM_SBM.SECTOR.67.baseaddress:0x14032180
MEMORY.WFLASH_SM_SBM.SECTOR.68.baseaddress:0x14032200
MEMORY.WFLASH_SM_SBM.SECTOR.69.baseaddress:0x14032280
MEMORY.WFLASH_SM_SBM.SECTOR.70.baseaddress:0x14032300
MEMORY.WFLASH_SM_SBM.SECTOR.71.baseaddress:0x14032380
MEMORY.WFLASH_SM_SBM.SECTOR.72.baseaddress:0x14032400
MEMORY.WFLASH_SM_SBM.SECTOR.73.baseaddress:0x14032480
MEMORY.WFLASH_SM_SBM.SECTOR.74.baseaddress:0x14032500
MEMORY.WFLASH_SM_SBM.SECTOR.75.baseaddress:0x14032580
MEMORY.WFLASH_SM_SBM.SECTOR.76.baseaddress:0x14032600
MEMORY.WFLASH_SM_SBM.SECTOR.77.baseaddress:0x14032680
MEMORY.WFLASH_SM_SBM.SECTOR.78.baseaddress:0x14032700
MEMORY.WFLASH_SM_SBM.SECTOR.79.baseaddress:0x14032780
MEMORY.WFLASH_SM_SBM.SECTOR.80.baseaddress:0x14032800
MEMORY.WFLASH_SM_SBM.SECTOR.81.baseaddress:0x14032880
MEMORY.WFLASH_SM_SBM.SECTOR.82.baseaddress:0x14032900
MEMORY.WFLASH_SM_SBM.SECTOR.83.baseaddress:0x14032980
MEMORY.WFLASH_SM_SBM.SECTOR.84.baseaddress:0x14032A00
MEMORY.WFLASH_SM_SBM.SECTOR.85.baseaddress:0x14032A80
MEMORY.WFLASH_SM_SBM.SECTOR.86.baseaddress:0x14032B00
MEMORY.WFLASH_SM_SBM.SECTOR.87.baseaddress:0x14032B80
MEMORY.WFLASH_SM_SBM.SECTOR.88.baseaddress:0x14032C00
MEMORY.WFLASH_SM_SBM.SECTOR.89.baseaddress:0x14032C80
MEMORY.WFLASH_SM_SBM.SECTOR.90.baseaddress:0x14032D00
MEMORY.WFLASH_SM_SBM.SECTOR.91.baseaddress:0x14032D80
MEMORY.WFLASH_SM_SBM.SECTOR.92.baseaddress:0x14032E00
MEMORY.WFLASH_SM_SBM.SECTOR.93.baseaddress:0x14032E80
MEMORY.WFLASH_SM_SBM.SECTOR.94.baseaddress:0x14032F00
MEMORY.WFLASH_SM_SBM.SECTOR.95.baseaddress:0x14032F80
MEMORY.WFLASH_SM_SBM.SECTOR.96.baseaddress:0x14033000
MEMORY.WFLASH_SM_SBM.SECTOR.97.baseaddress:0x14033080
MEMORY.WFLASH_SM_SBM.SECTOR.98.baseaddress:0x14033100
MEMORY.WFLASH_SM_SBM.SECTOR.99.baseaddress:0x14033180
MEMORY.WFLASH_SM_SBM.SECTOR.100.baseaddress:0x14033200
MEMORY.WFLASH_SM_SBM.SECTOR.101.baseaddress:0x14033280
MEMORY.WFLASH_SM_SBM.SECTOR.102.baseaddress:0x14033300
MEMORY.WFLASH_SM_SBM.SECTOR.103.baseaddress:0x14033380
MEMORY.WFLASH_SM_SBM.SECTOR.104.baseaddress:0x14033400
MEMORY.WFLASH_SM_SBM.SECTOR.105.baseaddress:0x14033480
MEMORY.WFLASH_SM_SBM.SECTOR.106.baseaddress:0x14033500
MEMORY.WFLASH_SM_SBM.SECTOR.107.baseaddress:0x14033580
MEMORY.WFLASH_SM_SBM.SECTOR.108.baseaddress:0x14033600
MEMORY.WFLASH_SM_SBM.SECTOR.109.baseaddress:0x14033680
MEMORY.WFLASH_SM_SBM.SECTOR.110.baseaddress:0x14033700
MEMORY.WFLASH_SM_SBM.SECTOR.111.baseaddress:0x14033780
MEMORY.WFLASH_SM_SBM.SECTOR.112.baseaddress:0x14033800
MEMORY.WFLASH_SM_SBM.SECTOR.113.baseaddress:0x14033880
MEMORY.WFLASH_SM_SBM.SECTOR.114.baseaddress:0x14033900
MEMORY.WFLASH_SM_SBM.SECTOR.115.baseaddress:0x14033980
MEMORY.WFLASH_SM_SBM.SECTOR.116.baseaddress:0x14033A00
MEMORY.WFLASH_SM_SBM.SECTOR.117.baseaddress:0x14033A80
MEMORY.WFLASH_SM_SBM.SECTOR.118.baseaddress:0x14033B00
MEMORY.WFLASH_SM_SBM.SECTOR.119.baseaddress:0x14033B80
MEMORY.WFLASH_SM_SBM.SECTOR.120.baseaddress:0x14033C00
MEMORY.WFLASH_SM_SBM.SECTOR.121.baseaddress:0x14033C80
MEMORY.WFLASH_SM_SBM.SECTOR.122.baseaddress:0x14033D00
MEMORY.WFLASH_SM_SBM.SECTOR.123.baseaddress:0x14033D80
MEMORY.WFLASH_SM_SBM.SECTOR.124.baseaddress:0x14033E00
MEMORY.WFLASH_SM_SBM.SECTOR.125.baseaddress:0x14033E80
MEMORY.WFLASH_SM_SBM.SECTOR.126.baseaddress:0x14033F00
MEMORY.WFLASH_SM_SBM.SECTOR.127.baseaddress:0x14033F80
MEMORY.WFLASH_SM_SBM.SECTOR.128.baseaddress:0x14034000
MEMORY.WFLASH_SM_SBM.SECTOR.129.baseaddress:0x14034080
MEMORY.WFLASH_SM_SBM.SECTOR.130.baseaddress:0x14034100
MEMORY.WFLASH_SM_SBM.SECTOR.131.baseaddress:0x14034180
MEMORY.WFLASH_SM_SBM.SECTOR.132.baseaddress:0x14034200
MEMORY.WFLASH_SM_SBM.SECTOR.133.baseaddress:0x14034280
MEMORY.WFLASH_SM_SBM.SECTOR.134.baseaddress:0x14034300
MEMORY.WFLASH_SM_SBM.SECTOR.135.baseaddress:0x14034380
MEMORY.WFLASH_SM_SBM.SECTOR.136.baseaddress:0x14034400
MEMORY.WFLASH_SM_SBM.SECTOR.137.baseaddress:0x14034480
MEMORY.WFLASH_SM_SBM.SECTOR.138.baseaddress:0x14034500
MEMORY.WFLASH_SM_SBM.SECTOR.139.baseaddress:0x14034580
MEMORY.WFLASH_SM_SBM.SECTOR.140.baseaddress:0x14034600
MEMORY.WFLASH_SM_SBM.SECTOR.141.baseaddress:0x14034680
MEMORY.WFLASH_SM_SBM.SECTOR.142.baseaddress:0x14034700
MEMORY.WFLASH_SM_SBM.SECTOR.143.baseaddress:0x14034780
MEMORY.WFLASH_SM_SBM.SECTOR.144.baseaddress:0x14034800
MEMORY.WFLASH_SM_SBM.SECTOR.145.baseaddress:0x14034880
MEMORY.WFLASH_SM_SBM.SECTOR.146.baseaddress:0x14034900
MEMORY.WFLASH_SM_SBM.SECTOR.147.baseaddress:0x14034980
MEMORY.WFLASH_SM_SBM.SECTOR.148.baseaddress:0x14034A00
MEMORY.WFLASH_SM_SBM.SECTOR.149.baseaddress:0x14034A80
MEMORY.WFLASH_SM_SBM.SECTOR.150.baseaddress:0x14034B00
MEMORY.WFLASH_SM_SBM.SECTOR.151.baseaddress:0x14034B80
MEMORY.WFLASH_SM_SBM.SECTOR.152.baseaddress:0x14034C00
MEMORY.WFLASH_SM_SBM.SECTOR.153.baseaddress:0x14034C80
MEMORY.WFLASH_SM_SBM.SECTOR.154.baseaddress:0x14034D00
MEMORY.WFLASH_SM_SBM.SECTOR.155.baseaddress:0x14034D80
MEMORY.WFLASH_SM_SBM.SECTOR.156.baseaddress:0x14034E00
MEMORY.WFLASH_SM_SBM.SECTOR.157.baseaddress:0x14034E80
MEMORY.WFLASH_SM_SBM.SECTOR.158.baseaddress:0x14034F00
MEMORY.WFLASH_SM_SBM.SECTOR.159.baseaddress:0x14034F80
MEMORY.WFLASH_SM_SBM.SECTOR.160.baseaddress:0x14035000
MEMORY.WFLASH_SM_SBM.SECTOR.161.baseaddress:0x14035080
MEMORY.WFLASH_SM_SBM.SECTOR.162.baseaddress:0x14035100
MEMORY.WFLASH_SM_SBM.SECTOR.163.baseaddress:0x14035180
MEMORY.WFLASH_SM_SBM.SECTOR.164.baseaddress:0x14035200
MEMORY.WFLASH_SM_SBM.SECTOR.165.baseaddress:0x14035280
MEMORY.WFLASH_SM_SBM.SECTOR.166.baseaddress:0x14035300
MEMORY.WFLASH_SM_SBM.SECTOR.167.baseaddress:0x14035380
MEMORY.WFLASH_SM_SBM.SECTOR.168.baseaddress:0x14035400
MEMORY.WFLASH_SM_SBM.SECTOR.169.baseaddress:0x14035480
MEMORY.WFLASH_SM_SBM.SECTOR.170.baseaddress:0x14035500
MEMORY.WFLASH_SM_SBM.SECTOR.171.baseaddress:0x14035580
MEMORY.WFLASH_SM_SBM.SECTOR.172.baseaddress:0x14035600
MEMORY.WFLASH_SM_SBM.SECTOR.173.baseaddress:0x14035680
MEMORY.WFLASH_SM_SBM.SECTOR.174.baseaddress:0x14035700
MEMORY.WFLASH_SM_SBM.SECTOR.175.baseaddress:0x14035780
MEMORY.WFLASH_SM_SBM.SECTOR.176.baseaddress:0x14035800
MEMORY.WFLASH_SM_SBM.SECTOR.177.baseaddress:0x14035880
MEMORY.WFLASH_SM_SBM.SECTOR.178.baseaddress:0x14035900
MEMORY.WFLASH_SM_SBM.SECTOR.179.baseaddress:0x14035980
MEMORY.WFLASH_SM_SBM.SECTOR.180.baseaddress:0x14035A00
MEMORY.WFLASH_SM_SBM.SECTOR.181.baseaddress:0x14035A80
MEMORY.WFLASH_SM_SBM.SECTOR.182.baseaddress:0x14035B00
MEMORY.WFLASH_SM_SBM.SECTOR.183.baseaddress:0x14035B80
MEMORY.WFLASH_SM_SBM.SECTOR.184.baseaddress:0x14035C00
MEMORY.WFLASH_SM_SBM.SECTOR.185.baseaddress:0x14035C80
MEMORY.WFLASH_SM_SBM.SECTOR.186.baseaddress:0x14035D00
MEMORY.WFLASH_SM_SBM.SECTOR.187.baseaddress:0x14035D80
MEMORY.WFLASH_SM_SBM.SECTOR.188.baseaddress:0x14035E00
MEMORY.WFLASH_SM_SBM.SECTOR.189.baseaddress:0x14035E80
MEMORY.WFLASH_SM_SBM.SECTOR.190.baseaddress:0x14035F00
MEMORY.WFLASH_SM_SBM.SECTOR.191.baseaddress:0x14035F80
MEMORY.WFLASH_SM_SBM.SECTOR.192.baseaddress:0x14036000
MEMORY.WFLASH_SM_SBM.SECTOR.193.baseaddress:0x14036080
MEMORY.WFLASH_SM_SBM.SECTOR.194.baseaddress:0x14036100
MEMORY.WFLASH_SM_SBM.SECTOR.195.baseaddress:0x14036180
MEMORY.WFLASH_SM_SBM.SECTOR.196.baseaddress:0x14036200
MEMORY.WFLASH_SM_SBM.SECTOR.197.baseaddress:0x14036280
MEMORY.WFLASH_SM_SBM.SECTOR.198.baseaddress:0x14036300
MEMORY.WFLASH_SM_SBM.SECTOR.199.baseaddress:0x14036380
MEMORY.WFLASH_SM_SBM.SECTOR.200.baseaddress:0x14036400
MEMORY.WFLASH_SM_SBM.SECTOR.201.baseaddress:0x14036480
MEMORY.WFLASH_SM_SBM.SECTOR.202.baseaddress:0x14036500
MEMORY.WFLASH_SM_SBM.SECTOR.203.baseaddress:0x14036580
MEMORY.WFLASH_SM_SBM.SECTOR.204.baseaddress:0x14036600
MEMORY.WFLASH_SM_SBM.SECTOR.205.baseaddress:0x14036680
MEMORY.WFLASH_SM_SBM.SECTOR.206.baseaddress:0x14036700
MEMORY.WFLASH_SM_SBM.SECTOR.207.baseaddress:0x14036780
MEMORY.WFLASH_SM_SBM.SECTOR.208.baseaddress:0x14036800
MEMORY.WFLASH_SM_SBM.SECTOR.209.baseaddress:0x14036880
MEMORY.WFLASH_SM_SBM.SECTOR.210.baseaddress:0x14036900
MEMORY.WFLASH_SM_SBM.SECTOR.211.baseaddress:0x14036980
MEMORY.WFLASH_SM_SBM.SECTOR.212.baseaddress:0x14036A00
MEMORY.WFLASH_SM_SBM.SECTOR.213.baseaddress:0x14036A80
MEMORY.WFLASH_SM_SBM.SECTOR.214.baseaddress:0x14036B00
MEMORY.WFLASH_SM_SBM.SECTOR.215.baseaddress:0x14036B80
MEMORY.WFLASH_SM_SBM.SECTOR.216.baseaddress:0x14036C00
MEMORY.WFLASH_SM_SBM.SECTOR.217.baseaddress:0x14036C80
MEMORY.WFLASH_SM_SBM.SECTOR.218.baseaddress:0x14036D00
MEMORY.WFLASH_SM_SBM.SECTOR.219.baseaddress:0x14036D80
MEMORY.WFLASH_SM_SBM.SECTOR.220.baseaddress:0x14036E00
MEMORY.WFLASH_SM_SBM.SECTOR.221.baseaddress:0x14036E80
MEMORY.WFLASH_SM_SBM.SECTOR.222.baseaddress:0x14036F00
MEMORY.WFLASH_SM_SBM.SECTOR.223.baseaddress:0x14036F80
MEMORY.WFLASH_SM_SBM.SECTOR.224.baseaddress:0x14037000
MEMORY.WFLASH_SM_SBM.SECTOR.225.baseaddress:0x14037080
MEMORY.WFLASH_SM_SBM.SECTOR.226.baseaddress:0x14037100
MEMORY.WFLASH_SM_SBM.SECTOR.227.baseaddress:0x14037180
MEMORY.WFLASH_SM_SBM.SECTOR.228.baseaddress:0x14037200
MEMORY.WFLASH_SM_SBM.SECTOR.229.baseaddress:0x14037280
MEMORY.WFLASH_SM_SBM.SECTOR.230.baseaddress:0x14037300
MEMORY.WFLASH_SM_SBM.SECTOR.231.baseaddress:0x14037380
MEMORY.WFLASH_SM_SBM.SECTOR.232.baseaddress:0x14037400
MEMORY.WFLASH_SM_SBM.SECTOR.233.baseaddress:0x14037480
MEMORY.WFLASH_SM_SBM.SECTOR.234.baseaddress:0x14037500
MEMORY.WFLASH_SM_SBM.SECTOR.235.baseaddress:0x14037580
MEMORY.WFLASH_SM_SBM.SECTOR.236.baseaddress:0x14037600
MEMORY.WFLASH_SM_SBM.SECTOR.237.baseaddress:0x14037680
MEMORY.WFLASH_SM_SBM.SECTOR.238.baseaddress:0x14037700
MEMORY.WFLASH_SM_SBM.SECTOR.239.baseaddress:0x14037780
MEMORY.WFLASH_SM_SBM.SECTOR.240.baseaddress:0x14037800
MEMORY.WFLASH_SM_SBM.SECTOR.241.baseaddress:0x14037880
MEMORY.WFLASH_SM_SBM.SECTOR.242.baseaddress:0x14037900
MEMORY.WFLASH_SM_SBM.SECTOR.243.baseaddress:0x14037980
MEMORY.WFLASH_SM_SBM.SECTOR.244.baseaddress:0x14037A00
MEMORY.WFLASH_SM_SBM.SECTOR.245.baseaddress:0x14037A80
MEMORY.WFLASH_SM_SBM.SECTOR.246.baseaddress:0x14037B00
MEMORY.WFLASH_SM_SBM.SECTOR.247.baseaddress:0x14037B80
MEMORY.WFLASH_SM_SBM.SECTOR.248.baseaddress:0x14037C00
MEMORY.WFLASH_SM_SBM.SECTOR.249.baseaddress:0x14037C80
MEMORY.WFLASH_SM_SBM.SECTOR.250.baseaddress:0x14037D00
MEMORY.WFLASH_SM_SBM.SECTOR.251.baseaddress:0x14037D80
MEMORY.WFLASH_SM_SBM.SECTOR.252.baseaddress:0x14037E00
MEMORY.WFLASH_SM_SBM.SECTOR.253.baseaddress:0x14037E80
MEMORY.WFLASH_SM_SBM.SECTOR.254.baseaddress:0x14037F00
MEMORY.WFLASH_SM_SBM.SECTOR.255.baseaddress:0x14037F80
MEMORY.WFLASH_SM_SBM.SECTOR.256.baseaddress:0x14038000
MEMORY.WFLASH_SM_SBM.SECTOR.257.baseaddress:0x14038080
MEMORY.WFLASH_SM_SBM.SECTOR.258.baseaddress:0x14038100
MEMORY.WFLASH_SM_SBM.SECTOR.259.baseaddress:0x14038180
MEMORY.WFLASH_SM_SBM.SECTOR.260.baseaddress:0x14038200
MEMORY.WFLASH_SM_SBM.SECTOR.261.baseaddress:0x14038280
MEMORY.WFLASH_SM_SBM.SECTOR.262.baseaddress:0x14038300
MEMORY.WFLASH_SM_SBM.SECTOR.263.baseaddress:0x14038380
MEMORY.WFLASH_SM_SBM.SECTOR.264.baseaddress:0x14038400
MEMORY.WFLASH_SM_SBM.SECTOR.265.baseaddress:0x14038480
MEMORY.WFLASH_SM_SBM.SECTOR.266.baseaddress:0x14038500
MEMORY.WFLASH_SM_SBM.SECTOR.267.baseaddress:0x14038580
MEMORY.WFLASH_SM_SBM.SECTOR.268.baseaddress:0x14038600
MEMORY.WFLASH_SM_SBM.SECTOR.269.baseaddress:0x14038680
MEMORY.WFLASH_SM_SBM.SECTOR.270.baseaddress:0x14038700
MEMORY.WFLASH_SM_SBM.SECTOR.271.baseaddress:0x14038780
MEMORY.WFLASH_SM_SBM.SECTOR.272.baseaddress:0x14038800
MEMORY.WFLASH_SM_SBM.SECTOR.273.baseaddress:0x14038880
MEMORY.WFLASH_SM_SBM.SECTOR.274.baseaddress:0x14038900
MEMORY.WFLASH_SM_SBM.SECTOR.275.baseaddress:0x14038980
MEMORY.WFLASH_SM_SBM.SECTOR.276.baseaddress:0x14038A00
MEMORY.WFLASH_SM_SBM.SECTOR.277.baseaddress:0x14038A80
MEMORY.WFLASH_SM_SBM.SECTOR.278.baseaddress:0x14038B00
MEMORY.WFLASH_SM_SBM.SECTOR.279.baseaddress:0x14038B80
MEMORY.WFLASH_SM_SBM.SECTOR.280.baseaddress:0x14038C00
MEMORY.WFLASH_SM_SBM.SECTOR.281.baseaddress:0x14038C80
MEMORY.WFLASH_SM_SBM.SECTOR.282.baseaddress:0x14038D00
MEMORY.WFLASH_SM_SBM.SECTOR.283.baseaddress:0x14038D80
MEMORY.WFLASH_SM_SBM.SECTOR.284.baseaddress:0x14038E00
MEMORY.WFLASH_SM_SBM.SECTOR.285.baseaddress:0x14038E80
MEMORY.WFLASH_SM_SBM.SECTOR.286.baseaddress:0x14038F00
MEMORY.WFLASH_SM_SBM.SECTOR.287.baseaddress:0x14038F80
MEMORY.WFLASH_SM_SBM.SECTOR.288.baseaddress:0x14039000
MEMORY.WFLASH_SM_SBM.SECTOR.289.baseaddress:0x14039080
MEMORY.WFLASH_SM_SBM.SECTOR.290.baseaddress:0x14039100
MEMORY.WFLASH_SM_SBM.SECTOR.291.baseaddress:0x14039180
MEMORY.WFLASH_SM_SBM.SECTOR.292.baseaddress:0x14039200
MEMORY.WFLASH_SM_SBM.SECTOR.293.baseaddress:0x14039280
MEMORY.WFLASH_SM_SBM.SECTOR.294.baseaddress:0x14039300
MEMORY.WFLASH_SM_SBM.SECTOR.295.baseaddress:0x14039380
MEMORY.WFLASH_SM_SBM.SECTOR.296.baseaddress:0x14039400
MEMORY.WFLASH_SM_SBM.SECTOR.297.baseaddress:0x14039480
MEMORY.WFLASH_SM_SBM.SECTOR.298.baseaddress:0x14039500
MEMORY.WFLASH_SM_SBM.SECTOR.299.baseaddress:0x14039580
MEMORY.WFLASH_SM_SBM.SECTOR.300.baseaddress:0x14039600
MEMORY.WFLASH_SM_SBM.SECTOR.301.baseaddress:0x14039680
MEMORY.WFLASH_SM_SBM.SECTOR.302.baseaddress:0x14039700
MEMORY.WFLASH_SM_SBM.SECTOR.303.baseaddress:0x14039780
MEMORY.WFLASH_SM_SBM.SECTOR.304.baseaddress:0x14039800
MEMORY.WFLASH_SM_SBM.SECTOR.305.baseaddress:0x14039880
MEMORY.WFLASH_SM_SBM.SECTOR.306.baseaddress:0x14039900
MEMORY.WFLASH_SM_SBM.SECTOR.307.baseaddress:0x14039980
MEMORY.WFLASH_SM_SBM.SECTOR.308.baseaddress:0x14039A00
MEMORY.WFLASH_SM_SBM.SECTOR.309.baseaddress:0x14039A80
MEMORY.WFLASH_SM_SBM.SECTOR.310.baseaddress:0x14039B00
MEMORY.WFLASH_SM_SBM.SECTOR.311.baseaddress:0x14039B80
MEMORY.WFLASH_SM_SBM.SECTOR.312.baseaddress:0x14039C00
MEMORY.WFLASH_SM_SBM.SECTOR.313.baseaddress:0x14039C80
MEMORY.WFLASH_SM_SBM.SECTOR.314.baseaddress:0x14039D00
MEMORY.WFLASH_SM_SBM.SECTOR.315.baseaddress:0x14039D80
MEMORY.WFLASH_SM_SBM.SECTOR.316.baseaddress:0x14039E00
MEMORY.WFLASH_SM_SBM.SECTOR.317.baseaddress:0x14039E80
MEMORY.WFLASH_SM_SBM.SECTOR.318.baseaddress:0x14039F00
MEMORY.WFLASH_SM_SBM.SECTOR.319.baseaddress:0x14039F80
MEMORY.WFLASH_SM_SBM.SECTOR.320.baseaddress:0x1403A000
MEMORY.WFLASH_SM_SBM.SECTOR.321.baseaddress:0x1403A080
MEMORY.WFLASH_SM_SBM.SECTOR.322.baseaddress:0x1403A100
MEMORY.WFLASH_SM_SBM.SECTOR.323.baseaddress:0x1403A180
MEMORY.WFLASH_SM_SBM.SECTOR.324.baseaddress:0x1403A200
MEMORY.WFLASH_SM_SBM.SECTOR.325.baseaddress:0x1403A280
MEMORY.WFLASH_SM_SBM.SECTOR.326.baseaddress:0x1403A300
MEMORY.WFLASH_SM_SBM.SECTOR.327.baseaddress:0x1403A380
MEMORY.WFLASH_SM_SBM.SECTOR.328.baseaddress:0x1403A400
MEMORY.WFLASH_SM_SBM.SECTOR.329.baseaddress:0x1403A480
MEMORY.WFLASH_SM_SBM.SECTOR.330.baseaddress:0x1403A500
MEMORY.WFLASH_SM_SBM.SECTOR.331.baseaddress:0x1403A580
MEMORY.WFLASH_SM_SBM.SECTOR.332.baseaddress:0x1403A600
MEMORY.WFLASH_SM_SBM.SECTOR.333.baseaddress:0x1403A680
MEMORY.WFLASH_SM_SBM.SECTOR.334.baseaddress:0x1403A700
MEMORY.WFLASH_SM_SBM.SECTOR.335.baseaddress:0x1403A780
MEMORY.WFLASH_SM_SBM.SECTOR.336.baseaddress:0x1403A800
MEMORY.WFLASH_SM_SBM.SECTOR.337.baseaddress:0x1403A880
MEMORY.WFLASH_SM_SBM.SECTOR.338.baseaddress:0x1403A900
MEMORY.WFLASH_SM_SBM.SECTOR.339.baseaddress:0x1403A980
MEMORY.WFLASH_SM_SBM.SECTOR.340.baseaddress:0x1403AA00
MEMORY.WFLASH_SM_SBM.SECTOR.341.baseaddress:0x1403AA80
MEMORY.WFLASH_SM_SBM.SECTOR.342.baseaddress:0x1403AB00
MEMORY.WFLASH_SM_SBM.SECTOR.343.baseaddress:0x1403AB80
MEMORY.WFLASH_SM_SBM.SECTOR.344.baseaddress:0x1403AC00
MEMORY.WFLASH_SM_SBM.SECTOR.345.baseaddress:0x1403AC80
MEMORY.WFLASH_SM_SBM.SECTOR.346.baseaddress:0x1403AD00
MEMORY.WFLASH_SM_SBM.SECTOR.347.baseaddress:0x1403AD80
MEMORY.WFLASH_SM_SBM.SECTOR.348.baseaddress:0x1403AE00
MEMORY.WFLASH_SM_SBM.SECTOR.349.baseaddress:0x1403AE80
MEMORY.WFLASH_SM_SBM.SECTOR.350.baseaddress:0x1403AF00
MEMORY.WFLASH_SM_SBM.SECTOR.351.baseaddress:0x1403AF80
MEMORY.WFLASH_SM_SBM.SECTOR.352.baseaddress:0x1403B000
MEMORY.WFLASH_SM_SBM.SECTOR.353.baseaddress:0x1403B080
MEMORY.WFLASH_SM_SBM.SECTOR.354.baseaddress:0x1403B100
MEMORY.WFLASH_SM_SBM.SECTOR.355.baseaddress:0x1403B180
MEMORY.WFLASH_SM_SBM.SECTOR.356.baseaddress:0x1403B200
MEMORY.WFLASH_SM_SBM.SECTOR.357.baseaddress:0x1403B280
MEMORY.WFLASH_SM_SBM.SECTOR.358.baseaddress:0x1403B300
MEMORY.WFLASH_SM_SBM.SECTOR.359.baseaddress:0x1403B380
MEMORY.WFLASH_SM_SBM.SECTOR.360.baseaddress:0x1403B400
MEMORY.WFLASH_SM_SBM.SECTOR.361.baseaddress:0x1403B480
MEMORY.WFLASH_SM_SBM.SECTOR.362.baseaddress:0x1403B500
MEMORY.WFLASH_SM_SBM.SECTOR.363.baseaddress:0x1403B580
MEMORY.WFLASH_SM_SBM.SECTOR.364.baseaddress:0x1403B600
MEMORY.WFLASH_SM_SBM.SECTOR.365.baseaddress:0x1403B680
MEMORY.WFLASH_SM_SBM.SECTOR.366.baseaddress:0x1403B700
MEMORY.WFLASH_SM_SBM.SECTOR.367.baseaddress:0x1403B780
MEMORY.WFLASH_SM_SBM.SECTOR.368.baseaddress:0x1403B800
MEMORY.WFLASH_SM_SBM.SECTOR.369.baseaddress:0x1403B880
MEMORY.WFLASH_SM_SBM.SECTOR.370.baseaddress:0x1403B900
MEMORY.WFLASH_SM_SBM.SECTOR.371.baseaddress:0x1403B980
MEMORY.WFLASH_SM_SBM.SECTOR.372.baseaddress:0x1403BA00
MEMORY.WFLASH_SM_SBM.SECTOR.373.baseaddress:0x1403BA80
MEMORY.WFLASH_SM_SBM.SECTOR.374.baseaddress:0x1403BB00
MEMORY.WFLASH_SM_SBM.SECTOR.375.baseaddress:0x1403BB80
MEMORY.WFLASH_SM_SBM.SECTOR.376.baseaddress:0x1403BC00
MEMORY.WFLASH_SM_SBM.SECTOR.377.baseaddress:0x1403BC80
MEMORY.WFLASH_SM_SBM.SECTOR.378.baseaddress:0x1403BD00
MEMORY.WFLASH_SM_SBM.SECTOR.379.baseaddress:0x1403BD80
MEMORY.WFLASH_SM_SBM.SECTOR.380.baseaddress:0x1403BE00
MEMORY.WFLASH_SM_SBM.SECTOR.381.baseaddress:0x1403BE80
MEMORY.WFLASH_SM_SBM.SECTOR.382.baseaddress:0x1403BF00
MEMORY.WFLASH_SM_SBM.SECTOR.383.baseaddress:0x1403BF80
MEMORY.WFLASH_SM_SBM.SECTOR.384.baseaddress:0x1403C000
MEMORY.WFLASH_SM_SBM.SECTOR.385.baseaddress:0x1403C080
MEMORY.WFLASH_SM_SBM.SECTOR.386.baseaddress:0x1403C100
MEMORY.WFLASH_SM_SBM.SECTOR.387.baseaddress:0x1403C180
MEMORY.WFLASH_SM_SBM.SECTOR.388.baseaddress:0x1403C200
MEMORY.WFLASH_SM_SBM.SECTOR.389.baseaddress:0x1403C280
MEMORY.WFLASH_SM_SBM.SECTOR.390.baseaddress:0x1403C300
MEMORY.WFLASH_SM_SBM.SECTOR.391.baseaddress:0x1403C380
MEMORY.WFLASH_SM_SBM.SECTOR.392.baseaddress:0x1403C400
MEMORY.WFLASH_SM_SBM.SECTOR.393.baseaddress:0x1403C480
MEMORY.WFLASH_SM_SBM.SECTOR.394.baseaddress:0x1403C500
MEMORY.WFLASH_SM_SBM.SECTOR.395.baseaddress:0x1403C580
MEMORY.WFLASH_SM_SBM.SECTOR.396.baseaddress:0x1403C600
MEMORY.WFLASH_SM_SBM.SECTOR.397.baseaddress:0x1403C680
MEMORY.WFLASH_SM_SBM.SECTOR.398.baseaddress:0x1403C700
MEMORY.WFLASH_SM_SBM.SECTOR.399.baseaddress:0x1403C780
MEMORY.WFLASH_SM_SBM.SECTOR.400.baseaddress:0x1403C800
MEMORY.WFLASH_SM_SBM.SECTOR.401.baseaddress:0x1403C880
MEMORY.WFLASH_SM_SBM.SECTOR.402.baseaddress:0x1403C900
MEMORY.WFLASH_SM_SBM.SECTOR.403.baseaddress:0x1403C980
MEMORY.WFLASH_SM_SBM.SECTOR.404.baseaddress:0x1403CA00
MEMORY.WFLASH_SM_SBM.SECTOR.405.baseaddress:0x1403CA80
MEMORY.WFLASH_SM_SBM.SECTOR.406.baseaddress:0x1403CB00
MEMORY.WFLASH_SM_SBM.SECTOR.407.baseaddress:0x1403CB80
MEMORY.WFLASH_SM_SBM.SECTOR.408.baseaddress:0x1403CC00
MEMORY.WFLASH_SM_SBM.SECTOR.409.baseaddress:0x1403CC80
MEMORY.WFLASH_SM_SBM.SECTOR.410.baseaddress:0x1403CD00
MEMORY.WFLASH_SM_SBM.SECTOR.411.baseaddress:0x1403CD80
MEMORY.WFLASH_SM_SBM.SECTOR.412.baseaddress:0x1403CE00
MEMORY.WFLASH_SM_SBM.SECTOR.413.baseaddress:0x1403CE80
MEMORY.WFLASH_SM_SBM.SECTOR.414.baseaddress:0x1403CF00
MEMORY.WFLASH_SM_SBM.SECTOR.415.baseaddress:0x1403CF80
MEMORY.WFLASH_SM_SBM.SECTOR.416.baseaddress:0x1403D000
MEMORY.WFLASH_SM_SBM.SECTOR.417.baseaddress:0x1403D080
MEMORY.WFLASH_SM_SBM.SECTOR.418.baseaddress:0x1403D100
MEMORY.WFLASH_SM_SBM.SECTOR.419.baseaddress:0x1403D180
MEMORY.WFLASH_SM_SBM.SECTOR.420.baseaddress:0x1403D200
MEMORY.WFLASH_SM_SBM.SECTOR.421.baseaddress:0x1403D280
MEMORY.WFLASH_SM_SBM.SECTOR.422.baseaddress:0x1403D300
MEMORY.WFLASH_SM_SBM.SECTOR.423.baseaddress:0x1403D380
MEMORY.WFLASH_SM_SBM.SECTOR.424.baseaddress:0x1403D400
MEMORY.WFLASH_SM_SBM.SECTOR.425.baseaddress:0x1403D480
MEMORY.WFLASH_SM_SBM.SECTOR.426.baseaddress:0x1403D500
MEMORY.WFLASH_SM_SBM.SECTOR.427.baseaddress:0x1403D580
MEMORY.WFLASH_SM_SBM.SECTOR.428.baseaddress:0x1403D600
MEMORY.WFLASH_SM_SBM.SECTOR.429.baseaddress:0x1403D680
MEMORY.WFLASH_SM_SBM.SECTOR.430.baseaddress:0x1403D700
MEMORY.WFLASH_SM_SBM.SECTOR.431.baseaddress:0x1403D780
MEMORY.WFLASH_SM_SBM.SECTOR.432.baseaddress:0x1403D800
MEMORY.WFLASH_SM_SBM.SECTOR.433.baseaddress:0x1403D880
MEMORY.WFLASH_SM_SBM.SECTOR.434.baseaddress:0x1403D900
MEMORY.WFLASH_SM_SBM.SECTOR.435.baseaddress:0x1403D980
MEMORY.WFLASH_SM_SBM.SECTOR.436.baseaddress:0x1403DA00
MEMORY.WFLASH_SM_SBM.SECTOR.437.baseaddress:0x1403DA80
MEMORY.WFLASH_SM_SBM.SECTOR.438.baseaddress:0x1403DB00
MEMORY.WFLASH_SM_SBM.SECTOR.439.baseaddress:0x1403DB80
MEMORY.WFLASH_SM_SBM.SECTOR.440.baseaddress:0x1403DC00
MEMORY.WFLASH_SM_SBM.SECTOR.441.baseaddress:0x1403DC80
MEMORY.WFLASH_SM_SBM.SECTOR.442.baseaddress:0x1403DD00
MEMORY.WFLASH_SM_SBM.SECTOR.443.baseaddress:0x1403DD80
MEMORY.WFLASH_SM_SBM.SECTOR.444.baseaddress:0x1403DE00
MEMORY.WFLASH_SM_SBM.SECTOR.445.baseaddress:0x1403DE80
MEMORY.WFLASH_SM_SBM.SECTOR.446.baseaddress:0x1403DF00
MEMORY.WFLASH_SM_SBM.SECTOR.447.baseaddress:0x1403DF80
MEMORY.WFLASH_SM_SBM.SECTOR.448.baseaddress:0x1403E000
MEMORY.WFLASH_SM_SBM.SECTOR.449.baseaddress:0x1403E080
MEMORY.WFLASH_SM_SBM.SECTOR.450.baseaddress:0x1403E100
MEMORY.WFLASH_SM_SBM.SECTOR.451.baseaddress:0x1403E180
MEMORY.WFLASH_SM_SBM.SECTOR.452.baseaddress:0x1403E200
MEMORY.WFLASH_SM_SBM.SECTOR.453.baseaddress:0x1403E280
MEMORY.WFLASH_SM_SBM.SECTOR.454.baseaddress:0x1403E300
MEMORY.WFLASH_SM_SBM.SECTOR.455.baseaddress:0x1403E380
MEMORY.WFLASH_SM_SBM.SECTOR.456.baseaddress:0x1403E400
MEMORY.WFLASH_SM_SBM.SECTOR.457.baseaddress:0x1403E480
MEMORY.WFLASH_SM_SBM.SECTOR.458.baseaddress:0x1403E500
MEMORY.WFLASH_SM_SBM.SECTOR.459.baseaddress:0x1403E580
MEMORY.WFLASH_SM_SBM.SECTOR.460.baseaddress:0x1403E600
MEMORY.WFLASH_SM_SBM.SECTOR.461.baseaddress:0x1403E680
MEMORY.WFLASH_SM_SBM.SECTOR.462.baseaddress:0x1403E700
MEMORY.WFLASH_SM_SBM.SECTOR.463.baseaddress:0x1403E780
MEMORY.WFLASH_SM_SBM.SECTOR.464.baseaddress:0x1403E800
MEMORY.WFLASH_SM_SBM.SECTOR.465.baseaddress:0x1403E880
MEMORY.WFLASH_SM_SBM.SECTOR.466.baseaddress:0x1403E900
MEMORY.WFLASH_SM_SBM.SECTOR.467.baseaddress:0x1403E980
MEMORY.WFLASH_SM_SBM.SECTOR.468.baseaddress:0x1403EA00
MEMORY.WFLASH_SM_SBM.SECTOR.469.baseaddress:0x1403EA80
MEMORY.WFLASH_SM_SBM.SECTOR.470.baseaddress:0x1403EB00
MEMORY.WFLASH_SM_SBM.SECTOR.471.baseaddress:0x1403EB80
MEMORY.WFLASH_SM_SBM.SECTOR.472.baseaddress:0x1403EC00
MEMORY.WFLASH_SM_SBM.SECTOR.473.baseaddress:0x1403EC80
MEMORY.WFLASH_SM_SBM.SECTOR.474.baseaddress:0x1403ED00
MEMORY.WFLASH_SM_SBM.SECTOR.475.baseaddress:0x1403ED80
MEMORY.WFLASH_SM_SBM.SECTOR.476.baseaddress:0x1403EE00
MEMORY.WFLASH_SM_SBM.SECTOR.477.baseaddress:0x1403EE80
MEMORY.WFLASH_SM_SBM.SECTOR.478.baseaddress:0x1403EF00
MEMORY.WFLASH_SM_SBM.SECTOR.479.baseaddress:0x1403EF80
MEMORY.WFLASH_SM_SBM.SECTOR.480.baseaddress:0x1403F000
MEMORY.WFLASH_SM_SBM.SECTOR.481.baseaddress:0x1403F080
MEMORY.WFLASH_SM_SBM.SECTOR.482.baseaddress:0x1403F100
MEMORY.WFLASH_SM_SBM.SECTOR.483.baseaddress:0x1403F180
MEMORY.WFLASH_SM_SBM.SECTOR.484.baseaddress:0x1403F200
MEMORY.WFLASH_SM_SBM.SECTOR.485.baseaddress:0x1403F280
MEMORY.WFLASH_SM_SBM.SECTOR.486.baseaddress:0x1403F300
MEMORY.WFLASH_SM_SBM.SECTOR.487.baseaddress:0x1403F380
MEMORY.WFLASH_SM_SBM.SECTOR.488.baseaddress:0x1403F400
MEMORY.WFLASH_SM_SBM.SECTOR.489.baseaddress:0x1403F480
MEMORY.WFLASH_SM_SBM.SECTOR.490.baseaddress:0x1403F500
MEMORY.WFLASH_SM_SBM.SECTOR.491.baseaddress:0x1403F580
MEMORY.WFLASH_SM_SBM.SECTOR.492.baseaddress:0x1403F600
MEMORY.WFLASH_SM_SBM.SECTOR.493.baseaddress:0x1403F680
MEMORY.WFLASH_SM_SBM.SECTOR.494.baseaddress:0x1403F700
MEMORY.WFLASH_SM_SBM.SECTOR.495.baseaddress:0x1403F780
MEMORY.WFLASH_SM_SBM.SECTOR.496.baseaddress:0x1403F800
MEMORY.WFLASH_SM_SBM.SECTOR.497.baseaddress:0x1403F880
MEMORY.WFLASH_SM_SBM.SECTOR.498.baseaddress:0x1403F900
MEMORY.WFLASH_SM_SBM.SECTOR.499.baseaddress:0x1403F980
MEMORY.WFLASH_SM_SBM.SECTOR.500.baseaddress:0x1403FA00
MEMORY.WFLASH_SM_SBM.SECTOR.501.baseaddress:0x1403FA80
MEMORY.WFLASH_SM_SBM.SECTOR.502.baseaddress:0x1403FB00
MEMORY.WFLASH_SM_SBM.SECTOR.503.baseaddress:0x1403FB80
MEMORY.WFLASH_SM_SBM.SECTOR.504.baseaddress:0x1403FC00
MEMORY.WFLASH_SM_SBM.SECTOR.505.baseaddress:0x1403FC80
MEMORY.WFLASH_SM_SBM.SECTOR.506.baseaddress:0x1403FD00
MEMORY.WFLASH_SM_SBM.SECTOR.507.baseaddress:0x1403FD80
MEMORY.WFLASH_SM_SBM.SECTOR.508.baseaddress:0x1403FE00
MEMORY.WFLASH_SM_SBM.SECTOR.509.baseaddress:0x1403FE80
MEMORY.WFLASH_SM_SBM.SECTOR.510.baseaddress:0x1403FF00
MEMORY.WFLASH_SM_SBM.SECTOR.511.baseaddress:0x1403FF80
MEMORY.WFLASH_SM_SBM.SECTOR.SIZE:0x80

################################################################################
#
# PASS
#
PASS.instances:0
PASS.0.analog_signals:I_TEMP_KELVIN,SARMUX_MOTOR.0,SARMUX_MOTOR.1,SARMUX_MOTOR.2,SARMUX_PADS.0,SARMUX_PADS.1,SARMUX_PADS.2,SARMUX_PADS.3,SARMUX_PADS.4,SARMUX_PADS.5,SARMUX_PADS.6,SARMUX_PADS.7,SARMUX_PADS.8,SARMUX_PADS.9,SARMUX_PADS.10,SARMUX_PADS.11,SARMUX_PADS.12,SARMUX_PADS.13,SARMUX_PADS.14,SARMUX_PADS.15,SARMUX_PADS.16,SARMUX_PADS.17,SARMUX_PADS.18,SARMUX_PADS.19,SARMUX_PADS.20,SARMUX_PADS.21,SARMUX_PADS.22,SARMUX_PADS.23,SARMUX_PADS.24,SARMUX_PADS.25,SARMUX_PADS.26,SARMUX_PADS.27,SARMUX_PADS.28,SARMUX_PADS.29,SARMUX_PADS.30,SARMUX_PADS.31,SARMUX_PADS.32,SARMUX_PADS.33,SARMUX_PADS.34,SARMUX_PADS.35,SARMUX_PADS.36,SARMUX_PADS.37,SARMUX_PADS.38,SARMUX_PADS.39,SARMUX_PADS.40,SARMUX_PADS.41,SARMUX_PADS.42,SARMUX_PADS.43,SARMUX_PADS.44,SARMUX_PADS.45,SARMUX_PADS.46,SARMUX_PADS.47,SARMUX_PADS.48,SARMUX_PADS.49,SARMUX_PADS.50,SARMUX_PADS.51,SARMUX_PADS.52,SARMUX_PADS.53,SARMUX_PADS.54,SARMUX_PADS.55,SARMUX_PADS.56,SARMUX_PADS.57,SARMUX_PADS.58,SARMUX_PADS.59,SARMUX_PADS.60,SARMUX_PADS.61,SARMUX_PADS.62,SARMUX_PADS.63,SARMUX_PADS.64,SARMUX_PADS.65,SARMUX_PADS.66,SARMUX_PADS.67,SARMUX_PADS.68,SARMUX_PADS.69,SARMUX_PADS.70,SARMUX_PADS.71,SARMUX_PADS.72,SARMUX_PADS.73,SARMUX_PADS.74,SARMUX_PADS.75,SARMUX_PADS.76,SARMUX_PADS.77,SARMUX_PADS.78,SARMUX_PADS.79,SARMUX_PADS.80,SARMUX_PADS.81,SARMUX_PADS.82,SARMUX_PADS.83,SARMUX_PADS.84,SARMUX_PADS.85,SARMUX_PADS.86,SARMUX_PADS.87,SARMUX_PADS.88,SARMUX_PADS.89,SARMUX_PADS.90,SARMUX_PADS.91,SARMUX_PADS.92,SARMUX_PADS.93,SARMUX_PADS.94,SARMUX_PADS.95,VB_TEMP_KELVIN,VE_TEMP_KELVIN
PASS.0.interrupts.sar.0:123
PASS.0.interrupts.sar.1:124
PASS.0.interrupts.sar.2:125
PASS.0.interrupts.sar.3:126
PASS.0.interrupts.sar.4:127
PASS.0.interrupts.sar.5:128
PASS.0.interrupts.sar.6:129
PASS.0.interrupts.sar.7:130
PASS.0.interrupts.sar.8:131
PASS.0.interrupts.sar.9:132
PASS.0.interrupts.sar.10:133
PASS.0.interrupts.sar.11:134
PASS.0.interrupts.sar.12:135
PASS.0.interrupts.sar.13:136
PASS.0.interrupts.sar.14:137
PASS.0.interrupts.sar.15:138
PASS.0.interrupts.sar.16:139
PASS.0.interrupts.sar.17:140
PASS.0.interrupts.sar.18:141
PASS.0.interrupts.sar.19:142
PASS.0.interrupts.sar.20:143
PASS.0.interrupts.sar.21:144
PASS.0.interrupts.sar.22:145
PASS.0.interrupts.sar.23:146
PASS.0.interrupts.sar.24:147
PASS.0.interrupts.sar.25:148
PASS.0.interrupts.sar.26:149
PASS.0.interrupts.sar.27:150
PASS.0.interrupts.sar.28:151
PASS.0.interrupts.sar.29:152
PASS.0.interrupts.sar.30:153
PASS.0.interrupts.sar.31:154
PASS.0.interrupts.sar.32:155
PASS.0.interrupts.sar.33:156
PASS.0.interrupts.sar.34:157
PASS.0.interrupts.sar.35:158
PASS.0.interrupts.sar.36:159
PASS.0.interrupts.sar.37:160
PASS.0.interrupts.sar.38:161
PASS.0.interrupts.sar.39:162
PASS.0.interrupts.sar.40:163
PASS.0.interrupts.sar.41:164
PASS.0.interrupts.sar.42:165
PASS.0.interrupts.sar.43:166
PASS.0.interrupts.sar.44:167
PASS.0.interrupts.sar.45:168
PASS.0.interrupts.sar.46:169
PASS.0.interrupts.sar.47:170
PASS.0.interrupts.sar.48:171
PASS.0.interrupts.sar.49:172
PASS.0.interrupts.sar.50:173
PASS.0.interrupts.sar.51:174
PASS.0.interrupts.sar.52:175
PASS.0.interrupts.sar.53:176
PASS.0.interrupts.sar.54:177
PASS.0.interrupts.sar.55:178
PASS.0.interrupts.sar.56:179
PASS.0.interrupts.sar.57:180
PASS.0.interrupts.sar.58:181
PASS.0.interrupts.sar.59:182
PASS.0.interrupts.sar.60:183
PASS.0.interrupts.sar.61:184
PASS.0.interrupts.sar.62:185
PASS.0.interrupts.sar.63:186
PASS.0.interrupts.sar.64:187
PASS.0.interrupts.sar.65:188
PASS.0.interrupts.sar.66:189
PASS.0.interrupts.sar.67:190
PASS.0.interrupts.sar.68:191
PASS.0.interrupts.sar.69:192
PASS.0.interrupts.sar.70:193
PASS.0.interrupts.sar.71:194
PASS.0.interrupts.sar.72:195
PASS.0.interrupts.sar.73:196
PASS.0.interrupts.sar.74:197
PASS.0.interrupts.sar.75:198
PASS.0.interrupts.sar.76:199
PASS.0.interrupts.sar.77:200
PASS.0.interrupts.sar.78:201
PASS.0.interrupts.sar.79:202
PASS.0.interrupts.sar.80:203
PASS.0.interrupts.sar.81:204
PASS.0.interrupts.sar.82:205
PASS.0.interrupts.sar.83:206
PASS.0.interrupts.sar.84:207
PASS.0.interrupts.sar.85:208
PASS.0.interrupts.sar.86:209
PASS.0.interrupts.sar.87:210
PASS.0.interrupts.sar.88:211
PASS.0.interrupts.sar.89:212
PASS.0.interrupts.sar.90:213
PASS.0.interrupts.sar.91:214
PASS.0.interrupts.sar.92:215
PASS.0.interrupts.sar.93:216
PASS.0.interrupts.sar.94:217
PASS.0.interrupts.sar.95:218
PASS.0.pins.I_TEMP_KELVIN:PASS_0_I_TEMP_KELVIN
PASS.0.pins.SAR_EXT_MUX_EN:PASS_0_SAR_EXT_MUX_EN_0,PASS_0_SAR_EXT_MUX_EN_1,PASS_0_SAR_EXT_MUX_EN_2
PASS.0.pins.SAR_EXT_MUX_SEL:PASS_0_SAR_EXT_MUX_SEL_0,PASS_0_SAR_EXT_MUX_SEL_1,PASS_0_SAR_EXT_MUX_SEL_2,PASS_0_SAR_EXT_MUX_SEL_3,PASS_0_SAR_EXT_MUX_SEL_4,PASS_0_SAR_EXT_MUX_SEL_5,PASS_0_SAR_EXT_MUX_SEL_6,PASS_0_SAR_EXT_MUX_SEL_7,PASS_0_SAR_EXT_MUX_SEL_8
PASS.0.pins.SARMUX_MOTOR:PASS_0_SARMUX_MOTOR_0,PASS_0_SARMUX_MOTOR_1,PASS_0_SARMUX_MOTOR_2
PASS.0.pins.SARMUX_PADS:PASS_0_SARMUX_PADS_0,PASS_0_SARMUX_PADS_1,PASS_0_SARMUX_PADS_2,PASS_0_SARMUX_PADS_3,PASS_0_SARMUX_PADS_4,PASS_0_SARMUX_PADS_5,PASS_0_SARMUX_PADS_6,PASS_0_SARMUX_PADS_7,PASS_0_SARMUX_PADS_8,PASS_0_SARMUX_PADS_9,PASS_0_SARMUX_PADS_10,PASS_0_SARMUX_PADS_11,PASS_0_SARMUX_PADS_12,PASS_0_SARMUX_PADS_13,PASS_0_SARMUX_PADS_14,PASS_0_SARMUX_PADS_15,PASS_0_SARMUX_PADS_16,PASS_0_SARMUX_PADS_17,PASS_0_SARMUX_PADS_18,PASS_0_SARMUX_PADS_19,PASS_0_SARMUX_PADS_20,PASS_0_SARMUX_PADS_21,PASS_0_SARMUX_PADS_22,PASS_0_SARMUX_PADS_23,PASS_0_SARMUX_PADS_24,PASS_0_SARMUX_PADS_25,PASS_0_SARMUX_PADS_26,PASS_0_SARMUX_PADS_27,PASS_0_SARMUX_PADS_28,PASS_0_SARMUX_PADS_29,PASS_0_SARMUX_PADS_30,PASS_0_SARMUX_PADS_31,PASS_0_SARMUX_PADS_32,PASS_0_SARMUX_PADS_33,PASS_0_SARMUX_PADS_34,PASS_0_SARMUX_PADS_35,PASS_0_SARMUX_PADS_36,PASS_0_SARMUX_PADS_37,PASS_0_SARMUX_PADS_38,PASS_0_SARMUX_PADS_39,PASS_0_SARMUX_PADS_40,PASS_0_SARMUX_PADS_41,PASS_0_SARMUX_PADS_42,PASS_0_SARMUX_PADS_43,PASS_0_SARMUX_PADS_44,PASS_0_SARMUX_PADS_45,PASS_0_SARMUX_PADS_46,PASS_0_SARMUX_PADS_47,PASS_0_SARMUX_PADS_48,PASS_0_SARMUX_PADS_49,PASS_0_SARMUX_PADS_50,PASS_0_SARMUX_PADS_51,PASS_0_SARMUX_PADS_52,PASS_0_SARMUX_PADS_53,PASS_0_SARMUX_PADS_54,PASS_0_SARMUX_PADS_55,PASS_0_SARMUX_PADS_56,PASS_0_SARMUX_PADS_57,PASS_0_SARMUX_PADS_58,PASS_0_SARMUX_PADS_59,PASS_0_SARMUX_PADS_60,PASS_0_SARMUX_PADS_61,PASS_0_SARMUX_PADS_62,PASS_0_SARMUX_PADS_63,PASS_0_SARMUX_PADS_64,PASS_0_SARMUX_PADS_65,PASS_0_SARMUX_PADS_66,PASS_0_SARMUX_PADS_67,PASS_0_SARMUX_PADS_68,PASS_0_SARMUX_PADS_69,PASS_0_SARMUX_PADS_70,PASS_0_SARMUX_PADS_71,PASS_0_SARMUX_PADS_72,PASS_0_SARMUX_PADS_73,PASS_0_SARMUX_PADS_74,PASS_0_SARMUX_PADS_75,PASS_0_SARMUX_PADS_76,PASS_0_SARMUX_PADS_77,PASS_0_SARMUX_PADS_78,PASS_0_SARMUX_PADS_79,PASS_0_SARMUX_PADS_80,PASS_0_SARMUX_PADS_81,PASS_0_SARMUX_PADS_82,PASS_0_SARMUX_PADS_83,PASS_0_SARMUX_PADS_84,PASS_0_SARMUX_PADS_85,PASS_0_SARMUX_PADS_86,PASS_0_SARMUX_PADS_87,PASS_0_SARMUX_PADS_88,PASS_0_SARMUX_PADS_89,PASS_0_SARMUX_PADS_90,PASS_0_SARMUX_PADS_91,PASS_0_SARMUX_PADS_92,PASS_0_SARMUX_PADS_93,PASS_0_SARMUX_PADS_94,PASS_0_SARMUX_PADS_95
PASS.0.pins.VB_TEMP_KELVIN:PASS_0_VB_TEMP_KELVIN
PASS.0.pins.VE_TEMP_KELVIN:PASS_0_VE_TEMP_KELVIN
PASS.0.regBaseAddr:0x40900000
PASS.0.trigg.FROM.CPUSS.DW0_TR_OUT.signals:PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3,PASS_0_TR_SAR_GEN_IN_4,PASS_0_TR_SAR_GEN_IN_5,PASS_0_TR_SAR_GEN_IN_6,PASS_0_TR_SAR_GEN_IN_7,PASS_0_TR_SAR_GEN_IN_8,PASS_0_TR_SAR_GEN_IN_9,PASS_0_TR_SAR_GEN_IN_10,PASS_0_TR_SAR_GEN_IN_11
PASS.0.trigg.FROM.CPUSS.ZERO.signals:PASS_0_TR_DEBUG_FREEZE,PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3,PASS_0_TR_SAR_GEN_IN_4,PASS_0_TR_SAR_GEN_IN_5,PASS_0_TR_SAR_GEN_IN_6,PASS_0_TR_SAR_GEN_IN_7,PASS_0_TR_SAR_GEN_IN_8,PASS_0_TR_SAR_GEN_IN_9,PASS_0_TR_SAR_GEN_IN_10,PASS_0_TR_SAR_GEN_IN_11
PASS.0.trigg.FROM.EVTGEN.0.TR_OUT.signals:PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3,PASS_0_TR_SAR_GEN_IN_4,PASS_0_TR_SAR_GEN_IN_5,PASS_0_TR_SAR_GEN_IN_6,PASS_0_TR_SAR_GEN_IN_7,PASS_0_TR_SAR_GEN_IN_8,PASS_0_TR_SAR_GEN_IN_9,PASS_0_TR_SAR_GEN_IN_10,PASS_0_TR_SAR_GEN_IN_11
PASS.0.trigg.FROM.PERI.TR_IO_INPUT.signals:PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3,PASS_0_TR_SAR_GEN_IN_4,PASS_0_TR_SAR_GEN_IN_5,PASS_0_TR_SAR_GEN_IN_6,PASS_0_TR_SAR_GEN_IN_7,PASS_0_TR_SAR_GEN_IN_8,PASS_0_TR_SAR_GEN_IN_9,PASS_0_TR_SAR_GEN_IN_10,PASS_0_TR_SAR_GEN_IN_11
PASS.0.trigg.FROM.TCPWM.1.TR_OUT0.signals:PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3,PASS_0_TR_SAR_GEN_IN_4,PASS_0_TR_SAR_GEN_IN_5,PASS_0_TR_SAR_GEN_IN_6,PASS_0_TR_SAR_GEN_IN_7,PASS_0_TR_SAR_GEN_IN_8,PASS_0_TR_SAR_GEN_IN_9,PASS_0_TR_SAR_GEN_IN_10,PASS_0_TR_SAR_GEN_IN_11
PASS.0.trigg.FROM.TCPWM.1.TR_OUT1.signals:PASS_0_TR_SAR_CH_IN_0,PASS_0_TR_SAR_CH_IN_1,PASS_0_TR_SAR_CH_IN_2,PASS_0_TR_SAR_CH_IN_3,PASS_0_TR_SAR_CH_IN_4,PASS_0_TR_SAR_CH_IN_5,PASS_0_TR_SAR_CH_IN_6,PASS_0_TR_SAR_CH_IN_7,PASS_0_TR_SAR_CH_IN_8,PASS_0_TR_SAR_CH_IN_9,PASS_0_TR_SAR_CH_IN_10,PASS_0_TR_SAR_CH_IN_11,PASS_0_TR_SAR_CH_IN_12,PASS_0_TR_SAR_CH_IN_13,PASS_0_TR_SAR_CH_IN_14,PASS_0_TR_SAR_CH_IN_15,PASS_0_TR_SAR_CH_IN_16,PASS_0_TR_SAR_CH_IN_17,PASS_0_TR_SAR_CH_IN_18,PASS_0_TR_SAR_CH_IN_19,PASS_0_TR_SAR_CH_IN_20,PASS_0_TR_SAR_CH_IN_21,PASS_0_TR_SAR_CH_IN_22,PASS_0_TR_SAR_CH_IN_23,PASS_0_TR_SAR_CH_IN_24,PASS_0_TR_SAR_CH_IN_25,PASS_0_TR_SAR_CH_IN_26,PASS_0_TR_SAR_CH_IN_27,PASS_0_TR_SAR_CH_IN_28,PASS_0_TR_SAR_CH_IN_29,PASS_0_TR_SAR_CH_IN_30,PASS_0_TR_SAR_CH_IN_31,PASS_0_TR_SAR_CH_IN_32,PASS_0_TR_SAR_CH_IN_33,PASS_0_TR_SAR_CH_IN_34,PASS_0_TR_SAR_CH_IN_35,PASS_0_TR_SAR_CH_IN_36,PASS_0_TR_SAR_CH_IN_37,PASS_0_TR_SAR_CH_IN_38,PASS_0_TR_SAR_CH_IN_39,PASS_0_TR_SAR_CH_IN_40,PASS_0_TR_SAR_CH_IN_41,PASS_0_TR_SAR_CH_IN_42,PASS_0_TR_SAR_CH_IN_43,PASS_0_TR_SAR_CH_IN_44,PASS_0_TR_SAR_CH_IN_45,PASS_0_TR_SAR_CH_IN_46,PASS_0_TR_SAR_CH_IN_47,PASS_0_TR_SAR_CH_IN_48,PASS_0_TR_SAR_CH_IN_49,PASS_0_TR_SAR_CH_IN_50,PASS_0_TR_SAR_CH_IN_51,PASS_0_TR_SAR_CH_IN_52,PASS_0_TR_SAR_CH_IN_53,PASS_0_TR_SAR_CH_IN_54,PASS_0_TR_SAR_CH_IN_55,PASS_0_TR_SAR_CH_IN_56,PASS_0_TR_SAR_CH_IN_57,PASS_0_TR_SAR_CH_IN_58,PASS_0_TR_SAR_CH_IN_59,PASS_0_TR_SAR_CH_IN_60,PASS_0_TR_SAR_CH_IN_61,PASS_0_TR_SAR_CH_IN_62,PASS_0_TR_SAR_CH_IN_63,PASS_0_TR_SAR_CH_IN_64,PASS_0_TR_SAR_CH_IN_65,PASS_0_TR_SAR_CH_IN_66,PASS_0_TR_SAR_CH_IN_67,PASS_0_TR_SAR_CH_IN_68,PASS_0_TR_SAR_CH_IN_69,PASS_0_TR_SAR_CH_IN_70,PASS_0_TR_SAR_CH_IN_71,PASS_0_TR_SAR_CH_IN_72,PASS_0_TR_SAR_CH_IN_73,PASS_0_TR_SAR_CH_IN_74,PASS_0_TR_SAR_CH_IN_75,PASS_0_TR_SAR_CH_IN_76,PASS_0_TR_SAR_CH_IN_77,PASS_0_TR_SAR_CH_IN_78,PASS_0_TR_SAR_CH_IN_79,PASS_0_TR_SAR_CH_IN_80,PASS_0_TR_SAR_CH_IN_81,PASS_0_TR_SAR_CH_IN_82,PASS_0_TR_SAR_CH_IN_83,PASS_0_TR_SAR_CH_IN_84,PASS_0_TR_SAR_CH_IN_85,PASS_0_TR_SAR_CH_IN_86,PASS_0_TR_SAR_CH_IN_87,PASS_0_TR_SAR_CH_IN_88,PASS_0_TR_SAR_CH_IN_89,PASS_0_TR_SAR_CH_IN_90,PASS_0_TR_SAR_CH_IN_91,PASS_0_TR_SAR_CH_IN_92,PASS_0_TR_SAR_CH_IN_93,PASS_0_TR_SAR_CH_IN_94,PASS_0_TR_SAR_CH_IN_95
PASS.0.trigg.FROM.TR_GROUP.10.OUTPUT.signals:PASS_0_TR_DEBUG_FREEZE
PASS.0.trigg.FROM.TR_GROUP.11.OUTPUT.signals:PASS_0_TR_DEBUG_FREEZE
PASS.0.trigg.FROM.TR_GROUP.12.OUTPUT.signals:PASS_0_TR_DEBUG_FREEZE
PASS.0.trigg.INPUT.TR_DEBUG_FREEZE.signal:PASS_0_TR_DEBUG_FREEZE
PASS.0.trigg.INPUT.TR_SAR_CH_IN.0.signal:PASS_0_TR_SAR_CH_IN_0
PASS.0.trigg.INPUT.TR_SAR_CH_IN.1.signal:PASS_0_TR_SAR_CH_IN_1
PASS.0.trigg.INPUT.TR_SAR_CH_IN.2.signal:PASS_0_TR_SAR_CH_IN_2
PASS.0.trigg.INPUT.TR_SAR_CH_IN.3.signal:PASS_0_TR_SAR_CH_IN_3
PASS.0.trigg.INPUT.TR_SAR_CH_IN.4.signal:PASS_0_TR_SAR_CH_IN_4
PASS.0.trigg.INPUT.TR_SAR_CH_IN.5.signal:PASS_0_TR_SAR_CH_IN_5
PASS.0.trigg.INPUT.TR_SAR_CH_IN.6.signal:PASS_0_TR_SAR_CH_IN_6
PASS.0.trigg.INPUT.TR_SAR_CH_IN.7.signal:PASS_0_TR_SAR_CH_IN_7
PASS.0.trigg.INPUT.TR_SAR_CH_IN.8.signal:PASS_0_TR_SAR_CH_IN_8
PASS.0.trigg.INPUT.TR_SAR_CH_IN.9.signal:PASS_0_TR_SAR_CH_IN_9
PASS.0.trigg.INPUT.TR_SAR_CH_IN.10.signal:PASS_0_TR_SAR_CH_IN_10
PASS.0.trigg.INPUT.TR_SAR_CH_IN.11.signal:PASS_0_TR_SAR_CH_IN_11
PASS.0.trigg.INPUT.TR_SAR_CH_IN.12.signal:PASS_0_TR_SAR_CH_IN_12
PASS.0.trigg.INPUT.TR_SAR_CH_IN.13.signal:PASS_0_TR_SAR_CH_IN_13
PASS.0.trigg.INPUT.TR_SAR_CH_IN.14.signal:PASS_0_TR_SAR_CH_IN_14
PASS.0.trigg.INPUT.TR_SAR_CH_IN.15.signal:PASS_0_TR_SAR_CH_IN_15
PASS.0.trigg.INPUT.TR_SAR_CH_IN.16.signal:PASS_0_TR_SAR_CH_IN_16
PASS.0.trigg.INPUT.TR_SAR_CH_IN.17.signal:PASS_0_TR_SAR_CH_IN_17
PASS.0.trigg.INPUT.TR_SAR_CH_IN.18.signal:PASS_0_TR_SAR_CH_IN_18
PASS.0.trigg.INPUT.TR_SAR_CH_IN.19.signal:PASS_0_TR_SAR_CH_IN_19
PASS.0.trigg.INPUT.TR_SAR_CH_IN.20.signal:PASS_0_TR_SAR_CH_IN_20
PASS.0.trigg.INPUT.TR_SAR_CH_IN.21.signal:PASS_0_TR_SAR_CH_IN_21
PASS.0.trigg.INPUT.TR_SAR_CH_IN.22.signal:PASS_0_TR_SAR_CH_IN_22
PASS.0.trigg.INPUT.TR_SAR_CH_IN.23.signal:PASS_0_TR_SAR_CH_IN_23
PASS.0.trigg.INPUT.TR_SAR_CH_IN.24.signal:PASS_0_TR_SAR_CH_IN_24
PASS.0.trigg.INPUT.TR_SAR_CH_IN.25.signal:PASS_0_TR_SAR_CH_IN_25
PASS.0.trigg.INPUT.TR_SAR_CH_IN.26.signal:PASS_0_TR_SAR_CH_IN_26
PASS.0.trigg.INPUT.TR_SAR_CH_IN.27.signal:PASS_0_TR_SAR_CH_IN_27
PASS.0.trigg.INPUT.TR_SAR_CH_IN.28.signal:PASS_0_TR_SAR_CH_IN_28
PASS.0.trigg.INPUT.TR_SAR_CH_IN.29.signal:PASS_0_TR_SAR_CH_IN_29
PASS.0.trigg.INPUT.TR_SAR_CH_IN.30.signal:PASS_0_TR_SAR_CH_IN_30
PASS.0.trigg.INPUT.TR_SAR_CH_IN.31.signal:PASS_0_TR_SAR_CH_IN_31
PASS.0.trigg.INPUT.TR_SAR_CH_IN.32.signal:PASS_0_TR_SAR_CH_IN_32
PASS.0.trigg.INPUT.TR_SAR_CH_IN.33.signal:PASS_0_TR_SAR_CH_IN_33
PASS.0.trigg.INPUT.TR_SAR_CH_IN.34.signal:PASS_0_TR_SAR_CH_IN_34
PASS.0.trigg.INPUT.TR_SAR_CH_IN.35.signal:PASS_0_TR_SAR_CH_IN_35
PASS.0.trigg.INPUT.TR_SAR_CH_IN.36.signal:PASS_0_TR_SAR_CH_IN_36
PASS.0.trigg.INPUT.TR_SAR_CH_IN.37.signal:PASS_0_TR_SAR_CH_IN_37
PASS.0.trigg.INPUT.TR_SAR_CH_IN.38.signal:PASS_0_TR_SAR_CH_IN_38
PASS.0.trigg.INPUT.TR_SAR_CH_IN.39.signal:PASS_0_TR_SAR_CH_IN_39
PASS.0.trigg.INPUT.TR_SAR_CH_IN.40.signal:PASS_0_TR_SAR_CH_IN_40
PASS.0.trigg.INPUT.TR_SAR_CH_IN.41.signal:PASS_0_TR_SAR_CH_IN_41
PASS.0.trigg.INPUT.TR_SAR_CH_IN.42.signal:PASS_0_TR_SAR_CH_IN_42
PASS.0.trigg.INPUT.TR_SAR_CH_IN.43.signal:PASS_0_TR_SAR_CH_IN_43
PASS.0.trigg.INPUT.TR_SAR_CH_IN.44.signal:PASS_0_TR_SAR_CH_IN_44
PASS.0.trigg.INPUT.TR_SAR_CH_IN.45.signal:PASS_0_TR_SAR_CH_IN_45
PASS.0.trigg.INPUT.TR_SAR_CH_IN.46.signal:PASS_0_TR_SAR_CH_IN_46
PASS.0.trigg.INPUT.TR_SAR_CH_IN.47.signal:PASS_0_TR_SAR_CH_IN_47
PASS.0.trigg.INPUT.TR_SAR_CH_IN.48.signal:PASS_0_TR_SAR_CH_IN_48
PASS.0.trigg.INPUT.TR_SAR_CH_IN.49.signal:PASS_0_TR_SAR_CH_IN_49
PASS.0.trigg.INPUT.TR_SAR_CH_IN.50.signal:PASS_0_TR_SAR_CH_IN_50
PASS.0.trigg.INPUT.TR_SAR_CH_IN.51.signal:PASS_0_TR_SAR_CH_IN_51
PASS.0.trigg.INPUT.TR_SAR_CH_IN.52.signal:PASS_0_TR_SAR_CH_IN_52
PASS.0.trigg.INPUT.TR_SAR_CH_IN.53.signal:PASS_0_TR_SAR_CH_IN_53
PASS.0.trigg.INPUT.TR_SAR_CH_IN.54.signal:PASS_0_TR_SAR_CH_IN_54
PASS.0.trigg.INPUT.TR_SAR_CH_IN.55.signal:PASS_0_TR_SAR_CH_IN_55
PASS.0.trigg.INPUT.TR_SAR_CH_IN.56.signal:PASS_0_TR_SAR_CH_IN_56
PASS.0.trigg.INPUT.TR_SAR_CH_IN.57.signal:PASS_0_TR_SAR_CH_IN_57
PASS.0.trigg.INPUT.TR_SAR_CH_IN.58.signal:PASS_0_TR_SAR_CH_IN_58
PASS.0.trigg.INPUT.TR_SAR_CH_IN.59.signal:PASS_0_TR_SAR_CH_IN_59
PASS.0.trigg.INPUT.TR_SAR_CH_IN.60.signal:PASS_0_TR_SAR_CH_IN_60
PASS.0.trigg.INPUT.TR_SAR_CH_IN.61.signal:PASS_0_TR_SAR_CH_IN_61
PASS.0.trigg.INPUT.TR_SAR_CH_IN.62.signal:PASS_0_TR_SAR_CH_IN_62
PASS.0.trigg.INPUT.TR_SAR_CH_IN.63.signal:PASS_0_TR_SAR_CH_IN_63
PASS.0.trigg.INPUT.TR_SAR_CH_IN.64.signal:PASS_0_TR_SAR_CH_IN_64
PASS.0.trigg.INPUT.TR_SAR_CH_IN.65.signal:PASS_0_TR_SAR_CH_IN_65
PASS.0.trigg.INPUT.TR_SAR_CH_IN.66.signal:PASS_0_TR_SAR_CH_IN_66
PASS.0.trigg.INPUT.TR_SAR_CH_IN.67.signal:PASS_0_TR_SAR_CH_IN_67
PASS.0.trigg.INPUT.TR_SAR_CH_IN.68.signal:PASS_0_TR_SAR_CH_IN_68
PASS.0.trigg.INPUT.TR_SAR_CH_IN.69.signal:PASS_0_TR_SAR_CH_IN_69
PASS.0.trigg.INPUT.TR_SAR_CH_IN.70.signal:PASS_0_TR_SAR_CH_IN_70
PASS.0.trigg.INPUT.TR_SAR_CH_IN.71.signal:PASS_0_TR_SAR_CH_IN_71
PASS.0.trigg.INPUT.TR_SAR_CH_IN.72.signal:PASS_0_TR_SAR_CH_IN_72
PASS.0.trigg.INPUT.TR_SAR_CH_IN.73.signal:PASS_0_TR_SAR_CH_IN_73
PASS.0.trigg.INPUT.TR_SAR_CH_IN.74.signal:PASS_0_TR_SAR_CH_IN_74
PASS.0.trigg.INPUT.TR_SAR_CH_IN.75.signal:PASS_0_TR_SAR_CH_IN_75
PASS.0.trigg.INPUT.TR_SAR_CH_IN.76.signal:PASS_0_TR_SAR_CH_IN_76
PASS.0.trigg.INPUT.TR_SAR_CH_IN.77.signal:PASS_0_TR_SAR_CH_IN_77
PASS.0.trigg.INPUT.TR_SAR_CH_IN.78.signal:PASS_0_TR_SAR_CH_IN_78
PASS.0.trigg.INPUT.TR_SAR_CH_IN.79.signal:PASS_0_TR_SAR_CH_IN_79
PASS.0.trigg.INPUT.TR_SAR_CH_IN.80.signal:PASS_0_TR_SAR_CH_IN_80
PASS.0.trigg.INPUT.TR_SAR_CH_IN.81.signal:PASS_0_TR_SAR_CH_IN_81
PASS.0.trigg.INPUT.TR_SAR_CH_IN.82.signal:PASS_0_TR_SAR_CH_IN_82
PASS.0.trigg.INPUT.TR_SAR_CH_IN.83.signal:PASS_0_TR_SAR_CH_IN_83
PASS.0.trigg.INPUT.TR_SAR_CH_IN.84.signal:PASS_0_TR_SAR_CH_IN_84
PASS.0.trigg.INPUT.TR_SAR_CH_IN.85.signal:PASS_0_TR_SAR_CH_IN_85
PASS.0.trigg.INPUT.TR_SAR_CH_IN.86.signal:PASS_0_TR_SAR_CH_IN_86
PASS.0.trigg.INPUT.TR_SAR_CH_IN.87.signal:PASS_0_TR_SAR_CH_IN_87
PASS.0.trigg.INPUT.TR_SAR_CH_IN.88.signal:PASS_0_TR_SAR_CH_IN_88
PASS.0.trigg.INPUT.TR_SAR_CH_IN.89.signal:PASS_0_TR_SAR_CH_IN_89
PASS.0.trigg.INPUT.TR_SAR_CH_IN.90.signal:PASS_0_TR_SAR_CH_IN_90
PASS.0.trigg.INPUT.TR_SAR_CH_IN.91.signal:PASS_0_TR_SAR_CH_IN_91
PASS.0.trigg.INPUT.TR_SAR_CH_IN.92.signal:PASS_0_TR_SAR_CH_IN_92
PASS.0.trigg.INPUT.TR_SAR_CH_IN.93.signal:PASS_0_TR_SAR_CH_IN_93
PASS.0.trigg.INPUT.TR_SAR_CH_IN.94.signal:PASS_0_TR_SAR_CH_IN_94
PASS.0.trigg.INPUT.TR_SAR_CH_IN.95.signal:PASS_0_TR_SAR_CH_IN_95
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.0.signal:PASS_0_TR_SAR_GEN_IN_0
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.1.signal:PASS_0_TR_SAR_GEN_IN_1
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.2.signal:PASS_0_TR_SAR_GEN_IN_2
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.3.signal:PASS_0_TR_SAR_GEN_IN_3
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.4.signal:PASS_0_TR_SAR_GEN_IN_4
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.5.signal:PASS_0_TR_SAR_GEN_IN_5
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.6.signal:PASS_0_TR_SAR_GEN_IN_6
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.7.signal:PASS_0_TR_SAR_GEN_IN_7
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.8.signal:PASS_0_TR_SAR_GEN_IN_8
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.9.signal:PASS_0_TR_SAR_GEN_IN_9
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.10.signal:PASS_0_TR_SAR_GEN_IN_10
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.11.signal:PASS_0_TR_SAR_GEN_IN_11
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.0.signal:PASS_0_TR_SAR_CH_DONE_0
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.1.signal:PASS_0_TR_SAR_CH_DONE_1
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.2.signal:PASS_0_TR_SAR_CH_DONE_2
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.3.signal:PASS_0_TR_SAR_CH_DONE_3
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.4.signal:PASS_0_TR_SAR_CH_DONE_4
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.5.signal:PASS_0_TR_SAR_CH_DONE_5
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.6.signal:PASS_0_TR_SAR_CH_DONE_6
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.7.signal:PASS_0_TR_SAR_CH_DONE_7
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.8.signal:PASS_0_TR_SAR_CH_DONE_8
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.9.signal:PASS_0_TR_SAR_CH_DONE_9
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.10.signal:PASS_0_TR_SAR_CH_DONE_10
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.11.signal:PASS_0_TR_SAR_CH_DONE_11
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.12.signal:PASS_0_TR_SAR_CH_DONE_12
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.13.signal:PASS_0_TR_SAR_CH_DONE_13
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.14.signal:PASS_0_TR_SAR_CH_DONE_14
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.15.signal:PASS_0_TR_SAR_CH_DONE_15
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.16.signal:PASS_0_TR_SAR_CH_DONE_16
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.17.signal:PASS_0_TR_SAR_CH_DONE_17
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.18.signal:PASS_0_TR_SAR_CH_DONE_18
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.19.signal:PASS_0_TR_SAR_CH_DONE_19
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.20.signal:PASS_0_TR_SAR_CH_DONE_20
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.21.signal:PASS_0_TR_SAR_CH_DONE_21
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.22.signal:PASS_0_TR_SAR_CH_DONE_22
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.23.signal:PASS_0_TR_SAR_CH_DONE_23
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.24.signal:PASS_0_TR_SAR_CH_DONE_24
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.25.signal:PASS_0_TR_SAR_CH_DONE_25
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.26.signal:PASS_0_TR_SAR_CH_DONE_26
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.27.signal:PASS_0_TR_SAR_CH_DONE_27
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.28.signal:PASS_0_TR_SAR_CH_DONE_28
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.29.signal:PASS_0_TR_SAR_CH_DONE_29
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.30.signal:PASS_0_TR_SAR_CH_DONE_30
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.31.signal:PASS_0_TR_SAR_CH_DONE_31
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.32.signal:PASS_0_TR_SAR_CH_DONE_32
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.33.signal:PASS_0_TR_SAR_CH_DONE_33
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.34.signal:PASS_0_TR_SAR_CH_DONE_34
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.35.signal:PASS_0_TR_SAR_CH_DONE_35
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.36.signal:PASS_0_TR_SAR_CH_DONE_36
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.37.signal:PASS_0_TR_SAR_CH_DONE_37
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.38.signal:PASS_0_TR_SAR_CH_DONE_38
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.39.signal:PASS_0_TR_SAR_CH_DONE_39
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.40.signal:PASS_0_TR_SAR_CH_DONE_40
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.41.signal:PASS_0_TR_SAR_CH_DONE_41
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.42.signal:PASS_0_TR_SAR_CH_DONE_42
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.43.signal:PASS_0_TR_SAR_CH_DONE_43
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.44.signal:PASS_0_TR_SAR_CH_DONE_44
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.45.signal:PASS_0_TR_SAR_CH_DONE_45
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.46.signal:PASS_0_TR_SAR_CH_DONE_46
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.47.signal:PASS_0_TR_SAR_CH_DONE_47
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.48.signal:PASS_0_TR_SAR_CH_DONE_48
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.49.signal:PASS_0_TR_SAR_CH_DONE_49
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.50.signal:PASS_0_TR_SAR_CH_DONE_50
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.51.signal:PASS_0_TR_SAR_CH_DONE_51
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.52.signal:PASS_0_TR_SAR_CH_DONE_52
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.53.signal:PASS_0_TR_SAR_CH_DONE_53
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.54.signal:PASS_0_TR_SAR_CH_DONE_54
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.55.signal:PASS_0_TR_SAR_CH_DONE_55
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.56.signal:PASS_0_TR_SAR_CH_DONE_56
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.57.signal:PASS_0_TR_SAR_CH_DONE_57
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.58.signal:PASS_0_TR_SAR_CH_DONE_58
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.59.signal:PASS_0_TR_SAR_CH_DONE_59
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.60.signal:PASS_0_TR_SAR_CH_DONE_60
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.61.signal:PASS_0_TR_SAR_CH_DONE_61
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.62.signal:PASS_0_TR_SAR_CH_DONE_62
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.63.signal:PASS_0_TR_SAR_CH_DONE_63
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.64.signal:PASS_0_TR_SAR_CH_DONE_64
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.65.signal:PASS_0_TR_SAR_CH_DONE_65
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.66.signal:PASS_0_TR_SAR_CH_DONE_66
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.67.signal:PASS_0_TR_SAR_CH_DONE_67
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.68.signal:PASS_0_TR_SAR_CH_DONE_68
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.69.signal:PASS_0_TR_SAR_CH_DONE_69
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.70.signal:PASS_0_TR_SAR_CH_DONE_70
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.71.signal:PASS_0_TR_SAR_CH_DONE_71
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.72.signal:PASS_0_TR_SAR_CH_DONE_72
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.73.signal:PASS_0_TR_SAR_CH_DONE_73
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.74.signal:PASS_0_TR_SAR_CH_DONE_74
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.75.signal:PASS_0_TR_SAR_CH_DONE_75
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.76.signal:PASS_0_TR_SAR_CH_DONE_76
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.77.signal:PASS_0_TR_SAR_CH_DONE_77
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.78.signal:PASS_0_TR_SAR_CH_DONE_78
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.79.signal:PASS_0_TR_SAR_CH_DONE_79
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.80.signal:PASS_0_TR_SAR_CH_DONE_80
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.81.signal:PASS_0_TR_SAR_CH_DONE_81
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.82.signal:PASS_0_TR_SAR_CH_DONE_82
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.83.signal:PASS_0_TR_SAR_CH_DONE_83
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.84.signal:PASS_0_TR_SAR_CH_DONE_84
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.85.signal:PASS_0_TR_SAR_CH_DONE_85
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.86.signal:PASS_0_TR_SAR_CH_DONE_86
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.87.signal:PASS_0_TR_SAR_CH_DONE_87
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.88.signal:PASS_0_TR_SAR_CH_DONE_88
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.89.signal:PASS_0_TR_SAR_CH_DONE_89
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.90.signal:PASS_0_TR_SAR_CH_DONE_90
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.91.signal:PASS_0_TR_SAR_CH_DONE_91
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.92.signal:PASS_0_TR_SAR_CH_DONE_92
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.93.signal:PASS_0_TR_SAR_CH_DONE_93
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.94.signal:PASS_0_TR_SAR_CH_DONE_94
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.95.signal:PASS_0_TR_SAR_CH_DONE_95
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.0.signal:PASS_0_TR_SAR_CH_RANGEVIO_0
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.1.signal:PASS_0_TR_SAR_CH_RANGEVIO_1
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.2.signal:PASS_0_TR_SAR_CH_RANGEVIO_2
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.3.signal:PASS_0_TR_SAR_CH_RANGEVIO_3
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.4.signal:PASS_0_TR_SAR_CH_RANGEVIO_4
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.5.signal:PASS_0_TR_SAR_CH_RANGEVIO_5
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.6.signal:PASS_0_TR_SAR_CH_RANGEVIO_6
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.7.signal:PASS_0_TR_SAR_CH_RANGEVIO_7
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.8.signal:PASS_0_TR_SAR_CH_RANGEVIO_8
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.9.signal:PASS_0_TR_SAR_CH_RANGEVIO_9
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.10.signal:PASS_0_TR_SAR_CH_RANGEVIO_10
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.11.signal:PASS_0_TR_SAR_CH_RANGEVIO_11
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.12.signal:PASS_0_TR_SAR_CH_RANGEVIO_12
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.13.signal:PASS_0_TR_SAR_CH_RANGEVIO_13
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.14.signal:PASS_0_TR_SAR_CH_RANGEVIO_14
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.15.signal:PASS_0_TR_SAR_CH_RANGEVIO_15
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.16.signal:PASS_0_TR_SAR_CH_RANGEVIO_16
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.17.signal:PASS_0_TR_SAR_CH_RANGEVIO_17
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.18.signal:PASS_0_TR_SAR_CH_RANGEVIO_18
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.19.signal:PASS_0_TR_SAR_CH_RANGEVIO_19
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.20.signal:PASS_0_TR_SAR_CH_RANGEVIO_20
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.21.signal:PASS_0_TR_SAR_CH_RANGEVIO_21
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.22.signal:PASS_0_TR_SAR_CH_RANGEVIO_22
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.23.signal:PASS_0_TR_SAR_CH_RANGEVIO_23
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.24.signal:PASS_0_TR_SAR_CH_RANGEVIO_24
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.25.signal:PASS_0_TR_SAR_CH_RANGEVIO_25
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.26.signal:PASS_0_TR_SAR_CH_RANGEVIO_26
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.27.signal:PASS_0_TR_SAR_CH_RANGEVIO_27
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.28.signal:PASS_0_TR_SAR_CH_RANGEVIO_28
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.29.signal:PASS_0_TR_SAR_CH_RANGEVIO_29
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.30.signal:PASS_0_TR_SAR_CH_RANGEVIO_30
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.31.signal:PASS_0_TR_SAR_CH_RANGEVIO_31
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.32.signal:PASS_0_TR_SAR_CH_RANGEVIO_32
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.33.signal:PASS_0_TR_SAR_CH_RANGEVIO_33
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.34.signal:PASS_0_TR_SAR_CH_RANGEVIO_34
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.35.signal:PASS_0_TR_SAR_CH_RANGEVIO_35
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.36.signal:PASS_0_TR_SAR_CH_RANGEVIO_36
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.37.signal:PASS_0_TR_SAR_CH_RANGEVIO_37
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.38.signal:PASS_0_TR_SAR_CH_RANGEVIO_38
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.39.signal:PASS_0_TR_SAR_CH_RANGEVIO_39
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.40.signal:PASS_0_TR_SAR_CH_RANGEVIO_40
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.41.signal:PASS_0_TR_SAR_CH_RANGEVIO_41
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.42.signal:PASS_0_TR_SAR_CH_RANGEVIO_42
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.43.signal:PASS_0_TR_SAR_CH_RANGEVIO_43
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.44.signal:PASS_0_TR_SAR_CH_RANGEVIO_44
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.45.signal:PASS_0_TR_SAR_CH_RANGEVIO_45
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.46.signal:PASS_0_TR_SAR_CH_RANGEVIO_46
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.47.signal:PASS_0_TR_SAR_CH_RANGEVIO_47
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.48.signal:PASS_0_TR_SAR_CH_RANGEVIO_48
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.49.signal:PASS_0_TR_SAR_CH_RANGEVIO_49
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.50.signal:PASS_0_TR_SAR_CH_RANGEVIO_50
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.51.signal:PASS_0_TR_SAR_CH_RANGEVIO_51
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.52.signal:PASS_0_TR_SAR_CH_RANGEVIO_52
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.53.signal:PASS_0_TR_SAR_CH_RANGEVIO_53
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.54.signal:PASS_0_TR_SAR_CH_RANGEVIO_54
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.55.signal:PASS_0_TR_SAR_CH_RANGEVIO_55
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.56.signal:PASS_0_TR_SAR_CH_RANGEVIO_56
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.57.signal:PASS_0_TR_SAR_CH_RANGEVIO_57
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.58.signal:PASS_0_TR_SAR_CH_RANGEVIO_58
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.59.signal:PASS_0_TR_SAR_CH_RANGEVIO_59
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.60.signal:PASS_0_TR_SAR_CH_RANGEVIO_60
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.61.signal:PASS_0_TR_SAR_CH_RANGEVIO_61
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.62.signal:PASS_0_TR_SAR_CH_RANGEVIO_62
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.63.signal:PASS_0_TR_SAR_CH_RANGEVIO_63
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.64.signal:PASS_0_TR_SAR_CH_RANGEVIO_64
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.65.signal:PASS_0_TR_SAR_CH_RANGEVIO_65
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.66.signal:PASS_0_TR_SAR_CH_RANGEVIO_66
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.67.signal:PASS_0_TR_SAR_CH_RANGEVIO_67
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.68.signal:PASS_0_TR_SAR_CH_RANGEVIO_68
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.69.signal:PASS_0_TR_SAR_CH_RANGEVIO_69
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.70.signal:PASS_0_TR_SAR_CH_RANGEVIO_70
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.71.signal:PASS_0_TR_SAR_CH_RANGEVIO_71
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.72.signal:PASS_0_TR_SAR_CH_RANGEVIO_72
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.73.signal:PASS_0_TR_SAR_CH_RANGEVIO_73
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.74.signal:PASS_0_TR_SAR_CH_RANGEVIO_74
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.75.signal:PASS_0_TR_SAR_CH_RANGEVIO_75
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.76.signal:PASS_0_TR_SAR_CH_RANGEVIO_76
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.77.signal:PASS_0_TR_SAR_CH_RANGEVIO_77
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.78.signal:PASS_0_TR_SAR_CH_RANGEVIO_78
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.79.signal:PASS_0_TR_SAR_CH_RANGEVIO_79
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.80.signal:PASS_0_TR_SAR_CH_RANGEVIO_80
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.81.signal:PASS_0_TR_SAR_CH_RANGEVIO_81
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.82.signal:PASS_0_TR_SAR_CH_RANGEVIO_82
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.83.signal:PASS_0_TR_SAR_CH_RANGEVIO_83
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.84.signal:PASS_0_TR_SAR_CH_RANGEVIO_84
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.85.signal:PASS_0_TR_SAR_CH_RANGEVIO_85
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.86.signal:PASS_0_TR_SAR_CH_RANGEVIO_86
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.87.signal:PASS_0_TR_SAR_CH_RANGEVIO_87
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.88.signal:PASS_0_TR_SAR_CH_RANGEVIO_88
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.89.signal:PASS_0_TR_SAR_CH_RANGEVIO_89
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.90.signal:PASS_0_TR_SAR_CH_RANGEVIO_90
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.91.signal:PASS_0_TR_SAR_CH_RANGEVIO_91
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.92.signal:PASS_0_TR_SAR_CH_RANGEVIO_92
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.93.signal:PASS_0_TR_SAR_CH_RANGEVIO_93
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.94.signal:PASS_0_TR_SAR_CH_RANGEVIO_94
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.95.signal:PASS_0_TR_SAR_CH_RANGEVIO_95
PASS.0.trigg.OUTPUT.TR_SAR_GEN_OUT.0.signal:PASS_0_TR_SAR_GEN_OUT_0
PASS.0.trigg.OUTPUT.TR_SAR_GEN_OUT.1.signal:PASS_0_TR_SAR_GEN_OUT_1
PASS.0.trigg.OUTPUT.TR_SAR_GEN_OUT.2.signal:PASS_0_TR_SAR_GEN_OUT_2
PASS.0.trigg.OUTPUT.TR_SAR_GEN_OUT.3.signal:PASS_0_TR_SAR_GEN_OUT_3
PASS.0.trigg.OUTPUT.TR_SAR_GEN_OUT.4.signal:PASS_0_TR_SAR_GEN_OUT_4
PASS.0.trigg.OUTPUT.TR_SAR_GEN_OUT.5.signal:PASS_0_TR_SAR_GEN_OUT_5
PASS.0.trigg.TO.CPUSS.DW0_TR_IN.signals:PASS_0_TR_SAR_CH_DONE_0,PASS_0_TR_SAR_CH_DONE_1,PASS_0_TR_SAR_CH_DONE_2,PASS_0_TR_SAR_CH_DONE_3,PASS_0_TR_SAR_CH_DONE_4,PASS_0_TR_SAR_CH_DONE_5,PASS_0_TR_SAR_CH_DONE_6,PASS_0_TR_SAR_CH_DONE_7,PASS_0_TR_SAR_CH_DONE_8,PASS_0_TR_SAR_CH_DONE_9,PASS_0_TR_SAR_CH_DONE_10,PASS_0_TR_SAR_CH_DONE_11,PASS_0_TR_SAR_CH_DONE_12,PASS_0_TR_SAR_CH_DONE_13,PASS_0_TR_SAR_CH_DONE_14,PASS_0_TR_SAR_CH_DONE_15,PASS_0_TR_SAR_CH_DONE_16,PASS_0_TR_SAR_CH_DONE_17,PASS_0_TR_SAR_CH_DONE_18,PASS_0_TR_SAR_CH_DONE_19,PASS_0_TR_SAR_CH_DONE_20,PASS_0_TR_SAR_CH_DONE_21,PASS_0_TR_SAR_CH_DONE_22,PASS_0_TR_SAR_CH_DONE_23,PASS_0_TR_SAR_CH_DONE_24,PASS_0_TR_SAR_CH_DONE_25,PASS_0_TR_SAR_CH_DONE_26,PASS_0_TR_SAR_CH_DONE_27,PASS_0_TR_SAR_CH_DONE_28,PASS_0_TR_SAR_CH_DONE_29,PASS_0_TR_SAR_CH_DONE_30,PASS_0_TR_SAR_CH_DONE_31,PASS_0_TR_SAR_CH_DONE_32,PASS_0_TR_SAR_CH_DONE_33,PASS_0_TR_SAR_CH_DONE_34,PASS_0_TR_SAR_CH_DONE_35,PASS_0_TR_SAR_CH_DONE_36,PASS_0_TR_SAR_CH_DONE_37,PASS_0_TR_SAR_CH_DONE_38,PASS_0_TR_SAR_CH_DONE_39,PASS_0_TR_SAR_CH_DONE_40,PASS_0_TR_SAR_CH_DONE_41,PASS_0_TR_SAR_CH_DONE_42,PASS_0_TR_SAR_CH_DONE_43,PASS_0_TR_SAR_CH_DONE_44,PASS_0_TR_SAR_CH_DONE_45,PASS_0_TR_SAR_CH_DONE_46,PASS_0_TR_SAR_CH_DONE_47,PASS_0_TR_SAR_CH_DONE_48,PASS_0_TR_SAR_CH_DONE_49,PASS_0_TR_SAR_CH_DONE_50,PASS_0_TR_SAR_CH_DONE_51,PASS_0_TR_SAR_CH_DONE_52,PASS_0_TR_SAR_CH_DONE_53,PASS_0_TR_SAR_CH_DONE_54,PASS_0_TR_SAR_CH_DONE_55,PASS_0_TR_SAR_CH_DONE_56,PASS_0_TR_SAR_CH_DONE_57,PASS_0_TR_SAR_CH_DONE_58,PASS_0_TR_SAR_CH_DONE_59,PASS_0_TR_SAR_CH_DONE_60,PASS_0_TR_SAR_CH_DONE_61,PASS_0_TR_SAR_CH_DONE_62,PASS_0_TR_SAR_CH_DONE_63,PASS_0_TR_SAR_CH_DONE_64,PASS_0_TR_SAR_CH_DONE_65,PASS_0_TR_SAR_CH_DONE_66,PASS_0_TR_SAR_CH_DONE_67,PASS_0_TR_SAR_CH_DONE_68,PASS_0_TR_SAR_CH_DONE_69,PASS_0_TR_SAR_CH_DONE_70,PASS_0_TR_SAR_CH_DONE_71,PASS_0_TR_SAR_CH_DONE_72,PASS_0_TR_SAR_CH_DONE_73,PASS_0_TR_SAR_CH_DONE_74,PASS_0_TR_SAR_CH_DONE_75,PASS_0_TR_SAR_CH_DONE_76,PASS_0_TR_SAR_CH_DONE_77,PASS_0_TR_SAR_CH_DONE_78,PASS_0_TR_SAR_CH_DONE_79,PASS_0_TR_SAR_CH_DONE_80,PASS_0_TR_SAR_CH_DONE_81,PASS_0_TR_SAR_CH_DONE_82,PASS_0_TR_SAR_CH_DONE_83,PASS_0_TR_SAR_CH_DONE_84,PASS_0_TR_SAR_CH_DONE_85,PASS_0_TR_SAR_CH_DONE_86,PASS_0_TR_SAR_CH_DONE_87,PASS_0_TR_SAR_CH_DONE_88,PASS_0_TR_SAR_CH_DONE_89,PASS_0_TR_SAR_CH_DONE_90,PASS_0_TR_SAR_CH_DONE_91,PASS_0_TR_SAR_CH_DONE_92,PASS_0_TR_SAR_CH_DONE_93,PASS_0_TR_SAR_CH_DONE_94,PASS_0_TR_SAR_CH_DONE_95,PASS_0_TR_SAR_GEN_OUT_0,PASS_0_TR_SAR_GEN_OUT_1,PASS_0_TR_SAR_GEN_OUT_2,PASS_0_TR_SAR_GEN_OUT_3,PASS_0_TR_SAR_GEN_OUT_4,PASS_0_TR_SAR_GEN_OUT_5
PASS.0.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:PASS_0_TR_SAR_GEN_OUT_0,PASS_0_TR_SAR_GEN_OUT_1,PASS_0_TR_SAR_GEN_OUT_2,PASS_0_TR_SAR_GEN_OUT_3,PASS_0_TR_SAR_GEN_OUT_4,PASS_0_TR_SAR_GEN_OUT_5
PASS.0.trigg.TO.TCPWM.1.TR_ONE_CNT_IN.signals:PASS_0_TR_SAR_CH_RANGEVIO_0,PASS_0_TR_SAR_CH_RANGEVIO_1,PASS_0_TR_SAR_CH_RANGEVIO_2,PASS_0_TR_SAR_CH_RANGEVIO_3,PASS_0_TR_SAR_CH_RANGEVIO_4,PASS_0_TR_SAR_CH_RANGEVIO_5,PASS_0_TR_SAR_CH_RANGEVIO_6,PASS_0_TR_SAR_CH_RANGEVIO_7,PASS_0_TR_SAR_CH_RANGEVIO_8,PASS_0_TR_SAR_CH_RANGEVIO_9,PASS_0_TR_SAR_CH_RANGEVIO_10,PASS_0_TR_SAR_CH_RANGEVIO_11,PASS_0_TR_SAR_CH_RANGEVIO_12,PASS_0_TR_SAR_CH_RANGEVIO_13,PASS_0_TR_SAR_CH_RANGEVIO_14,PASS_0_TR_SAR_CH_RANGEVIO_15,PASS_0_TR_SAR_CH_RANGEVIO_16,PASS_0_TR_SAR_CH_RANGEVIO_17,PASS_0_TR_SAR_CH_RANGEVIO_18,PASS_0_TR_SAR_CH_RANGEVIO_19,PASS_0_TR_SAR_CH_RANGEVIO_20,PASS_0_TR_SAR_CH_RANGEVIO_21,PASS_0_TR_SAR_CH_RANGEVIO_22,PASS_0_TR_SAR_CH_RANGEVIO_23,PASS_0_TR_SAR_CH_RANGEVIO_24,PASS_0_TR_SAR_CH_RANGEVIO_25,PASS_0_TR_SAR_CH_RANGEVIO_26,PASS_0_TR_SAR_CH_RANGEVIO_27,PASS_0_TR_SAR_CH_RANGEVIO_28,PASS_0_TR_SAR_CH_RANGEVIO_29,PASS_0_TR_SAR_CH_RANGEVIO_30,PASS_0_TR_SAR_CH_RANGEVIO_31,PASS_0_TR_SAR_CH_RANGEVIO_32,PASS_0_TR_SAR_CH_RANGEVIO_33,PASS_0_TR_SAR_CH_RANGEVIO_34,PASS_0_TR_SAR_CH_RANGEVIO_35,PASS_0_TR_SAR_CH_RANGEVIO_36,PASS_0_TR_SAR_CH_RANGEVIO_37,PASS_0_TR_SAR_CH_RANGEVIO_38,PASS_0_TR_SAR_CH_RANGEVIO_39,PASS_0_TR_SAR_CH_RANGEVIO_40,PASS_0_TR_SAR_CH_RANGEVIO_41,PASS_0_TR_SAR_CH_RANGEVIO_42,PASS_0_TR_SAR_CH_RANGEVIO_43,PASS_0_TR_SAR_CH_RANGEVIO_44,PASS_0_TR_SAR_CH_RANGEVIO_45,PASS_0_TR_SAR_CH_RANGEVIO_46,PASS_0_TR_SAR_CH_RANGEVIO_47,PASS_0_TR_SAR_CH_RANGEVIO_48,PASS_0_TR_SAR_CH_RANGEVIO_49,PASS_0_TR_SAR_CH_RANGEVIO_50,PASS_0_TR_SAR_CH_RANGEVIO_51,PASS_0_TR_SAR_CH_RANGEVIO_52,PASS_0_TR_SAR_CH_RANGEVIO_53,PASS_0_TR_SAR_CH_RANGEVIO_54,PASS_0_TR_SAR_CH_RANGEVIO_55,PASS_0_TR_SAR_CH_RANGEVIO_56,PASS_0_TR_SAR_CH_RANGEVIO_57,PASS_0_TR_SAR_CH_RANGEVIO_58,PASS_0_TR_SAR_CH_RANGEVIO_59,PASS_0_TR_SAR_CH_RANGEVIO_60,PASS_0_TR_SAR_CH_RANGEVIO_61,PASS_0_TR_SAR_CH_RANGEVIO_62,PASS_0_TR_SAR_CH_RANGEVIO_63,PASS_0_TR_SAR_CH_RANGEVIO_64,PASS_0_TR_SAR_CH_RANGEVIO_65,PASS_0_TR_SAR_CH_RANGEVIO_66,PASS_0_TR_SAR_CH_RANGEVIO_67,PASS_0_TR_SAR_CH_RANGEVIO_68,PASS_0_TR_SAR_CH_RANGEVIO_69,PASS_0_TR_SAR_CH_RANGEVIO_70,PASS_0_TR_SAR_CH_RANGEVIO_71,PASS_0_TR_SAR_CH_RANGEVIO_72,PASS_0_TR_SAR_CH_RANGEVIO_73,PASS_0_TR_SAR_CH_RANGEVIO_74,PASS_0_TR_SAR_CH_RANGEVIO_75,PASS_0_TR_SAR_CH_RANGEVIO_76,PASS_0_TR_SAR_CH_RANGEVIO_77,PASS_0_TR_SAR_CH_RANGEVIO_78,PASS_0_TR_SAR_CH_RANGEVIO_79,PASS_0_TR_SAR_CH_RANGEVIO_80,PASS_0_TR_SAR_CH_RANGEVIO_81,PASS_0_TR_SAR_CH_RANGEVIO_82,PASS_0_TR_SAR_CH_RANGEVIO_83,PASS_0_TR_SAR_CH_RANGEVIO_84,PASS_0_TR_SAR_CH_RANGEVIO_85,PASS_0_TR_SAR_CH_RANGEVIO_86,PASS_0_TR_SAR_CH_RANGEVIO_87,PASS_0_TR_SAR_CH_RANGEVIO_88,PASS_0_TR_SAR_CH_RANGEVIO_89,PASS_0_TR_SAR_CH_RANGEVIO_90,PASS_0_TR_SAR_CH_RANGEVIO_91,PASS_0_TR_SAR_CH_RANGEVIO_92,PASS_0_TR_SAR_CH_RANGEVIO_93,PASS_0_TR_SAR_CH_RANGEVIO_94,PASS_0_TR_SAR_CH_RANGEVIO_95
PASS.0.trigg.TO.TR_GROUP.9.INPUT.signals:PASS_0_TR_SAR_GEN_OUT_0,PASS_0_TR_SAR_GEN_OUT_1,PASS_0_TR_SAR_GEN_OUT_2,PASS_0_TR_SAR_GEN_OUT_3,PASS_0_TR_SAR_GEN_OUT_4,PASS_0_TR_SAR_GEN_OUT_5
PASS.0.CLOCK_SAR.0:PCLK_PASS0_CLOCK_SAR0
PASS.0.CLOCK_SAR.1:PCLK_PASS0_CLOCK_SAR1
PASS.0.CLOCK_SAR.2:PCLK_PASS0_CLOCK_SAR2
PASS.0.PASS_SAR.instances:0,1,2
PASS.0.PASS_SAR.0.SAR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
PASS.0.PASS_SAR.1.SAR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
PASS.0.PASS_SAR.2.SAR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
PASS.0.SAR.SAR_ADC0:1
PASS.0.SAR_ADC_NR:3
PASS.0.SAR_SLICE_NR.instances:0,1,2
PASS.0.SAR_SLICE_NR.0.SAR.SAR_ADC_PRESENT:1
PASS.0.SAR_SLICE_NR.0.SAR.SAR_AVERAGE:1
PASS.0.SAR_SLICE_NR.0.SAR.SAR_CHAN_NR:32
PASS.0.SAR_SLICE_NR.0.SAR.SAR_MUX_IN:32
PASS.0.SAR_SLICE_NR.0.SAR.SAR_PULSEDET:1
PASS.0.SAR_SLICE_NR.0.SAR.SAR_RANGEDET:1
PASS.0.SAR_SLICE_NR.1.SAR.SAR_ADC_PRESENT:1
PASS.0.SAR_SLICE_NR.1.SAR.SAR_AVERAGE:1
PASS.0.SAR_SLICE_NR.1.SAR.SAR_CHAN_NR:32
PASS.0.SAR_SLICE_NR.1.SAR.SAR_MUX_IN:32
PASS.0.SAR_SLICE_NR.1.SAR.SAR_PULSEDET:1
PASS.0.SAR_SLICE_NR.1.SAR.SAR_RANGEDET:1
PASS.0.SAR_SLICE_NR.2.SAR.SAR_ADC_PRESENT:1
PASS.0.SAR_SLICE_NR.2.SAR.SAR_AVERAGE:1
PASS.0.SAR_SLICE_NR.2.SAR.SAR_CHAN_NR:32
PASS.0.SAR_SLICE_NR.2.SAR.SAR_MUX_IN:32
PASS.0.SAR_SLICE_NR.2.SAR.SAR_PULSEDET:1
PASS.0.SAR_SLICE_NR.2.SAR.SAR_RANGEDET:1
PASS.DdcName:mxs40epass
PASS.VersionSuffix:E_phase2

################################################################################
#
# PERI
#
PERI.pins.TR_IO_INPUT:PERI_TR_IO_INPUT_0,PERI_TR_IO_INPUT_1,PERI_TR_IO_INPUT_2,PERI_TR_IO_INPUT_3,PERI_TR_IO_INPUT_4,PERI_TR_IO_INPUT_5,PERI_TR_IO_INPUT_6,PERI_TR_IO_INPUT_7,PERI_TR_IO_INPUT_8,PERI_TR_IO_INPUT_9,PERI_TR_IO_INPUT_10,PERI_TR_IO_INPUT_11,PERI_TR_IO_INPUT_12,PERI_TR_IO_INPUT_13,PERI_TR_IO_INPUT_14,PERI_TR_IO_INPUT_15,PERI_TR_IO_INPUT_16,PERI_TR_IO_INPUT_17,PERI_TR_IO_INPUT_18,PERI_TR_IO_INPUT_19,PERI_TR_IO_INPUT_20,PERI_TR_IO_INPUT_21,PERI_TR_IO_INPUT_22,PERI_TR_IO_INPUT_23,PERI_TR_IO_INPUT_24,PERI_TR_IO_INPUT_25,PERI_TR_IO_INPUT_26,PERI_TR_IO_INPUT_27,PERI_TR_IO_INPUT_28,PERI_TR_IO_INPUT_29,PERI_TR_IO_INPUT_30,PERI_TR_IO_INPUT_31,PERI_TR_IO_INPUT_34,PERI_TR_IO_INPUT_35,PERI_TR_IO_INPUT_36,PERI_TR_IO_INPUT_37,PERI_TR_IO_INPUT_38,PERI_TR_IO_INPUT_39,PERI_TR_IO_INPUT_40,PERI_TR_IO_INPUT_41,PERI_TR_IO_INPUT_42,PERI_TR_IO_INPUT_43,PERI_TR_IO_INPUT_44,PERI_TR_IO_INPUT_45,PERI_TR_IO_INPUT_46,PERI_TR_IO_INPUT_47
PERI.pins.TR_IO_OUTPUT:PERI_TR_IO_OUTPUT_0,PERI_TR_IO_OUTPUT_1
PERI.regBaseAddr:0x40000000
PERI.trigg.FROM.CPUSS.ZERO.signals:PERI_TR_DBG_FREEZE,PERI_TR_IO_OUTPUT_0,PERI_TR_IO_OUTPUT_1
PERI.trigg.FROM.TR_GROUP.10.OUTPUT.signals:PERI_TR_DBG_FREEZE,PERI_TR_IO_OUTPUT_0,PERI_TR_IO_OUTPUT_1
PERI.trigg.FROM.TR_GROUP.11.OUTPUT.signals:PERI_TR_DBG_FREEZE,PERI_TR_IO_OUTPUT_0,PERI_TR_IO_OUTPUT_1
PERI.trigg.FROM.TR_GROUP.12.OUTPUT.signals:PERI_TR_DBG_FREEZE,PERI_TR_IO_OUTPUT_0,PERI_TR_IO_OUTPUT_1
PERI.trigg.INPUT.TR_DBG_FREEZE.signal:PERI_TR_DBG_FREEZE
PERI.trigg.INPUT.TR_IO_OUTPUT.0.signal:PERI_TR_IO_OUTPUT_0
PERI.trigg.INPUT.TR_IO_OUTPUT.1.signal:PERI_TR_IO_OUTPUT_1
PERI.trigg.OUTPUT.TR_IO_INPUT.0.signal:PERI_TR_IO_INPUT_0
PERI.trigg.OUTPUT.TR_IO_INPUT.1.signal:PERI_TR_IO_INPUT_1
PERI.trigg.OUTPUT.TR_IO_INPUT.2.signal:PERI_TR_IO_INPUT_2
PERI.trigg.OUTPUT.TR_IO_INPUT.3.signal:PERI_TR_IO_INPUT_3
PERI.trigg.OUTPUT.TR_IO_INPUT.4.signal:PERI_TR_IO_INPUT_4
PERI.trigg.OUTPUT.TR_IO_INPUT.5.signal:PERI_TR_IO_INPUT_5
PERI.trigg.OUTPUT.TR_IO_INPUT.6.signal:PERI_TR_IO_INPUT_6
PERI.trigg.OUTPUT.TR_IO_INPUT.7.signal:PERI_TR_IO_INPUT_7
PERI.trigg.OUTPUT.TR_IO_INPUT.8.signal:PERI_TR_IO_INPUT_8
PERI.trigg.OUTPUT.TR_IO_INPUT.9.signal:PERI_TR_IO_INPUT_9
PERI.trigg.OUTPUT.TR_IO_INPUT.10.signal:PERI_TR_IO_INPUT_10
PERI.trigg.OUTPUT.TR_IO_INPUT.11.signal:PERI_TR_IO_INPUT_11
PERI.trigg.OUTPUT.TR_IO_INPUT.12.signal:PERI_TR_IO_INPUT_12
PERI.trigg.OUTPUT.TR_IO_INPUT.13.signal:PERI_TR_IO_INPUT_13
PERI.trigg.OUTPUT.TR_IO_INPUT.14.signal:PERI_TR_IO_INPUT_14
PERI.trigg.OUTPUT.TR_IO_INPUT.15.signal:PERI_TR_IO_INPUT_15
PERI.trigg.OUTPUT.TR_IO_INPUT.16.signal:PERI_TR_IO_INPUT_16
PERI.trigg.OUTPUT.TR_IO_INPUT.17.signal:PERI_TR_IO_INPUT_17
PERI.trigg.OUTPUT.TR_IO_INPUT.18.signal:PERI_TR_IO_INPUT_18
PERI.trigg.OUTPUT.TR_IO_INPUT.19.signal:PERI_TR_IO_INPUT_19
PERI.trigg.OUTPUT.TR_IO_INPUT.20.signal:PERI_TR_IO_INPUT_20
PERI.trigg.OUTPUT.TR_IO_INPUT.21.signal:PERI_TR_IO_INPUT_21
PERI.trigg.OUTPUT.TR_IO_INPUT.22.signal:PERI_TR_IO_INPUT_22
PERI.trigg.OUTPUT.TR_IO_INPUT.23.signal:PERI_TR_IO_INPUT_23
PERI.trigg.OUTPUT.TR_IO_INPUT.24.signal:PERI_TR_IO_INPUT_24
PERI.trigg.OUTPUT.TR_IO_INPUT.25.signal:PERI_TR_IO_INPUT_25
PERI.trigg.OUTPUT.TR_IO_INPUT.26.signal:PERI_TR_IO_INPUT_26
PERI.trigg.OUTPUT.TR_IO_INPUT.27.signal:PERI_TR_IO_INPUT_27
PERI.trigg.OUTPUT.TR_IO_INPUT.28.signal:PERI_TR_IO_INPUT_28
PERI.trigg.OUTPUT.TR_IO_INPUT.29.signal:PERI_TR_IO_INPUT_29
PERI.trigg.OUTPUT.TR_IO_INPUT.30.signal:PERI_TR_IO_INPUT_30
PERI.trigg.OUTPUT.TR_IO_INPUT.31.signal:PERI_TR_IO_INPUT_31
PERI.trigg.OUTPUT.TR_IO_INPUT.32.signal:PERI_TR_IO_INPUT_32
PERI.trigg.OUTPUT.TR_IO_INPUT.33.signal:PERI_TR_IO_INPUT_33
PERI.trigg.OUTPUT.TR_IO_INPUT.34.signal:PERI_TR_IO_INPUT_34
PERI.trigg.OUTPUT.TR_IO_INPUT.35.signal:PERI_TR_IO_INPUT_35
PERI.trigg.OUTPUT.TR_IO_INPUT.36.signal:PERI_TR_IO_INPUT_36
PERI.trigg.OUTPUT.TR_IO_INPUT.37.signal:PERI_TR_IO_INPUT_37
PERI.trigg.OUTPUT.TR_IO_INPUT.38.signal:PERI_TR_IO_INPUT_38
PERI.trigg.OUTPUT.TR_IO_INPUT.39.signal:PERI_TR_IO_INPUT_39
PERI.trigg.OUTPUT.TR_IO_INPUT.40.signal:PERI_TR_IO_INPUT_40
PERI.trigg.OUTPUT.TR_IO_INPUT.41.signal:PERI_TR_IO_INPUT_41
PERI.trigg.OUTPUT.TR_IO_INPUT.42.signal:PERI_TR_IO_INPUT_42
PERI.trigg.OUTPUT.TR_IO_INPUT.43.signal:PERI_TR_IO_INPUT_43
PERI.trigg.OUTPUT.TR_IO_INPUT.44.signal:PERI_TR_IO_INPUT_44
PERI.trigg.OUTPUT.TR_IO_INPUT.45.signal:PERI_TR_IO_INPUT_45
PERI.trigg.OUTPUT.TR_IO_INPUT.46.signal:PERI_TR_IO_INPUT_46
PERI.trigg.OUTPUT.TR_IO_INPUT.47.signal:PERI_TR_IO_INPUT_47
PERI.trigg.TO.CPUSS.DW0_TR_IN.signals:PERI_TR_IO_INPUT_0,PERI_TR_IO_INPUT_1,PERI_TR_IO_INPUT_2,PERI_TR_IO_INPUT_3,PERI_TR_IO_INPUT_4,PERI_TR_IO_INPUT_5,PERI_TR_IO_INPUT_6,PERI_TR_IO_INPUT_7,PERI_TR_IO_INPUT_8,PERI_TR_IO_INPUT_9,PERI_TR_IO_INPUT_10,PERI_TR_IO_INPUT_11,PERI_TR_IO_INPUT_12,PERI_TR_IO_INPUT_13,PERI_TR_IO_INPUT_14,PERI_TR_IO_INPUT_15,PERI_TR_IO_INPUT_16,PERI_TR_IO_INPUT_17,PERI_TR_IO_INPUT_18,PERI_TR_IO_INPUT_19,PERI_TR_IO_INPUT_20,PERI_TR_IO_INPUT_21,PERI_TR_IO_INPUT_22,PERI_TR_IO_INPUT_23
PERI.trigg.TO.CPUSS.DW1_TR_IN.signals:PERI_TR_IO_INPUT_24,PERI_TR_IO_INPUT_25,PERI_TR_IO_INPUT_26,PERI_TR_IO_INPUT_27,PERI_TR_IO_INPUT_28,PERI_TR_IO_INPUT_29,PERI_TR_IO_INPUT_30,PERI_TR_IO_INPUT_31,PERI_TR_IO_INPUT_32,PERI_TR_IO_INPUT_33,PERI_TR_IO_INPUT_34,PERI_TR_IO_INPUT_35,PERI_TR_IO_INPUT_36,PERI_TR_IO_INPUT_37,PERI_TR_IO_INPUT_38,PERI_TR_IO_INPUT_39,PERI_TR_IO_INPUT_40,PERI_TR_IO_INPUT_41,PERI_TR_IO_INPUT_42,PERI_TR_IO_INPUT_43,PERI_TR_IO_INPUT_44,PERI_TR_IO_INPUT_45,PERI_TR_IO_INPUT_46,PERI_TR_IO_INPUT_47
PERI.trigg.TO.PASS.0.TR_SAR_GEN_IN.signals:PERI_TR_IO_INPUT_0,PERI_TR_IO_INPUT_1,PERI_TR_IO_INPUT_2,PERI_TR_IO_INPUT_3,PERI_TR_IO_INPUT_4,PERI_TR_IO_INPUT_5,PERI_TR_IO_INPUT_6,PERI_TR_IO_INPUT_7
PERI.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:PERI_TR_IO_INPUT_0,PERI_TR_IO_INPUT_1,PERI_TR_IO_INPUT_2,PERI_TR_IO_INPUT_3,PERI_TR_IO_INPUT_4,PERI_TR_IO_INPUT_5,PERI_TR_IO_INPUT_6,PERI_TR_IO_INPUT_7,PERI_TR_IO_INPUT_8,PERI_TR_IO_INPUT_9,PERI_TR_IO_INPUT_10,PERI_TR_IO_INPUT_11,PERI_TR_IO_INPUT_12,PERI_TR_IO_INPUT_13,PERI_TR_IO_INPUT_14,PERI_TR_IO_INPUT_15,PERI_TR_IO_INPUT_16,PERI_TR_IO_INPUT_17,PERI_TR_IO_INPUT_18,PERI_TR_IO_INPUT_19,PERI_TR_IO_INPUT_20,PERI_TR_IO_INPUT_21,PERI_TR_IO_INPUT_22,PERI_TR_IO_INPUT_23,PERI_TR_IO_INPUT_24,PERI_TR_IO_INPUT_25,PERI_TR_IO_INPUT_26,PERI_TR_IO_INPUT_27,PERI_TR_IO_INPUT_28,PERI_TR_IO_INPUT_29,PERI_TR_IO_INPUT_30,PERI_TR_IO_INPUT_31,PERI_TR_IO_INPUT_32,PERI_TR_IO_INPUT_33,PERI_TR_IO_INPUT_34,PERI_TR_IO_INPUT_35,PERI_TR_IO_INPUT_36,PERI_TR_IO_INPUT_37,PERI_TR_IO_INPUT_38,PERI_TR_IO_INPUT_39,PERI_TR_IO_INPUT_40,PERI_TR_IO_INPUT_41,PERI_TR_IO_INPUT_42,PERI_TR_IO_INPUT_43,PERI_TR_IO_INPUT_44,PERI_TR_IO_INPUT_45,PERI_TR_IO_INPUT_46,PERI_TR_IO_INPUT_47
PERI.trigg.TO.TR_GROUP.9.INPUT.signals:PERI_TR_IO_INPUT_0,PERI_TR_IO_INPUT_1,PERI_TR_IO_INPUT_2,PERI_TR_IO_INPUT_3,PERI_TR_IO_INPUT_4,PERI_TR_IO_INPUT_5,PERI_TR_IO_INPUT_6,PERI_TR_IO_INPUT_7,PERI_TR_IO_INPUT_8,PERI_TR_IO_INPUT_9,PERI_TR_IO_INPUT_10,PERI_TR_IO_INPUT_11,PERI_TR_IO_INPUT_12,PERI_TR_IO_INPUT_13,PERI_TR_IO_INPUT_14,PERI_TR_IO_INPUT_15,PERI_TR_IO_INPUT_16,PERI_TR_IO_INPUT_17,PERI_TR_IO_INPUT_18,PERI_TR_IO_INPUT_19,PERI_TR_IO_INPUT_20,PERI_TR_IO_INPUT_21,PERI_TR_IO_INPUT_22,PERI_TR_IO_INPUT_23,PERI_TR_IO_INPUT_24,PERI_TR_IO_INPUT_25,PERI_TR_IO_INPUT_26,PERI_TR_IO_INPUT_27,PERI_TR_IO_INPUT_28,PERI_TR_IO_INPUT_29,PERI_TR_IO_INPUT_30,PERI_TR_IO_INPUT_31,PERI_TR_IO_INPUT_32,PERI_TR_IO_INPUT_33,PERI_TR_IO_INPUT_34,PERI_TR_IO_INPUT_35,PERI_TR_IO_INPUT_36,PERI_TR_IO_INPUT_37,PERI_TR_IO_INPUT_38,PERI_TR_IO_INPUT_39,PERI_TR_IO_INPUT_40,PERI_TR_IO_INPUT_41,PERI_TR_IO_INPUT_42,PERI_TR_IO_INPUT_43,PERI_TR_IO_INPUT_44,PERI_TR_IO_INPUT_45,PERI_TR_IO_INPUT_46,PERI_TR_IO_INPUT_47
PERI.CLOCK.instances:0,1
PERI.CLOCK.0.clocks:PCLK_CPUSS_CLOCK_TRACE_IN,PCLK_SMARTIO12_CLOCK,PCLK_SMARTIO13_CLOCK,PCLK_SMARTIO14_CLOCK,PCLK_SMARTIO15_CLOCK,PCLK_SMARTIO17_CLOCK,PCLK_TCPWM0_CLOCKS0,PCLK_TCPWM0_CLOCKS1,PCLK_TCPWM0_CLOCKS2,PCLK_TCPWM0_CLOCKS256,PCLK_TCPWM0_CLOCKS257,PCLK_TCPWM0_CLOCKS258,PCLK_TCPWM0_CLOCKS512,PCLK_TCPWM0_CLOCKS513,PCLK_TCPWM0_CLOCKS514
PERI.CLOCK.0.div_16:3
PERI.CLOCK.0.div_16_5:0
PERI.CLOCK.0.div_24_5:1
PERI.CLOCK.0.div_8:4
PERI.CLOCK.0.divide_count:8
PERI.CLOCK.0.CLOCK_NR:15
PERI.CLOCK.0.PCLK_CPUSS_CLOCK_TRACE_IN:0
PERI.CLOCK.0.PCLK_SMARTIO12_CLOCK:1
PERI.CLOCK.0.PCLK_SMARTIO13_CLOCK:2
PERI.CLOCK.0.PCLK_SMARTIO14_CLOCK:3
PERI.CLOCK.0.PCLK_SMARTIO15_CLOCK:4
PERI.CLOCK.0.PCLK_SMARTIO17_CLOCK:5
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS0:6
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS1:7
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS2:8
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS256:9
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS257:10
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS258:11
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS512:12
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS513:13
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS514:14
PERI.CLOCK.1.clocks:PCLK_CANFD0_CLOCK_CAN0,PCLK_CANFD0_CLOCK_CAN1,PCLK_CANFD0_CLOCK_CAN2,PCLK_CANFD0_CLOCK_CAN3,PCLK_CANFD0_CLOCK_CAN4,PCLK_CANFD1_CLOCK_CAN0,PCLK_CANFD1_CLOCK_CAN1,PCLK_CANFD1_CLOCK_CAN2,PCLK_CANFD1_CLOCK_CAN3,PCLK_CANFD1_CLOCK_CAN4,PCLK_FLEXRAY0_CLK_FLEXRAY,PCLK_LIN0_CLOCK_CH_EN0,PCLK_LIN0_CLOCK_CH_EN1,PCLK_LIN0_CLOCK_CH_EN2,PCLK_LIN0_CLOCK_CH_EN3,PCLK_LIN0_CLOCK_CH_EN4,PCLK_LIN0_CLOCK_CH_EN5,PCLK_LIN0_CLOCK_CH_EN6,PCLK_LIN0_CLOCK_CH_EN7,PCLK_LIN0_CLOCK_CH_EN8,PCLK_LIN0_CLOCK_CH_EN9,PCLK_LIN0_CLOCK_CH_EN10,PCLK_LIN0_CLOCK_CH_EN11,PCLK_LIN0_CLOCK_CH_EN12,PCLK_LIN0_CLOCK_CH_EN13,PCLK_LIN0_CLOCK_CH_EN14,PCLK_LIN0_CLOCK_CH_EN15,PCLK_LIN0_CLOCK_CH_EN16,PCLK_LIN0_CLOCK_CH_EN17,PCLK_LIN0_CLOCK_CH_EN18,PCLK_LIN0_CLOCK_CH_EN19,PCLK_PASS0_CLOCK_SAR0,PCLK_PASS0_CLOCK_SAR1,PCLK_PASS0_CLOCK_SAR2,PCLK_SCB0_CLOCK,PCLK_SCB1_CLOCK,PCLK_SCB2_CLOCK,PCLK_SCB3_CLOCK,PCLK_SCB4_CLOCK,PCLK_SCB5_CLOCK,PCLK_SCB6_CLOCK,PCLK_SCB7_CLOCK,PCLK_SCB8_CLOCK,PCLK_SCB9_CLOCK,PCLK_SCB10_CLOCK,PCLK_TCPWM1_CLOCKS0,PCLK_TCPWM1_CLOCKS1,PCLK_TCPWM1_CLOCKS2,PCLK_TCPWM1_CLOCKS3,PCLK_TCPWM1_CLOCKS4,PCLK_TCPWM1_CLOCKS5,PCLK_TCPWM1_CLOCKS6,PCLK_TCPWM1_CLOCKS7,PCLK_TCPWM1_CLOCKS8,PCLK_TCPWM1_CLOCKS9,PCLK_TCPWM1_CLOCKS10,PCLK_TCPWM1_CLOCKS11,PCLK_TCPWM1_CLOCKS12,PCLK_TCPWM1_CLOCKS13,PCLK_TCPWM1_CLOCKS14,PCLK_TCPWM1_CLOCKS15,PCLK_TCPWM1_CLOCKS16,PCLK_TCPWM1_CLOCKS17,PCLK_TCPWM1_CLOCKS18,PCLK_TCPWM1_CLOCKS19,PCLK_TCPWM1_CLOCKS20,PCLK_TCPWM1_CLOCKS21,PCLK_TCPWM1_CLOCKS22,PCLK_TCPWM1_CLOCKS23,PCLK_TCPWM1_CLOCKS24,PCLK_TCPWM1_CLOCKS25,PCLK_TCPWM1_CLOCKS26,PCLK_TCPWM1_CLOCKS27,PCLK_TCPWM1_CLOCKS28,PCLK_TCPWM1_CLOCKS29,PCLK_TCPWM1_CLOCKS30,PCLK_TCPWM1_CLOCKS31,PCLK_TCPWM1_CLOCKS32,PCLK_TCPWM1_CLOCKS33,PCLK_TCPWM1_CLOCKS34,PCLK_TCPWM1_CLOCKS35,PCLK_TCPWM1_CLOCKS36,PCLK_TCPWM1_CLOCKS37,PCLK_TCPWM1_CLOCKS38,PCLK_TCPWM1_CLOCKS39,PCLK_TCPWM1_CLOCKS40,PCLK_TCPWM1_CLOCKS41,PCLK_TCPWM1_CLOCKS42,PCLK_TCPWM1_CLOCKS43,PCLK_TCPWM1_CLOCKS44,PCLK_TCPWM1_CLOCKS45,PCLK_TCPWM1_CLOCKS46,PCLK_TCPWM1_CLOCKS47,PCLK_TCPWM1_CLOCKS48,PCLK_TCPWM1_CLOCKS49,PCLK_TCPWM1_CLOCKS50,PCLK_TCPWM1_CLOCKS51,PCLK_TCPWM1_CLOCKS52,PCLK_TCPWM1_CLOCKS53,PCLK_TCPWM1_CLOCKS54,PCLK_TCPWM1_CLOCKS55,PCLK_TCPWM1_CLOCKS56,PCLK_TCPWM1_CLOCKS57,PCLK_TCPWM1_CLOCKS58,PCLK_TCPWM1_CLOCKS59,PCLK_TCPWM1_CLOCKS60,PCLK_TCPWM1_CLOCKS61,PCLK_TCPWM1_CLOCKS62,PCLK_TCPWM1_CLOCKS63,PCLK_TCPWM1_CLOCKS64,PCLK_TCPWM1_CLOCKS65,PCLK_TCPWM1_CLOCKS66,PCLK_TCPWM1_CLOCKS67,PCLK_TCPWM1_CLOCKS68,PCLK_TCPWM1_CLOCKS69,PCLK_TCPWM1_CLOCKS70,PCLK_TCPWM1_CLOCKS71,PCLK_TCPWM1_CLOCKS72,PCLK_TCPWM1_CLOCKS73,PCLK_TCPWM1_CLOCKS74,PCLK_TCPWM1_CLOCKS75,PCLK_TCPWM1_CLOCKS76,PCLK_TCPWM1_CLOCKS77,PCLK_TCPWM1_CLOCKS78,PCLK_TCPWM1_CLOCKS79,PCLK_TCPWM1_CLOCKS80,PCLK_TCPWM1_CLOCKS81,PCLK_TCPWM1_CLOCKS82,PCLK_TCPWM1_CLOCKS83,PCLK_TCPWM1_CLOCKS256,PCLK_TCPWM1_CLOCKS257,PCLK_TCPWM1_CLOCKS258,PCLK_TCPWM1_CLOCKS259,PCLK_TCPWM1_CLOCKS260,PCLK_TCPWM1_CLOCKS261,PCLK_TCPWM1_CLOCKS262,PCLK_TCPWM1_CLOCKS263,PCLK_TCPWM1_CLOCKS264,PCLK_TCPWM1_CLOCKS265,PCLK_TCPWM1_CLOCKS266,PCLK_TCPWM1_CLOCKS267,PCLK_TCPWM1_CLOCKS512,PCLK_TCPWM1_CLOCKS513,PCLK_TCPWM1_CLOCKS514,PCLK_TCPWM1_CLOCKS515,PCLK_TCPWM1_CLOCKS516,PCLK_TCPWM1_CLOCKS517,PCLK_TCPWM1_CLOCKS518,PCLK_TCPWM1_CLOCKS519,PCLK_TCPWM1_CLOCKS520,PCLK_TCPWM1_CLOCKS521,PCLK_TCPWM1_CLOCKS522,PCLK_TCPWM1_CLOCKS523,PCLK_TCPWM1_CLOCKS524
PERI.CLOCK.1.div_16:20
PERI.CLOCK.1.div_16_5:0
PERI.CLOCK.1.div_24_5:21
PERI.CLOCK.1.div_8:19
PERI.CLOCK.1.divide_count:60
PERI.CLOCK.1.CLOCK_NR:154
PERI.CLOCK.1.PCLK_CANFD0_CLOCK_CAN0:0
PERI.CLOCK.1.PCLK_CANFD0_CLOCK_CAN1:1
PERI.CLOCK.1.PCLK_CANFD0_CLOCK_CAN2:2
PERI.CLOCK.1.PCLK_CANFD0_CLOCK_CAN3:3
PERI.CLOCK.1.PCLK_CANFD0_CLOCK_CAN4:4
PERI.CLOCK.1.PCLK_CANFD1_CLOCK_CAN0:5
PERI.CLOCK.1.PCLK_CANFD1_CLOCK_CAN1:6
PERI.CLOCK.1.PCLK_CANFD1_CLOCK_CAN2:7
PERI.CLOCK.1.PCLK_CANFD1_CLOCK_CAN3:8
PERI.CLOCK.1.PCLK_CANFD1_CLOCK_CAN4:9
PERI.CLOCK.1.PCLK_FLEXRAY0_CLK_FLEXRAY:41
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN0:10
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN1:11
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN10:20
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN11:21
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN12:22
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN13:23
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN14:24
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN15:25
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN16:26
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN17:27
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN18:28
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN19:29
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN2:12
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN3:13
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN4:14
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN5:15
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN6:16
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN7:17
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN8:18
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN9:19
PERI.CLOCK.1.PCLK_PASS0_CLOCK_SAR0:42
PERI.CLOCK.1.PCLK_PASS0_CLOCK_SAR1:43
PERI.CLOCK.1.PCLK_PASS0_CLOCK_SAR2:44
PERI.CLOCK.1.PCLK_SCB0_CLOCK:30
PERI.CLOCK.1.PCLK_SCB1_CLOCK:31
PERI.CLOCK.1.PCLK_SCB10_CLOCK:40
PERI.CLOCK.1.PCLK_SCB2_CLOCK:32
PERI.CLOCK.1.PCLK_SCB3_CLOCK:33
PERI.CLOCK.1.PCLK_SCB4_CLOCK:34
PERI.CLOCK.1.PCLK_SCB5_CLOCK:35
PERI.CLOCK.1.PCLK_SCB6_CLOCK:36
PERI.CLOCK.1.PCLK_SCB7_CLOCK:37
PERI.CLOCK.1.PCLK_SCB8_CLOCK:38
PERI.CLOCK.1.PCLK_SCB9_CLOCK:39
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS0:45
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS1:46
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS10:55
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS11:56
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS12:57
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS13:58
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS14:59
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS15:60
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS16:61
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS17:62
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS18:63
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS19:64
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS2:47
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS20:65
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS21:66
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS22:67
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS23:68
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS24:69
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS25:70
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS256:129
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS257:130
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS258:131
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS259:132
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS26:71
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS260:133
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS261:134
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS262:135
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS263:136
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS264:137
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS265:138
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS266:139
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS267:140
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS27:72
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS28:73
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS29:74
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS3:48
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS30:75
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS31:76
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS32:77
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS33:78
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS34:79
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS35:80
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS36:81
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS37:82
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS38:83
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS39:84
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS4:49
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS40:85
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS41:86
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS42:87
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS43:88
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS44:89
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS45:90
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS46:91
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS47:92
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS48:93
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS49:94
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS5:50
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS50:95
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS51:96
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS512:141
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS513:142
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS514:143
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS515:144
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS516:145
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS517:146
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS518:147
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS519:148
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS52:97
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS520:149
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS521:150
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS522:151
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS523:152
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS524:153
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS53:98
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS54:99
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS55:100
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS56:101
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS57:102
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS58:103
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS59:104
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS6:51
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS60:105
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS61:106
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS62:107
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS63:108
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS64:109
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS65:110
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS66:111
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS67:112
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS68:113
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS69:114
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS7:52
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS70:115
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS71:116
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS72:117
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS73:118
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS74:119
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS75:120
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS76:121
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS77:122
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS78:123
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS79:124
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS8:53
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS80:125
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS81:126
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS82:127
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS83:128
PERI.CLOCK.1.PCLK_TCPWM1_CLOCKS9:54
PERI.DdcName:mxperi_ver3
PERI.ECC_ADDR_PRESENT:1
PERI.ECC_PRESENT:1
PERI.GR.DIV_ADDR_WIDTH:5
PERI.GROUP.instances:0,1,2,3,4,5,6,8,9
PERI.GROUP.0.NAME:MMIO0
PERI.GROUP.0.SLAVE.instances:0,1,2
PERI.GROUP.0.SLAVE.0.NAME:PERI
PERI.GROUP.0.SLAVE.1.NAME:PERI_MS
PERI.GROUP.0.SLAVE.2.NAME:PERI_PCLK
PERI.GROUP.1.NAME:MMIO1
PERI.GROUP.1.SLAVE.instances:0
PERI.GROUP.1.SLAVE.0.NAME:CRYPTO
PERI.GROUP.2.NAME:MMIO2
PERI.GROUP.2.SLAVE.instances:0,1,2,3,4,5,6,7,8,9,10,11
PERI.GROUP.2.SLAVE.0.NAME:CPUSS
PERI.GROUP.2.SLAVE.1.NAME:FAULT
PERI.GROUP.2.SLAVE.2.NAME:IPC
PERI.GROUP.2.SLAVE.3.NAME:PROT
PERI.GROUP.2.SLAVE.4.NAME:FLASHC
PERI.GROUP.2.SLAVE.5.NAME:SRSS
PERI.GROUP.2.SLAVE.6.NAME:BACKUP
PERI.GROUP.2.SLAVE.7.NAME:DW0
PERI.GROUP.2.SLAVE.8.NAME:DW1
PERI.GROUP.2.SLAVE.9.NAME:DMAC
PERI.GROUP.2.SLAVE.10.NAME:EFUSE
PERI.GROUP.2.SLAVE.11.NAME:DFT
PERI.GROUP.3.NAME:MMIO3
PERI.GROUP.3.SLAVE.instances:0,1,2,3,4
PERI.GROUP.3.SLAVE.0.NAME:HSIOM
PERI.GROUP.3.SLAVE.1.NAME:GPIO
PERI.GROUP.3.SLAVE.2.NAME:SMARTIO
PERI.GROUP.3.SLAVE.3.NAME:TCPWM
PERI.GROUP.3.SLAVE.4.NAME:EVTGEN
PERI.GROUP.4.NAME:MMIO4
PERI.GROUP.4.SLAVE.instances:0,1,2,3
PERI.GROUP.4.SLAVE.0.NAME:SMIF
PERI.GROUP.4.SLAVE.1.NAME:SDHC
PERI.GROUP.4.SLAVE.2.NAME:ETH0
PERI.GROUP.4.SLAVE.3.NAME:ETH1
PERI.GROUP.5.NAME:MMIO5
PERI.GROUP.5.SLAVE.instances:0,1,2,3,4
PERI.GROUP.5.SLAVE.0.NAME:LIN
PERI.GROUP.5.SLAVE.1.NAME:CANFD0
PERI.GROUP.5.SLAVE.2.NAME:CANFD1
PERI.GROUP.5.SLAVE.3.NAME:FLEXRAY
PERI.GROUP.5.SLAVE.4.NAME:TCPWM
PERI.GROUP.6.NAME:MMIO6
PERI.GROUP.6.SLAVE.instances:0,1,2,3,4,5,6,7,8,9,10
PERI.GROUP.6.SLAVE.0.NAME:SCB0
PERI.GROUP.6.SLAVE.1.NAME:SCB1
PERI.GROUP.6.SLAVE.2.NAME:SCB2
PERI.GROUP.6.SLAVE.3.NAME:SCB3
PERI.GROUP.6.SLAVE.4.NAME:SCB4
PERI.GROUP.6.SLAVE.5.NAME:SCB5
PERI.GROUP.6.SLAVE.6.NAME:SCB6
PERI.GROUP.6.SLAVE.7.NAME:SCB7
PERI.GROUP.6.SLAVE.8.NAME:SCB8
PERI.GROUP.6.SLAVE.9.NAME:SCB9
PERI.GROUP.6.SLAVE.10.NAME:SCB10
PERI.GROUP.8.NAME:MMIO8
PERI.GROUP.8.SLAVE.instances:0,1,2
PERI.GROUP.8.SLAVE.0.NAME:I2S0
PERI.GROUP.8.SLAVE.1.NAME:I2S1
PERI.GROUP.8.SLAVE.2.NAME:I2S2
PERI.GROUP.9.NAME:MMIO9
PERI.GROUP.9.SLAVE.instances:0
PERI.GROUP.9.SLAVE.0.NAME:PASS
PERI.GROUP_PRESENT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
PERI.GROUP_PRESENT.0.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL10_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL11_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL3_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL4_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL5_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL6_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL7_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL8_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL9_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL3_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL4_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL3_PRESENT:1
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP.PCLK_ROOT_SEL:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL3_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL4_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP.PCLK_ROOT_SEL:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL10_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL3_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL4_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL5_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL6_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL7_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL8_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL9_PRESENT:1
PERI.GROUP_PRESENT.7.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP.PCLK_ROOT_SEL:1
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.MS_PRESENT:31
PERI.PC_NR:8
PERI.PCLK_GROUP_NR:2
PERI.PERI_GROUP_STRUCT.instances:0,1,2,3,4,5,6,8,9
PERI.PERI_MS.PPU_FIXED_STRUCT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280,281,282,283,284,285,286,287,288,289,290,291,292,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,311,312,313,314,315,316,317,318,319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,372,373,374,375,376,377,378,379,380,381,382,383,384,385,386,387,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,413,414,415,416,417,418,419,420,421,422,423,424,425,426,427,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443,444,445,446,447,448,449,450,451,452,453,454,455,456,457,458,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556,557,558,559,560,561,562,563,564,565,566,567,568,569,570,571,572,573,574,575,576,577,578,579,580,581,582,583,584,585,586,587,588,589,590,591,592,593,594,595,596,597,598,599,600,601,602,603,604,605,606,607,608,609,610,611,612,613,614,615,616,617,618,619,620,621,622,623,624,625,626,627,628,629,630,631,632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683,684,685,686,687,688,689,690,691,692,693,694,695,696,697,698,699,700,701
PERI.PERI_MS.PPU_PROG_STRUCT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
PERI.PERI_PCLK.PCLK_GROUP_NR.instances:0,1
PERI.PERI_PCLK.PCLK_GROUP_NR.0.GR.CLOCK_VECT:15
PERI.PERI_PCLK.PCLK_GROUP_NR.0.GR.DIV_16_5_VECT:0
PERI.PERI_PCLK.PCLK_GROUP_NR.0.GR.DIV_16_VECT:3
PERI.PERI_PCLK.PCLK_GROUP_NR.0.GR.DIV_24_5_VECT:1
PERI.PERI_PCLK.PCLK_GROUP_NR.0.GR.DIV_8_VECT:4
PERI.PERI_PCLK.PCLK_GROUP_NR.1.GR.CLOCK_VECT:154
PERI.PERI_PCLK.PCLK_GROUP_NR.1.GR.DIV_16_5_VECT:0
PERI.PERI_PCLK.PCLK_GROUP_NR.1.GR.DIV_16_VECT:20
PERI.PERI_PCLK.PCLK_GROUP_NR.1.GR.DIV_24_5_VECT:21
PERI.PERI_PCLK.PCLK_GROUP_NR.1.GR.DIV_8_VECT:19
PERI.TIMEOUT_PRESENT:1
PERI.TR:1
PERI.TR_1TO1_GROUP.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13
PERI.TR_1TO1_GROUP_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13
PERI.TR_1TO1_GROUP_NR.0.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.1.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.2.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.3.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.4.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.5.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.6.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.7.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.8.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.9.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.10.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.11.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.12.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.13.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_GROUP.instances:0,1,2,3,4,5,6,7,8,9,10,11,12
PERI.TR_GROUP_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12
PERI.TR_GROUP_NR.0.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.1.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.2.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.3.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.4.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.5.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.6.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.7.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.8.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.9.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.10.TR_GROUP.TR_MANIPULATION_PRESENT:0
PERI.TR_GROUP_NR.11.TR_GROUP.TR_MANIPULATION_PRESENT:0
PERI.TR_GROUP_NR.12.TR_GROUP.TR_MANIPULATION_PRESENT:0
PERI.VersionSuffix:_ver3

################################################################################
#
# PERI_MS
#
PERI_MS.regBaseAddr:0x40020000
PERI_MS.DdcName:mxperi_ver3
PERI_MS.PPU_FIXED_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280,281,282,283,284,285,286,287,288,289,290,291,292,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,311,312,313,314,315,316,317,318,319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,372,373,374,375,376,377,378,379,380,381,382,383,384,385,386,387,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,413,414,415,416,417,418,419,420,421,422,423,424,425,426,427,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443,444,445,446,447,448,449,450,451,452,453,454,455,456,457,458,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556,557,558,559,560,561,562,563,564,565,566,567,568,569,570,571,572,573,574,575,576,577,578,579,580,581,582,583,584,585,586,587,588,589,590,591,592,593,594,595,596,597,598,599,600,601,602,603,604,605,606,607,608,609,610,611,612,613,614,615,616,617,618,619,620,621,622,623,624,625,626,627,628,629,630,631,632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660,661,662,663,664,665,666,667,668,669,670,671,672,673,674,675,676,677,678,679,680,681,682,683,684,685,686,687,688,689,690,691,692,693,694,695,696,697,698,699,700,701
PERI_MS.PPU_PROG_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
PERI_MS.VersionSuffix:_ver3

################################################################################
#
# PERI_PCLK
#
PERI_PCLK.regBaseAddr:0x40040000
PERI_PCLK.DdcName:mxperi_ver3
PERI_PCLK.PERI_PCLK_GR.instances:0,1
PERI_PCLK.VersionSuffix:_ver3

################################################################################
#
# PORT
#
PORT.ports:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34
PORT.0.pins:0,1,2,3
PORT.0.0.bond:True
PORT.0.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_1,SCB_0_SPI_MISO,SCB_0_UART_RX,SCB_7_I2C_SDA,TCPWM_0_LINE_512,TCPWM_1_LINE_18,TCPWM_1_LINE_COMPL_22,TCPWM_1_TR_ONE_CNT_IN_54,TCPWM_1_TR_ONE_CNT_IN_67
PORT.0.0.physical_pin:B18
PORT.0.0.AMUXA.num:4
PORT.0.0.AMUXA_DSI.num:6
PORT.0.0.AMUXB.num:5
PORT.0.0.AMUXB_DSI.num:7
PORT.0.0.GPIO.num:0
PORT.0.0.LIN_0_LIN_RX_1.num:20
PORT.0.0.SCB_0_SPI_MISO.num:30
PORT.0.0.SCB_0_UART_RX.num:17
PORT.0.0.SCB_7_I2C_SDA.num:18
PORT.0.0.TCPWM_0_LINE_512.num:22
PORT.0.0.TCPWM_1_LINE_18.num:8
PORT.0.0.TCPWM_1_LINE_COMPL_22.num:9
PORT.0.0.TCPWM_1_TR_ONE_CNT_IN_54.num:10
PORT.0.0.TCPWM_1_TR_ONE_CNT_IN_67.num:11
PORT.0.1.bond:True
PORT.0.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_1,SCB_0_SPI_MOSI,SCB_0_UART_TX,SCB_7_I2C_SCL,TCPWM_0_LINE_COMPL_512,TCPWM_1_LINE_17,TCPWM_1_LINE_COMPL_18,TCPWM_1_TR_ONE_CNT_IN_51,TCPWM_1_TR_ONE_CNT_IN_55
PORT.0.1.physical_pin:B17
PORT.0.1.AMUXA.num:4
PORT.0.1.AMUXA_DSI.num:6
PORT.0.1.AMUXB.num:5
PORT.0.1.AMUXB_DSI.num:7
PORT.0.1.GPIO.num:0
PORT.0.1.LIN_0_LIN_TX_1.num:20
PORT.0.1.SCB_0_SPI_MOSI.num:30
PORT.0.1.SCB_0_UART_TX.num:17
PORT.0.1.SCB_7_I2C_SCL.num:18
PORT.0.1.TCPWM_0_LINE_COMPL_512.num:22
PORT.0.1.TCPWM_1_LINE_17.num:8
PORT.0.1.TCPWM_1_LINE_COMPL_18.num:9
PORT.0.1.TCPWM_1_TR_ONE_CNT_IN_51.num:10
PORT.0.1.TCPWM_1_TR_ONE_CNT_IN_55.num:11
PORT.0.2.bond:True
PORT.0.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_TX_1,GPIO,LIN_0_LIN_EN_1,SCB_0_I2C_SCL,SCB_0_SPI_CLK,SCB_0_UART_RTS,SCB_4_SPI_MISO,TCPWM_0_TR_ONE_CNT_IN_1536,TCPWM_1_LINE_14,TCPWM_1_LINE_COMPL_17,TCPWM_1_TR_ONE_CNT_IN_42,TCPWM_1_TR_ONE_CNT_IN_52
PORT.0.2.physical_pin:A17
PORT.0.2.AMUXA.num:4
PORT.0.2.AMUXA_DSI.num:6
PORT.0.2.AMUXB.num:5
PORT.0.2.AMUXB_DSI.num:7
PORT.0.2.CANFD_0_TTCAN_TX_1.num:21
PORT.0.2.GPIO.num:0
PORT.0.2.LIN_0_LIN_EN_1.num:20
PORT.0.2.SCB_0_I2C_SCL.num:14
PORT.0.2.SCB_0_SPI_CLK.num:30
PORT.0.2.SCB_0_UART_RTS.num:17
PORT.0.2.SCB_4_SPI_MISO.num:19
PORT.0.2.TCPWM_0_TR_ONE_CNT_IN_1536.num:22
PORT.0.2.TCPWM_1_LINE_14.num:8
PORT.0.2.TCPWM_1_LINE_COMPL_17.num:9
PORT.0.2.TCPWM_1_TR_ONE_CNT_IN_42.num:10
PORT.0.2.TCPWM_1_TR_ONE_CNT_IN_52.num:11
PORT.0.3.bond:True
PORT.0.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_RX_1,GPIO,SCB_0_I2C_SDA,SCB_0_SPI_SELECT0,SCB_0_UART_CTS,SCB_4_SPI_MOSI,TCPWM_0_TR_ONE_CNT_IN_1537,TCPWM_1_LINE_13,TCPWM_1_LINE_COMPL_14,TCPWM_1_TR_ONE_CNT_IN_39,TCPWM_1_TR_ONE_CNT_IN_43
PORT.0.3.physical_pin:B16
PORT.0.3.AMUXA.num:4
PORT.0.3.AMUXA_DSI.num:6
PORT.0.3.AMUXB.num:5
PORT.0.3.AMUXB_DSI.num:7
PORT.0.3.CANFD_0_TTCAN_RX_1.num:21
PORT.0.3.GPIO.num:0
PORT.0.3.SCB_0_I2C_SDA.num:14
PORT.0.3.SCB_0_SPI_SELECT0.num:30
PORT.0.3.SCB_0_UART_CTS.num:17
PORT.0.3.SCB_4_SPI_MOSI.num:19
PORT.0.3.TCPWM_0_TR_ONE_CNT_IN_1537.num:22
PORT.0.3.TCPWM_1_LINE_13.num:8
PORT.0.3.TCPWM_1_LINE_COMPL_14.num:9
PORT.0.3.TCPWM_1_TR_ONE_CNT_IN_39.num:10
PORT.0.3.TCPWM_1_TR_ONE_CNT_IN_43.num:11
PORT.1.pins:0,1,2,3,4,5,6
PORT.1.0.bond:True
PORT.1.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_0_I2C_SCL,SCB_0_SPI_MISO,SCB_4_SPI_CLK,TCPWM_1_LINE_12,TCPWM_1_LINE_516,TCPWM_1_LINE_COMPL_13,TCPWM_1_TR_ONE_CNT_IN_36,TCPWM_1_TR_ONE_CNT_IN_40
PORT.1.0.physical_pin:A16
PORT.1.0.AMUXA.num:4
PORT.1.0.AMUXA_DSI.num:6
PORT.1.0.AMUXB.num:5
PORT.1.0.AMUXB_DSI.num:7
PORT.1.0.GPIO.num:0
PORT.1.0.SCB_0_I2C_SCL.num:14
PORT.1.0.SCB_0_SPI_MISO.num:30
PORT.1.0.SCB_4_SPI_CLK.num:19
PORT.1.0.TCPWM_1_LINE_12.num:8
PORT.1.0.TCPWM_1_LINE_516.num:16
PORT.1.0.TCPWM_1_LINE_COMPL_13.num:9
PORT.1.0.TCPWM_1_TR_ONE_CNT_IN_36.num:10
PORT.1.0.TCPWM_1_TR_ONE_CNT_IN_40.num:11
PORT.1.1.bond:True
PORT.1.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_0_I2C_SDA,SCB_0_SPI_MOSI,SCB_4_SPI_SELECT0,TCPWM_1_LINE_11,TCPWM_1_LINE_517,TCPWM_1_LINE_COMPL_12,TCPWM_1_TR_ONE_CNT_IN_33,TCPWM_1_TR_ONE_CNT_IN_37
PORT.1.1.physical_pin:A15
PORT.1.1.AMUXA.num:4
PORT.1.1.AMUXA_DSI.num:6
PORT.1.1.AMUXB.num:5
PORT.1.1.AMUXB_DSI.num:7
PORT.1.1.GPIO.num:0
PORT.1.1.SCB_0_I2C_SDA.num:14
PORT.1.1.SCB_0_SPI_MOSI.num:30
PORT.1.1.SCB_4_SPI_SELECT0.num:19
PORT.1.1.TCPWM_1_LINE_11.num:8
PORT.1.1.TCPWM_1_LINE_517.num:16
PORT.1.1.TCPWM_1_LINE_COMPL_12.num:9
PORT.1.1.TCPWM_1_TR_ONE_CNT_IN_33.num:10
PORT.1.1.TCPWM_1_TR_ONE_CNT_IN_37.num:11
PORT.1.2.bond:True
PORT.1.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_0,PERI_TR_IO_INPUT_0,SCB_0_SPI_CLK,TCPWM_1_LINE_10,TCPWM_1_LINE_518,TCPWM_1_LINE_COMPL_11,TCPWM_1_TR_ONE_CNT_IN_30,TCPWM_1_TR_ONE_CNT_IN_34
PORT.1.2.physical_pin:B15
PORT.1.2.AMUXA.num:4
PORT.1.2.AMUXA_DSI.num:6
PORT.1.2.AMUXB.num:5
PORT.1.2.AMUXB_DSI.num:7
PORT.1.2.GPIO.num:0
PORT.1.2.LIN_0_LIN_RX_0.num:20
PORT.1.2.PERI_TR_IO_INPUT_0.num:26
PORT.1.2.SCB_0_SPI_CLK.num:30
PORT.1.2.TCPWM_1_LINE_10.num:8
PORT.1.2.TCPWM_1_LINE_518.num:16
PORT.1.2.TCPWM_1_LINE_COMPL_11.num:9
PORT.1.2.TCPWM_1_TR_ONE_CNT_IN_30.num:10
PORT.1.2.TCPWM_1_TR_ONE_CNT_IN_34.num:11
PORT.1.3.bond:True
PORT.1.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_0,PERI_TR_IO_INPUT_1,SCB_0_SPI_SELECT0,TCPWM_1_LINE_8,TCPWM_1_LINE_519,TCPWM_1_LINE_COMPL_10,TCPWM_1_TR_ONE_CNT_IN_24,TCPWM_1_TR_ONE_CNT_IN_31
PORT.1.3.physical_pin:C15
PORT.1.3.AMUXA.num:4
PORT.1.3.AMUXA_DSI.num:6
PORT.1.3.AMUXB.num:5
PORT.1.3.AMUXB_DSI.num:7
PORT.1.3.GPIO.num:0
PORT.1.3.LIN_0_LIN_TX_0.num:20
PORT.1.3.PERI_TR_IO_INPUT_1.num:26
PORT.1.3.SCB_0_SPI_SELECT0.num:30
PORT.1.3.TCPWM_1_LINE_519.num:16
PORT.1.3.TCPWM_1_LINE_8.num:8
PORT.1.3.TCPWM_1_LINE_COMPL_10.num:9
PORT.1.3.TCPWM_1_TR_ONE_CNT_IN_24.num:10
PORT.1.3.TCPWM_1_TR_ONE_CNT_IN_31.num:11
PORT.1.4.bond:True
PORT.1.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_8,SCB_8_SPI_MISO,SCB_8_UART_RX,TCPWM_1_LINE_71,TCPWM_1_LINE_COMPL_70,TCPWM_1_TR_ONE_CNT_IN_211,TCPWM_1_TR_ONE_CNT_IN_213
PORT.1.4.physical_pin:D15
PORT.1.4.AMUXA.num:4
PORT.1.4.AMUXA_DSI.num:6
PORT.1.4.AMUXB.num:5
PORT.1.4.AMUXB_DSI.num:7
PORT.1.4.GPIO.num:0
PORT.1.4.LIN_0_LIN_RX_8.num:22
PORT.1.4.SCB_8_SPI_MISO.num:19
PORT.1.4.SCB_8_UART_RX.num:17
PORT.1.4.TCPWM_1_LINE_71.num:8
PORT.1.4.TCPWM_1_LINE_COMPL_70.num:9
PORT.1.4.TCPWM_1_TR_ONE_CNT_IN_211.num:11
PORT.1.4.TCPWM_1_TR_ONE_CNT_IN_213.num:10
PORT.1.5.bond:False
PORT.1.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_8,SCB_8_I2C_SDA,SCB_8_SPI_MOSI,SCB_8_UART_TX
PORT.1.5.AMUXA.num:4
PORT.1.5.AMUXA_DSI.num:6
PORT.1.5.AMUXB.num:5
PORT.1.5.AMUXB_DSI.num:7
PORT.1.5.GPIO.num:0
PORT.1.5.LIN_0_LIN_TX_8.num:22
PORT.1.5.SCB_8_I2C_SDA.num:18
PORT.1.5.SCB_8_SPI_MOSI.num:19
PORT.1.5.SCB_8_UART_TX.num:17
PORT.1.6.bond:False
PORT.1.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_8,SCB_8_I2C_SCL,SCB_8_SPI_CLK,SCB_8_UART_RTS
PORT.1.6.AMUXA.num:4
PORT.1.6.AMUXA_DSI.num:6
PORT.1.6.AMUXB.num:5
PORT.1.6.AMUXB_DSI.num:7
PORT.1.6.GPIO.num:0
PORT.1.6.LIN_0_LIN_EN_8.num:22
PORT.1.6.SCB_8_I2C_SCL.num:18
PORT.1.6.SCB_8_SPI_CLK.num:19
PORT.1.6.SCB_8_UART_RTS.num:17
PORT.2.pins:0,1,2,3,4,5,6,7
PORT.2.0.bond:True
PORT.2.0.dft_signals:SWJ_TRSTN
PORT.2.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_TX_0,CPUSS_SWJ_TRSTN,GPIO,LIN_0_LIN_RX_0,PERI_TR_IO_INPUT_2,SCB_0_SPI_SELECT1,SCB_7_SPI_MISO,SCB_7_UART_RX,TCPWM_1_LINE_7,TCPWM_1_LINE_COMPL_8,TCPWM_1_TR_ONE_CNT_IN_21,TCPWM_1_TR_ONE_CNT_IN_25,TCPWM_1_TR_ONE_CNT_IN_1548
PORT.2.0.physical_pin:A14
PORT.2.0.AMUXA.num:4
PORT.2.0.AMUXA_DSI.num:6
PORT.2.0.AMUXB.num:5
PORT.2.0.AMUXB_DSI.num:7
PORT.2.0.CANFD_0_TTCAN_TX_0.num:21
PORT.2.0.CPUSS_SWJ_TRSTN.num:29
PORT.2.0.GPIO.num:0
PORT.2.0.LIN_0_LIN_RX_0.num:20
PORT.2.0.PERI_TR_IO_INPUT_2.num:26
PORT.2.0.SCB_0_SPI_SELECT1.num:30
PORT.2.0.SCB_7_SPI_MISO.num:19
PORT.2.0.SCB_7_UART_RX.num:17
PORT.2.0.TCPWM_1_LINE_7.num:8
PORT.2.0.TCPWM_1_LINE_COMPL_8.num:9
PORT.2.0.TCPWM_1_TR_ONE_CNT_IN_1548.num:16
PORT.2.0.TCPWM_1_TR_ONE_CNT_IN_21.num:10
PORT.2.0.TCPWM_1_TR_ONE_CNT_IN_25.num:11
PORT.2.1.bond:True
PORT.2.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_RX_0,GPIO,LIN_0_LIN_TX_0,PERI_TR_IO_INPUT_3,SCB_0_SPI_SELECT2,SCB_7_I2C_SDA,SCB_7_SPI_MOSI,SCB_7_UART_TX,TCPWM_1_LINE_6,TCPWM_1_LINE_COMPL_7,TCPWM_1_TR_ONE_CNT_IN_18,TCPWM_1_TR_ONE_CNT_IN_22,TCPWM_1_TR_ONE_CNT_IN_1551
PORT.2.1.physical_pin:B14
PORT.2.1.AMUXA.num:4
PORT.2.1.AMUXA_DSI.num:6
PORT.2.1.AMUXB.num:5
PORT.2.1.AMUXB_DSI.num:7
PORT.2.1.CANFD_0_TTCAN_RX_0.num:21
PORT.2.1.GPIO.num:0
PORT.2.1.LIN_0_LIN_TX_0.num:20
PORT.2.1.PERI_TR_IO_INPUT_3.num:26
PORT.2.1.SCB_0_SPI_SELECT2.num:30
PORT.2.1.SCB_7_I2C_SDA.num:18
PORT.2.1.SCB_7_SPI_MOSI.num:19
PORT.2.1.SCB_7_UART_TX.num:17
PORT.2.1.TCPWM_1_LINE_6.num:8
PORT.2.1.TCPWM_1_LINE_COMPL_7.num:9
PORT.2.1.TCPWM_1_TR_ONE_CNT_IN_1551.num:16
PORT.2.1.TCPWM_1_TR_ONE_CNT_IN_18.num:10
PORT.2.1.TCPWM_1_TR_ONE_CNT_IN_22.num:11
PORT.2.2.bond:True
PORT.2.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_RX_ER,GPIO,LIN_0_LIN_EN_0,PERI_TR_IO_INPUT_4,SCB_0_SPI_SELECT3,SCB_7_I2C_SCL,SCB_7_SPI_CLK,SCB_7_UART_RTS,TCPWM_1_LINE_5,TCPWM_1_LINE_COMPL_6,TCPWM_1_TR_ONE_CNT_IN_15,TCPWM_1_TR_ONE_CNT_IN_19,TCPWM_1_TR_ONE_CNT_IN_1554
PORT.2.2.physical_pin:C14
PORT.2.2.AMUXA.num:4
PORT.2.2.AMUXA_DSI.num:6
PORT.2.2.AMUXB.num:5
PORT.2.2.AMUXB_DSI.num:7
PORT.2.2.ETH_0_RX_ER.num:24
PORT.2.2.GPIO.num:0
PORT.2.2.LIN_0_LIN_EN_0.num:20
PORT.2.2.PERI_TR_IO_INPUT_4.num:26
PORT.2.2.SCB_0_SPI_SELECT3.num:30
PORT.2.2.SCB_7_I2C_SCL.num:18
PORT.2.2.SCB_7_SPI_CLK.num:19
PORT.2.2.SCB_7_UART_RTS.num:17
PORT.2.2.TCPWM_1_LINE_5.num:8
PORT.2.2.TCPWM_1_LINE_COMPL_6.num:9
PORT.2.2.TCPWM_1_TR_ONE_CNT_IN_15.num:10
PORT.2.2.TCPWM_1_TR_ONE_CNT_IN_1554.num:16
PORT.2.2.TCPWM_1_TR_ONE_CNT_IN_19.num:11
PORT.2.3.bond:True
PORT.2.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_ETH_TSU_TIMER_CMP_VAL,GPIO,LIN_0_LIN_RX_5,PERI_TR_IO_INPUT_5,SCB_7_SPI_SELECT0,SCB_7_UART_CTS,SRSS_IO_CLK_HF_5,TCPWM_1_LINE_4,TCPWM_1_LINE_COMPL_5,TCPWM_1_TR_ONE_CNT_IN_12,TCPWM_1_TR_ONE_CNT_IN_16,TCPWM_1_TR_ONE_CNT_IN_1557
PORT.2.3.physical_pin:D14
PORT.2.3.AMUXA.num:4
PORT.2.3.AMUXA_DSI.num:6
PORT.2.3.AMUXB.num:5
PORT.2.3.AMUXB_DSI.num:7
PORT.2.3.ETH_0_ETH_TSU_TIMER_CMP_VAL.num:24
PORT.2.3.GPIO.num:0
PORT.2.3.LIN_0_LIN_RX_5.num:20
PORT.2.3.PERI_TR_IO_INPUT_5.num:26
PORT.2.3.SCB_7_SPI_SELECT0.num:19
PORT.2.3.SCB_7_UART_CTS.num:17
PORT.2.3.SRSS_IO_CLK_HF_5.num:25
PORT.2.3.TCPWM_1_LINE_4.num:8
PORT.2.3.TCPWM_1_LINE_COMPL_5.num:9
PORT.2.3.TCPWM_1_TR_ONE_CNT_IN_12.num:10
PORT.2.3.TCPWM_1_TR_ONE_CNT_IN_1557.num:16
PORT.2.3.TCPWM_1_TR_ONE_CNT_IN_16.num:11
PORT.2.4.bond:True
PORT.2.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_5,PERI_TR_IO_INPUT_6,SCB_7_SPI_SELECT1,TCPWM_1_LINE_3,TCPWM_1_LINE_COMPL_4,TCPWM_1_LINE_COMPL_516,TCPWM_1_TR_ONE_CNT_IN_9,TCPWM_1_TR_ONE_CNT_IN_13
PORT.2.4.physical_pin:B13
PORT.2.4.AMUXA.num:4
PORT.2.4.AMUXA_DSI.num:6
PORT.2.4.AMUXB.num:5
PORT.2.4.AMUXB_DSI.num:7
PORT.2.4.GPIO.num:0
PORT.2.4.LIN_0_LIN_TX_5.num:20
PORT.2.4.PERI_TR_IO_INPUT_6.num:26
PORT.2.4.SCB_7_SPI_SELECT1.num:19
PORT.2.4.TCPWM_1_LINE_3.num:8
PORT.2.4.TCPWM_1_LINE_COMPL_4.num:9
PORT.2.4.TCPWM_1_LINE_COMPL_516.num:16
PORT.2.4.TCPWM_1_TR_ONE_CNT_IN_13.num:11
PORT.2.4.TCPWM_1_TR_ONE_CNT_IN_9.num:10
PORT.2.5.bond:True
PORT.2.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_5,PERI_TR_IO_INPUT_7,SCB_7_SPI_SELECT2,TCPWM_1_LINE_2,TCPWM_1_LINE_COMPL_3,TCPWM_1_LINE_COMPL_517,TCPWM_1_TR_ONE_CNT_IN_6,TCPWM_1_TR_ONE_CNT_IN_10
PORT.2.5.physical_pin:C13
PORT.2.5.AMUXA.num:4
PORT.2.5.AMUXA_DSI.num:6
PORT.2.5.AMUXB.num:5
PORT.2.5.AMUXB_DSI.num:7
PORT.2.5.GPIO.num:0
PORT.2.5.LIN_0_LIN_EN_5.num:20
PORT.2.5.PERI_TR_IO_INPUT_7.num:26
PORT.2.5.SCB_7_SPI_SELECT2.num:19
PORT.2.5.TCPWM_1_LINE_2.num:8
PORT.2.5.TCPWM_1_LINE_COMPL_3.num:9
PORT.2.5.TCPWM_1_LINE_COMPL_517.num:16
PORT.2.5.TCPWM_1_TR_ONE_CNT_IN_10.num:11
PORT.2.5.TCPWM_1_TR_ONE_CNT_IN_6.num:10
PORT.2.6.bond:True
PORT.2.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_8_SPI_SELECT0,SCB_8_UART_CTS,TCPWM_1_LINE_72,TCPWM_1_LINE_COMPL_71,TCPWM_1_TR_ONE_CNT_IN_214,TCPWM_1_TR_ONE_CNT_IN_216
PORT.2.6.physical_pin:D13
PORT.2.6.AMUXA.num:4
PORT.2.6.AMUXA_DSI.num:6
PORT.2.6.AMUXB.num:5
PORT.2.6.AMUXB_DSI.num:7
PORT.2.6.GPIO.num:0
PORT.2.6.SCB_8_SPI_SELECT0.num:19
PORT.2.6.SCB_8_UART_CTS.num:17
PORT.2.6.TCPWM_1_LINE_72.num:8
PORT.2.6.TCPWM_1_LINE_COMPL_71.num:9
PORT.2.6.TCPWM_1_TR_ONE_CNT_IN_214.num:11
PORT.2.6.TCPWM_1_TR_ONE_CNT_IN_216.num:10
PORT.2.7.bond:True
PORT.2.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_11,SCB_8_SPI_SELECT1,TCPWM_1_LINE_73,TCPWM_1_LINE_COMPL_72,TCPWM_1_TR_ONE_CNT_IN_217,TCPWM_1_TR_ONE_CNT_IN_219
PORT.2.7.physical_pin:F12
PORT.2.7.AMUXA.num:4
PORT.2.7.AMUXA_DSI.num:6
PORT.2.7.AMUXB.num:5
PORT.2.7.AMUXB_DSI.num:7
PORT.2.7.GPIO.num:0
PORT.2.7.LIN_0_LIN_RX_11.num:20
PORT.2.7.SCB_8_SPI_SELECT1.num:19
PORT.2.7.TCPWM_1_LINE_73.num:8
PORT.2.7.TCPWM_1_LINE_COMPL_72.num:9
PORT.2.7.TCPWM_1_TR_ONE_CNT_IN_217.num:11
PORT.2.7.TCPWM_1_TR_ONE_CNT_IN_219.num:10
PORT.3.pins:0,1,2,3,4,5,6,7
PORT.3.0.bond:True
PORT.3.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_TX_3,ETH_0_MDIO,GPIO,PERI_TR_IO_OUTPUT_0,SCB_6_SPI_MISO,SCB_6_UART_RX,TCPWM_1_LINE_1,TCPWM_1_LINE_COMPL_2,TCPWM_1_LINE_COMPL_518,TCPWM_1_TR_ONE_CNT_IN_3,TCPWM_1_TR_ONE_CNT_IN_7
PORT.3.0.physical_pin:A13
PORT.3.0.AMUXA.num:4
PORT.3.0.AMUXA_DSI.num:6
PORT.3.0.AMUXB.num:5
PORT.3.0.AMUXB_DSI.num:7
PORT.3.0.CANFD_0_TTCAN_TX_3.num:21
PORT.3.0.ETH_0_MDIO.num:24
PORT.3.0.GPIO.num:0
PORT.3.0.PERI_TR_IO_OUTPUT_0.num:27
PORT.3.0.SCB_6_SPI_MISO.num:19
PORT.3.0.SCB_6_UART_RX.num:17
PORT.3.0.TCPWM_1_LINE_1.num:8
PORT.3.0.TCPWM_1_LINE_COMPL_2.num:9
PORT.3.0.TCPWM_1_LINE_COMPL_518.num:16
PORT.3.0.TCPWM_1_TR_ONE_CNT_IN_3.num:10
PORT.3.0.TCPWM_1_TR_ONE_CNT_IN_7.num:11
PORT.3.1.bond:True
PORT.3.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_RX_3,ETH_0_MDC,GPIO,PERI_TR_IO_OUTPUT_1,SCB_6_I2C_SDA,SCB_6_SPI_MOSI,SCB_6_UART_TX,TCPWM_1_LINE_0,TCPWM_1_LINE_COMPL_1,TCPWM_1_LINE_COMPL_519,TCPWM_1_TR_ONE_CNT_IN_0,TCPWM_1_TR_ONE_CNT_IN_4
PORT.3.1.physical_pin:A12
PORT.3.1.AMUXA.num:4
PORT.3.1.AMUXA_DSI.num:6
PORT.3.1.AMUXB.num:5
PORT.3.1.AMUXB_DSI.num:7
PORT.3.1.CANFD_0_TTCAN_RX_3.num:21
PORT.3.1.ETH_0_MDC.num:24
PORT.3.1.GPIO.num:0
PORT.3.1.PERI_TR_IO_OUTPUT_1.num:27
PORT.3.1.SCB_6_I2C_SDA.num:18
PORT.3.1.SCB_6_SPI_MOSI.num:19
PORT.3.1.SCB_6_UART_TX.num:17
PORT.3.1.TCPWM_1_LINE_0.num:8
PORT.3.1.TCPWM_1_LINE_COMPL_1.num:9
PORT.3.1.TCPWM_1_LINE_COMPL_519.num:16
PORT.3.1.TCPWM_1_TR_ONE_CNT_IN_0.num:10
PORT.3.1.TCPWM_1_TR_ONE_CNT_IN_4.num:11
PORT.3.2.bond:True
PORT.3.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_6_I2C_SCL,SCB_6_SPI_CLK,SCB_6_UART_RTS,TCPWM_1_LINE_259,TCPWM_1_LINE_COMPL_0,TCPWM_1_TR_ONE_CNT_IN_1,TCPWM_1_TR_ONE_CNT_IN_777,TCPWM_1_TR_ONE_CNT_IN_1549
PORT.3.2.physical_pin:B12
PORT.3.2.AMUXA.num:4
PORT.3.2.AMUXA_DSI.num:6
PORT.3.2.AMUXB.num:5
PORT.3.2.AMUXB_DSI.num:7
PORT.3.2.GPIO.num:0
PORT.3.2.SCB_6_I2C_SCL.num:18
PORT.3.2.SCB_6_SPI_CLK.num:19
PORT.3.2.SCB_6_UART_RTS.num:17
PORT.3.2.TCPWM_1_LINE_259.num:8
PORT.3.2.TCPWM_1_LINE_COMPL_0.num:9
PORT.3.2.TCPWM_1_TR_ONE_CNT_IN_1.num:11
PORT.3.2.TCPWM_1_TR_ONE_CNT_IN_1549.num:16
PORT.3.2.TCPWM_1_TR_ONE_CNT_IN_777.num:10
PORT.3.3.bond:True
PORT.3.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_6_SPI_SELECT0,SCB_6_UART_CTS,TCPWM_1_LINE_258,TCPWM_1_LINE_COMPL_259,TCPWM_1_TR_ONE_CNT_IN_774,TCPWM_1_TR_ONE_CNT_IN_778,TCPWM_1_TR_ONE_CNT_IN_1552
PORT.3.3.physical_pin:C12
PORT.3.3.AMUXA.num:4
PORT.3.3.AMUXA_DSI.num:6
PORT.3.3.AMUXB.num:5
PORT.3.3.AMUXB_DSI.num:7
PORT.3.3.GPIO.num:0
PORT.3.3.SCB_6_SPI_SELECT0.num:19
PORT.3.3.SCB_6_UART_CTS.num:17
PORT.3.3.TCPWM_1_LINE_258.num:8
PORT.3.3.TCPWM_1_LINE_COMPL_259.num:9
PORT.3.3.TCPWM_1_TR_ONE_CNT_IN_1552.num:16
PORT.3.3.TCPWM_1_TR_ONE_CNT_IN_774.num:10
PORT.3.3.TCPWM_1_TR_ONE_CNT_IN_778.num:11
PORT.3.4.bond:True
PORT.3.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_1,SCB_6_SPI_SELECT1,TCPWM_1_LINE_257,TCPWM_1_LINE_COMPL_258,TCPWM_1_TR_ONE_CNT_IN_771,TCPWM_1_TR_ONE_CNT_IN_775,TCPWM_1_TR_ONE_CNT_IN_1555
PORT.3.4.physical_pin:D12
PORT.3.4.AMUXA.num:4
PORT.3.4.AMUXA_DSI.num:6
PORT.3.4.AMUXB.num:5
PORT.3.4.AMUXB_DSI.num:7
PORT.3.4.GPIO.num:0
PORT.3.4.LIN_0_LIN_RX_1.num:20
PORT.3.4.SCB_6_SPI_SELECT1.num:19
PORT.3.4.TCPWM_1_LINE_257.num:8
PORT.3.4.TCPWM_1_LINE_COMPL_258.num:9
PORT.3.4.TCPWM_1_TR_ONE_CNT_IN_1555.num:16
PORT.3.4.TCPWM_1_TR_ONE_CNT_IN_771.num:10
PORT.3.4.TCPWM_1_TR_ONE_CNT_IN_775.num:11
PORT.3.5.bond:True
PORT.3.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_1,SCB_6_SPI_SELECT2,TCPWM_1_LINE_256,TCPWM_1_LINE_COMPL_257,TCPWM_1_TR_ONE_CNT_IN_768,TCPWM_1_TR_ONE_CNT_IN_772,TCPWM_1_TR_ONE_CNT_IN_1558
PORT.3.5.physical_pin:B11
PORT.3.5.AMUXA.num:4
PORT.3.5.AMUXA_DSI.num:6
PORT.3.5.AMUXB.num:5
PORT.3.5.AMUXB_DSI.num:7
PORT.3.5.GPIO.num:0
PORT.3.5.LIN_0_LIN_TX_1.num:20
PORT.3.5.SCB_6_SPI_SELECT2.num:19
PORT.3.5.TCPWM_1_LINE_256.num:8
PORT.3.5.TCPWM_1_LINE_COMPL_257.num:9
PORT.3.5.TCPWM_1_TR_ONE_CNT_IN_1558.num:16
PORT.3.5.TCPWM_1_TR_ONE_CNT_IN_768.num:10
PORT.3.5.TCPWM_1_TR_ONE_CNT_IN_772.num:11
PORT.3.6.bond:True
PORT.3.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_2,GPIO,LIN_0_LIN_TX_11,SCB_8_SPI_SELECT2,TCPWM_1_LINE_74,TCPWM_1_LINE_COMPL_73,TCPWM_1_TR_ONE_CNT_IN_220,TCPWM_1_TR_ONE_CNT_IN_222
PORT.3.6.physical_pin:C11
PORT.3.6.AMUXA.num:4
PORT.3.6.AMUXA_DSI.num:6
PORT.3.6.AMUXB.num:5
PORT.3.6.AMUXB_DSI.num:7
PORT.3.6.CANFD_1_TTCAN_TX_2.num:21
PORT.3.6.GPIO.num:0
PORT.3.6.LIN_0_LIN_TX_11.num:20
PORT.3.6.SCB_8_SPI_SELECT2.num:19
PORT.3.6.TCPWM_1_LINE_74.num:8
PORT.3.6.TCPWM_1_LINE_COMPL_73.num:9
PORT.3.6.TCPWM_1_TR_ONE_CNT_IN_220.num:11
PORT.3.6.TCPWM_1_TR_ONE_CNT_IN_222.num:10
PORT.3.7.bond:True
PORT.3.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_2,GPIO,LIN_0_LIN_EN_11,TCPWM_1_LINE_75,TCPWM_1_LINE_COMPL_74,TCPWM_1_TR_ONE_CNT_IN_223,TCPWM_1_TR_ONE_CNT_IN_225
PORT.3.7.physical_pin:D11
PORT.3.7.AMUXA.num:4
PORT.3.7.AMUXA_DSI.num:6
PORT.3.7.AMUXB.num:5
PORT.3.7.AMUXB_DSI.num:7
PORT.3.7.CANFD_1_TTCAN_RX_2.num:21
PORT.3.7.GPIO.num:0
PORT.3.7.LIN_0_LIN_EN_11.num:20
PORT.3.7.TCPWM_1_LINE_75.num:8
PORT.3.7.TCPWM_1_LINE_COMPL_74.num:9
PORT.3.7.TCPWM_1_TR_ONE_CNT_IN_223.num:11
PORT.3.7.TCPWM_1_TR_ONE_CNT_IN_225.num:10
PORT.4.pins:0,1,2,3,4,5,6
PORT.4.0.bond:True
PORT.4.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_1,PASS_0_SAR_EXT_MUX_SEL_0,PERI_TR_IO_INPUT_10,SCB_5_SPI_MISO,SCB_5_UART_RX,TCPWM_1_LINE_4,TCPWM_1_LINE_COMPL_256,TCPWM_1_TR_ONE_CNT_IN_12,TCPWM_1_TR_ONE_CNT_IN_769
PORT.4.0.physical_pin:A8
PORT.4.0.AMUXA.num:4
PORT.4.0.AMUXA_DSI.num:6
PORT.4.0.AMUXB.num:5
PORT.4.0.AMUXB_DSI.num:7
PORT.4.0.GPIO.num:0
PORT.4.0.LIN_0_LIN_RX_1.num:20
PORT.4.0.PASS_0_SAR_EXT_MUX_SEL_0.num:16
PORT.4.0.PERI_TR_IO_INPUT_10.num:26
PORT.4.0.SCB_5_SPI_MISO.num:19
PORT.4.0.SCB_5_UART_RX.num:17
PORT.4.0.TCPWM_1_LINE_4.num:8
PORT.4.0.TCPWM_1_LINE_COMPL_256.num:9
PORT.4.0.TCPWM_1_TR_ONE_CNT_IN_12.num:10
PORT.4.0.TCPWM_1_TR_ONE_CNT_IN_769.num:11
PORT.4.1.bond:True
PORT.4.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_1,PASS_0_SAR_EXT_MUX_SEL_1,PERI_TR_IO_INPUT_11,SCB_5_I2C_SDA,SCB_5_SPI_MOSI,SCB_5_UART_TX,TCPWM_1_LINE_5,TCPWM_1_LINE_COMPL_4,TCPWM_1_TR_ONE_CNT_IN_13,TCPWM_1_TR_ONE_CNT_IN_15
PORT.4.1.physical_pin:B8
PORT.4.1.AMUXA.num:4
PORT.4.1.AMUXA_DSI.num:6
PORT.4.1.AMUXB.num:5
PORT.4.1.AMUXB_DSI.num:7
PORT.4.1.GPIO.num:0
PORT.4.1.LIN_0_LIN_TX_1.num:20
PORT.4.1.PASS_0_SAR_EXT_MUX_SEL_1.num:16
PORT.4.1.PERI_TR_IO_INPUT_11.num:26
PORT.4.1.SCB_5_I2C_SDA.num:18
PORT.4.1.SCB_5_SPI_MOSI.num:19
PORT.4.1.SCB_5_UART_TX.num:17
PORT.4.1.TCPWM_1_LINE_5.num:8
PORT.4.1.TCPWM_1_LINE_COMPL_4.num:9
PORT.4.1.TCPWM_1_TR_ONE_CNT_IN_13.num:11
PORT.4.1.TCPWM_1_TR_ONE_CNT_IN_15.num:10
PORT.4.2.bond:True
PORT.4.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_1,PASS_0_SAR_EXT_MUX_SEL_2,PERI_TR_IO_INPUT_12,SCB_5_I2C_SCL,SCB_5_SPI_CLK,SCB_5_UART_RTS,TCPWM_1_LINE_6,TCPWM_1_LINE_COMPL_5,TCPWM_1_TR_ONE_CNT_IN_16,TCPWM_1_TR_ONE_CNT_IN_18
PORT.4.2.physical_pin:C8
PORT.4.2.AMUXA.num:4
PORT.4.2.AMUXA_DSI.num:6
PORT.4.2.AMUXB.num:5
PORT.4.2.AMUXB_DSI.num:7
PORT.4.2.GPIO.num:0
PORT.4.2.LIN_0_LIN_EN_1.num:20
PORT.4.2.PASS_0_SAR_EXT_MUX_SEL_2.num:16
PORT.4.2.PERI_TR_IO_INPUT_12.num:26
PORT.4.2.SCB_5_I2C_SCL.num:18
PORT.4.2.SCB_5_SPI_CLK.num:19
PORT.4.2.SCB_5_UART_RTS.num:17
PORT.4.2.TCPWM_1_LINE_6.num:8
PORT.4.2.TCPWM_1_LINE_COMPL_5.num:9
PORT.4.2.TCPWM_1_TR_ONE_CNT_IN_16.num:11
PORT.4.2.TCPWM_1_TR_ONE_CNT_IN_18.num:10
PORT.4.3.bond:True
PORT.4.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_TX_1,GPIO,PASS_0_SAR_EXT_MUX_EN_0,PERI_TR_IO_INPUT_13,SCB_5_SPI_SELECT0,SCB_5_UART_CTS,TCPWM_1_LINE_7,TCPWM_1_LINE_COMPL_6,TCPWM_1_TR_ONE_CNT_IN_19,TCPWM_1_TR_ONE_CNT_IN_21
PORT.4.3.physical_pin:D8
PORT.4.3.AMUXA.num:4
PORT.4.3.AMUXA_DSI.num:6
PORT.4.3.AMUXB.num:5
PORT.4.3.AMUXB_DSI.num:7
PORT.4.3.CANFD_0_TTCAN_TX_1.num:21
PORT.4.3.GPIO.num:0
PORT.4.3.PASS_0_SAR_EXT_MUX_EN_0.num:16
PORT.4.3.PERI_TR_IO_INPUT_13.num:26
PORT.4.3.SCB_5_SPI_SELECT0.num:19
PORT.4.3.SCB_5_UART_CTS.num:17
PORT.4.3.TCPWM_1_LINE_7.num:8
PORT.4.3.TCPWM_1_LINE_COMPL_6.num:9
PORT.4.3.TCPWM_1_TR_ONE_CNT_IN_19.num:11
PORT.4.3.TCPWM_1_TR_ONE_CNT_IN_21.num:10
PORT.4.4.bond:True
PORT.4.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_RX_1,GPIO,LIN_0_LIN_RX_15,SCB_5_SPI_SELECT1,TCPWM_1_LINE_8,TCPWM_1_LINE_COMPL_7,TCPWM_1_TR_ONE_CNT_IN_22,TCPWM_1_TR_ONE_CNT_IN_24
PORT.4.4.physical_pin:A7
PORT.4.4.AMUXA.num:4
PORT.4.4.AMUXA_DSI.num:6
PORT.4.4.AMUXB.num:5
PORT.4.4.AMUXB_DSI.num:7
PORT.4.4.CANFD_0_TTCAN_RX_1.num:21
PORT.4.4.GPIO.num:0
PORT.4.4.LIN_0_LIN_RX_15.num:18
PORT.4.4.SCB_5_SPI_SELECT1.num:19
PORT.4.4.TCPWM_1_LINE_8.num:8
PORT.4.4.TCPWM_1_LINE_COMPL_7.num:9
PORT.4.4.TCPWM_1_TR_ONE_CNT_IN_22.num:11
PORT.4.4.TCPWM_1_TR_ONE_CNT_IN_24.num:10
PORT.4.5.bond:False
PORT.4.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_32,SCB_9_SPI_MISO,SCB_9_UART_RX
PORT.4.5.AMUXA.num:4
PORT.4.5.AMUXA_DSI.num:6
PORT.4.5.AMUXB.num:5
PORT.4.5.AMUXB_DSI.num:7
PORT.4.5.GPIO.num:0
PORT.4.5.PERI_TR_IO_INPUT_32.num:26
PORT.4.5.SCB_9_SPI_MISO.num:19
PORT.4.5.SCB_9_UART_RX.num:17
PORT.4.6.bond:False
PORT.4.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_33,SCB_9_I2C_SDA,SCB_9_SPI_MOSI,SCB_9_UART_TX
PORT.4.6.AMUXA.num:4
PORT.4.6.AMUXA_DSI.num:6
PORT.4.6.AMUXB.num:5
PORT.4.6.AMUXB_DSI.num:7
PORT.4.6.GPIO.num:0
PORT.4.6.PERI_TR_IO_INPUT_33.num:26
PORT.4.6.SCB_9_I2C_SDA.num:18
PORT.4.6.SCB_9_SPI_MOSI.num:19
PORT.4.6.SCB_9_UART_TX.num:17
PORT.5.pins:0,1,2,3,4,5
PORT.5.0.bond:True
PORT.5.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_7,LIN_0_LIN_TX_15,PERI_TR_IO_INPUT_38,SCB_5_SPI_SELECT2,TCPWM_0_LINE_256,TCPWM_1_LINE_9,TCPWM_1_LINE_522,TCPWM_1_LINE_COMPL_8,TCPWM_1_TR_ONE_CNT_IN_25,TCPWM_1_TR_ONE_CNT_IN_27
PORT.5.0.physical_pin:A6
PORT.5.0.AMUXA.num:4
PORT.5.0.AMUXA_DSI.num:6
PORT.5.0.AMUXB.num:5
PORT.5.0.AMUXB_DSI.num:7
PORT.5.0.GPIO.num:0
PORT.5.0.LIN_0_LIN_RX_7.num:20
PORT.5.0.LIN_0_LIN_TX_15.num:18
PORT.5.0.PERI_TR_IO_INPUT_38.num:26
PORT.5.0.SCB_5_SPI_SELECT2.num:19
PORT.5.0.TCPWM_0_LINE_256.num:22
PORT.5.0.TCPWM_1_LINE_522.num:16
PORT.5.0.TCPWM_1_LINE_9.num:8
PORT.5.0.TCPWM_1_LINE_COMPL_8.num:9
PORT.5.0.TCPWM_1_TR_ONE_CNT_IN_25.num:11
PORT.5.0.TCPWM_1_TR_ONE_CNT_IN_27.num:10
PORT.5.1.bond:True
PORT.5.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_7,PERI_TR_IO_INPUT_39,SCB_9_SPI_SELECT3,TCPWM_0_LINE_COMPL_256,TCPWM_1_LINE_10,TCPWM_1_LINE_COMPL_9,TCPWM_1_LINE_COMPL_522,TCPWM_1_TR_ONE_CNT_IN_28,TCPWM_1_TR_ONE_CNT_IN_30
PORT.5.1.physical_pin:B6
PORT.5.1.AMUXA.num:4
PORT.5.1.AMUXA_DSI.num:6
PORT.5.1.AMUXB.num:5
PORT.5.1.AMUXB_DSI.num:7
PORT.5.1.GPIO.num:0
PORT.5.1.LIN_0_LIN_TX_7.num:20
PORT.5.1.PERI_TR_IO_INPUT_39.num:26
PORT.5.1.SCB_9_SPI_SELECT3.num:19
PORT.5.1.TCPWM_0_LINE_COMPL_256.num:22
PORT.5.1.TCPWM_1_LINE_10.num:8
PORT.5.1.TCPWM_1_LINE_COMPL_522.num:16
PORT.5.1.TCPWM_1_LINE_COMPL_9.num:9
PORT.5.1.TCPWM_1_TR_ONE_CNT_IN_28.num:11
PORT.5.1.TCPWM_1_TR_ONE_CNT_IN_30.num:10
PORT.5.2.bond:True
PORT.5.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_7,LIN_0_LIN_RX_10,TCPWM_0_TR_ONE_CNT_IN_768,TCPWM_1_LINE_11,TCPWM_1_LINE_COMPL_10,TCPWM_1_TR_ONE_CNT_IN_31,TCPWM_1_TR_ONE_CNT_IN_33,TCPWM_1_TR_ONE_CNT_IN_1566
PORT.5.2.physical_pin:C6
PORT.5.2.AMUXA.num:4
PORT.5.2.AMUXA_DSI.num:6
PORT.5.2.AMUXB.num:5
PORT.5.2.AMUXB_DSI.num:7
PORT.5.2.GPIO.num:0
PORT.5.2.LIN_0_LIN_EN_7.num:20
PORT.5.2.LIN_0_LIN_RX_10.num:18
PORT.5.2.TCPWM_0_TR_ONE_CNT_IN_768.num:22
PORT.5.2.TCPWM_1_LINE_11.num:8
PORT.5.2.TCPWM_1_LINE_COMPL_10.num:9
PORT.5.2.TCPWM_1_TR_ONE_CNT_IN_1566.num:16
PORT.5.2.TCPWM_1_TR_ONE_CNT_IN_31.num:11
PORT.5.2.TCPWM_1_TR_ONE_CNT_IN_33.num:10
PORT.5.3.bond:True
PORT.5.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_2,LIN_0_LIN_TX_10,TCPWM_0_TR_ONE_CNT_IN_769,TCPWM_1_LINE_12,TCPWM_1_LINE_COMPL_11,TCPWM_1_TR_ONE_CNT_IN_34,TCPWM_1_TR_ONE_CNT_IN_36,TCPWM_1_TR_ONE_CNT_IN_1567
PORT.5.3.physical_pin:D6
PORT.5.3.AMUXA.num:4
PORT.5.3.AMUXA_DSI.num:6
PORT.5.3.AMUXB.num:5
PORT.5.3.AMUXB_DSI.num:7
PORT.5.3.GPIO.num:0
PORT.5.3.LIN_0_LIN_RX_2.num:20
PORT.5.3.LIN_0_LIN_TX_10.num:18
PORT.5.3.TCPWM_0_TR_ONE_CNT_IN_769.num:22
PORT.5.3.TCPWM_1_LINE_12.num:8
PORT.5.3.TCPWM_1_LINE_COMPL_11.num:9
PORT.5.3.TCPWM_1_TR_ONE_CNT_IN_1567.num:16
PORT.5.3.TCPWM_1_TR_ONE_CNT_IN_34.num:11
PORT.5.3.TCPWM_1_TR_ONE_CNT_IN_36.num:10
PORT.5.4.bond:True
PORT.5.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_9,LIN_0_LIN_TX_2,TCPWM_1_LINE_13,TCPWM_1_LINE_523,TCPWM_1_LINE_COMPL_12,TCPWM_1_TR_ONE_CNT_IN_37,TCPWM_1_TR_ONE_CNT_IN_39
PORT.5.4.physical_pin:C5
PORT.5.4.AMUXA.num:4
PORT.5.4.AMUXA_DSI.num:6
PORT.5.4.AMUXB.num:5
PORT.5.4.AMUXB_DSI.num:7
PORT.5.4.GPIO.num:0
PORT.5.4.LIN_0_LIN_RX_9.num:23
PORT.5.4.LIN_0_LIN_TX_2.num:20
PORT.5.4.TCPWM_1_LINE_13.num:8
PORT.5.4.TCPWM_1_LINE_523.num:16
PORT.5.4.TCPWM_1_LINE_COMPL_12.num:9
PORT.5.4.TCPWM_1_TR_ONE_CNT_IN_37.num:11
PORT.5.4.TCPWM_1_TR_ONE_CNT_IN_39.num:10
PORT.5.5.bond:True
PORT.5.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_2,LIN_0_LIN_TX_9,TCPWM_1_LINE_14,TCPWM_1_LINE_COMPL_13,TCPWM_1_LINE_COMPL_523,TCPWM_1_TR_ONE_CNT_IN_40,TCPWM_1_TR_ONE_CNT_IN_42
PORT.5.5.physical_pin:D5
PORT.5.5.AMUXA.num:4
PORT.5.5.AMUXA_DSI.num:6
PORT.5.5.AMUXB.num:5
PORT.5.5.AMUXB_DSI.num:7
PORT.5.5.GPIO.num:0
PORT.5.5.LIN_0_LIN_EN_2.num:20
PORT.5.5.LIN_0_LIN_TX_9.num:23
PORT.5.5.TCPWM_1_LINE_14.num:8
PORT.5.5.TCPWM_1_LINE_COMPL_13.num:9
PORT.5.5.TCPWM_1_LINE_COMPL_523.num:16
PORT.5.5.TCPWM_1_TR_ONE_CNT_IN_40.num:11
PORT.5.5.TCPWM_1_TR_ONE_CNT_IN_42.num:10
PORT.6.pins:0,1,2,3,4,5,6,7
PORT.6.0.analog_signals:PASS.0.SARMUX_PADS.0
PORT.6.0.bond:True
PORT.6.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_9,LIN_0_LIN_RX_3,SCB_4_SPI_MISO,SCB_4_UART_RX,TCPWM_0_LINE_0,TCPWM_1_LINE_256,TCPWM_1_LINE_COMPL_14,TCPWM_1_TR_ONE_CNT_IN_43,TCPWM_1_TR_ONE_CNT_IN_768,TCPWM_1_TR_ONE_CNT_IN_1569
PORT.6.0.physical_pin:B4
PORT.6.0.AMUXA.num:4
PORT.6.0.AMUXA_DSI.num:6
PORT.6.0.AMUXB.num:5
PORT.6.0.AMUXB_DSI.num:7
PORT.6.0.GPIO.num:0
PORT.6.0.LIN_0_LIN_EN_9.num:23
PORT.6.0.LIN_0_LIN_RX_3.num:20
PORT.6.0.SCB_4_SPI_MISO.num:19
PORT.6.0.SCB_4_UART_RX.num:17
PORT.6.0.TCPWM_0_LINE_0.num:22
PORT.6.0.TCPWM_1_LINE_256.num:8
PORT.6.0.TCPWM_1_LINE_COMPL_14.num:9
PORT.6.0.TCPWM_1_TR_ONE_CNT_IN_1569.num:16
PORT.6.0.TCPWM_1_TR_ONE_CNT_IN_43.num:11
PORT.6.0.TCPWM_1_TR_ONE_CNT_IN_768.num:10
PORT.6.1.analog_signals:PASS.0.SARMUX_PADS.1
PORT.6.1.bond:True
PORT.6.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_3,SCB_4_I2C_SDA,SCB_4_SPI_MOSI,SCB_4_UART_TX,TCPWM_1_LINE_0,TCPWM_1_LINE_COMPL_256,TCPWM_1_TR_ONE_CNT_IN_0,TCPWM_1_TR_ONE_CNT_IN_769,TCPWM_1_TR_ONE_CNT_IN_1570
PORT.6.1.physical_pin:C4
PORT.6.1.AMUXA.num:4
PORT.6.1.AMUXA_DSI.num:6
PORT.6.1.AMUXB.num:5
PORT.6.1.AMUXB_DSI.num:7
PORT.6.1.GPIO.num:0
PORT.6.1.LIN_0_LIN_TX_3.num:20
PORT.6.1.SCB_4_I2C_SDA.num:18
PORT.6.1.SCB_4_SPI_MOSI.num:19
PORT.6.1.SCB_4_UART_TX.num:17
PORT.6.1.TCPWM_1_LINE_0.num:8
PORT.6.1.TCPWM_1_LINE_COMPL_256.num:9
PORT.6.1.TCPWM_1_TR_ONE_CNT_IN_0.num:10
PORT.6.1.TCPWM_1_TR_ONE_CNT_IN_1570.num:16
PORT.6.1.TCPWM_1_TR_ONE_CNT_IN_769.num:11
PORT.6.2.analog_signals:PASS.0.SARMUX_PADS.2
PORT.6.2.bond:True
PORT.6.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_TX_2,GPIO,LIN_0_LIN_EN_3,SCB_4_I2C_SCL,SCB_4_SPI_CLK,SCB_4_UART_RTS,SDHC_0_CARD_MECH_WRITE_PROT,TCPWM_0_LINE_COMPL_0,TCPWM_1_LINE_257,TCPWM_1_LINE_524,TCPWM_1_LINE_COMPL_0,TCPWM_1_TR_ONE_CNT_IN_1,TCPWM_1_TR_ONE_CNT_IN_771
PORT.6.2.physical_pin:A3
PORT.6.2.AMUXA.num:4
PORT.6.2.AMUXA_DSI.num:6
PORT.6.2.AMUXB.num:5
PORT.6.2.AMUXB_DSI.num:7
PORT.6.2.CANFD_0_TTCAN_TX_2.num:21
PORT.6.2.GPIO.num:0
PORT.6.2.LIN_0_LIN_EN_3.num:20
PORT.6.2.SCB_4_I2C_SCL.num:18
PORT.6.2.SCB_4_SPI_CLK.num:19
PORT.6.2.SCB_4_UART_RTS.num:17
PORT.6.2.SDHC_0_CARD_MECH_WRITE_PROT.num:25
PORT.6.2.TCPWM_0_LINE_COMPL_0.num:22
PORT.6.2.TCPWM_1_LINE_257.num:8
PORT.6.2.TCPWM_1_LINE_524.num:16
PORT.6.2.TCPWM_1_LINE_COMPL_0.num:9
PORT.6.2.TCPWM_1_TR_ONE_CNT_IN_1.num:11
PORT.6.2.TCPWM_1_TR_ONE_CNT_IN_771.num:10
PORT.6.3.analog_signals:PASS.0.SARMUX_PADS.3
PORT.6.3.bond:True
PORT.6.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_RX_2,CPUSS_CAL_SUP_NZ,GPIO,LIN_0_LIN_RX_4,SCB_4_SPI_SELECT0,SCB_4_UART_CTS,SDHC_0_CARD_CMD,SMIF_0_SPIHB_CLK,TCPWM_1_LINE_1,TCPWM_1_LINE_COMPL_257,TCPWM_1_LINE_COMPL_524,TCPWM_1_TR_ONE_CNT_IN_3,TCPWM_1_TR_ONE_CNT_IN_772
PORT.6.3.physical_pin:B3
PORT.6.3.AMUXA.num:4
PORT.6.3.AMUXA_DSI.num:6
PORT.6.3.AMUXB.num:5
PORT.6.3.AMUXB_DSI.num:7
PORT.6.3.CANFD_0_TTCAN_RX_2.num:21
PORT.6.3.CPUSS_CAL_SUP_NZ.num:27
PORT.6.3.GPIO.num:0
PORT.6.3.LIN_0_LIN_RX_4.num:20
PORT.6.3.SCB_4_SPI_SELECT0.num:19
PORT.6.3.SCB_4_UART_CTS.num:17
PORT.6.3.SDHC_0_CARD_CMD.num:25
PORT.6.3.SMIF_0_SPIHB_CLK.num:23
PORT.6.3.TCPWM_1_LINE_1.num:8
PORT.6.3.TCPWM_1_LINE_COMPL_257.num:9
PORT.6.3.TCPWM_1_LINE_COMPL_524.num:16
PORT.6.3.TCPWM_1_TR_ONE_CNT_IN_3.num:10
PORT.6.3.TCPWM_1_TR_ONE_CNT_IN_772.num:11
PORT.6.4.analog_signals:PASS.0.SARMUX_PADS.4
PORT.6.4.bond:True
PORT.6.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_4,SCB_4_SPI_SELECT1,SDHC_0_CLK_CARD,SMIF_0_SPIHB_RWDS,TCPWM_0_TR_ONE_CNT_IN_0,TCPWM_1_LINE_258,TCPWM_1_LINE_COMPL_1,TCPWM_1_TR_ONE_CNT_IN_4,TCPWM_1_TR_ONE_CNT_IN_774,TCPWM_1_TR_ONE_CNT_IN_1572
PORT.6.4.physical_pin:C3
PORT.6.4.AMUXA.num:4
PORT.6.4.AMUXA_DSI.num:6
PORT.6.4.AMUXB.num:5
PORT.6.4.AMUXB_DSI.num:7
PORT.6.4.GPIO.num:0
PORT.6.4.LIN_0_LIN_TX_4.num:20
PORT.6.4.SCB_4_SPI_SELECT1.num:19
PORT.6.4.SDHC_0_CLK_CARD.num:25
PORT.6.4.SMIF_0_SPIHB_RWDS.num:23
PORT.6.4.TCPWM_0_TR_ONE_CNT_IN_0.num:22
PORT.6.4.TCPWM_1_LINE_258.num:8
PORT.6.4.TCPWM_1_LINE_COMPL_1.num:9
PORT.6.4.TCPWM_1_TR_ONE_CNT_IN_1572.num:16
PORT.6.4.TCPWM_1_TR_ONE_CNT_IN_4.num:11
PORT.6.4.TCPWM_1_TR_ONE_CNT_IN_774.num:10
PORT.6.5.analog_signals:PASS.0.SARMUX_PADS.5
PORT.6.5.bond:True
PORT.6.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_4,SCB_4_SPI_SELECT2,SDHC_0_CARD_DETECT_N,SMIF_0_SPIHB_SELECT0,TCPWM_0_TR_ONE_CNT_IN_1,TCPWM_1_LINE_2,TCPWM_1_LINE_COMPL_258,TCPWM_1_TR_ONE_CNT_IN_6,TCPWM_1_TR_ONE_CNT_IN_775,TCPWM_1_TR_ONE_CNT_IN_1573
PORT.6.5.physical_pin:A2
PORT.6.5.AMUXA.num:4
PORT.6.5.AMUXA_DSI.num:6
PORT.6.5.AMUXB.num:5
PORT.6.5.AMUXB_DSI.num:7
PORT.6.5.GPIO.num:0
PORT.6.5.LIN_0_LIN_EN_4.num:20
PORT.6.5.SCB_4_SPI_SELECT2.num:19
PORT.6.5.SDHC_0_CARD_DETECT_N.num:25
PORT.6.5.SMIF_0_SPIHB_SELECT0.num:23
PORT.6.5.TCPWM_0_TR_ONE_CNT_IN_1.num:22
PORT.6.5.TCPWM_1_LINE_2.num:8
PORT.6.5.TCPWM_1_LINE_COMPL_258.num:9
PORT.6.5.TCPWM_1_TR_ONE_CNT_IN_1573.num:16
PORT.6.5.TCPWM_1_TR_ONE_CNT_IN_6.num:10
PORT.6.5.TCPWM_1_TR_ONE_CNT_IN_775.num:11
PORT.6.6.analog_signals:PASS.0.SARMUX_PADS.6
PORT.6.6.bond:True
PORT.6.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_8,SCB_4_SPI_SELECT3,TCPWM_1_LINE_259,TCPWM_1_LINE_COMPL_2,TCPWM_1_TR_ONE_CNT_IN_7,TCPWM_1_TR_ONE_CNT_IN_777
PORT.6.6.physical_pin:B2
PORT.6.6.AMUXA.num:4
PORT.6.6.AMUXA_DSI.num:6
PORT.6.6.AMUXB.num:5
PORT.6.6.AMUXB_DSI.num:7
PORT.6.6.GPIO.num:0
PORT.6.6.PERI_TR_IO_INPUT_8.num:26
PORT.6.6.SCB_4_SPI_SELECT3.num:19
PORT.6.6.TCPWM_1_LINE_259.num:8
PORT.6.6.TCPWM_1_LINE_COMPL_2.num:9
PORT.6.6.TCPWM_1_TR_ONE_CNT_IN_7.num:11
PORT.6.6.TCPWM_1_TR_ONE_CNT_IN_777.num:10
PORT.6.7.analog_signals:PASS.0.SARMUX_PADS.7
PORT.6.7.bond:True
PORT.6.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_9,TCPWM_1_LINE_3,TCPWM_1_LINE_COMPL_259,TCPWM_1_TR_ONE_CNT_IN_9,TCPWM_1_TR_ONE_CNT_IN_778
PORT.6.7.physical_pin:B1
PORT.6.7.AMUXA.num:4
PORT.6.7.AMUXA_DSI.num:6
PORT.6.7.AMUXB.num:5
PORT.6.7.AMUXB_DSI.num:7
PORT.6.7.GPIO.num:0
PORT.6.7.PERI_TR_IO_INPUT_9.num:26
PORT.6.7.TCPWM_1_LINE_3.num:8
PORT.6.7.TCPWM_1_LINE_COMPL_259.num:9
PORT.6.7.TCPWM_1_TR_ONE_CNT_IN_778.num:11
PORT.6.7.TCPWM_1_TR_ONE_CNT_IN_9.num:10
PORT.7.pins:0,1,2,3,4,5,6,7
PORT.7.0.analog_signals:PASS.0.SARMUX_PADS.16
PORT.7.0.bond:True
PORT.7.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_4,SCB_5_SPI_MISO,SCB_5_UART_RX,SDHC_0_CARD_IF_PWR_EN,SMIF_0_SPIHB_SELECT1,TCPWM_0_LINE_1,TCPWM_1_LINE_260,TCPWM_1_LINE_COMPL_3,TCPWM_1_TR_ONE_CNT_IN_10,TCPWM_1_TR_ONE_CNT_IN_780
PORT.7.0.physical_pin:E1
PORT.7.0.AMUXA.num:4
PORT.7.0.AMUXA_DSI.num:6
PORT.7.0.AMUXB.num:5
PORT.7.0.AMUXB_DSI.num:7
PORT.7.0.GPIO.num:0
PORT.7.0.LIN_0_LIN_RX_4.num:20
PORT.7.0.SCB_5_SPI_MISO.num:19
PORT.7.0.SCB_5_UART_RX.num:17
PORT.7.0.SDHC_0_CARD_IF_PWR_EN.num:25
PORT.7.0.SMIF_0_SPIHB_SELECT1.num:23
PORT.7.0.TCPWM_0_LINE_1.num:22
PORT.7.0.TCPWM_1_LINE_260.num:8
PORT.7.0.TCPWM_1_LINE_COMPL_3.num:9
PORT.7.0.TCPWM_1_TR_ONE_CNT_IN_10.num:11
PORT.7.0.TCPWM_1_TR_ONE_CNT_IN_780.num:10
PORT.7.1.analog_signals:PASS.0.SARMUX_PADS.17
PORT.7.1.bond:True
PORT.7.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_4,SCB_5_I2C_SDA,SCB_5_SPI_MOSI,SCB_5_UART_TX,SDHC_0_CARD_DAT_3TO0_0,SMIF_0_SPIHB_DATA0,TCPWM_1_LINE_15,TCPWM_1_LINE_COMPL_260,TCPWM_1_TR_ONE_CNT_IN_45,TCPWM_1_TR_ONE_CNT_IN_781
PORT.7.1.physical_pin:E2
PORT.7.1.AMUXA.num:4
PORT.7.1.AMUXA_DSI.num:6
PORT.7.1.AMUXB.num:5
PORT.7.1.AMUXB_DSI.num:7
PORT.7.1.GPIO.num:0
PORT.7.1.LIN_0_LIN_TX_4.num:20
PORT.7.1.SCB_5_I2C_SDA.num:18
PORT.7.1.SCB_5_SPI_MOSI.num:19
PORT.7.1.SCB_5_UART_TX.num:17
PORT.7.1.SDHC_0_CARD_DAT_3TO0_0.num:25
PORT.7.1.SMIF_0_SPIHB_DATA0.num:23
PORT.7.1.TCPWM_1_LINE_15.num:8
PORT.7.1.TCPWM_1_LINE_COMPL_260.num:9
PORT.7.1.TCPWM_1_TR_ONE_CNT_IN_45.num:10
PORT.7.1.TCPWM_1_TR_ONE_CNT_IN_781.num:11
PORT.7.2.analog_signals:PASS.0.SARMUX_PADS.18
PORT.7.2.bond:True
PORT.7.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_4,SCB_5_I2C_SCL,SCB_5_SPI_CLK,SCB_5_UART_RTS,SDHC_0_CARD_DAT_3TO0_1,SMIF_0_SPIHB_DATA1,TCPWM_0_LINE_COMPL_1,TCPWM_1_LINE_261,TCPWM_1_LINE_COMPL_15,TCPWM_1_TR_ONE_CNT_IN_46,TCPWM_1_TR_ONE_CNT_IN_783
PORT.7.2.physical_pin:F1
PORT.7.2.AMUXA.num:4
PORT.7.2.AMUXA_DSI.num:6
PORT.7.2.AMUXB.num:5
PORT.7.2.AMUXB_DSI.num:7
PORT.7.2.GPIO.num:0
PORT.7.2.LIN_0_LIN_EN_4.num:20
PORT.7.2.SCB_5_I2C_SCL.num:18
PORT.7.2.SCB_5_SPI_CLK.num:19
PORT.7.2.SCB_5_UART_RTS.num:17
PORT.7.2.SDHC_0_CARD_DAT_3TO0_1.num:25
PORT.7.2.SMIF_0_SPIHB_DATA1.num:23
PORT.7.2.TCPWM_0_LINE_COMPL_1.num:22
PORT.7.2.TCPWM_1_LINE_261.num:8
PORT.7.2.TCPWM_1_LINE_COMPL_15.num:9
PORT.7.2.TCPWM_1_TR_ONE_CNT_IN_46.num:11
PORT.7.2.TCPWM_1_TR_ONE_CNT_IN_783.num:10
PORT.7.3.analog_signals:PASS.0.SARMUX_PADS.19
PORT.7.3.bond:True
PORT.7.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_TX_4,GPIO,SCB_5_SPI_SELECT0,SCB_5_UART_CTS,SDHC_0_CARD_DAT_3TO0_2,SMIF_0_SPIHB_DATA2,TCPWM_0_TR_ONE_CNT_IN_3,TCPWM_1_LINE_16,TCPWM_1_LINE_COMPL_261,TCPWM_1_TR_ONE_CNT_IN_48,TCPWM_1_TR_ONE_CNT_IN_784
PORT.7.3.physical_pin:F2
PORT.7.3.AMUXA.num:4
PORT.7.3.AMUXA_DSI.num:6
PORT.7.3.AMUXB.num:5
PORT.7.3.AMUXB_DSI.num:7
PORT.7.3.CANFD_0_TTCAN_TX_4.num:21
PORT.7.3.GPIO.num:0
PORT.7.3.SCB_5_SPI_SELECT0.num:19
PORT.7.3.SCB_5_UART_CTS.num:17
PORT.7.3.SDHC_0_CARD_DAT_3TO0_2.num:25
PORT.7.3.SMIF_0_SPIHB_DATA2.num:23
PORT.7.3.TCPWM_0_TR_ONE_CNT_IN_3.num:22
PORT.7.3.TCPWM_1_LINE_16.num:8
PORT.7.3.TCPWM_1_LINE_COMPL_261.num:9
PORT.7.3.TCPWM_1_TR_ONE_CNT_IN_48.num:10
PORT.7.3.TCPWM_1_TR_ONE_CNT_IN_784.num:11
PORT.7.4.analog_signals:PASS.0.SARMUX_PADS.20
PORT.7.4.bond:True
PORT.7.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_RX_4,GPIO,SCB_5_SPI_SELECT1,SDHC_0_CARD_DAT_3TO0_3,SMIF_0_SPIHB_DATA3,TCPWM_0_TR_ONE_CNT_IN_4,TCPWM_1_LINE_262,TCPWM_1_LINE_COMPL_16,TCPWM_1_TR_ONE_CNT_IN_49,TCPWM_1_TR_ONE_CNT_IN_786
PORT.7.4.physical_pin:F3
PORT.7.4.AMUXA.num:4
PORT.7.4.AMUXA_DSI.num:6
PORT.7.4.AMUXB.num:5
PORT.7.4.AMUXB_DSI.num:7
PORT.7.4.CANFD_0_TTCAN_RX_4.num:21
PORT.7.4.GPIO.num:0
PORT.7.4.SCB_5_SPI_SELECT1.num:19
PORT.7.4.SDHC_0_CARD_DAT_3TO0_3.num:25
PORT.7.4.SMIF_0_SPIHB_DATA3.num:23
PORT.7.4.TCPWM_0_TR_ONE_CNT_IN_4.num:22
PORT.7.4.TCPWM_1_LINE_262.num:8
PORT.7.4.TCPWM_1_LINE_COMPL_16.num:9
PORT.7.4.TCPWM_1_TR_ONE_CNT_IN_49.num:11
PORT.7.4.TCPWM_1_TR_ONE_CNT_IN_786.num:10
PORT.7.5.analog_signals:PASS.0.SARMUX_PADS.21
PORT.7.5.bond:True
PORT.7.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_10,SCB_5_SPI_SELECT2,SDHC_0_CARD_DAT_7TO4_0,SMIF_0_SPIHB_DATA4,TCPWM_0_LINE_514,TCPWM_1_LINE_17,TCPWM_1_LINE_COMPL_262,TCPWM_1_TR_ONE_CNT_IN_51,TCPWM_1_TR_ONE_CNT_IN_787
PORT.7.5.physical_pin:F4
PORT.7.5.AMUXA.num:4
PORT.7.5.AMUXA_DSI.num:6
PORT.7.5.AMUXB.num:5
PORT.7.5.AMUXB_DSI.num:7
PORT.7.5.GPIO.num:0
PORT.7.5.LIN_0_LIN_RX_10.num:18
PORT.7.5.SCB_5_SPI_SELECT2.num:19
PORT.7.5.SDHC_0_CARD_DAT_7TO4_0.num:25
PORT.7.5.SMIF_0_SPIHB_DATA4.num:23
PORT.7.5.TCPWM_0_LINE_514.num:22
PORT.7.5.TCPWM_1_LINE_17.num:8
PORT.7.5.TCPWM_1_LINE_COMPL_262.num:9
PORT.7.5.TCPWM_1_TR_ONE_CNT_IN_51.num:10
PORT.7.5.TCPWM_1_TR_ONE_CNT_IN_787.num:11
PORT.7.6.analog_signals:PASS.0.SARMUX_PADS.22
PORT.7.6.bond:True
PORT.7.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_10,PERI_TR_IO_INPUT_16,TCPWM_1_LINE_263,TCPWM_1_LINE_COMPL_17,TCPWM_1_TR_ONE_CNT_IN_52,TCPWM_1_TR_ONE_CNT_IN_789
PORT.7.6.physical_pin:G1
PORT.7.6.AMUXA.num:4
PORT.7.6.AMUXA_DSI.num:6
PORT.7.6.AMUXB.num:5
PORT.7.6.AMUXB_DSI.num:7
PORT.7.6.GPIO.num:0
PORT.7.6.LIN_0_LIN_TX_10.num:18
PORT.7.6.PERI_TR_IO_INPUT_16.num:26
PORT.7.6.TCPWM_1_LINE_263.num:8
PORT.7.6.TCPWM_1_LINE_COMPL_17.num:9
PORT.7.6.TCPWM_1_TR_ONE_CNT_IN_52.num:11
PORT.7.6.TCPWM_1_TR_ONE_CNT_IN_789.num:10
PORT.7.7.analog_signals:PASS.0.SARMUX_PADS.23
PORT.7.7.bond:True
PORT.7.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_10,PERI_TR_IO_INPUT_17,TCPWM_1_LINE_18,TCPWM_1_LINE_COMPL_263,TCPWM_1_TR_ONE_CNT_IN_54,TCPWM_1_TR_ONE_CNT_IN_790
PORT.7.7.physical_pin:G2
PORT.7.7.AMUXA.num:4
PORT.7.7.AMUXA_DSI.num:6
PORT.7.7.AMUXB.num:5
PORT.7.7.AMUXB_DSI.num:7
PORT.7.7.GPIO.num:0
PORT.7.7.LIN_0_LIN_EN_10.num:18
PORT.7.7.PERI_TR_IO_INPUT_17.num:26
PORT.7.7.TCPWM_1_LINE_18.num:8
PORT.7.7.TCPWM_1_LINE_COMPL_263.num:9
PORT.7.7.TCPWM_1_TR_ONE_CNT_IN_54.num:10
PORT.7.7.TCPWM_1_TR_ONE_CNT_IN_790.num:11
PORT.8.pins:0,1,2,3,4
PORT.8.0.bond:True
PORT.8.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_TX_0,GPIO,LIN_0_LIN_RX_2,SDHC_0_CARD_DAT_7TO4_1,SMIF_0_SPIHB_DATA5,TCPWM_0_LINE_COMPL_514,TCPWM_1_LINE_19,TCPWM_1_LINE_520,TCPWM_1_LINE_COMPL_18,TCPWM_1_TR_ONE_CNT_IN_55,TCPWM_1_TR_ONE_CNT_IN_57
PORT.8.0.physical_pin:G3
PORT.8.0.AMUXA.num:4
PORT.8.0.AMUXA_DSI.num:6
PORT.8.0.AMUXB.num:5
PORT.8.0.AMUXB_DSI.num:7
PORT.8.0.CANFD_0_TTCAN_TX_0.num:21
PORT.8.0.GPIO.num:0
PORT.8.0.LIN_0_LIN_RX_2.num:20
PORT.8.0.SDHC_0_CARD_DAT_7TO4_1.num:25
PORT.8.0.SMIF_0_SPIHB_DATA5.num:23
PORT.8.0.TCPWM_0_LINE_COMPL_514.num:22
PORT.8.0.TCPWM_1_LINE_19.num:8
PORT.8.0.TCPWM_1_LINE_520.num:16
PORT.8.0.TCPWM_1_LINE_COMPL_18.num:9
PORT.8.0.TCPWM_1_TR_ONE_CNT_IN_55.num:11
PORT.8.0.TCPWM_1_TR_ONE_CNT_IN_57.num:10
PORT.8.1.analog_signals:PASS.0.SARMUX_PADS.24
PORT.8.1.bond:True
PORT.8.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_0_TTCAN_RX_0,GPIO,LIN_0_LIN_TX_2,PERI_TR_IO_INPUT_14,SDHC_0_CARD_DAT_7TO4_2,SMIF_0_SPIHB_DATA6,TCPWM_0_TR_ONE_CNT_IN_1542,TCPWM_1_LINE_20,TCPWM_1_LINE_COMPL_19,TCPWM_1_LINE_COMPL_520,TCPWM_1_TR_ONE_CNT_IN_58,TCPWM_1_TR_ONE_CNT_IN_60
PORT.8.1.physical_pin:G4
PORT.8.1.AMUXA.num:4
PORT.8.1.AMUXA_DSI.num:6
PORT.8.1.AMUXB.num:5
PORT.8.1.AMUXB_DSI.num:7
PORT.8.1.CANFD_0_TTCAN_RX_0.num:21
PORT.8.1.GPIO.num:0
PORT.8.1.LIN_0_LIN_TX_2.num:20
PORT.8.1.PERI_TR_IO_INPUT_14.num:26
PORT.8.1.SDHC_0_CARD_DAT_7TO4_2.num:25
PORT.8.1.SMIF_0_SPIHB_DATA6.num:23
PORT.8.1.TCPWM_0_TR_ONE_CNT_IN_1542.num:22
PORT.8.1.TCPWM_1_LINE_20.num:8
PORT.8.1.TCPWM_1_LINE_COMPL_19.num:9
PORT.8.1.TCPWM_1_LINE_COMPL_520.num:16
PORT.8.1.TCPWM_1_TR_ONE_CNT_IN_58.num:11
PORT.8.1.TCPWM_1_TR_ONE_CNT_IN_60.num:10
PORT.8.2.analog_signals:PASS.0.SARMUX_PADS.25
PORT.8.2.bond:True
PORT.8.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_2,PERI_TR_IO_INPUT_15,SDHC_0_CARD_DAT_7TO4_3,SMIF_0_SPIHB_DATA7,TCPWM_0_TR_ONE_CNT_IN_1543,TCPWM_1_LINE_21,TCPWM_1_LINE_COMPL_20,TCPWM_1_TR_ONE_CNT_IN_61,TCPWM_1_TR_ONE_CNT_IN_63,TCPWM_1_TR_ONE_CNT_IN_1560
PORT.8.2.physical_pin:G6
PORT.8.2.AMUXA.num:4
PORT.8.2.AMUXA_DSI.num:6
PORT.8.2.AMUXB.num:5
PORT.8.2.AMUXB_DSI.num:7
PORT.8.2.GPIO.num:0
PORT.8.2.LIN_0_LIN_EN_2.num:20
PORT.8.2.PERI_TR_IO_INPUT_15.num:26
PORT.8.2.SDHC_0_CARD_DAT_7TO4_3.num:25
PORT.8.2.SMIF_0_SPIHB_DATA7.num:23
PORT.8.2.TCPWM_0_TR_ONE_CNT_IN_1543.num:22
PORT.8.2.TCPWM_1_LINE_21.num:8
PORT.8.2.TCPWM_1_LINE_COMPL_20.num:9
PORT.8.2.TCPWM_1_TR_ONE_CNT_IN_1560.num:16
PORT.8.2.TCPWM_1_TR_ONE_CNT_IN_61.num:11
PORT.8.2.TCPWM_1_TR_ONE_CNT_IN_63.num:10
PORT.8.3.analog_signals:PASS.0.SARMUX_PADS.26
PORT.8.3.bond:True
PORT.8.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_16,PERI_TR_IO_OUTPUT_0,TCPWM_1_LINE_22,TCPWM_1_LINE_COMPL_21,TCPWM_1_TR_ONE_CNT_IN_64,TCPWM_1_TR_ONE_CNT_IN_66,TCPWM_1_TR_ONE_CNT_IN_1561
PORT.8.3.physical_pin:H3
PORT.8.3.AMUXA.num:4
PORT.8.3.AMUXA_DSI.num:6
PORT.8.3.AMUXB.num:5
PORT.8.3.AMUXB_DSI.num:7
PORT.8.3.GPIO.num:0
PORT.8.3.LIN_0_LIN_RX_16.num:20
PORT.8.3.PERI_TR_IO_OUTPUT_0.num:27
PORT.8.3.TCPWM_1_LINE_22.num:8
PORT.8.3.TCPWM_1_LINE_COMPL_21.num:9
PORT.8.3.TCPWM_1_TR_ONE_CNT_IN_1561.num:16
PORT.8.3.TCPWM_1_TR_ONE_CNT_IN_64.num:11
PORT.8.3.TCPWM_1_TR_ONE_CNT_IN_66.num:10
PORT.8.4.analog_signals:PASS.0.SARMUX_PADS.27
PORT.8.4.bond:True
PORT.8.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_16,PERI_TR_IO_OUTPUT_1,TCPWM_1_LINE_23,TCPWM_1_LINE_COMPL_22,TCPWM_1_TR_ONE_CNT_IN_67,TCPWM_1_TR_ONE_CNT_IN_69
PORT.8.4.physical_pin:H4
PORT.8.4.AMUXA.num:4
PORT.8.4.AMUXA_DSI.num:6
PORT.8.4.AMUXB.num:5
PORT.8.4.AMUXB_DSI.num:7
PORT.8.4.GPIO.num:0
PORT.8.4.LIN_0_LIN_TX_16.num:20
PORT.8.4.PERI_TR_IO_OUTPUT_1.num:27
PORT.8.4.TCPWM_1_LINE_23.num:8
PORT.8.4.TCPWM_1_LINE_COMPL_22.num:9
PORT.8.4.TCPWM_1_TR_ONE_CNT_IN_67.num:11
PORT.8.4.TCPWM_1_TR_ONE_CNT_IN_69.num:10
PORT.9.pins:0,1,2,3
PORT.9.0.analog_signals:PASS.0.SARMUX_PADS.28
PORT.9.0.bond:True
PORT.9.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_16,TCPWM_1_LINE_24,TCPWM_1_LINE_521,TCPWM_1_LINE_COMPL_23,TCPWM_1_TR_ONE_CNT_IN_70,TCPWM_1_TR_ONE_CNT_IN_72
PORT.9.0.physical_pin:H1
PORT.9.0.AMUXA.num:4
PORT.9.0.AMUXA_DSI.num:6
PORT.9.0.AMUXB.num:5
PORT.9.0.AMUXB_DSI.num:7
PORT.9.0.GPIO.num:0
PORT.9.0.LIN_0_LIN_EN_16.num:20
PORT.9.0.TCPWM_1_LINE_24.num:8
PORT.9.0.TCPWM_1_LINE_521.num:16
PORT.9.0.TCPWM_1_LINE_COMPL_23.num:9
PORT.9.0.TCPWM_1_TR_ONE_CNT_IN_70.num:11
PORT.9.0.TCPWM_1_TR_ONE_CNT_IN_72.num:10
PORT.9.1.analog_signals:PASS.0.SARMUX_PADS.29
PORT.9.1.bond:True
PORT.9.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_12,TCPWM_1_LINE_25,TCPWM_1_LINE_COMPL_24,TCPWM_1_LINE_COMPL_521,TCPWM_1_TR_ONE_CNT_IN_73,TCPWM_1_TR_ONE_CNT_IN_75
PORT.9.1.physical_pin:H2
PORT.9.1.AMUXA.num:4
PORT.9.1.AMUXA_DSI.num:6
PORT.9.1.AMUXB.num:5
PORT.9.1.AMUXB_DSI.num:7
PORT.9.1.GPIO.num:0
PORT.9.1.LIN_0_LIN_RX_12.num:21
PORT.9.1.TCPWM_1_LINE_25.num:8
PORT.9.1.TCPWM_1_LINE_COMPL_24.num:9
PORT.9.1.TCPWM_1_LINE_COMPL_521.num:16
PORT.9.1.TCPWM_1_TR_ONE_CNT_IN_73.num:11
PORT.9.1.TCPWM_1_TR_ONE_CNT_IN_75.num:10
PORT.9.2.analog_signals:PASS.0.SARMUX_PADS.30
PORT.9.2.bond:True
PORT.9.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_12,TCPWM_1_LINE_26,TCPWM_1_LINE_COMPL_25,TCPWM_1_TR_ONE_CNT_IN_76,TCPWM_1_TR_ONE_CNT_IN_78,TCPWM_1_TR_ONE_CNT_IN_1563
PORT.9.2.physical_pin:J1
PORT.9.2.AMUXA.num:4
PORT.9.2.AMUXA_DSI.num:6
PORT.9.2.AMUXB.num:5
PORT.9.2.AMUXB_DSI.num:7
PORT.9.2.GPIO.num:0
PORT.9.2.LIN_0_LIN_TX_12.num:21
PORT.9.2.TCPWM_1_LINE_26.num:8
PORT.9.2.TCPWM_1_LINE_COMPL_25.num:9
PORT.9.2.TCPWM_1_TR_ONE_CNT_IN_1563.num:16
PORT.9.2.TCPWM_1_TR_ONE_CNT_IN_76.num:11
PORT.9.2.TCPWM_1_TR_ONE_CNT_IN_78.num:10
PORT.9.3.analog_signals:PASS.0.SARMUX_PADS.31
PORT.9.3.bond:True
PORT.9.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_12,TCPWM_1_LINE_27,TCPWM_1_LINE_COMPL_26,TCPWM_1_TR_ONE_CNT_IN_79,TCPWM_1_TR_ONE_CNT_IN_81,TCPWM_1_TR_ONE_CNT_IN_1564
PORT.9.3.physical_pin:J2
PORT.9.3.AMUXA.num:4
PORT.9.3.AMUXA_DSI.num:6
PORT.9.3.AMUXB.num:5
PORT.9.3.AMUXB_DSI.num:7
PORT.9.3.GPIO.num:0
PORT.9.3.LIN_0_LIN_EN_12.num:21
PORT.9.3.TCPWM_1_LINE_27.num:8
PORT.9.3.TCPWM_1_LINE_COMPL_26.num:9
PORT.9.3.TCPWM_1_TR_ONE_CNT_IN_1564.num:16
PORT.9.3.TCPWM_1_TR_ONE_CNT_IN_79.num:11
PORT.9.3.TCPWM_1_TR_ONE_CNT_IN_81.num:10
PORT.10.pins:0,1,2,3,4,5,6,7
PORT.10.0.bond:True
PORT.10.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_7,PERI_TR_IO_INPUT_18,SCB_4_SPI_MISO,SCB_4_UART_RX,TCPWM_1_LINE_28,TCPWM_1_LINE_522,TCPWM_1_LINE_COMPL_27,TCPWM_1_TR_ONE_CNT_IN_82,TCPWM_1_TR_ONE_CNT_IN_84
PORT.10.0.physical_pin:M1
PORT.10.0.AMUXA.num:4
PORT.10.0.AMUXA_DSI.num:6
PORT.10.0.AMUXB.num:5
PORT.10.0.AMUXB_DSI.num:7
PORT.10.0.GPIO.num:0
PORT.10.0.LIN_0_LIN_RX_7.num:20
PORT.10.0.PERI_TR_IO_INPUT_18.num:26
PORT.10.0.SCB_4_SPI_MISO.num:19
PORT.10.0.SCB_4_UART_RX.num:17
PORT.10.0.TCPWM_1_LINE_28.num:8
PORT.10.0.TCPWM_1_LINE_522.num:16
PORT.10.0.TCPWM_1_LINE_COMPL_27.num:9
PORT.10.0.TCPWM_1_TR_ONE_CNT_IN_82.num:11
PORT.10.0.TCPWM_1_TR_ONE_CNT_IN_84.num:10
PORT.10.1.bond:True
PORT.10.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_7,PERI_TR_IO_INPUT_19,SCB_4_I2C_SDA,SCB_4_SPI_MOSI,SCB_4_UART_TX,TCPWM_1_LINE_29,TCPWM_1_LINE_COMPL_28,TCPWM_1_LINE_COMPL_522,TCPWM_1_TR_ONE_CNT_IN_85,TCPWM_1_TR_ONE_CNT_IN_87
PORT.10.1.physical_pin:N1
PORT.10.1.AMUXA.num:4
PORT.10.1.AMUXA_DSI.num:6
PORT.10.1.AMUXB.num:5
PORT.10.1.AMUXB_DSI.num:7
PORT.10.1.GPIO.num:0
PORT.10.1.LIN_0_LIN_TX_7.num:20
PORT.10.1.PERI_TR_IO_INPUT_19.num:26
PORT.10.1.SCB_4_I2C_SDA.num:18
PORT.10.1.SCB_4_SPI_MOSI.num:19
PORT.10.1.SCB_4_UART_TX.num:17
PORT.10.1.TCPWM_1_LINE_29.num:8
PORT.10.1.TCPWM_1_LINE_COMPL_28.num:9
PORT.10.1.TCPWM_1_LINE_COMPL_522.num:16
PORT.10.1.TCPWM_1_TR_ONE_CNT_IN_85.num:11
PORT.10.1.TCPWM_1_TR_ONE_CNT_IN_87.num:10
PORT.10.2.bond:True
PORT.10.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,FLEXRAY_0_RXDA,GPIO,LIN_0_LIN_RX_8,SCB_4_I2C_SCL,SCB_4_SPI_CLK,SCB_4_UART_RTS,TCPWM_1_LINE_30,TCPWM_1_LINE_COMPL_29,TCPWM_1_TR_ONE_CNT_IN_88,TCPWM_1_TR_ONE_CNT_IN_90,TCPWM_1_TR_ONE_CNT_IN_1566
PORT.10.2.physical_pin:N2
PORT.10.2.AMUXA.num:4
PORT.10.2.AMUXA_DSI.num:6
PORT.10.2.AMUXB.num:5
PORT.10.2.AMUXB_DSI.num:7
PORT.10.2.FLEXRAY_0_RXDA.num:26
PORT.10.2.GPIO.num:0
PORT.10.2.LIN_0_LIN_RX_8.num:22
PORT.10.2.SCB_4_I2C_SCL.num:18
PORT.10.2.SCB_4_SPI_CLK.num:19
PORT.10.2.SCB_4_UART_RTS.num:17
PORT.10.2.TCPWM_1_LINE_30.num:8
PORT.10.2.TCPWM_1_LINE_COMPL_29.num:9
PORT.10.2.TCPWM_1_TR_ONE_CNT_IN_1566.num:16
PORT.10.2.TCPWM_1_TR_ONE_CNT_IN_88.num:11
PORT.10.2.TCPWM_1_TR_ONE_CNT_IN_90.num:10
PORT.10.3.bond:True
PORT.10.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,FLEXRAY_0_TXDA,GPIO,LIN_0_LIN_TX_8,SCB_4_SPI_SELECT0,SCB_4_UART_CTS,TCPWM_1_LINE_31,TCPWM_1_LINE_COMPL_30,TCPWM_1_TR_ONE_CNT_IN_91,TCPWM_1_TR_ONE_CNT_IN_93,TCPWM_1_TR_ONE_CNT_IN_1567
PORT.10.3.physical_pin:N3
PORT.10.3.AMUXA.num:4
PORT.10.3.AMUXA_DSI.num:6
PORT.10.3.AMUXB.num:5
PORT.10.3.AMUXB_DSI.num:7
PORT.10.3.FLEXRAY_0_TXDA.num:26
PORT.10.3.GPIO.num:0
PORT.10.3.LIN_0_LIN_TX_8.num:22
PORT.10.3.SCB_4_SPI_SELECT0.num:19
PORT.10.3.SCB_4_UART_CTS.num:17
PORT.10.3.TCPWM_1_LINE_31.num:8
PORT.10.3.TCPWM_1_LINE_COMPL_30.num:9
PORT.10.3.TCPWM_1_TR_ONE_CNT_IN_1567.num:16
PORT.10.3.TCPWM_1_TR_ONE_CNT_IN_91.num:11
PORT.10.3.TCPWM_1_TR_ONE_CNT_IN_93.num:10
PORT.10.4.analog_signals:PASS.0.SARMUX_PADS.32,PASS.0.VB_TEMP_KELVIN
PORT.10.4.bond:True
PORT.10.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,FLEXRAY_0_TXENA_N,GPIO,LIN_0_LIN_EN_8,SCB_4_SPI_SELECT1,TCPWM_1_LINE_32,TCPWM_1_LINE_523,TCPWM_1_LINE_COMPL_31,TCPWM_1_TR_ONE_CNT_IN_94,TCPWM_1_TR_ONE_CNT_IN_96
PORT.10.4.physical_pin:N4
PORT.10.4.AMUXA.num:4
PORT.10.4.AMUXA_DSI.num:6
PORT.10.4.AMUXB.num:5
PORT.10.4.AMUXB_DSI.num:7
PORT.10.4.FLEXRAY_0_TXENA_N.num:26
PORT.10.4.GPIO.num:0
PORT.10.4.LIN_0_LIN_EN_8.num:22
PORT.10.4.SCB_4_SPI_SELECT1.num:19
PORT.10.4.TCPWM_1_LINE_32.num:8
PORT.10.4.TCPWM_1_LINE_523.num:16
PORT.10.4.TCPWM_1_LINE_COMPL_31.num:9
PORT.10.4.TCPWM_1_TR_ONE_CNT_IN_94.num:11
PORT.10.4.TCPWM_1_TR_ONE_CNT_IN_96.num:10
PORT.10.5.analog_signals:PASS.0.SARMUX_PADS.33
PORT.10.5.bond:True
PORT.10.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,FLEXRAY_0_RXDB,GPIO,LIN_0_LIN_RX_13,SCB_4_SPI_SELECT2,TCPWM_1_LINE_33,TCPWM_1_LINE_COMPL_32,TCPWM_1_LINE_COMPL_523,TCPWM_1_TR_ONE_CNT_IN_97,TCPWM_1_TR_ONE_CNT_IN_99
PORT.10.5.physical_pin:P1
PORT.10.5.AMUXA.num:4
PORT.10.5.AMUXA_DSI.num:6
PORT.10.5.AMUXB.num:5
PORT.10.5.AMUXB_DSI.num:7
PORT.10.5.FLEXRAY_0_RXDB.num:26
PORT.10.5.GPIO.num:0
PORT.10.5.LIN_0_LIN_RX_13.num:21
PORT.10.5.SCB_4_SPI_SELECT2.num:19
PORT.10.5.TCPWM_1_LINE_33.num:8
PORT.10.5.TCPWM_1_LINE_COMPL_32.num:9
PORT.10.5.TCPWM_1_LINE_COMPL_523.num:16
PORT.10.5.TCPWM_1_TR_ONE_CNT_IN_97.num:11
PORT.10.5.TCPWM_1_TR_ONE_CNT_IN_99.num:10
PORT.10.6.analog_signals:PASS.0.SARMUX_PADS.34
PORT.10.6.bond:True
PORT.10.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,FLEXRAY_0_TXDB,GPIO,LIN_0_LIN_TX_13,TCPWM_1_LINE_34,TCPWM_1_LINE_COMPL_33,TCPWM_1_TR_ONE_CNT_IN_100,TCPWM_1_TR_ONE_CNT_IN_102,TCPWM_1_TR_ONE_CNT_IN_1569
PORT.10.6.physical_pin:P2
PORT.10.6.AMUXA.num:4
PORT.10.6.AMUXA_DSI.num:6
PORT.10.6.AMUXB.num:5
PORT.10.6.AMUXB_DSI.num:7
PORT.10.6.FLEXRAY_0_TXDB.num:26
PORT.10.6.GPIO.num:0
PORT.10.6.LIN_0_LIN_TX_13.num:21
PORT.10.6.TCPWM_1_LINE_34.num:22
PORT.10.6.TCPWM_1_LINE_COMPL_33.num:9
PORT.10.6.TCPWM_1_TR_ONE_CNT_IN_100.num:11
PORT.10.6.TCPWM_1_TR_ONE_CNT_IN_102.num:19
PORT.10.6.TCPWM_1_TR_ONE_CNT_IN_1569.num:16
PORT.10.7.analog_signals:PASS.0.SARMUX_PADS.35
PORT.10.7.bond:True
PORT.10.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,FLEXRAY_0_TXENB_N,GPIO,LIN_0_LIN_EN_13,TCPWM_1_LINE_35,TCPWM_1_LINE_COMPL_34,TCPWM_1_TR_ONE_CNT_IN_103,TCPWM_1_TR_ONE_CNT_IN_105,TCPWM_1_TR_ONE_CNT_IN_1570
PORT.10.7.physical_pin:P3
PORT.10.7.AMUXA.num:4
PORT.10.7.AMUXA_DSI.num:6
PORT.10.7.AMUXB.num:5
PORT.10.7.AMUXB_DSI.num:7
PORT.10.7.FLEXRAY_0_TXENB_N.num:26
PORT.10.7.GPIO.num:0
PORT.10.7.LIN_0_LIN_EN_13.num:21
PORT.10.7.TCPWM_1_LINE_35.num:8
PORT.10.7.TCPWM_1_LINE_COMPL_34.num:9
PORT.10.7.TCPWM_1_TR_ONE_CNT_IN_103.num:11
PORT.10.7.TCPWM_1_TR_ONE_CNT_IN_105.num:10
PORT.10.7.TCPWM_1_TR_ONE_CNT_IN_1570.num:16
PORT.11.pins:0,1,2
PORT.11.0.analog_signals:PASS.0.SARMUX_MOTOR.0
PORT.11.0.bond:True
PORT.11.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_0_MCLK,GPIO,TCPWM_1_LINE_61,TCPWM_1_LINE_COMPL_62,TCPWM_1_TR_ONE_CNT_IN_183,TCPWM_1_TR_ONE_CNT_IN_187
PORT.11.0.physical_pin:M6
PORT.11.0.AMUXA.num:4
PORT.11.0.AMUXA_DSI.num:6
PORT.11.0.AMUXB.num:5
PORT.11.0.AMUXB_DSI.num:7
PORT.11.0.AUDIOSS_0_MCLK.num:25
PORT.11.0.GPIO.num:0
PORT.11.0.TCPWM_1_LINE_61.num:8
PORT.11.0.TCPWM_1_LINE_COMPL_62.num:9
PORT.11.0.TCPWM_1_TR_ONE_CNT_IN_183.num:10
PORT.11.0.TCPWM_1_TR_ONE_CNT_IN_187.num:11
PORT.11.1.analog_signals:PASS.0.SARMUX_MOTOR.1
PORT.11.1.bond:True
PORT.11.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_0_TX_SCK,GPIO,TCPWM_1_LINE_60,TCPWM_1_LINE_COMPL_61,TCPWM_1_TR_ONE_CNT_IN_180,TCPWM_1_TR_ONE_CNT_IN_184
PORT.11.1.physical_pin:P4
PORT.11.1.AMUXA.num:4
PORT.11.1.AMUXA_DSI.num:6
PORT.11.1.AMUXB.num:5
PORT.11.1.AMUXB_DSI.num:7
PORT.11.1.AUDIOSS_0_TX_SCK.num:25
PORT.11.1.GPIO.num:0
PORT.11.1.TCPWM_1_LINE_60.num:8
PORT.11.1.TCPWM_1_LINE_COMPL_61.num:9
PORT.11.1.TCPWM_1_TR_ONE_CNT_IN_180.num:10
PORT.11.1.TCPWM_1_TR_ONE_CNT_IN_184.num:11
PORT.11.2.analog_signals:PASS.0.SARMUX_MOTOR.2
PORT.11.2.bond:True
PORT.11.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_0_TX_WS,GPIO,TCPWM_1_LINE_59,TCPWM_1_LINE_COMPL_60,TCPWM_1_TR_ONE_CNT_IN_177,TCPWM_1_TR_ONE_CNT_IN_181
PORT.11.2.physical_pin:R4
PORT.11.2.AMUXA.num:4
PORT.11.2.AMUXA_DSI.num:6
PORT.11.2.AMUXB.num:5
PORT.11.2.AMUXB_DSI.num:7
PORT.11.2.AUDIOSS_0_TX_WS.num:25
PORT.11.2.GPIO.num:0
PORT.11.2.TCPWM_1_LINE_59.num:8
PORT.11.2.TCPWM_1_LINE_COMPL_60.num:9
PORT.11.2.TCPWM_1_TR_ONE_CNT_IN_177.num:10
PORT.11.2.TCPWM_1_TR_ONE_CNT_IN_181.num:11
PORT.12.pins:0,1,2,3,4,5,6,7
PORT.12.0.analog_signals:PASS.0.SARMUX_PADS.36
PORT.12.0.bond:True
PORT.12.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_0_TX_SDO,CANFD_0_TTCAN_TX_2,GPIO,PERI_TR_IO_INPUT_20,SCB_8_SPI_MISO,SCB_8_UART_RX,TCPWM_0_LINE_513,TCPWM_1_LINE_36,TCPWM_1_LINE_COMPL_35,TCPWM_1_TR_ONE_CNT_IN_106,TCPWM_1_TR_ONE_CNT_IN_108
PORT.12.0.physical_pin:R1
PORT.12.0.AMUXA.num:4
PORT.12.0.AMUXA_DSI.num:6
PORT.12.0.AMUXB.num:5
PORT.12.0.AMUXB_DSI.num:7
PORT.12.0.AUDIOSS_0_TX_SDO.num:25
PORT.12.0.CANFD_0_TTCAN_TX_2.num:21
PORT.12.0.GPIO.num:0
PORT.12.0.PERI_TR_IO_INPUT_20.num:26
PORT.12.0.SCB_8_SPI_MISO.num:19
PORT.12.0.SCB_8_UART_RX.num:17
PORT.12.0.TCPWM_0_LINE_513.num:22
PORT.12.0.TCPWM_1_LINE_36.num:8
PORT.12.0.TCPWM_1_LINE_COMPL_35.num:23
PORT.12.0.TCPWM_1_TR_ONE_CNT_IN_106.num:18
PORT.12.0.TCPWM_1_TR_ONE_CNT_IN_108.num:10
PORT.12.1.analog_signals:PASS.0.SARMUX_PADS.37
PORT.12.1.bond:True
PORT.12.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_0_CLK_I2S_IF,CANFD_0_TTCAN_RX_2,GPIO,LIN_0_LIN_EN_6,PERI_TR_IO_INPUT_21,SCB_8_I2C_SDA,SCB_8_SPI_MOSI,SCB_8_UART_TX,TCPWM_0_LINE_COMPL_513,TCPWM_1_LINE_37,TCPWM_1_LINE_COMPL_36,TCPWM_1_TR_ONE_CNT_IN_109,TCPWM_1_TR_ONE_CNT_IN_111
PORT.12.1.physical_pin:R2
PORT.12.1.AMUXA.num:4
PORT.12.1.AMUXA_DSI.num:6
PORT.12.1.AMUXB.num:5
PORT.12.1.AMUXB_DSI.num:7
PORT.12.1.AUDIOSS_0_CLK_I2S_IF.num:25
PORT.12.1.CANFD_0_TTCAN_RX_2.num:21
PORT.12.1.GPIO.num:0
PORT.12.1.LIN_0_LIN_EN_6.num:20
PORT.12.1.PERI_TR_IO_INPUT_21.num:26
PORT.12.1.SCB_8_I2C_SDA.num:18
PORT.12.1.SCB_8_SPI_MOSI.num:19
PORT.12.1.SCB_8_UART_TX.num:17
PORT.12.1.TCPWM_0_LINE_COMPL_513.num:22
PORT.12.1.TCPWM_1_LINE_37.num:8
PORT.12.1.TCPWM_1_LINE_COMPL_36.num:9
PORT.12.1.TCPWM_1_TR_ONE_CNT_IN_109.num:11
PORT.12.1.TCPWM_1_TR_ONE_CNT_IN_111.num:10
PORT.12.2.analog_signals:PASS.0.SARMUX_PADS.38
PORT.12.2.bond:True
PORT.12.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_0_RX_SCK,GPIO,LIN_0_LIN_RX_6,PASS_0_SAR_EXT_MUX_EN_1,SCB_8_I2C_SCL,SCB_8_SPI_CLK,SCB_8_UART_RTS,TCPWM_0_TR_ONE_CNT_IN_1539,TCPWM_1_LINE_38,TCPWM_1_LINE_COMPL_37,TCPWM_1_TR_ONE_CNT_IN_112,TCPWM_1_TR_ONE_CNT_IN_114
PORT.12.2.physical_pin:R3
PORT.12.2.AMUXA.num:4
PORT.12.2.AMUXA_DSI.num:6
PORT.12.2.AMUXB.num:5
PORT.12.2.AMUXB_DSI.num:7
PORT.12.2.AUDIOSS_0_RX_SCK.num:25
PORT.12.2.GPIO.num:0
PORT.12.2.LIN_0_LIN_RX_6.num:20
PORT.12.2.PASS_0_SAR_EXT_MUX_EN_1.num:16
PORT.12.2.SCB_8_I2C_SCL.num:18
PORT.12.2.SCB_8_SPI_CLK.num:19
PORT.12.2.SCB_8_UART_RTS.num:17
PORT.12.2.TCPWM_0_TR_ONE_CNT_IN_1539.num:22
PORT.12.2.TCPWM_1_LINE_38.num:8
PORT.12.2.TCPWM_1_LINE_COMPL_37.num:9
PORT.12.2.TCPWM_1_TR_ONE_CNT_IN_112.num:11
PORT.12.2.TCPWM_1_TR_ONE_CNT_IN_114.num:10
PORT.12.3.analog_signals:PASS.0.SARMUX_PADS.39
PORT.12.3.bond:True
PORT.12.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_0_RX_WS,GPIO,LIN_0_LIN_TX_6,PASS_0_SAR_EXT_MUX_SEL_3,SCB_8_SPI_SELECT0,SCB_8_UART_CTS,TCPWM_0_TR_ONE_CNT_IN_1540,TCPWM_1_LINE_39,TCPWM_1_LINE_COMPL_38,TCPWM_1_TR_ONE_CNT_IN_115,TCPWM_1_TR_ONE_CNT_IN_117
PORT.12.3.physical_pin:T1
PORT.12.3.AMUXA.num:4
PORT.12.3.AMUXA_DSI.num:6
PORT.12.3.AMUXB.num:5
PORT.12.3.AMUXB_DSI.num:7
PORT.12.3.AUDIOSS_0_RX_WS.num:25
PORT.12.3.GPIO.num:0
PORT.12.3.LIN_0_LIN_TX_6.num:20
PORT.12.3.PASS_0_SAR_EXT_MUX_SEL_3.num:16
PORT.12.3.SCB_8_SPI_SELECT0.num:19
PORT.12.3.SCB_8_UART_CTS.num:17
PORT.12.3.TCPWM_0_TR_ONE_CNT_IN_1540.num:22
PORT.12.3.TCPWM_1_LINE_39.num:8
PORT.12.3.TCPWM_1_LINE_COMPL_38.num:9
PORT.12.3.TCPWM_1_TR_ONE_CNT_IN_115.num:11
PORT.12.3.TCPWM_1_TR_ONE_CNT_IN_117.num:10
PORT.12.4.analog_signals:PASS.0.SARMUX_PADS.40
PORT.12.4.bond:True
PORT.12.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_0_RX_SDI,CANFD_1_TTCAN_TX_1,GPIO,PASS_0_SAR_EXT_MUX_SEL_4,SCB_8_SPI_SELECT1,TCPWM_0_TR_ONE_CNT_IN_7,TCPWM_1_LINE_40,TCPWM_1_LINE_COMPL_39,TCPWM_1_TR_ONE_CNT_IN_118,TCPWM_1_TR_ONE_CNT_IN_120
PORT.12.4.physical_pin:T2
PORT.12.4.AMUXA.num:4
PORT.12.4.AMUXA_DSI.num:6
PORT.12.4.AMUXB.num:5
PORT.12.4.AMUXB_DSI.num:7
PORT.12.4.AUDIOSS_0_RX_SDI.num:25
PORT.12.4.CANFD_1_TTCAN_TX_1.num:21
PORT.12.4.GPIO.num:0
PORT.12.4.PASS_0_SAR_EXT_MUX_SEL_4.num:16
PORT.12.4.SCB_8_SPI_SELECT1.num:19
PORT.12.4.TCPWM_0_TR_ONE_CNT_IN_7.num:22
PORT.12.4.TCPWM_1_LINE_40.num:8
PORT.12.4.TCPWM_1_LINE_COMPL_39.num:9
PORT.12.4.TCPWM_1_TR_ONE_CNT_IN_118.num:11
PORT.12.4.TCPWM_1_TR_ONE_CNT_IN_120.num:10
PORT.12.5.analog_signals:PASS.0.SARMUX_PADS.41
PORT.12.5.bond:True
PORT.12.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_1,GPIO,PASS_0_SAR_EXT_MUX_SEL_5,TCPWM_1_LINE_41,TCPWM_1_LINE_COMPL_40,TCPWM_1_TR_ONE_CNT_IN_121,TCPWM_1_TR_ONE_CNT_IN_123
PORT.12.5.physical_pin:T3
PORT.12.5.AMUXA.num:4
PORT.12.5.AMUXA_DSI.num:6
PORT.12.5.AMUXB.num:5
PORT.12.5.AMUXB_DSI.num:7
PORT.12.5.CANFD_1_TTCAN_RX_1.num:21
PORT.12.5.GPIO.num:0
PORT.12.5.PASS_0_SAR_EXT_MUX_SEL_5.num:16
PORT.12.5.TCPWM_1_LINE_41.num:8
PORT.12.5.TCPWM_1_LINE_COMPL_40.num:9
PORT.12.5.TCPWM_1_TR_ONE_CNT_IN_121.num:11
PORT.12.5.TCPWM_1_TR_ONE_CNT_IN_123.num:10
PORT.12.6.analog_signals:PASS.0.SARMUX_PADS.42
PORT.12.6.bond:True
PORT.12.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_42,TCPWM_1_LINE_COMPL_41,TCPWM_1_TR_ONE_CNT_IN_124,TCPWM_1_TR_ONE_CNT_IN_126
PORT.12.6.physical_pin:U1
PORT.12.6.AMUXA.num:4
PORT.12.6.AMUXA_DSI.num:6
PORT.12.6.AMUXB.num:5
PORT.12.6.AMUXB_DSI.num:7
PORT.12.6.GPIO.num:0
PORT.12.6.TCPWM_1_LINE_42.num:8
PORT.12.6.TCPWM_1_LINE_COMPL_41.num:9
PORT.12.6.TCPWM_1_TR_ONE_CNT_IN_124.num:11
PORT.12.6.TCPWM_1_TR_ONE_CNT_IN_126.num:10
PORT.12.7.analog_signals:PASS.0.SARMUX_PADS.43
PORT.12.7.bond:True
PORT.12.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_43,TCPWM_1_LINE_COMPL_42,TCPWM_1_TR_ONE_CNT_IN_127,TCPWM_1_TR_ONE_CNT_IN_129
PORT.12.7.physical_pin:U2
PORT.12.7.AMUXA.num:4
PORT.12.7.AMUXA_DSI.num:6
PORT.12.7.AMUXB.num:5
PORT.12.7.AMUXB_DSI.num:7
PORT.12.7.GPIO.num:0
PORT.12.7.TCPWM_1_LINE_43.num:8
PORT.12.7.TCPWM_1_LINE_COMPL_42.num:9
PORT.12.7.TCPWM_1_TR_ONE_CNT_IN_127.num:11
PORT.12.7.TCPWM_1_TR_ONE_CNT_IN_129.num:10
PORT.13.pins:0,1,2,3,4,5,6,7
PORT.13.0.analog_signals:PASS.0.SARMUX_PADS.44
PORT.13.0.bond:True
PORT.13.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_1_MCLK,GPIO,LIN_0_LIN_RX_3,PASS_0_SAR_EXT_MUX_SEL_6,SCB_3_SPI_MISO,SCB_3_UART_RX,TCPWM_0_TR_ONE_CNT_IN_6,TCPWM_1_LINE_264,TCPWM_1_LINE_COMPL_43,TCPWM_1_TR_ONE_CNT_IN_130,TCPWM_1_TR_ONE_CNT_IN_792
PORT.13.0.physical_pin:V2
PORT.13.0.AMUXA.num:4
PORT.13.0.AMUXA_DSI.num:6
PORT.13.0.AMUXB.num:5
PORT.13.0.AMUXB_DSI.num:7
PORT.13.0.AUDIOSS_1_MCLK.num:25
PORT.13.0.GPIO.num:0
PORT.13.0.LIN_0_LIN_RX_3.num:20
PORT.13.0.PASS_0_SAR_EXT_MUX_SEL_6.num:16
PORT.13.0.SCB_3_SPI_MISO.num:21
PORT.13.0.SCB_3_UART_RX.num:17
PORT.13.0.TCPWM_0_TR_ONE_CNT_IN_6.num:22
PORT.13.0.TCPWM_1_LINE_264.num:8
PORT.13.0.TCPWM_1_LINE_COMPL_43.num:9
PORT.13.0.TCPWM_1_TR_ONE_CNT_IN_130.num:11
PORT.13.0.TCPWM_1_TR_ONE_CNT_IN_792.num:10
PORT.13.1.analog_signals:PASS.0.SARMUX_PADS.45
PORT.13.1.bond:True
PORT.13.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_1_TX_SCK,GPIO,LIN_0_LIN_TX_3,PASS_0_SAR_EXT_MUX_SEL_7,SCB_3_I2C_SDA,SCB_3_SPI_MOSI,SCB_3_UART_TX,TCPWM_0_LINE_COMPL_2,TCPWM_1_LINE_44,TCPWM_1_LINE_COMPL_264,TCPWM_1_TR_ONE_CNT_IN_132,TCPWM_1_TR_ONE_CNT_IN_793
PORT.13.1.physical_pin:V3
PORT.13.1.AMUXA.num:4
PORT.13.1.AMUXA_DSI.num:6
PORT.13.1.AMUXB.num:5
PORT.13.1.AMUXB_DSI.num:7
PORT.13.1.AUDIOSS_1_TX_SCK.num:25
PORT.13.1.GPIO.num:0
PORT.13.1.LIN_0_LIN_TX_3.num:20
PORT.13.1.PASS_0_SAR_EXT_MUX_SEL_7.num:16
PORT.13.1.SCB_3_I2C_SDA.num:18
PORT.13.1.SCB_3_SPI_MOSI.num:21
PORT.13.1.SCB_3_UART_TX.num:17
PORT.13.1.TCPWM_0_LINE_COMPL_2.num:22
PORT.13.1.TCPWM_1_LINE_44.num:8
PORT.13.1.TCPWM_1_LINE_COMPL_264.num:9
PORT.13.1.TCPWM_1_TR_ONE_CNT_IN_132.num:10
PORT.13.1.TCPWM_1_TR_ONE_CNT_IN_793.num:11
PORT.13.2.analog_signals:PASS.0.SARMUX_PADS.46
PORT.13.2.bond:True
PORT.13.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_1_TX_WS,GPIO,LIN_0_LIN_EN_3,PASS_0_SAR_EXT_MUX_SEL_8,SCB_3_I2C_SCL,SCB_3_SPI_CLK,SCB_3_UART_RTS,TCPWM_0_LINE_2,TCPWM_1_LINE_265,TCPWM_1_LINE_COMPL_44,TCPWM_1_TR_ONE_CNT_IN_133,TCPWM_1_TR_ONE_CNT_IN_795
PORT.13.2.physical_pin:U3
PORT.13.2.AMUXA.num:4
PORT.13.2.AMUXA_DSI.num:6
PORT.13.2.AMUXB.num:5
PORT.13.2.AMUXB_DSI.num:7
PORT.13.2.AUDIOSS_1_TX_WS.num:25
PORT.13.2.GPIO.num:0
PORT.13.2.LIN_0_LIN_EN_3.num:20
PORT.13.2.PASS_0_SAR_EXT_MUX_SEL_8.num:16
PORT.13.2.SCB_3_I2C_SCL.num:18
PORT.13.2.SCB_3_SPI_CLK.num:21
PORT.13.2.SCB_3_UART_RTS.num:17
PORT.13.2.TCPWM_0_LINE_2.num:22
PORT.13.2.TCPWM_1_LINE_265.num:8
PORT.13.2.TCPWM_1_LINE_COMPL_44.num:9
PORT.13.2.TCPWM_1_TR_ONE_CNT_IN_133.num:11
PORT.13.2.TCPWM_1_TR_ONE_CNT_IN_795.num:10
PORT.13.3.analog_signals:PASS.0.SARMUX_PADS.47
PORT.13.3.bond:True
PORT.13.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_1_TX_SDO,GPIO,LIN_0_LIN_RX_2,PASS_0_SAR_EXT_MUX_EN_2,SCB_3_SPI_SELECT0,SCB_3_UART_CTS,TCPWM_1_LINE_45,TCPWM_1_LINE_COMPL_265,TCPWM_1_TR_ONE_CNT_IN_135,TCPWM_1_TR_ONE_CNT_IN_796
PORT.13.3.physical_pin:V4
PORT.13.3.AMUXA.num:4
PORT.13.3.AMUXA_DSI.num:6
PORT.13.3.AMUXB.num:5
PORT.13.3.AMUXB_DSI.num:7
PORT.13.3.AUDIOSS_1_TX_SDO.num:25
PORT.13.3.GPIO.num:0
PORT.13.3.LIN_0_LIN_RX_2.num:20
PORT.13.3.PASS_0_SAR_EXT_MUX_EN_2.num:16
PORT.13.3.SCB_3_SPI_SELECT0.num:21
PORT.13.3.SCB_3_UART_CTS.num:17
PORT.13.3.TCPWM_1_LINE_45.num:8
PORT.13.3.TCPWM_1_LINE_COMPL_265.num:9
PORT.13.3.TCPWM_1_TR_ONE_CNT_IN_135.num:10
PORT.13.3.TCPWM_1_TR_ONE_CNT_IN_796.num:11
PORT.13.4.analog_signals:PASS.0.SARMUX_PADS.48
PORT.13.4.bond:True
PORT.13.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_1_CLK_I2S_IF,GPIO,LIN_0_LIN_RX_8,LIN_0_LIN_TX_2,SCB_3_SPI_SELECT1,TCPWM_1_LINE_266,TCPWM_1_LINE_516,TCPWM_1_LINE_COMPL_45,TCPWM_1_TR_ONE_CNT_IN_136,TCPWM_1_TR_ONE_CNT_IN_798
PORT.13.4.physical_pin:U4
PORT.13.4.AMUXA.num:4
PORT.13.4.AMUXA_DSI.num:6
PORT.13.4.AMUXB.num:5
PORT.13.4.AMUXB_DSI.num:7
PORT.13.4.AUDIOSS_1_CLK_I2S_IF.num:25
PORT.13.4.GPIO.num:0
PORT.13.4.LIN_0_LIN_RX_8.num:22
PORT.13.4.LIN_0_LIN_TX_2.num:20
PORT.13.4.SCB_3_SPI_SELECT1.num:21
PORT.13.4.TCPWM_1_LINE_266.num:8
PORT.13.4.TCPWM_1_LINE_516.num:16
PORT.13.4.TCPWM_1_LINE_COMPL_45.num:9
PORT.13.4.TCPWM_1_TR_ONE_CNT_IN_136.num:11
PORT.13.4.TCPWM_1_TR_ONE_CNT_IN_798.num:10
PORT.13.5.analog_signals:PASS.0.SARMUX_PADS.49
PORT.13.5.bond:True
PORT.13.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_1_RX_SCK,GPIO,LIN_0_LIN_TX_8,SCB_3_SPI_SELECT2,TCPWM_1_LINE_46,TCPWM_1_LINE_COMPL_266,TCPWM_1_LINE_COMPL_516,TCPWM_1_TR_ONE_CNT_IN_138,TCPWM_1_TR_ONE_CNT_IN_799
PORT.13.5.physical_pin:T4
PORT.13.5.AMUXA.num:4
PORT.13.5.AMUXA_DSI.num:6
PORT.13.5.AMUXB.num:5
PORT.13.5.AMUXB_DSI.num:7
PORT.13.5.AUDIOSS_1_RX_SCK.num:25
PORT.13.5.GPIO.num:0
PORT.13.5.LIN_0_LIN_TX_8.num:22
PORT.13.5.SCB_3_SPI_SELECT2.num:21
PORT.13.5.TCPWM_1_LINE_46.num:8
PORT.13.5.TCPWM_1_LINE_COMPL_266.num:9
PORT.13.5.TCPWM_1_LINE_COMPL_516.num:16
PORT.13.5.TCPWM_1_TR_ONE_CNT_IN_138.num:10
PORT.13.5.TCPWM_1_TR_ONE_CNT_IN_799.num:11
PORT.13.6.analog_signals:PASS.0.SARMUX_PADS.50
PORT.13.6.bond:True
PORT.13.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_1_RX_WS,GPIO,LIN_0_LIN_EN_8,PERI_TR_IO_INPUT_22,SCB_3_SPI_SELECT3,TCPWM_1_LINE_267,TCPWM_1_LINE_517,TCPWM_1_LINE_COMPL_46,TCPWM_1_TR_ONE_CNT_IN_139,TCPWM_1_TR_ONE_CNT_IN_801
PORT.13.6.physical_pin:U5
PORT.13.6.AMUXA.num:4
PORT.13.6.AMUXA_DSI.num:6
PORT.13.6.AMUXB.num:5
PORT.13.6.AMUXB_DSI.num:7
PORT.13.6.AUDIOSS_1_RX_WS.num:25
PORT.13.6.GPIO.num:0
PORT.13.6.LIN_0_LIN_EN_8.num:22
PORT.13.6.PERI_TR_IO_INPUT_22.num:26
PORT.13.6.SCB_3_SPI_SELECT3.num:21
PORT.13.6.TCPWM_1_LINE_267.num:8
PORT.13.6.TCPWM_1_LINE_517.num:16
PORT.13.6.TCPWM_1_LINE_COMPL_46.num:9
PORT.13.6.TCPWM_1_TR_ONE_CNT_IN_139.num:11
PORT.13.6.TCPWM_1_TR_ONE_CNT_IN_801.num:10
PORT.13.7.analog_signals:PASS.0.SARMUX_PADS.51
PORT.13.7.bond:True
PORT.13.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_1_RX_SDI,GPIO,PERI_TR_IO_INPUT_23,TCPWM_1_LINE_47,TCPWM_1_LINE_COMPL_267,TCPWM_1_LINE_COMPL_517,TCPWM_1_TR_ONE_CNT_IN_141,TCPWM_1_TR_ONE_CNT_IN_802
PORT.13.7.physical_pin:T5
PORT.13.7.AMUXA.num:4
PORT.13.7.AMUXA_DSI.num:6
PORT.13.7.AMUXB.num:5
PORT.13.7.AMUXB_DSI.num:7
PORT.13.7.AUDIOSS_1_RX_SDI.num:25
PORT.13.7.GPIO.num:0
PORT.13.7.PERI_TR_IO_INPUT_23.num:26
PORT.13.7.TCPWM_1_LINE_47.num:8
PORT.13.7.TCPWM_1_LINE_COMPL_267.num:9
PORT.13.7.TCPWM_1_LINE_COMPL_517.num:16
PORT.13.7.TCPWM_1_TR_ONE_CNT_IN_141.num:10
PORT.13.7.TCPWM_1_TR_ONE_CNT_IN_802.num:11
PORT.14.pins:0,1,2,3,4,5,6,7
PORT.14.0.analog_signals:PASS.0.SARMUX_PADS.52
PORT.14.0.bond:True
PORT.14.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_2_MCLK,CANFD_1_TTCAN_TX_0,GPIO,SCB_2_SPI_MISO,SCB_2_UART_RX,TCPWM_0_LINE_257,TCPWM_1_LINE_48,TCPWM_1_LINE_518,TCPWM_1_LINE_COMPL_47,TCPWM_1_TR_ONE_CNT_IN_142,TCPWM_1_TR_ONE_CNT_IN_144
PORT.14.0.physical_pin:V5
PORT.14.0.AMUXA.num:4
PORT.14.0.AMUXA_DSI.num:6
PORT.14.0.AMUXB.num:5
PORT.14.0.AMUXB_DSI.num:7
PORT.14.0.AUDIOSS_2_MCLK.num:25
PORT.14.0.CANFD_1_TTCAN_TX_0.num:21
PORT.14.0.GPIO.num:0
PORT.14.0.SCB_2_SPI_MISO.num:17
PORT.14.0.SCB_2_UART_RX.num:19
PORT.14.0.TCPWM_0_LINE_257.num:22
PORT.14.0.TCPWM_1_LINE_48.num:8
PORT.14.0.TCPWM_1_LINE_518.num:16
PORT.14.0.TCPWM_1_LINE_COMPL_47.num:9
PORT.14.0.TCPWM_1_TR_ONE_CNT_IN_142.num:11
PORT.14.0.TCPWM_1_TR_ONE_CNT_IN_144.num:10
PORT.14.1.analog_signals:PASS.0.SARMUX_PADS.53
PORT.14.1.bond:True
PORT.14.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_2_TX_SCK,CANFD_1_TTCAN_RX_0,GPIO,SCB_2_I2C_SDA,SCB_2_SPI_MOSI,SCB_2_UART_TX,TCPWM_0_LINE_COMPL_257,TCPWM_1_LINE_49,TCPWM_1_LINE_COMPL_48,TCPWM_1_LINE_COMPL_518,TCPWM_1_TR_ONE_CNT_IN_145,TCPWM_1_TR_ONE_CNT_IN_147
PORT.14.1.physical_pin:V6
PORT.14.1.AMUXA.num:4
PORT.14.1.AMUXA_DSI.num:6
PORT.14.1.AMUXB.num:5
PORT.14.1.AMUXB_DSI.num:7
PORT.14.1.AUDIOSS_2_TX_SCK.num:25
PORT.14.1.CANFD_1_TTCAN_RX_0.num:21
PORT.14.1.GPIO.num:0
PORT.14.1.SCB_2_I2C_SDA.num:18
PORT.14.1.SCB_2_SPI_MOSI.num:17
PORT.14.1.SCB_2_UART_TX.num:19
PORT.14.1.TCPWM_0_LINE_COMPL_257.num:22
PORT.14.1.TCPWM_1_LINE_49.num:8
PORT.14.1.TCPWM_1_LINE_COMPL_48.num:9
PORT.14.1.TCPWM_1_LINE_COMPL_518.num:16
PORT.14.1.TCPWM_1_TR_ONE_CNT_IN_145.num:11
PORT.14.1.TCPWM_1_TR_ONE_CNT_IN_147.num:10
PORT.14.2.analog_signals:PASS.0.SARMUX_PADS.54
PORT.14.2.bond:True
PORT.14.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_6,SCB_2_I2C_SCL,SCB_2_SPI_CLK,SCB_2_UART_RTS,TCPWM_0_TR_ONE_CNT_IN_771,TCPWM_1_LINE_50,TCPWM_1_LINE_519,TCPWM_1_LINE_COMPL_49,TCPWM_1_TR_ONE_CNT_IN_148,TCPWM_1_TR_ONE_CNT_IN_150
PORT.14.2.physical_pin:U6
PORT.14.2.AMUXA.num:4
PORT.14.2.AMUXA_DSI.num:6
PORT.14.2.AMUXB.num:5
PORT.14.2.AMUXB_DSI.num:7
PORT.14.2.GPIO.num:0
PORT.14.2.LIN_0_LIN_RX_6.num:20
PORT.14.2.SCB_2_I2C_SCL.num:18
PORT.14.2.SCB_2_SPI_CLK.num:17
PORT.14.2.SCB_2_UART_RTS.num:19
PORT.14.2.TCPWM_0_TR_ONE_CNT_IN_771.num:22
PORT.14.2.TCPWM_1_LINE_50.num:8
PORT.14.2.TCPWM_1_LINE_519.num:16
PORT.14.2.TCPWM_1_LINE_COMPL_49.num:9
PORT.14.2.TCPWM_1_TR_ONE_CNT_IN_148.num:11
PORT.14.2.TCPWM_1_TR_ONE_CNT_IN_150.num:10
PORT.14.3.analog_signals:PASS.0.SARMUX_PADS.55
PORT.14.3.bond:True
PORT.14.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_6,SCB_2_SPI_SELECT0,SCB_2_UART_CTS,TCPWM_0_TR_ONE_CNT_IN_772,TCPWM_1_LINE_51,TCPWM_1_LINE_COMPL_50,TCPWM_1_LINE_COMPL_519,TCPWM_1_TR_ONE_CNT_IN_151,TCPWM_1_TR_ONE_CNT_IN_153
PORT.14.3.physical_pin:T6
PORT.14.3.AMUXA.num:4
PORT.14.3.AMUXA_DSI.num:6
PORT.14.3.AMUXB.num:5
PORT.14.3.AMUXB_DSI.num:7
PORT.14.3.GPIO.num:0
PORT.14.3.LIN_0_LIN_TX_6.num:20
PORT.14.3.SCB_2_SPI_SELECT0.num:17
PORT.14.3.SCB_2_UART_CTS.num:19
PORT.14.3.TCPWM_0_TR_ONE_CNT_IN_772.num:22
PORT.14.3.TCPWM_1_LINE_51.num:8
PORT.14.3.TCPWM_1_LINE_COMPL_50.num:9
PORT.14.3.TCPWM_1_LINE_COMPL_519.num:16
PORT.14.3.TCPWM_1_TR_ONE_CNT_IN_151.num:11
PORT.14.3.TCPWM_1_TR_ONE_CNT_IN_153.num:10
PORT.14.4.analog_signals:PASS.0.SARMUX_PADS.56
PORT.14.4.bond:True
PORT.14.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_2_TX_WS,GPIO,LIN_0_LIN_EN_6,SCB_2_SPI_SELECT1,TCPWM_1_LINE_52,TCPWM_1_LINE_COMPL_51,TCPWM_1_TR_ONE_CNT_IN_154,TCPWM_1_TR_ONE_CNT_IN_156,TCPWM_1_TR_ONE_CNT_IN_1548
PORT.14.4.physical_pin:R6
PORT.14.4.AMUXA.num:4
PORT.14.4.AMUXA_DSI.num:6
PORT.14.4.AMUXB.num:5
PORT.14.4.AMUXB_DSI.num:7
PORT.14.4.AUDIOSS_2_TX_WS.num:25
PORT.14.4.GPIO.num:0
PORT.14.4.LIN_0_LIN_EN_6.num:20
PORT.14.4.SCB_2_SPI_SELECT1.num:17
PORT.14.4.TCPWM_1_LINE_52.num:8
PORT.14.4.TCPWM_1_LINE_COMPL_51.num:9
PORT.14.4.TCPWM_1_TR_ONE_CNT_IN_154.num:11
PORT.14.4.TCPWM_1_TR_ONE_CNT_IN_1548.num:16
PORT.14.4.TCPWM_1_TR_ONE_CNT_IN_156.num:10
PORT.14.5.analog_signals:PASS.0.SARMUX_PADS.57
PORT.14.5.bond:True
PORT.14.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_2_TX_SDO,GPIO,LIN_0_LIN_RX_14,SCB_2_SPI_SELECT2,TCPWM_1_LINE_53,TCPWM_1_LINE_COMPL_52,TCPWM_1_TR_ONE_CNT_IN_157,TCPWM_1_TR_ONE_CNT_IN_159,TCPWM_1_TR_ONE_CNT_IN_1549
PORT.14.5.physical_pin:N7
PORT.14.5.AMUXA.num:4
PORT.14.5.AMUXA_DSI.num:6
PORT.14.5.AMUXB.num:5
PORT.14.5.AMUXB_DSI.num:7
PORT.14.5.AUDIOSS_2_TX_SDO.num:25
PORT.14.5.GPIO.num:0
PORT.14.5.LIN_0_LIN_RX_14.num:18
PORT.14.5.SCB_2_SPI_SELECT2.num:17
PORT.14.5.TCPWM_1_LINE_53.num:8
PORT.14.5.TCPWM_1_LINE_COMPL_52.num:9
PORT.14.5.TCPWM_1_TR_ONE_CNT_IN_1549.num:16
PORT.14.5.TCPWM_1_TR_ONE_CNT_IN_157.num:11
PORT.14.5.TCPWM_1_TR_ONE_CNT_IN_159.num:10
PORT.14.6.analog_signals:PASS.0.SARMUX_PADS.58
PORT.14.6.bond:True
PORT.14.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_14,PERI_TR_IO_INPUT_24,TCPWM_1_LINE_54,TCPWM_1_LINE_COMPL_53,TCPWM_1_TR_ONE_CNT_IN_160,TCPWM_1_TR_ONE_CNT_IN_162,TCPWM_1_TR_ONE_CNT_IN_1551
PORT.14.6.physical_pin:T7
PORT.14.6.AMUXA.num:4
PORT.14.6.AMUXA_DSI.num:6
PORT.14.6.AMUXB.num:5
PORT.14.6.AMUXB_DSI.num:7
PORT.14.6.GPIO.num:0
PORT.14.6.LIN_0_LIN_TX_14.num:18
PORT.14.6.PERI_TR_IO_INPUT_24.num:26
PORT.14.6.TCPWM_1_LINE_54.num:8
PORT.14.6.TCPWM_1_LINE_COMPL_53.num:9
PORT.14.6.TCPWM_1_TR_ONE_CNT_IN_1551.num:16
PORT.14.6.TCPWM_1_TR_ONE_CNT_IN_160.num:11
PORT.14.6.TCPWM_1_TR_ONE_CNT_IN_162.num:10
PORT.14.7.analog_signals:PASS.0.SARMUX_PADS.59
PORT.14.7.bond:True
PORT.14.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_14,PERI_TR_IO_INPUT_25,TCPWM_1_LINE_55,TCPWM_1_LINE_COMPL_54,TCPWM_1_TR_ONE_CNT_IN_163,TCPWM_1_TR_ONE_CNT_IN_165,TCPWM_1_TR_ONE_CNT_IN_1552
PORT.14.7.physical_pin:R7
PORT.14.7.AMUXA.num:4
PORT.14.7.AMUXA_DSI.num:6
PORT.14.7.AMUXB.num:5
PORT.14.7.AMUXB_DSI.num:7
PORT.14.7.GPIO.num:0
PORT.14.7.LIN_0_LIN_EN_14.num:18
PORT.14.7.PERI_TR_IO_INPUT_25.num:26
PORT.14.7.TCPWM_1_LINE_55.num:8
PORT.14.7.TCPWM_1_LINE_COMPL_54.num:9
PORT.14.7.TCPWM_1_TR_ONE_CNT_IN_1552.num:16
PORT.14.7.TCPWM_1_TR_ONE_CNT_IN_163.num:11
PORT.14.7.TCPWM_1_TR_ONE_CNT_IN_165.num:10
PORT.15.pins:0,1,2,3
PORT.15.0.analog_signals:PASS.0.SARMUX_PADS.60
PORT.15.0.bond:True
PORT.15.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_2_CLK_I2S_IF,CANFD_1_TTCAN_TX_3,GPIO,SCB_9_SPI_MISO,SCB_9_UART_RX,TCPWM_1_LINE_56,TCPWM_1_LINE_COMPL_55,TCPWM_1_TR_ONE_CNT_IN_166,TCPWM_1_TR_ONE_CNT_IN_168,TCPWM_1_TR_ONE_CNT_IN_1554
PORT.15.0.physical_pin:V7
PORT.15.0.AMUXA.num:4
PORT.15.0.AMUXA_DSI.num:6
PORT.15.0.AMUXB.num:5
PORT.15.0.AMUXB_DSI.num:7
PORT.15.0.AUDIOSS_2_CLK_I2S_IF.num:25
PORT.15.0.CANFD_1_TTCAN_TX_3.num:21
PORT.15.0.GPIO.num:0
PORT.15.0.SCB_9_SPI_MISO.num:19
PORT.15.0.SCB_9_UART_RX.num:17
PORT.15.0.TCPWM_1_LINE_56.num:8
PORT.15.0.TCPWM_1_LINE_COMPL_55.num:9
PORT.15.0.TCPWM_1_TR_ONE_CNT_IN_1554.num:16
PORT.15.0.TCPWM_1_TR_ONE_CNT_IN_166.num:11
PORT.15.0.TCPWM_1_TR_ONE_CNT_IN_168.num:10
PORT.15.1.analog_signals:PASS.0.SARMUX_PADS.61
PORT.15.1.bond:True
PORT.15.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_2_RX_SCK,CANFD_1_TTCAN_RX_3,GPIO,SCB_9_I2C_SDA,SCB_9_SPI_MOSI,SCB_9_UART_TX,TCPWM_1_LINE_57,TCPWM_1_LINE_COMPL_56,TCPWM_1_TR_ONE_CNT_IN_169,TCPWM_1_TR_ONE_CNT_IN_171,TCPWM_1_TR_ONE_CNT_IN_1555
PORT.15.1.physical_pin:U7
PORT.15.1.AMUXA.num:4
PORT.15.1.AMUXA_DSI.num:6
PORT.15.1.AMUXB.num:5
PORT.15.1.AMUXB_DSI.num:7
PORT.15.1.AUDIOSS_2_RX_SCK.num:25
PORT.15.1.CANFD_1_TTCAN_RX_3.num:21
PORT.15.1.GPIO.num:0
PORT.15.1.SCB_9_I2C_SDA.num:18
PORT.15.1.SCB_9_SPI_MOSI.num:19
PORT.15.1.SCB_9_UART_TX.num:17
PORT.15.1.TCPWM_1_LINE_57.num:8
PORT.15.1.TCPWM_1_LINE_COMPL_56.num:9
PORT.15.1.TCPWM_1_TR_ONE_CNT_IN_1555.num:16
PORT.15.1.TCPWM_1_TR_ONE_CNT_IN_169.num:11
PORT.15.1.TCPWM_1_TR_ONE_CNT_IN_171.num:10
PORT.15.2.analog_signals:PASS.0.SARMUX_PADS.62
PORT.15.2.bond:True
PORT.15.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_2_RX_WS,GPIO,SCB_9_I2C_SCL,SCB_9_SPI_CLK,SCB_9_UART_RTS,TCPWM_1_LINE_58,TCPWM_1_LINE_COMPL_57,TCPWM_1_TR_ONE_CNT_IN_172,TCPWM_1_TR_ONE_CNT_IN_174,TCPWM_1_TR_ONE_CNT_IN_1557
PORT.15.2.physical_pin:V8
PORT.15.2.AMUXA.num:4
PORT.15.2.AMUXA_DSI.num:6
PORT.15.2.AMUXB.num:5
PORT.15.2.AMUXB_DSI.num:7
PORT.15.2.AUDIOSS_2_RX_WS.num:25
PORT.15.2.GPIO.num:0
PORT.15.2.SCB_9_I2C_SCL.num:18
PORT.15.2.SCB_9_SPI_CLK.num:19
PORT.15.2.SCB_9_UART_RTS.num:17
PORT.15.2.TCPWM_1_LINE_58.num:8
PORT.15.2.TCPWM_1_LINE_COMPL_57.num:9
PORT.15.2.TCPWM_1_TR_ONE_CNT_IN_1557.num:16
PORT.15.2.TCPWM_1_TR_ONE_CNT_IN_172.num:11
PORT.15.2.TCPWM_1_TR_ONE_CNT_IN_174.num:10
PORT.15.3.analog_signals:PASS.0.SARMUX_PADS.63
PORT.15.3.bond:True
PORT.15.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,AUDIOSS_2_RX_SDI,GPIO,SCB_9_SPI_SELECT0,SCB_9_UART_CTS,TCPWM_1_LINE_59,TCPWM_1_LINE_COMPL_58,TCPWM_1_TR_ONE_CNT_IN_175,TCPWM_1_TR_ONE_CNT_IN_177,TCPWM_1_TR_ONE_CNT_IN_1558
PORT.15.3.physical_pin:U8
PORT.15.3.AMUXA.num:4
PORT.15.3.AMUXA_DSI.num:6
PORT.15.3.AMUXB.num:5
PORT.15.3.AMUXB_DSI.num:7
PORT.15.3.AUDIOSS_2_RX_SDI.num:25
PORT.15.3.GPIO.num:0
PORT.15.3.SCB_9_SPI_SELECT0.num:19
PORT.15.3.SCB_9_UART_CTS.num:17
PORT.15.3.TCPWM_1_LINE_59.num:8
PORT.15.3.TCPWM_1_LINE_COMPL_58.num:9
PORT.15.3.TCPWM_1_TR_ONE_CNT_IN_1558.num:16
PORT.15.3.TCPWM_1_TR_ONE_CNT_IN_175.num:11
PORT.15.3.TCPWM_1_TR_ONE_CNT_IN_177.num:10
PORT.16.pins:0,1,2,3,4,5,6,7
PORT.16.0.analog_signals:PASS.0.SARMUX_PADS.64
PORT.16.0.bond:True
PORT.16.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_11,SCB_9_SPI_SELECT1,TCPWM_1_LINE_60,TCPWM_1_LINE_512,TCPWM_1_LINE_COMPL_59,TCPWM_1_TR_ONE_CNT_IN_178,TCPWM_1_TR_ONE_CNT_IN_180
PORT.16.0.physical_pin:V12
PORT.16.0.AMUXA.num:4
PORT.16.0.AMUXA_DSI.num:6
PORT.16.0.AMUXB.num:5
PORT.16.0.AMUXB_DSI.num:7
PORT.16.0.GPIO.num:0
PORT.16.0.LIN_0_LIN_RX_11.num:20
PORT.16.0.SCB_9_SPI_SELECT1.num:19
PORT.16.0.TCPWM_1_LINE_512.num:16
PORT.16.0.TCPWM_1_LINE_60.num:8
PORT.16.0.TCPWM_1_LINE_COMPL_59.num:9
PORT.16.0.TCPWM_1_TR_ONE_CNT_IN_178.num:11
PORT.16.0.TCPWM_1_TR_ONE_CNT_IN_180.num:10
PORT.16.1.analog_signals:PASS.0.SARMUX_PADS.65
PORT.16.1.bond:True
PORT.16.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_11,SCB_9_SPI_SELECT2,TCPWM_1_LINE_61,TCPWM_1_LINE_COMPL_60,TCPWM_1_LINE_COMPL_512,TCPWM_1_TR_ONE_CNT_IN_181,TCPWM_1_TR_ONE_CNT_IN_183
PORT.16.1.physical_pin:U12
PORT.16.1.AMUXA.num:4
PORT.16.1.AMUXA_DSI.num:6
PORT.16.1.AMUXB.num:5
PORT.16.1.AMUXB_DSI.num:7
PORT.16.1.GPIO.num:0
PORT.16.1.LIN_0_LIN_TX_11.num:20
PORT.16.1.SCB_9_SPI_SELECT2.num:19
PORT.16.1.TCPWM_1_LINE_61.num:8
PORT.16.1.TCPWM_1_LINE_COMPL_512.num:16
PORT.16.1.TCPWM_1_LINE_COMPL_60.num:9
PORT.16.1.TCPWM_1_TR_ONE_CNT_IN_181.num:11
PORT.16.1.TCPWM_1_TR_ONE_CNT_IN_183.num:10
PORT.16.2.analog_signals:PASS.0.SARMUX_PADS.66
PORT.16.2.bond:True
PORT.16.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_11,SCB_9_SPI_SELECT3,TCPWM_1_LINE_62,TCPWM_1_LINE_513,TCPWM_1_LINE_COMPL_61,TCPWM_1_TR_ONE_CNT_IN_184,TCPWM_1_TR_ONE_CNT_IN_186
PORT.16.2.physical_pin:V13
PORT.16.2.AMUXA.num:4
PORT.16.2.AMUXA_DSI.num:6
PORT.16.2.AMUXB.num:5
PORT.16.2.AMUXB_DSI.num:7
PORT.16.2.GPIO.num:0
PORT.16.2.LIN_0_LIN_EN_11.num:20
PORT.16.2.SCB_9_SPI_SELECT3.num:19
PORT.16.2.TCPWM_1_LINE_513.num:16
PORT.16.2.TCPWM_1_LINE_62.num:8
PORT.16.2.TCPWM_1_LINE_COMPL_61.num:9
PORT.16.2.TCPWM_1_TR_ONE_CNT_IN_184.num:11
PORT.16.2.TCPWM_1_TR_ONE_CNT_IN_186.num:10
PORT.16.3.analog_signals:PASS.0.SARMUX_PADS.67
PORT.16.3.bond:True
PORT.16.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_62,TCPWM_1_LINE_COMPL_62,TCPWM_1_LINE_COMPL_513,TCPWM_1_TR_ONE_CNT_IN_186,TCPWM_1_TR_ONE_CNT_IN_187
PORT.16.3.physical_pin:U13
PORT.16.3.AMUXA.num:4
PORT.16.3.AMUXA_DSI.num:6
PORT.16.3.AMUXB.num:5
PORT.16.3.AMUXB_DSI.num:7
PORT.16.3.GPIO.num:0
PORT.16.3.TCPWM_1_LINE_62.num:8
PORT.16.3.TCPWM_1_LINE_COMPL_513.num:16
PORT.16.3.TCPWM_1_LINE_COMPL_62.num:9
PORT.16.3.TCPWM_1_TR_ONE_CNT_IN_186.num:10
PORT.16.3.TCPWM_1_TR_ONE_CNT_IN_187.num:11
PORT.16.4.analog_signals:PASS.0.SARMUX_PADS.68
PORT.16.4.bond:True
PORT.16.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_68,TCPWM_1_LINE_COMPL_69,TCPWM_1_TR_ONE_CNT_IN_204,TCPWM_1_TR_ONE_CNT_IN_208
PORT.16.4.physical_pin:T13
PORT.16.4.AMUXA.num:4
PORT.16.4.AMUXA_DSI.num:6
PORT.16.4.AMUXB.num:5
PORT.16.4.AMUXB_DSI.num:7
PORT.16.4.GPIO.num:0
PORT.16.4.TCPWM_1_LINE_68.num:8
PORT.16.4.TCPWM_1_LINE_COMPL_69.num:9
PORT.16.4.TCPWM_1_TR_ONE_CNT_IN_204.num:10
PORT.16.4.TCPWM_1_TR_ONE_CNT_IN_208.num:11
PORT.16.5.analog_signals:PASS.0.SARMUX_PADS.69
PORT.16.5.bond:True
PORT.16.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_67,TCPWM_1_LINE_COMPL_68,TCPWM_1_TR_ONE_CNT_IN_201,TCPWM_1_TR_ONE_CNT_IN_205
PORT.16.5.physical_pin:R13
PORT.16.5.AMUXA.num:4
PORT.16.5.AMUXA_DSI.num:6
PORT.16.5.AMUXB.num:5
PORT.16.5.AMUXB_DSI.num:7
PORT.16.5.GPIO.num:0
PORT.16.5.TCPWM_1_LINE_67.num:8
PORT.16.5.TCPWM_1_LINE_COMPL_68.num:9
PORT.16.5.TCPWM_1_TR_ONE_CNT_IN_201.num:10
PORT.16.5.TCPWM_1_TR_ONE_CNT_IN_205.num:11
PORT.16.6.analog_signals:PASS.0.SARMUX_PADS.70
PORT.16.6.bond:True
PORT.16.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_66,TCPWM_1_LINE_COMPL_67,TCPWM_1_TR_ONE_CNT_IN_198,TCPWM_1_TR_ONE_CNT_IN_202
PORT.16.6.physical_pin:T14
PORT.16.6.AMUXA.num:4
PORT.16.6.AMUXA_DSI.num:6
PORT.16.6.AMUXB.num:5
PORT.16.6.AMUXB_DSI.num:7
PORT.16.6.GPIO.num:0
PORT.16.6.TCPWM_1_LINE_66.num:8
PORT.16.6.TCPWM_1_LINE_COMPL_67.num:9
PORT.16.6.TCPWM_1_TR_ONE_CNT_IN_198.num:10
PORT.16.6.TCPWM_1_TR_ONE_CNT_IN_202.num:11
PORT.16.7.analog_signals:PASS.0.SARMUX_PADS.71
PORT.16.7.bond:True
PORT.16.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_65,TCPWM_1_LINE_COMPL_66,TCPWM_1_TR_ONE_CNT_IN_195,TCPWM_1_TR_ONE_CNT_IN_199
PORT.16.7.physical_pin:N12
PORT.16.7.AMUXA.num:4
PORT.16.7.AMUXA_DSI.num:6
PORT.16.7.AMUXB.num:5
PORT.16.7.AMUXB_DSI.num:7
PORT.16.7.GPIO.num:0
PORT.16.7.TCPWM_1_LINE_65.num:8
PORT.16.7.TCPWM_1_LINE_COMPL_66.num:9
PORT.16.7.TCPWM_1_TR_ONE_CNT_IN_195.num:10
PORT.16.7.TCPWM_1_TR_ONE_CNT_IN_199.num:11
PORT.17.pins:0,1,2,3,4,5,6,7
PORT.17.0.analog_signals:PASS.0.SARMUX_PADS.72
PORT.17.0.bond:True
PORT.17.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_1,GPIO,LIN_0_LIN_RX_11,TCPWM_1_LINE_61,TCPWM_1_LINE_COMPL_62,TCPWM_1_TR_ONE_CNT_IN_183,TCPWM_1_TR_ONE_CNT_IN_187
PORT.17.0.physical_pin:V14
PORT.17.0.AMUXA.num:4
PORT.17.0.AMUXA_DSI.num:6
PORT.17.0.AMUXB.num:5
PORT.17.0.AMUXB_DSI.num:7
PORT.17.0.CANFD_1_TTCAN_TX_1.num:21
PORT.17.0.GPIO.num:0
PORT.17.0.LIN_0_LIN_RX_11.num:20
PORT.17.0.TCPWM_1_LINE_61.num:8
PORT.17.0.TCPWM_1_LINE_COMPL_62.num:9
PORT.17.0.TCPWM_1_TR_ONE_CNT_IN_183.num:10
PORT.17.0.TCPWM_1_TR_ONE_CNT_IN_187.num:11
PORT.17.1.analog_signals:PASS.0.SARMUX_PADS.73
PORT.17.1.bond:True
PORT.17.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_1,GPIO,LIN_0_LIN_TX_11,SCB_3_UART_RX,TCPWM_1_LINE_60,TCPWM_1_LINE_COMPL_61,TCPWM_1_TR_ONE_CNT_IN_180,TCPWM_1_TR_ONE_CNT_IN_184
PORT.17.1.physical_pin:U14
PORT.17.1.AMUXA.num:4
PORT.17.1.AMUXA_DSI.num:6
PORT.17.1.AMUXB.num:5
PORT.17.1.AMUXB_DSI.num:7
PORT.17.1.CANFD_1_TTCAN_RX_1.num:21
PORT.17.1.GPIO.num:0
PORT.17.1.LIN_0_LIN_TX_11.num:20
PORT.17.1.SCB_3_UART_RX.num:17
PORT.17.1.TCPWM_1_LINE_60.num:8
PORT.17.1.TCPWM_1_LINE_COMPL_61.num:9
PORT.17.1.TCPWM_1_TR_ONE_CNT_IN_180.num:10
PORT.17.1.TCPWM_1_TR_ONE_CNT_IN_184.num:11
PORT.17.2.analog_signals:PASS.0.SARMUX_PADS.74
PORT.17.2.bond:True
PORT.17.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_11,SCB_3_I2C_SDA,SCB_3_UART_TX,TCPWM_1_LINE_59,TCPWM_1_LINE_COMPL_60,TCPWM_1_TR_ONE_CNT_IN_177,TCPWM_1_TR_ONE_CNT_IN_181
PORT.17.2.physical_pin:V15
PORT.17.2.AMUXA.num:4
PORT.17.2.AMUXA_DSI.num:6
PORT.17.2.AMUXB.num:5
PORT.17.2.AMUXB_DSI.num:7
PORT.17.2.GPIO.num:0
PORT.17.2.LIN_0_LIN_EN_11.num:20
PORT.17.2.SCB_3_I2C_SDA.num:18
PORT.17.2.SCB_3_UART_TX.num:17
PORT.17.2.TCPWM_1_LINE_59.num:8
PORT.17.2.TCPWM_1_LINE_COMPL_60.num:9
PORT.17.2.TCPWM_1_TR_ONE_CNT_IN_177.num:10
PORT.17.2.TCPWM_1_TR_ONE_CNT_IN_181.num:11
PORT.17.3.analog_signals:PASS.0.SARMUX_PADS.75
PORT.17.3.bond:True
PORT.17.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_26,SCB_3_I2C_SCL,SCB_3_SPI_CLK,SCB_3_UART_RTS,TCPWM_1_LINE_58,TCPWM_1_LINE_515,TCPWM_1_LINE_COMPL_59,TCPWM_1_TR_ONE_CNT_IN_174,TCPWM_1_TR_ONE_CNT_IN_178
PORT.17.3.physical_pin:U15
PORT.17.3.AMUXA.num:4
PORT.17.3.AMUXA_DSI.num:6
PORT.17.3.AMUXB.num:5
PORT.17.3.AMUXB_DSI.num:7
PORT.17.3.GPIO.num:0
PORT.17.3.PERI_TR_IO_INPUT_26.num:26
PORT.17.3.SCB_3_I2C_SCL.num:18
PORT.17.3.SCB_3_SPI_CLK.num:21
PORT.17.3.SCB_3_UART_RTS.num:17
PORT.17.3.TCPWM_1_LINE_515.num:16
PORT.17.3.TCPWM_1_LINE_58.num:8
PORT.17.3.TCPWM_1_LINE_COMPL_59.num:9
PORT.17.3.TCPWM_1_TR_ONE_CNT_IN_174.num:10
PORT.17.3.TCPWM_1_TR_ONE_CNT_IN_178.num:11
PORT.17.4.analog_signals:PASS.0.SARMUX_PADS.76
PORT.17.4.bond:True
PORT.17.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_27,SCB_3_SPI_SELECT0,SCB_3_UART_CTS,TCPWM_1_LINE_57,TCPWM_1_LINE_COMPL_58,TCPWM_1_LINE_COMPL_515,TCPWM_1_TR_ONE_CNT_IN_171,TCPWM_1_TR_ONE_CNT_IN_175
PORT.17.4.physical_pin:T15
PORT.17.4.AMUXA.num:4
PORT.17.4.AMUXA_DSI.num:6
PORT.17.4.AMUXB.num:5
PORT.17.4.AMUXB_DSI.num:7
PORT.17.4.GPIO.num:0
PORT.17.4.PERI_TR_IO_INPUT_27.num:26
PORT.17.4.SCB_3_SPI_SELECT0.num:21
PORT.17.4.SCB_3_UART_CTS.num:17
PORT.17.4.TCPWM_1_LINE_57.num:8
PORT.17.4.TCPWM_1_LINE_COMPL_515.num:16
PORT.17.4.TCPWM_1_LINE_COMPL_58.num:9
PORT.17.4.TCPWM_1_TR_ONE_CNT_IN_171.num:10
PORT.17.4.TCPWM_1_TR_ONE_CNT_IN_175.num:11
PORT.17.5.analog_signals:PASS.0.SARMUX_PADS.77
PORT.17.5.bond:True
PORT.17.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_15,SCB_3_SPI_SELECT1,TCPWM_1_LINE_56,TCPWM_1_LINE_514,TCPWM_1_LINE_COMPL_57,TCPWM_1_TR_ONE_CNT_IN_168,TCPWM_1_TR_ONE_CNT_IN_172
PORT.17.5.physical_pin:V16
PORT.17.5.AMUXA.num:4
PORT.17.5.AMUXA_DSI.num:6
PORT.17.5.AMUXB.num:5
PORT.17.5.AMUXB_DSI.num:7
PORT.17.5.GPIO.num:0
PORT.17.5.LIN_0_LIN_RX_15.num:18
PORT.17.5.SCB_3_SPI_SELECT1.num:21
PORT.17.5.TCPWM_1_LINE_514.num:16
PORT.17.5.TCPWM_1_LINE_56.num:8
PORT.17.5.TCPWM_1_LINE_COMPL_57.num:9
PORT.17.5.TCPWM_1_TR_ONE_CNT_IN_168.num:10
PORT.17.5.TCPWM_1_TR_ONE_CNT_IN_172.num:11
PORT.17.6.analog_signals:PASS.0.SARMUX_PADS.78
PORT.17.6.bond:True
PORT.17.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_15,SCB_3_SPI_SELECT2,TCPWM_1_LINE_260,TCPWM_1_LINE_COMPL_56,TCPWM_1_LINE_COMPL_514,TCPWM_1_TR_ONE_CNT_IN_169,TCPWM_1_TR_ONE_CNT_IN_780
PORT.17.6.physical_pin:U16
PORT.17.6.AMUXA.num:4
PORT.17.6.AMUXA_DSI.num:6
PORT.17.6.AMUXB.num:5
PORT.17.6.AMUXB_DSI.num:7
PORT.17.6.GPIO.num:0
PORT.17.6.LIN_0_LIN_TX_15.num:18
PORT.17.6.SCB_3_SPI_SELECT2.num:21
PORT.17.6.TCPWM_1_LINE_260.num:8
PORT.17.6.TCPWM_1_LINE_COMPL_514.num:16
PORT.17.6.TCPWM_1_LINE_COMPL_56.num:9
PORT.17.6.TCPWM_1_TR_ONE_CNT_IN_169.num:11
PORT.17.6.TCPWM_1_TR_ONE_CNT_IN_780.num:10
PORT.17.7.analog_signals:PASS.0.SARMUX_PADS.79
PORT.17.7.bond:True
PORT.17.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_15,LIN_0_LIN_RX_12,TCPWM_1_LINE_261,TCPWM_1_LINE_COMPL_260,TCPWM_1_TR_ONE_CNT_IN_781,TCPWM_1_TR_ONE_CNT_IN_783
PORT.17.7.physical_pin:V17
PORT.17.7.AMUXA.num:4
PORT.17.7.AMUXA_DSI.num:6
PORT.17.7.AMUXB.num:5
PORT.17.7.AMUXB_DSI.num:7
PORT.17.7.GPIO.num:0
PORT.17.7.LIN_0_LIN_EN_15.num:18
PORT.17.7.LIN_0_LIN_RX_12.num:21
PORT.17.7.TCPWM_1_LINE_261.num:8
PORT.17.7.TCPWM_1_LINE_COMPL_260.num:9
PORT.17.7.TCPWM_1_TR_ONE_CNT_IN_781.num:11
PORT.17.7.TCPWM_1_TR_ONE_CNT_IN_783.num:10
PORT.18.pins:0,1,2,3,4,5,6,7
PORT.18.0.analog_signals:PASS.0.SARMUX_PADS.80
PORT.18.0.bond:True
PORT.18.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_FAULT_OUT_0,ETH_0_REF_CLK,GPIO,LIN_0_LIN_TX_12,SCB_1_SPI_MISO,SCB_1_UART_RX,TCPWM_1_LINE_262,TCPWM_1_LINE_512,TCPWM_1_LINE_COMPL_261,TCPWM_1_TR_ONE_CNT_IN_784,TCPWM_1_TR_ONE_CNT_IN_786
PORT.18.0.physical_pin:U18
PORT.18.0.AMUXA.num:4
PORT.18.0.AMUXA_DSI.num:6
PORT.18.0.AMUXB.num:5
PORT.18.0.AMUXB_DSI.num:7
PORT.18.0.CPUSS_FAULT_OUT_0.num:27
PORT.18.0.ETH_0_REF_CLK.num:24
PORT.18.0.GPIO.num:0
PORT.18.0.LIN_0_LIN_TX_12.num:21
PORT.18.0.SCB_1_SPI_MISO.num:19
PORT.18.0.SCB_1_UART_RX.num:17
PORT.18.0.TCPWM_1_LINE_262.num:8
PORT.18.0.TCPWM_1_LINE_512.num:16
PORT.18.0.TCPWM_1_LINE_COMPL_261.num:9
PORT.18.0.TCPWM_1_TR_ONE_CNT_IN_784.num:11
PORT.18.0.TCPWM_1_TR_ONE_CNT_IN_786.num:10
PORT.18.1.analog_signals:PASS.0.SARMUX_PADS.81
PORT.18.1.bond:True
PORT.18.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_FAULT_OUT_1,ETH_0_TX_CTL,GPIO,SCB_1_I2C_SDA,SCB_1_SPI_MOSI,SCB_1_UART_TX,SCB_3_SPI_MISO,TCPWM_1_LINE_263,TCPWM_1_LINE_COMPL_262,TCPWM_1_LINE_COMPL_512,TCPWM_1_TR_ONE_CNT_IN_787,TCPWM_1_TR_ONE_CNT_IN_789
PORT.18.1.physical_pin:U17
PORT.18.1.AMUXA.num:4
PORT.18.1.AMUXA_DSI.num:6
PORT.18.1.AMUXB.num:5
PORT.18.1.AMUXB_DSI.num:7
PORT.18.1.CPUSS_FAULT_OUT_1.num:27
PORT.18.1.ETH_0_TX_CTL.num:24
PORT.18.1.GPIO.num:0
PORT.18.1.SCB_1_I2C_SDA.num:18
PORT.18.1.SCB_1_SPI_MOSI.num:19
PORT.18.1.SCB_1_UART_TX.num:17
PORT.18.1.SCB_3_SPI_MISO.num:21
PORT.18.1.TCPWM_1_LINE_263.num:8
PORT.18.1.TCPWM_1_LINE_COMPL_262.num:9
PORT.18.1.TCPWM_1_LINE_COMPL_512.num:16
PORT.18.1.TCPWM_1_TR_ONE_CNT_IN_787.num:11
PORT.18.1.TCPWM_1_TR_ONE_CNT_IN_789.num:10
PORT.18.2.analog_signals:PASS.0.SARMUX_PADS.82
PORT.18.2.bond:True
PORT.18.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_TX_ER,GPIO,SCB_1_I2C_SCL,SCB_1_SPI_CLK,SCB_1_UART_RTS,SCB_3_SPI_MOSI,TCPWM_1_LINE_55,TCPWM_1_LINE_513,TCPWM_1_LINE_COMPL_263,TCPWM_1_TR_ONE_CNT_IN_165,TCPWM_1_TR_ONE_CNT_IN_790
PORT.18.2.physical_pin:T18
PORT.18.2.AMUXA.num:4
PORT.18.2.AMUXA_DSI.num:6
PORT.18.2.AMUXB.num:5
PORT.18.2.AMUXB_DSI.num:7
PORT.18.2.ETH_0_TX_ER.num:24
PORT.18.2.GPIO.num:0
PORT.18.2.SCB_1_I2C_SCL.num:18
PORT.18.2.SCB_1_SPI_CLK.num:19
PORT.18.2.SCB_1_UART_RTS.num:17
PORT.18.2.SCB_3_SPI_MOSI.num:21
PORT.18.2.TCPWM_1_LINE_513.num:16
PORT.18.2.TCPWM_1_LINE_55.num:8
PORT.18.2.TCPWM_1_LINE_COMPL_263.num:9
PORT.18.2.TCPWM_1_TR_ONE_CNT_IN_165.num:10
PORT.18.2.TCPWM_1_TR_ONE_CNT_IN_790.num:11
PORT.18.3.analog_signals:PASS.0.SARMUX_PADS.83
PORT.18.3.bond:True
PORT.18.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_TRACE_CLOCK,ETH_0_TX_CLK,GPIO,SCB_1_SPI_SELECT0,SCB_1_UART_CTS,SCB_3_SPI_CLK,TCPWM_1_LINE_54,TCPWM_1_LINE_COMPL_55,TCPWM_1_LINE_COMPL_513,TCPWM_1_TR_ONE_CNT_IN_162,TCPWM_1_TR_ONE_CNT_IN_166
PORT.18.3.physical_pin:T17
PORT.18.3.AMUXA.num:4
PORT.18.3.AMUXA_DSI.num:6
PORT.18.3.AMUXB.num:5
PORT.18.3.AMUXB_DSI.num:7
PORT.18.3.CPUSS_TRACE_CLOCK.num:27
PORT.18.3.ETH_0_TX_CLK.num:24
PORT.18.3.GPIO.num:0
PORT.18.3.SCB_1_SPI_SELECT0.num:19
PORT.18.3.SCB_1_UART_CTS.num:17
PORT.18.3.SCB_3_SPI_CLK.num:21
PORT.18.3.TCPWM_1_LINE_54.num:8
PORT.18.3.TCPWM_1_LINE_COMPL_513.num:16
PORT.18.3.TCPWM_1_LINE_COMPL_55.num:9
PORT.18.3.TCPWM_1_TR_ONE_CNT_IN_162.num:10
PORT.18.3.TCPWM_1_TR_ONE_CNT_IN_166.num:11
PORT.18.4.analog_signals:PASS.0.SARMUX_PADS.84
PORT.18.4.bond:True
PORT.18.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_TRACE_DATA_0,ETH_0_TXD_0,GPIO,SCB_1_SPI_SELECT1,SCB_3_SPI_SELECT0,TCPWM_0_LINE_258,TCPWM_1_LINE_53,TCPWM_1_LINE_514,TCPWM_1_LINE_COMPL_54,TCPWM_1_TR_ONE_CNT_IN_159,TCPWM_1_TR_ONE_CNT_IN_163
PORT.18.4.physical_pin:T16
PORT.18.4.AMUXA.num:4
PORT.18.4.AMUXA_DSI.num:6
PORT.18.4.AMUXB.num:5
PORT.18.4.AMUXB_DSI.num:7
PORT.18.4.CPUSS_TRACE_DATA_0.num:27
PORT.18.4.ETH_0_TXD_0.num:24
PORT.18.4.GPIO.num:0
PORT.18.4.SCB_1_SPI_SELECT1.num:19
PORT.18.4.SCB_3_SPI_SELECT0.num:21
PORT.18.4.TCPWM_0_LINE_258.num:22
PORT.18.4.TCPWM_1_LINE_514.num:16
PORT.18.4.TCPWM_1_LINE_53.num:8
PORT.18.4.TCPWM_1_LINE_COMPL_54.num:9
PORT.18.4.TCPWM_1_TR_ONE_CNT_IN_159.num:10
PORT.18.4.TCPWM_1_TR_ONE_CNT_IN_163.num:11
PORT.18.5.analog_signals:PASS.0.SARMUX_PADS.85
PORT.18.5.bond:True
PORT.18.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_TRACE_DATA_1,ETH_0_TXD_1,GPIO,SCB_1_SPI_SELECT2,TCPWM_0_LINE_COMPL_258,TCPWM_1_LINE_52,TCPWM_1_LINE_COMPL_53,TCPWM_1_LINE_COMPL_514,TCPWM_1_TR_ONE_CNT_IN_156,TCPWM_1_TR_ONE_CNT_IN_160
PORT.18.5.physical_pin:R16
PORT.18.5.AMUXA.num:4
PORT.18.5.AMUXA_DSI.num:6
PORT.18.5.AMUXB.num:5
PORT.18.5.AMUXB_DSI.num:7
PORT.18.5.CPUSS_TRACE_DATA_1.num:27
PORT.18.5.ETH_0_TXD_1.num:24
PORT.18.5.GPIO.num:0
PORT.18.5.SCB_1_SPI_SELECT2.num:19
PORT.18.5.TCPWM_0_LINE_COMPL_258.num:22
PORT.18.5.TCPWM_1_LINE_52.num:8
PORT.18.5.TCPWM_1_LINE_COMPL_514.num:16
PORT.18.5.TCPWM_1_LINE_COMPL_53.num:9
PORT.18.5.TCPWM_1_TR_ONE_CNT_IN_156.num:10
PORT.18.5.TCPWM_1_TR_ONE_CNT_IN_160.num:11
PORT.18.6.analog_signals:PASS.0.SARMUX_PADS.86
PORT.18.6.bond:True
PORT.18.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_2,CPUSS_TRACE_DATA_2,ETH_0_TXD_2,GPIO,SCB_1_SPI_SELECT3,TCPWM_0_TR_ONE_CNT_IN_774,TCPWM_1_LINE_51,TCPWM_1_LINE_515,TCPWM_1_LINE_COMPL_52,TCPWM_1_TR_ONE_CNT_IN_153,TCPWM_1_TR_ONE_CNT_IN_157
PORT.18.6.physical_pin:R15
PORT.18.6.AMUXA.num:4
PORT.18.6.AMUXA_DSI.num:6
PORT.18.6.AMUXB.num:5
PORT.18.6.AMUXB_DSI.num:7
PORT.18.6.CANFD_1_TTCAN_TX_2.num:21
PORT.18.6.CPUSS_TRACE_DATA_2.num:27
PORT.18.6.ETH_0_TXD_2.num:24
PORT.18.6.GPIO.num:0
PORT.18.6.SCB_1_SPI_SELECT3.num:19
PORT.18.6.TCPWM_0_TR_ONE_CNT_IN_774.num:22
PORT.18.6.TCPWM_1_LINE_51.num:8
PORT.18.6.TCPWM_1_LINE_515.num:16
PORT.18.6.TCPWM_1_LINE_COMPL_52.num:9
PORT.18.6.TCPWM_1_TR_ONE_CNT_IN_153.num:10
PORT.18.6.TCPWM_1_TR_ONE_CNT_IN_157.num:11
PORT.18.7.analog_signals:PASS.0.SARMUX_PADS.87
PORT.18.7.bond:True
PORT.18.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_2,CPUSS_TRACE_DATA_3,ETH_0_TXD_3,GPIO,TCPWM_0_TR_ONE_CNT_IN_775,TCPWM_1_LINE_50,TCPWM_1_LINE_COMPL_51,TCPWM_1_LINE_COMPL_515,TCPWM_1_TR_ONE_CNT_IN_150,TCPWM_1_TR_ONE_CNT_IN_154
PORT.18.7.physical_pin:P15
PORT.18.7.AMUXA.num:4
PORT.18.7.AMUXA_DSI.num:6
PORT.18.7.AMUXB.num:5
PORT.18.7.AMUXB_DSI.num:7
PORT.18.7.CANFD_1_TTCAN_RX_2.num:21
PORT.18.7.CPUSS_TRACE_DATA_3.num:27
PORT.18.7.ETH_0_TXD_3.num:24
PORT.18.7.GPIO.num:0
PORT.18.7.TCPWM_0_TR_ONE_CNT_IN_775.num:22
PORT.18.7.TCPWM_1_LINE_50.num:8
PORT.18.7.TCPWM_1_LINE_COMPL_51.num:9
PORT.18.7.TCPWM_1_LINE_COMPL_515.num:16
PORT.18.7.TCPWM_1_TR_ONE_CNT_IN_150.num:10
PORT.18.7.TCPWM_1_TR_ONE_CNT_IN_154.num:11
PORT.19.pins:0,1,2,3,4
PORT.19.0.analog_signals:PASS.0.SARMUX_PADS.88
PORT.19.0.bond:True
PORT.19.0.dft_signals:SWJ_TRSTN
PORT.19.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_3,CPUSS_FAULT_OUT_2,ETH_0_RXD_0,GPIO,SCB_2_SPI_MISO,SCB_2_UART_RX,TCPWM_1_LINE_259,TCPWM_1_LINE_COMPL_50,TCPWM_1_TR_ONE_CNT_IN_151,TCPWM_1_TR_ONE_CNT_IN_777,TCPWM_1_TR_ONE_CNT_IN_1536
PORT.19.0.physical_pin:R18
PORT.19.0.AMUXA.num:4
PORT.19.0.AMUXA_DSI.num:6
PORT.19.0.AMUXB.num:5
PORT.19.0.AMUXB_DSI.num:7
PORT.19.0.CANFD_1_TTCAN_TX_3.num:21
PORT.19.0.CPUSS_FAULT_OUT_2.num:27
PORT.19.0.ETH_0_RXD_0.num:24
PORT.19.0.GPIO.num:0
PORT.19.0.SCB_2_SPI_MISO.num:17
PORT.19.0.SCB_2_UART_RX.num:19
PORT.19.0.TCPWM_1_LINE_259.num:8
PORT.19.0.TCPWM_1_LINE_COMPL_50.num:9
PORT.19.0.TCPWM_1_TR_ONE_CNT_IN_151.num:11
PORT.19.0.TCPWM_1_TR_ONE_CNT_IN_1536.num:16
PORT.19.0.TCPWM_1_TR_ONE_CNT_IN_777.num:10
PORT.19.1.analog_signals:PASS.0.SARMUX_PADS.89
PORT.19.1.bond:True
PORT.19.1.dft_signals:SWJ_SWO_TDO
PORT.19.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_3,CPUSS_FAULT_OUT_3,ETH_0_RXD_1,GPIO,SCB_2_I2C_SDA,SCB_2_SPI_MOSI,SCB_2_UART_TX,TCPWM_1_LINE_26,TCPWM_1_LINE_COMPL_259,TCPWM_1_TR_ONE_CNT_IN_78,TCPWM_1_TR_ONE_CNT_IN_778,TCPWM_1_TR_ONE_CNT_IN_1537
PORT.19.1.physical_pin:R17
PORT.19.1.AMUXA.num:4
PORT.19.1.AMUXA_DSI.num:6
PORT.19.1.AMUXB.num:5
PORT.19.1.AMUXB_DSI.num:7
PORT.19.1.CANFD_1_TTCAN_RX_3.num:21
PORT.19.1.CPUSS_FAULT_OUT_3.num:27
PORT.19.1.ETH_0_RXD_1.num:24
PORT.19.1.GPIO.num:0
PORT.19.1.SCB_2_I2C_SDA.num:18
PORT.19.1.SCB_2_SPI_MOSI.num:17
PORT.19.1.SCB_2_UART_TX.num:19
PORT.19.1.TCPWM_1_LINE_26.num:8
PORT.19.1.TCPWM_1_LINE_COMPL_259.num:9
PORT.19.1.TCPWM_1_TR_ONE_CNT_IN_1537.num:16
PORT.19.1.TCPWM_1_TR_ONE_CNT_IN_778.num:11
PORT.19.1.TCPWM_1_TR_ONE_CNT_IN_78.num:10
PORT.19.2.analog_signals:PASS.0.SARMUX_PADS.90
PORT.19.2.bond:True
PORT.19.2.dft_signals:SWJ_SWDOE_TDI
PORT.19.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_RXD_2,GPIO,PERI_TR_IO_INPUT_28,SCB_2_I2C_SCL,SCB_2_SPI_CLK,SCB_2_UART_RTS,TCPWM_1_LINE_27,TCPWM_1_LINE_COMPL_26,TCPWM_1_TR_ONE_CNT_IN_79,TCPWM_1_TR_ONE_CNT_IN_81,TCPWM_1_TR_ONE_CNT_IN_1539
PORT.19.2.physical_pin:P17
PORT.19.2.AMUXA.num:4
PORT.19.2.AMUXA_DSI.num:6
PORT.19.2.AMUXB.num:5
PORT.19.2.AMUXB_DSI.num:7
PORT.19.2.ETH_0_RXD_2.num:24
PORT.19.2.GPIO.num:0
PORT.19.2.PERI_TR_IO_INPUT_28.num:26
PORT.19.2.SCB_2_I2C_SCL.num:18
PORT.19.2.SCB_2_SPI_CLK.num:17
PORT.19.2.SCB_2_UART_RTS.num:19
PORT.19.2.TCPWM_1_LINE_27.num:8
PORT.19.2.TCPWM_1_LINE_COMPL_26.num:9
PORT.19.2.TCPWM_1_TR_ONE_CNT_IN_1539.num:16
PORT.19.2.TCPWM_1_TR_ONE_CNT_IN_79.num:11
PORT.19.2.TCPWM_1_TR_ONE_CNT_IN_81.num:10
PORT.19.3.analog_signals:PASS.0.SARMUX_PADS.91
PORT.19.3.bond:True
PORT.19.3.dft_signals:SWJ_SWDIO_TMS
PORT.19.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_RXD_3,GPIO,PERI_TR_IO_INPUT_29,SCB_2_SPI_SELECT0,SCB_2_UART_CTS,TCPWM_1_LINE_28,TCPWM_1_LINE_COMPL_27,TCPWM_1_TR_ONE_CNT_IN_82,TCPWM_1_TR_ONE_CNT_IN_84,TCPWM_1_TR_ONE_CNT_IN_1540
PORT.19.3.physical_pin:P16
PORT.19.3.AMUXA.num:4
PORT.19.3.AMUXA_DSI.num:6
PORT.19.3.AMUXB.num:5
PORT.19.3.AMUXB_DSI.num:7
PORT.19.3.ETH_0_RXD_3.num:24
PORT.19.3.GPIO.num:0
PORT.19.3.PERI_TR_IO_INPUT_29.num:26
PORT.19.3.SCB_2_SPI_SELECT0.num:17
PORT.19.3.SCB_2_UART_CTS.num:19
PORT.19.3.TCPWM_1_LINE_28.num:8
PORT.19.3.TCPWM_1_LINE_COMPL_27.num:9
PORT.19.3.TCPWM_1_TR_ONE_CNT_IN_1540.num:16
PORT.19.3.TCPWM_1_TR_ONE_CNT_IN_82.num:11
PORT.19.3.TCPWM_1_TR_ONE_CNT_IN_84.num:10
PORT.19.4.analog_signals:PASS.0.SARMUX_PADS.92
PORT.19.4.bond:True
PORT.19.4.dft_signals:SWJ_SWCLK_TCLK
PORT.19.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_2_SPI_SELECT1,TCPWM_1_LINE_29,TCPWM_1_LINE_COMPL_28,TCPWM_1_TR_ONE_CNT_IN_85,TCPWM_1_TR_ONE_CNT_IN_87,TCPWM_1_TR_ONE_CNT_IN_1542
PORT.19.4.physical_pin:N15
PORT.19.4.AMUXA.num:4
PORT.19.4.AMUXA_DSI.num:6
PORT.19.4.AMUXB.num:5
PORT.19.4.AMUXB_DSI.num:7
PORT.19.4.GPIO.num:0
PORT.19.4.SCB_2_SPI_SELECT1.num:17
PORT.19.4.TCPWM_1_LINE_29.num:8
PORT.19.4.TCPWM_1_LINE_COMPL_28.num:9
PORT.19.4.TCPWM_1_TR_ONE_CNT_IN_1542.num:16
PORT.19.4.TCPWM_1_TR_ONE_CNT_IN_85.num:11
PORT.19.4.TCPWM_1_TR_ONE_CNT_IN_87.num:10
PORT.20.pins:0,1,2,3,4,5,6,7
PORT.20.0.analog_signals:PASS.0.SARMUX_PADS.93
PORT.20.0.bond:True
PORT.20.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_5,SCB_2_SPI_SELECT2,TCPWM_1_LINE_30,TCPWM_1_LINE_COMPL_29,TCPWM_1_TR_ONE_CNT_IN_88,TCPWM_1_TR_ONE_CNT_IN_90,TCPWM_1_TR_ONE_CNT_IN_1543
PORT.20.0.physical_pin:N16
PORT.20.0.AMUXA.num:4
PORT.20.0.AMUXA_DSI.num:6
PORT.20.0.AMUXB.num:5
PORT.20.0.AMUXB_DSI.num:7
PORT.20.0.GPIO.num:0
PORT.20.0.LIN_0_LIN_RX_5.num:20
PORT.20.0.SCB_2_SPI_SELECT2.num:17
PORT.20.0.TCPWM_1_LINE_30.num:8
PORT.20.0.TCPWM_1_LINE_COMPL_29.num:9
PORT.20.0.TCPWM_1_TR_ONE_CNT_IN_1543.num:16
PORT.20.0.TCPWM_1_TR_ONE_CNT_IN_88.num:11
PORT.20.0.TCPWM_1_TR_ONE_CNT_IN_90.num:10
PORT.20.1.analog_signals:PASS.0.SARMUX_PADS.94
PORT.20.1.bond:True
PORT.20.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_5,TCPWM_1_LINE_49,TCPWM_1_LINE_COMPL_30,TCPWM_1_TR_ONE_CNT_IN_91,TCPWM_1_TR_ONE_CNT_IN_147,TCPWM_1_TR_ONE_CNT_IN_1545
PORT.20.1.physical_pin:M16
PORT.20.1.AMUXA.num:4
PORT.20.1.AMUXA_DSI.num:6
PORT.20.1.AMUXB.num:5
PORT.20.1.AMUXB_DSI.num:7
PORT.20.1.GPIO.num:0
PORT.20.1.LIN_0_LIN_TX_5.num:20
PORT.20.1.TCPWM_1_LINE_49.num:8
PORT.20.1.TCPWM_1_LINE_COMPL_30.num:9
PORT.20.1.TCPWM_1_TR_ONE_CNT_IN_147.num:10
PORT.20.1.TCPWM_1_TR_ONE_CNT_IN_1545.num:16
PORT.20.1.TCPWM_1_TR_ONE_CNT_IN_91.num:11
PORT.20.2.analog_signals:PASS.0.SARMUX_PADS.95
PORT.20.2.bond:True
PORT.20.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_5,TCPWM_1_LINE_48,TCPWM_1_LINE_COMPL_49,TCPWM_1_TR_ONE_CNT_IN_144,TCPWM_1_TR_ONE_CNT_IN_148,TCPWM_1_TR_ONE_CNT_IN_1546
PORT.20.2.physical_pin:M15
PORT.20.2.AMUXA.num:4
PORT.20.2.AMUXA_DSI.num:6
PORT.20.2.AMUXB.num:5
PORT.20.2.AMUXB_DSI.num:7
PORT.20.2.GPIO.num:0
PORT.20.2.LIN_0_LIN_EN_5.num:20
PORT.20.2.TCPWM_1_LINE_48.num:8
PORT.20.2.TCPWM_1_LINE_COMPL_49.num:9
PORT.20.2.TCPWM_1_TR_ONE_CNT_IN_144.num:10
PORT.20.2.TCPWM_1_TR_ONE_CNT_IN_148.num:11
PORT.20.2.TCPWM_1_TR_ONE_CNT_IN_1546.num:16
PORT.20.3.bond:True
PORT.20.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_2,GPIO,SCB_1_SPI_MISO,SCB_1_UART_RX,TCPWM_1_LINE_47,TCPWM_1_LINE_COMPL_48,TCPWM_1_TR_ONE_CNT_IN_141,TCPWM_1_TR_ONE_CNT_IN_145
PORT.20.3.physical_pin:M13
PORT.20.3.AMUXA.num:4
PORT.20.3.AMUXA_DSI.num:6
PORT.20.3.AMUXB.num:5
PORT.20.3.AMUXB_DSI.num:7
PORT.20.3.CANFD_1_TTCAN_TX_2.num:21
PORT.20.3.GPIO.num:0
PORT.20.3.SCB_1_SPI_MISO.num:19
PORT.20.3.SCB_1_UART_RX.num:17
PORT.20.3.TCPWM_1_LINE_47.num:8
PORT.20.3.TCPWM_1_LINE_COMPL_48.num:9
PORT.20.3.TCPWM_1_TR_ONE_CNT_IN_141.num:10
PORT.20.3.TCPWM_1_TR_ONE_CNT_IN_145.num:11
PORT.20.4.bond:True
PORT.20.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_2,GPIO,SCB_1_I2C_SDA,SCB_1_SPI_MOSI,SCB_1_UART_TX,TCPWM_1_LINE_46,TCPWM_1_LINE_COMPL_47,TCPWM_1_TR_ONE_CNT_IN_138,TCPWM_1_TR_ONE_CNT_IN_142
PORT.20.4.physical_pin:L16
PORT.20.4.AMUXA.num:4
PORT.20.4.AMUXA_DSI.num:6
PORT.20.4.AMUXB.num:5
PORT.20.4.AMUXB_DSI.num:7
PORT.20.4.CANFD_1_TTCAN_RX_2.num:21
PORT.20.4.GPIO.num:0
PORT.20.4.SCB_1_I2C_SDA.num:18
PORT.20.4.SCB_1_SPI_MOSI.num:19
PORT.20.4.SCB_1_UART_TX.num:17
PORT.20.4.TCPWM_1_LINE_46.num:8
PORT.20.4.TCPWM_1_LINE_COMPL_47.num:9
PORT.20.4.TCPWM_1_TR_ONE_CNT_IN_138.num:10
PORT.20.4.TCPWM_1_TR_ONE_CNT_IN_142.num:11
PORT.20.5.bond:True
PORT.20.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_1_I2C_SCL,SCB_1_SPI_CLK,SCB_1_UART_RTS,TCPWM_1_LINE_45,TCPWM_1_LINE_COMPL_46,TCPWM_1_TR_ONE_CNT_IN_135,TCPWM_1_TR_ONE_CNT_IN_139
PORT.20.5.physical_pin:L15
PORT.20.5.AMUXA.num:4
PORT.20.5.AMUXA_DSI.num:6
PORT.20.5.AMUXB.num:5
PORT.20.5.AMUXB_DSI.num:7
PORT.20.5.GPIO.num:0
PORT.20.5.SCB_1_I2C_SCL.num:18
PORT.20.5.SCB_1_SPI_CLK.num:19
PORT.20.5.SCB_1_UART_RTS.num:17
PORT.20.5.TCPWM_1_LINE_45.num:8
PORT.20.5.TCPWM_1_LINE_COMPL_46.num:9
PORT.20.5.TCPWM_1_TR_ONE_CNT_IN_135.num:10
PORT.20.5.TCPWM_1_TR_ONE_CNT_IN_139.num:11
PORT.20.6.bond:True
PORT.20.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_4,GPIO,SCB_1_SPI_SELECT0,SCB_1_UART_CTS,TCPWM_1_LINE_44,TCPWM_1_LINE_COMPL_45,TCPWM_1_TR_ONE_CNT_IN_132,TCPWM_1_TR_ONE_CNT_IN_136
PORT.20.6.physical_pin:K16
PORT.20.6.AMUXA.num:4
PORT.20.6.AMUXA_DSI.num:6
PORT.20.6.AMUXB.num:5
PORT.20.6.AMUXB_DSI.num:7
PORT.20.6.CANFD_1_TTCAN_TX_4.num:21
PORT.20.6.GPIO.num:0
PORT.20.6.SCB_1_SPI_SELECT0.num:19
PORT.20.6.SCB_1_UART_CTS.num:17
PORT.20.6.TCPWM_1_LINE_44.num:8
PORT.20.6.TCPWM_1_LINE_COMPL_45.num:9
PORT.20.6.TCPWM_1_TR_ONE_CNT_IN_132.num:10
PORT.20.6.TCPWM_1_TR_ONE_CNT_IN_136.num:11
PORT.20.7.bond:True
PORT.20.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_4,GPIO,SCB_1_SPI_SELECT1,TCPWM_1_LINE_43,TCPWM_1_LINE_COMPL_44,TCPWM_1_TR_ONE_CNT_IN_129,TCPWM_1_TR_ONE_CNT_IN_133
PORT.20.7.physical_pin:K15
PORT.20.7.AMUXA.num:4
PORT.20.7.AMUXA_DSI.num:6
PORT.20.7.AMUXB.num:5
PORT.20.7.AMUXB_DSI.num:7
PORT.20.7.CANFD_1_TTCAN_RX_4.num:21
PORT.20.7.GPIO.num:0
PORT.20.7.SCB_1_SPI_SELECT1.num:19
PORT.20.7.TCPWM_1_LINE_43.num:8
PORT.20.7.TCPWM_1_LINE_COMPL_44.num:9
PORT.20.7.TCPWM_1_TR_ONE_CNT_IN_129.num:10
PORT.20.7.TCPWM_1_TR_ONE_CNT_IN_133.num:11
PORT.21.pins:0,1,2,3,4,5,6,7
PORT.21.0.analog_signals:SRSS.WCO_IN
PORT.21.0.bond:True
PORT.21.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_1_SPI_SELECT2,TCPWM_1_LINE_42,TCPWM_1_LINE_COMPL_43,TCPWM_1_TR_ONE_CNT_IN_126,TCPWM_1_TR_ONE_CNT_IN_130
PORT.21.0.physical_pin:N17
PORT.21.0.AMUXA.num:4
PORT.21.0.AMUXA_DSI.num:6
PORT.21.0.AMUXB.num:5
PORT.21.0.AMUXB_DSI.num:7
PORT.21.0.GPIO.num:0
PORT.21.0.SCB_1_SPI_SELECT2.num:19
PORT.21.0.TCPWM_1_LINE_42.num:8
PORT.21.0.TCPWM_1_LINE_COMPL_43.num:9
PORT.21.0.TCPWM_1_TR_ONE_CNT_IN_126.num:10
PORT.21.0.TCPWM_1_TR_ONE_CNT_IN_130.num:11
PORT.21.1.analog_signals:SRSS.WCO_OUT
PORT.21.1.bond:True
PORT.21.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_41,TCPWM_1_LINE_COMPL_42,TCPWM_1_TR_ONE_CNT_IN_123,TCPWM_1_TR_ONE_CNT_IN_127
PORT.21.1.physical_pin:N18
PORT.21.1.AMUXA.num:4
PORT.21.1.AMUXA_DSI.num:6
PORT.21.1.AMUXB.num:5
PORT.21.1.AMUXB_DSI.num:7
PORT.21.1.GPIO.num:0
PORT.21.1.TCPWM_1_LINE_41.num:8
PORT.21.1.TCPWM_1_LINE_COMPL_42.num:9
PORT.21.1.TCPWM_1_TR_ONE_CNT_IN_123.num:10
PORT.21.1.TCPWM_1_TR_ONE_CNT_IN_127.num:11
PORT.21.2.analog_signals:PASS.0.I_TEMP_KELVIN,SRSS.ECO_IN
PORT.21.2.bond:True
PORT.21.2.dft_signals:DDFT_IN_1,EXT_CLK
PORT.21.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_OUTPUT_1,SRSS_DDFT_PIN_IN_1,SRSS_EXT_CLK,TCPWM_1_LINE_40,TCPWM_1_LINE_COMPL_41,TCPWM_1_TR_ONE_CNT_IN_120,TCPWM_1_TR_ONE_CNT_IN_124
PORT.21.2.physical_pin:M17
PORT.21.2.AMUXA.num:4
PORT.21.2.AMUXA_DSI.num:6
PORT.21.2.AMUXB.num:5
PORT.21.2.AMUXB_DSI.num:7
PORT.21.2.GPIO.num:0
PORT.21.2.PERI_TR_IO_OUTPUT_1.num:27
PORT.21.2.SRSS_DDFT_PIN_IN_1.num:31
PORT.21.2.SRSS_EXT_CLK.num:22
PORT.21.2.TCPWM_1_LINE_40.num:8
PORT.21.2.TCPWM_1_LINE_COMPL_41.num:9
PORT.21.2.TCPWM_1_TR_ONE_CNT_IN_120.num:10
PORT.21.2.TCPWM_1_TR_ONE_CNT_IN_124.num:11
PORT.21.3.analog_signals:SRSS.ECO_OUT,SRSS.VEXT_REF_REG
PORT.21.3.bond:True
PORT.21.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_39,TCPWM_1_LINE_COMPL_40,TCPWM_1_TR_ONE_CNT_IN_117,TCPWM_1_TR_ONE_CNT_IN_121
PORT.21.3.physical_pin:M18
PORT.21.3.AMUXA.num:4
PORT.21.3.AMUXA_DSI.num:6
PORT.21.3.AMUXB.num:5
PORT.21.3.AMUXB_DSI.num:7
PORT.21.3.GPIO.num:0
PORT.21.3.TCPWM_1_LINE_39.num:8
PORT.21.3.TCPWM_1_LINE_COMPL_40.num:9
PORT.21.3.TCPWM_1_TR_ONE_CNT_IN_117.num:10
PORT.21.3.TCPWM_1_TR_ONE_CNT_IN_121.num:11
PORT.21.4.analog_signals:SRSS.ADFT_POR_PAD_HV
PORT.21.4.bond:True
PORT.21.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_38,TCPWM_1_LINE_COMPL_39,TCPWM_1_TR_ONE_CNT_IN_114,TCPWM_1_TR_ONE_CNT_IN_118
PORT.21.4.physical_pin:L17
PORT.21.4.AMUXA.num:4
PORT.21.4.AMUXA_DSI.num:6
PORT.21.4.AMUXB.num:5
PORT.21.4.AMUXB_DSI.num:7
PORT.21.4.GPIO.num:0
PORT.21.4.TCPWM_1_LINE_38.num:8
PORT.21.4.TCPWM_1_LINE_COMPL_39.num:9
PORT.21.4.TCPWM_1_TR_ONE_CNT_IN_114.num:10
PORT.21.4.TCPWM_1_TR_ONE_CNT_IN_118.num:11
PORT.21.5.bond:True
PORT.21.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_1,CPUSS_TRACE_DATA_0,ETH_0_RX_CTL,GPIO,LIN_0_LIN_RX_0,TCPWM_1_LINE_34,TCPWM_1_LINE_37,TCPWM_1_LINE_COMPL_35,TCPWM_1_LINE_COMPL_38,TCPWM_1_TR_ONE_CNT_IN_102,TCPWM_1_TR_ONE_CNT_IN_106,TCPWM_1_TR_ONE_CNT_IN_111,TCPWM_1_TR_ONE_CNT_IN_115
PORT.21.5.physical_pin:K17
PORT.21.5.AMUXA.num:4
PORT.21.5.AMUXA_DSI.num:6
PORT.21.5.AMUXB.num:5
PORT.21.5.AMUXB_DSI.num:7
PORT.21.5.CANFD_1_TTCAN_TX_1.num:21
PORT.21.5.CPUSS_TRACE_DATA_0.num:27
PORT.21.5.ETH_0_RX_CTL.num:24
PORT.21.5.GPIO.num:0
PORT.21.5.LIN_0_LIN_RX_0.num:20
PORT.21.5.TCPWM_1_LINE_34.num:22
PORT.21.5.TCPWM_1_LINE_37.num:8
PORT.21.5.TCPWM_1_LINE_COMPL_35.num:23
PORT.21.5.TCPWM_1_LINE_COMPL_38.num:9
PORT.21.5.TCPWM_1_TR_ONE_CNT_IN_102.num:19
PORT.21.5.TCPWM_1_TR_ONE_CNT_IN_106.num:18
PORT.21.5.TCPWM_1_TR_ONE_CNT_IN_111.num:10
PORT.21.5.TCPWM_1_TR_ONE_CNT_IN_115.num:11
PORT.21.6.bond:True
PORT.21.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_CLK_FM_PUMP,GPIO,LIN_0_LIN_RX_13,LIN_0_LIN_TX_0,TCPWM_1_LINE_36,TCPWM_1_LINE_COMPL_37,TCPWM_1_TR_ONE_CNT_IN_108,TCPWM_1_TR_ONE_CNT_IN_112
PORT.21.6.physical_pin:J17
PORT.21.6.AMUXA.num:4
PORT.21.6.AMUXA_DSI.num:6
PORT.21.6.AMUXB.num:5
PORT.21.6.AMUXB_DSI.num:7
PORT.21.6.CPUSS_CLK_FM_PUMP.num:26
PORT.21.6.GPIO.num:0
PORT.21.6.LIN_0_LIN_RX_13.num:21
PORT.21.6.LIN_0_LIN_TX_0.num:20
PORT.21.6.TCPWM_1_LINE_36.num:8
PORT.21.6.TCPWM_1_LINE_COMPL_37.num:9
PORT.21.6.TCPWM_1_TR_ONE_CNT_IN_108.num:10
PORT.21.6.TCPWM_1_TR_ONE_CNT_IN_112.num:11
PORT.21.7.bond:True
PORT.21.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_CAL_SUP_NZ,GPIO,LIN_0_LIN_EN_0,LIN_0_LIN_TX_13,SCB_6_SPI_MISO,SCB_6_UART_RX,SRSS_CAL_WAVE,TCPWM_1_LINE_35,TCPWM_1_LINE_COMPL_36,TCPWM_1_TR_ONE_CNT_IN_105,TCPWM_1_TR_ONE_CNT_IN_109
PORT.21.7.physical_pin:J16
PORT.21.7.AMUXA.num:4
PORT.21.7.AMUXA_DSI.num:6
PORT.21.7.AMUXB.num:5
PORT.21.7.AMUXB_DSI.num:7
PORT.21.7.CPUSS_CAL_SUP_NZ.num:27
PORT.21.7.GPIO.num:0
PORT.21.7.LIN_0_LIN_EN_0.num:20
PORT.21.7.LIN_0_LIN_TX_13.num:21
PORT.21.7.SCB_6_SPI_MISO.num:19
PORT.21.7.SCB_6_UART_RX.num:17
PORT.21.7.SRSS_CAL_WAVE.num:29
PORT.21.7.TCPWM_1_LINE_35.num:8
PORT.21.7.TCPWM_1_LINE_COMPL_36.num:9
PORT.21.7.TCPWM_1_TR_ONE_CNT_IN_105.num:10
PORT.21.7.TCPWM_1_TR_ONE_CNT_IN_109.num:11
PORT.22.pins:0,1,2,3,4,5,6,7
PORT.22.0.bond:False
PORT.22.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO
PORT.22.0.AMUXA.num:4
PORT.22.0.AMUXA_DSI.num:6
PORT.22.0.AMUXB.num:5
PORT.22.0.AMUXB_DSI.num:7
PORT.22.0.GPIO.num:0
PORT.22.1.analog_signals:SRSS.REGHC_ISENSE_INP
PORT.22.1.bond:True
PORT.22.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_1,CPUSS_TRACE_DATA_1,GPIO,SCB_6_I2C_SDA,SCB_6_SPI_MOSI,SCB_6_UART_TX,TCPWM_1_LINE_33,TCPWM_1_LINE_COMPL_34,TCPWM_1_TR_ONE_CNT_IN_99,TCPWM_1_TR_ONE_CNT_IN_103
PORT.22.1.physical_pin:H18
PORT.22.1.AMUXA.num:4
PORT.22.1.AMUXA_DSI.num:6
PORT.22.1.AMUXB.num:5
PORT.22.1.AMUXB_DSI.num:7
PORT.22.1.CANFD_1_TTCAN_RX_1.num:21
PORT.22.1.CPUSS_TRACE_DATA_1.num:27
PORT.22.1.GPIO.num:0
PORT.22.1.SCB_6_I2C_SDA.num:18
PORT.22.1.SCB_6_SPI_MOSI.num:19
PORT.22.1.SCB_6_UART_TX.num:17
PORT.22.1.TCPWM_1_LINE_33.num:8
PORT.22.1.TCPWM_1_LINE_COMPL_34.num:9
PORT.22.1.TCPWM_1_TR_ONE_CNT_IN_103.num:11
PORT.22.1.TCPWM_1_TR_ONE_CNT_IN_99.num:10
PORT.22.2.analog_signals:SRSS.REGHC_ISENSE_INM
PORT.22.2.bond:True
PORT.22.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_TRACE_DATA_2,GPIO,SCB_6_I2C_SCL,SCB_6_SPI_CLK,SCB_6_UART_RTS,TCPWM_1_LINE_32,TCPWM_1_LINE_COMPL_33,TCPWM_1_TR_ONE_CNT_IN_96,TCPWM_1_TR_ONE_CNT_IN_100
PORT.22.2.physical_pin:G18
PORT.22.2.AMUXA.num:4
PORT.22.2.AMUXA_DSI.num:6
PORT.22.2.AMUXB.num:5
PORT.22.2.AMUXB_DSI.num:7
PORT.22.2.CPUSS_TRACE_DATA_2.num:27
PORT.22.2.GPIO.num:0
PORT.22.2.SCB_6_I2C_SCL.num:18
PORT.22.2.SCB_6_SPI_CLK.num:19
PORT.22.2.SCB_6_UART_RTS.num:17
PORT.22.2.TCPWM_1_LINE_32.num:8
PORT.22.2.TCPWM_1_LINE_COMPL_33.num:9
PORT.22.2.TCPWM_1_TR_ONE_CNT_IN_100.num:11
PORT.22.2.TCPWM_1_TR_ONE_CNT_IN_96.num:10
PORT.22.3.analog_signals:SRSS.REGHC_RST_VOUT
PORT.22.3.bond:True
PORT.22.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_TRACE_DATA_3,GPIO,SCB_6_SPI_SELECT0,SCB_6_UART_CTS,TCPWM_1_LINE_31,TCPWM_1_LINE_COMPL_32,TCPWM_1_TR_ONE_CNT_IN_93,TCPWM_1_TR_ONE_CNT_IN_97
PORT.22.3.physical_pin:F18
PORT.22.3.AMUXA.num:4
PORT.22.3.AMUXA_DSI.num:6
PORT.22.3.AMUXB.num:5
PORT.22.3.AMUXB_DSI.num:7
PORT.22.3.CPUSS_TRACE_DATA_3.num:27
PORT.22.3.GPIO.num:0
PORT.22.3.SCB_6_SPI_SELECT0.num:19
PORT.22.3.SCB_6_UART_CTS.num:17
PORT.22.3.TCPWM_1_LINE_31.num:8
PORT.22.3.TCPWM_1_LINE_COMPL_32.num:9
PORT.22.3.TCPWM_1_TR_ONE_CNT_IN_93.num:10
PORT.22.3.TCPWM_1_TR_ONE_CNT_IN_97.num:11
PORT.22.4.bond:True
PORT.22.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_TRACE_CLOCK,GPIO,SCB_6_SPI_SELECT1,TCPWM_1_LINE_30,TCPWM_1_LINE_COMPL_31,TCPWM_1_TR_ONE_CNT_IN_90,TCPWM_1_TR_ONE_CNT_IN_94
PORT.22.4.physical_pin:H17
PORT.22.4.AMUXA.num:4
PORT.22.4.AMUXA_DSI.num:6
PORT.22.4.AMUXB.num:5
PORT.22.4.AMUXB_DSI.num:7
PORT.22.4.CPUSS_TRACE_CLOCK.num:27
PORT.22.4.GPIO.num:0
PORT.22.4.SCB_6_SPI_SELECT1.num:19
PORT.22.4.TCPWM_1_LINE_30.num:8
PORT.22.4.TCPWM_1_LINE_COMPL_31.num:9
PORT.22.4.TCPWM_1_TR_ONE_CNT_IN_90.num:10
PORT.22.4.TCPWM_1_TR_ONE_CNT_IN_94.num:11
PORT.22.5.bond:True
PORT.22.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_7,SCB_6_SPI_SELECT2,TCPWM_1_LINE_29,TCPWM_1_LINE_520,TCPWM_1_LINE_COMPL_30,TCPWM_1_TR_ONE_CNT_IN_87,TCPWM_1_TR_ONE_CNT_IN_91
PORT.22.5.physical_pin:H16
PORT.22.5.AMUXA.num:4
PORT.22.5.AMUXA_DSI.num:6
PORT.22.5.AMUXB.num:5
PORT.22.5.AMUXB_DSI.num:7
PORT.22.5.GPIO.num:0
PORT.22.5.LIN_0_LIN_RX_7.num:20
PORT.22.5.SCB_6_SPI_SELECT2.num:19
PORT.22.5.TCPWM_1_LINE_29.num:8
PORT.22.5.TCPWM_1_LINE_520.num:16
PORT.22.5.TCPWM_1_LINE_COMPL_30.num:9
PORT.22.5.TCPWM_1_TR_ONE_CNT_IN_87.num:10
PORT.22.5.TCPWM_1_TR_ONE_CNT_IN_91.num:11
PORT.22.6.bond:True
PORT.22.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_7,TCPWM_1_LINE_28,TCPWM_1_LINE_COMPL_29,TCPWM_1_LINE_COMPL_520,TCPWM_1_TR_ONE_CNT_IN_84,TCPWM_1_TR_ONE_CNT_IN_88
PORT.22.6.physical_pin:H15
PORT.22.6.AMUXA.num:4
PORT.22.6.AMUXA_DSI.num:6
PORT.22.6.AMUXB.num:5
PORT.22.6.AMUXB_DSI.num:7
PORT.22.6.GPIO.num:0
PORT.22.6.LIN_0_LIN_TX_7.num:20
PORT.22.6.TCPWM_1_LINE_28.num:8
PORT.22.6.TCPWM_1_LINE_COMPL_29.num:9
PORT.22.6.TCPWM_1_LINE_COMPL_520.num:16
PORT.22.6.TCPWM_1_TR_ONE_CNT_IN_84.num:10
PORT.22.6.TCPWM_1_TR_ONE_CNT_IN_88.num:11
PORT.22.7.bond:True
PORT.22.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_7,LIN_0_LIN_RX_14,TCPWM_1_LINE_27,TCPWM_1_LINE_COMPL_28,TCPWM_1_TR_ONE_CNT_IN_81,TCPWM_1_TR_ONE_CNT_IN_85,TCPWM_1_TR_ONE_CNT_IN_1560
PORT.22.7.physical_pin:G17
PORT.22.7.AMUXA.num:4
PORT.22.7.AMUXA_DSI.num:6
PORT.22.7.AMUXB.num:5
PORT.22.7.AMUXB_DSI.num:7
PORT.22.7.GPIO.num:0
PORT.22.7.LIN_0_LIN_EN_7.num:20
PORT.22.7.LIN_0_LIN_RX_14.num:18
PORT.22.7.TCPWM_1_LINE_27.num:8
PORT.22.7.TCPWM_1_LINE_COMPL_28.num:9
PORT.22.7.TCPWM_1_TR_ONE_CNT_IN_1560.num:16
PORT.22.7.TCPWM_1_TR_ONE_CNT_IN_81.num:10
PORT.22.7.TCPWM_1_TR_ONE_CNT_IN_85.num:11
PORT.23.pins:0,1,2,3,4,5,6,7
PORT.23.0.bond:True
PORT.23.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_0,CPUSS_FAULT_OUT_0,GPIO,LIN_0_LIN_TX_14,SCB_7_SPI_MISO,SCB_7_UART_RX,TCPWM_1_LINE_264,TCPWM_1_LINE_COMPL_27,TCPWM_1_TR_ONE_CNT_IN_82,TCPWM_1_TR_ONE_CNT_IN_792,TCPWM_1_TR_ONE_CNT_IN_1561
PORT.23.0.physical_pin:G16
PORT.23.0.AMUXA.num:4
PORT.23.0.AMUXA_DSI.num:6
PORT.23.0.AMUXB.num:5
PORT.23.0.AMUXB_DSI.num:7
PORT.23.0.CANFD_1_TTCAN_TX_0.num:21
PORT.23.0.CPUSS_FAULT_OUT_0.num:27
PORT.23.0.GPIO.num:0
PORT.23.0.LIN_0_LIN_TX_14.num:18
PORT.23.0.SCB_7_SPI_MISO.num:19
PORT.23.0.SCB_7_UART_RX.num:17
PORT.23.0.TCPWM_1_LINE_264.num:8
PORT.23.0.TCPWM_1_LINE_COMPL_27.num:9
PORT.23.0.TCPWM_1_TR_ONE_CNT_IN_1561.num:16
PORT.23.0.TCPWM_1_TR_ONE_CNT_IN_792.num:10
PORT.23.0.TCPWM_1_TR_ONE_CNT_IN_82.num:11
PORT.23.1.bond:True
PORT.23.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_0,CPUSS_FAULT_OUT_1,GPIO,SCB_7_I2C_SDA,SCB_7_SPI_MOSI,SCB_7_UART_TX,TCPWM_1_LINE_265,TCPWM_1_LINE_COMPL_264,TCPWM_1_TR_ONE_CNT_IN_793,TCPWM_1_TR_ONE_CNT_IN_795
PORT.23.1.physical_pin:G15
PORT.23.1.AMUXA.num:4
PORT.23.1.AMUXA_DSI.num:6
PORT.23.1.AMUXB.num:5
PORT.23.1.AMUXB_DSI.num:7
PORT.23.1.CANFD_1_TTCAN_RX_0.num:21
PORT.23.1.CPUSS_FAULT_OUT_1.num:27
PORT.23.1.GPIO.num:0
PORT.23.1.SCB_7_I2C_SDA.num:18
PORT.23.1.SCB_7_SPI_MOSI.num:19
PORT.23.1.SCB_7_UART_TX.num:17
PORT.23.1.TCPWM_1_LINE_265.num:8
PORT.23.1.TCPWM_1_LINE_COMPL_264.num:9
PORT.23.1.TCPWM_1_TR_ONE_CNT_IN_793.num:11
PORT.23.1.TCPWM_1_TR_ONE_CNT_IN_795.num:10
PORT.23.2.bond:True
PORT.23.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_FAULT_OUT_2,GPIO,LIN_0_LIN_RX_6,SCB_7_I2C_SCL,SCB_7_SPI_CLK,SCB_7_UART_RTS,TCPWM_1_LINE_266,TCPWM_1_LINE_COMPL_265,TCPWM_1_TR_ONE_CNT_IN_796,TCPWM_1_TR_ONE_CNT_IN_798
PORT.23.2.physical_pin:G13
PORT.23.2.AMUXA.num:4
PORT.23.2.AMUXA_DSI.num:6
PORT.23.2.AMUXB.num:5
PORT.23.2.AMUXB_DSI.num:7
PORT.23.2.CPUSS_FAULT_OUT_2.num:27
PORT.23.2.GPIO.num:0
PORT.23.2.LIN_0_LIN_RX_6.num:20
PORT.23.2.SCB_7_I2C_SCL.num:18
PORT.23.2.SCB_7_SPI_CLK.num:19
PORT.23.2.SCB_7_UART_RTS.num:17
PORT.23.2.TCPWM_1_LINE_266.num:8
PORT.23.2.TCPWM_1_LINE_COMPL_265.num:9
PORT.23.2.TCPWM_1_TR_ONE_CNT_IN_796.num:11
PORT.23.2.TCPWM_1_TR_ONE_CNT_IN_798.num:10
PORT.23.3.analog_signals:SRSS.ADFT_PIN.1
PORT.23.3.bond:True
PORT.23.3.dft_signals:ADFT_1,DDFT_IN_1,REF_CLK,SRSS_DDFT_PIN_1
PORT.23.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_FAULT_OUT_3,ETH_0_RX_CLK,GPIO,LIN_0_LIN_TX_6,PERI_TR_IO_INPUT_30,SCB_7_SPI_SELECT0,SCB_7_UART_CTS,SRSS_DDFT_PIN_IN_1,TCPWM_1_LINE_267,TCPWM_1_LINE_COMPL_266,TCPWM_1_TR_ONE_CNT_IN_799,TCPWM_1_TR_ONE_CNT_IN_801
PORT.23.3.physical_pin:F17
PORT.23.3.AMUXA.num:4
PORT.23.3.AMUXA_DSI.num:6
PORT.23.3.AMUXB.num:5
PORT.23.3.AMUXB_DSI.num:7
PORT.23.3.CPUSS_FAULT_OUT_3.num:27
PORT.23.3.ETH_0_RX_CLK.num:24
PORT.23.3.GPIO.num:0
PORT.23.3.LIN_0_LIN_TX_6.num:20
PORT.23.3.PERI_TR_IO_INPUT_30.num:26
PORT.23.3.SCB_7_SPI_SELECT0.num:19
PORT.23.3.SCB_7_UART_CTS.num:17
PORT.23.3.SRSS_DDFT_PIN_IN_1.num:31
PORT.23.3.TCPWM_1_LINE_267.num:8
PORT.23.3.TCPWM_1_LINE_COMPL_266.num:9
PORT.23.3.TCPWM_1_TR_ONE_CNT_IN_799.num:11
PORT.23.3.TCPWM_1_TR_ONE_CNT_IN_801.num:10
PORT.23.4.analog_signals:PASS.0.VE_TEMP_KELVIN,SRSS.ADFT_PIN.0
PORT.23.4.bond:True
PORT.23.4.dft_signals:ADFT_0,DDFT_IN_0,SRSS_DDFT_PIN_0,SWJ_SWO_TDO
PORT.23.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_SWJ_SWO_TDO,GPIO,PERI_TR_IO_INPUT_31,PERI_TR_IO_OUTPUT_0,SCB_2_SPI_MISO,SCB_7_SPI_SELECT1,SRSS_DDFT_PIN_IN_0,TCPWM_1_LINE_25,TCPWM_1_LINE_521,TCPWM_1_LINE_COMPL_267,TCPWM_1_TR_ONE_CNT_IN_75,TCPWM_1_TR_ONE_CNT_IN_802
PORT.23.4.physical_pin:F16
PORT.23.4.AMUXA.num:4
PORT.23.4.AMUXA_DSI.num:6
PORT.23.4.AMUXB.num:5
PORT.23.4.AMUXB_DSI.num:7
PORT.23.4.CPUSS_SWJ_SWO_TDO.num:29
PORT.23.4.GPIO.num:0
PORT.23.4.PERI_TR_IO_INPUT_31.num:26
PORT.23.4.PERI_TR_IO_OUTPUT_0.num:27
PORT.23.4.SCB_2_SPI_MISO.num:17
PORT.23.4.SCB_7_SPI_SELECT1.num:19
PORT.23.4.SRSS_DDFT_PIN_IN_0.num:31
PORT.23.4.TCPWM_1_LINE_25.num:8
PORT.23.4.TCPWM_1_LINE_521.num:16
PORT.23.4.TCPWM_1_LINE_COMPL_267.num:9
PORT.23.4.TCPWM_1_TR_ONE_CNT_IN_75.num:10
PORT.23.4.TCPWM_1_TR_ONE_CNT_IN_802.num:11
PORT.23.5.bond:True
PORT.23.5.dft_signals:SWJ_SWCLK_TCLK
PORT.23.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_SWJ_SWCLK_TCLK,GPIO,LIN_0_LIN_RX_9,SCB_2_SPI_MOSI,SCB_7_SPI_SELECT2,TCPWM_1_LINE_24,TCPWM_1_LINE_COMPL_25,TCPWM_1_LINE_COMPL_521,TCPWM_1_TR_ONE_CNT_IN_72,TCPWM_1_TR_ONE_CNT_IN_76
PORT.23.5.physical_pin:F15
PORT.23.5.AMUXA.num:4
PORT.23.5.AMUXA_DSI.num:6
PORT.23.5.AMUXB.num:5
PORT.23.5.AMUXB_DSI.num:7
PORT.23.5.CPUSS_SWJ_SWCLK_TCLK.num:29
PORT.23.5.GPIO.num:0
PORT.23.5.LIN_0_LIN_RX_9.num:23
PORT.23.5.SCB_2_SPI_MOSI.num:17
PORT.23.5.SCB_7_SPI_SELECT2.num:19
PORT.23.5.TCPWM_1_LINE_24.num:8
PORT.23.5.TCPWM_1_LINE_COMPL_25.num:9
PORT.23.5.TCPWM_1_LINE_COMPL_521.num:16
PORT.23.5.TCPWM_1_TR_ONE_CNT_IN_72.num:10
PORT.23.5.TCPWM_1_TR_ONE_CNT_IN_76.num:11
PORT.23.6.bond:True
PORT.23.6.dft_signals:SWJ_SWDIO_TMS
PORT.23.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_SWJ_SWDIO_TMS,GPIO,LIN_0_LIN_TX_9,SCB_2_SPI_CLK,TCPWM_1_LINE_23,TCPWM_1_LINE_COMPL_24,TCPWM_1_TR_ONE_CNT_IN_69,TCPWM_1_TR_ONE_CNT_IN_73,TCPWM_1_TR_ONE_CNT_IN_1563
PORT.23.6.physical_pin:E18
PORT.23.6.AMUXA.num:4
PORT.23.6.AMUXA_DSI.num:6
PORT.23.6.AMUXB.num:5
PORT.23.6.AMUXB_DSI.num:7
PORT.23.6.CPUSS_SWJ_SWDIO_TMS.num:29
PORT.23.6.GPIO.num:0
PORT.23.6.LIN_0_LIN_TX_9.num:23
PORT.23.6.SCB_2_SPI_CLK.num:17
PORT.23.6.TCPWM_1_LINE_23.num:8
PORT.23.6.TCPWM_1_LINE_COMPL_24.num:9
PORT.23.6.TCPWM_1_TR_ONE_CNT_IN_1563.num:16
PORT.23.6.TCPWM_1_TR_ONE_CNT_IN_69.num:10
PORT.23.6.TCPWM_1_TR_ONE_CNT_IN_73.num:11
PORT.23.7.bond:True
PORT.23.7.dft_signals:DDFT_IN_0,SWJ_SWDOE_TDI
PORT.23.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CPUSS_CAL_SUP_NZ,CPUSS_SWJ_SWDOE_TDI,GPIO,LIN_0_LIN_EN_9,SCB_2_SPI_SELECT0,SRSS_DDFT_PIN_IN_0,SRSS_EXT_CLK,TCPWM_1_LINE_22,TCPWM_1_LINE_COMPL_23,TCPWM_1_TR_ONE_CNT_IN_66,TCPWM_1_TR_ONE_CNT_IN_70,TCPWM_1_TR_ONE_CNT_IN_1564
PORT.23.7.physical_pin:E17
PORT.23.7.AMUXA.num:4
PORT.23.7.AMUXA_DSI.num:6
PORT.23.7.AMUXB.num:5
PORT.23.7.AMUXB_DSI.num:7
PORT.23.7.CPUSS_CAL_SUP_NZ.num:27
PORT.23.7.CPUSS_SWJ_SWDOE_TDI.num:29
PORT.23.7.GPIO.num:0
PORT.23.7.LIN_0_LIN_EN_9.num:23
PORT.23.7.SCB_2_SPI_SELECT0.num:17
PORT.23.7.SRSS_DDFT_PIN_IN_0.num:31
PORT.23.7.SRSS_EXT_CLK.num:22
PORT.23.7.TCPWM_1_LINE_22.num:8
PORT.23.7.TCPWM_1_LINE_COMPL_23.num:9
PORT.23.7.TCPWM_1_TR_ONE_CNT_IN_1564.num:16
PORT.23.7.TCPWM_1_TR_ONE_CNT_IN_66.num:10
PORT.23.7.TCPWM_1_TR_ONE_CNT_IN_70.num:11
PORT.24.pins:0,1,2,3,4
PORT.24.0.bond:True
PORT.24.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_16,SDHC_0_CARD_DETECT_N,SRSS_EXT_CLK
PORT.24.0.physical_pin:J3
PORT.24.0.AMUXA.num:4
PORT.24.0.AMUXA_DSI.num:6
PORT.24.0.AMUXB.num:5
PORT.24.0.AMUXB_DSI.num:7
PORT.24.0.GPIO.num:0
PORT.24.0.LIN_0_LIN_RX_16.num:20
PORT.24.0.SDHC_0_CARD_DETECT_N.num:25
PORT.24.0.SRSS_EXT_CLK.num:22
PORT.24.1.bond:True
PORT.24.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SDHC_0_CARD_MECH_WRITE_PROT,SMIF_0_SPIHB_CLK
PORT.24.1.physical_pin:J4
PORT.24.1.AMUXA.num:4
PORT.24.1.AMUXA_DSI.num:6
PORT.24.1.AMUXB.num:5
PORT.24.1.AMUXB_DSI.num:7
PORT.24.1.GPIO.num:0
PORT.24.1.SDHC_0_CARD_MECH_WRITE_PROT.num:25
PORT.24.1.SMIF_0_SPIHB_CLK.num:23
PORT.24.2.bond:True
PORT.24.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SDHC_0_CLK_CARD,SMIF_0_SPIHB_RWDS
PORT.24.2.physical_pin:K1
PORT.24.2.AMUXA.num:4
PORT.24.2.AMUXA_DSI.num:6
PORT.24.2.AMUXB.num:5
PORT.24.2.AMUXB_DSI.num:7
PORT.24.2.GPIO.num:0
PORT.24.2.SDHC_0_CLK_CARD.num:25
PORT.24.2.SMIF_0_SPIHB_RWDS.num:23
PORT.24.3.bond:True
PORT.24.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_16,SDHC_0_CARD_CMD,SMIF_0_SPIHB_SELECT0
PORT.24.3.physical_pin:K2
PORT.24.3.AMUXA.num:4
PORT.24.3.AMUXA_DSI.num:6
PORT.24.3.AMUXB.num:5
PORT.24.3.AMUXB_DSI.num:7
PORT.24.3.GPIO.num:0
PORT.24.3.LIN_0_LIN_TX_16.num:20
PORT.24.3.SDHC_0_CARD_CMD.num:25
PORT.24.3.SMIF_0_SPIHB_SELECT0.num:23
PORT.24.4.bond:True
PORT.24.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_16,SDHC_0_CARD_IF_PWR_EN,SMIF_0_SPIHB_SELECT1,SRSS_DDFT_CLK_DIRECT
PORT.24.4.physical_pin:K3
PORT.24.4.AMUXA.num:4
PORT.24.4.AMUXA_DSI.num:6
PORT.24.4.AMUXB.num:5
PORT.24.4.AMUXB_DSI.num:7
PORT.24.4.GPIO.num:0
PORT.24.4.LIN_0_LIN_EN_16.num:20
PORT.24.4.SDHC_0_CARD_IF_PWR_EN.num:25
PORT.24.4.SMIF_0_SPIHB_SELECT1.num:23
PORT.24.4.SRSS_DDFT_CLK_DIRECT.num:22
PORT.25.pins:0,1,2,3,4,5,6,7
PORT.25.0.bond:True
PORT.25.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SDHC_0_CARD_DAT_3TO0_0,SMIF_0_SPIHB_DATA0
PORT.25.0.physical_pin:K4
PORT.25.0.AMUXA.num:4
PORT.25.0.AMUXA_DSI.num:6
PORT.25.0.AMUXB.num:5
PORT.25.0.AMUXB_DSI.num:7
PORT.25.0.GPIO.num:0
PORT.25.0.SDHC_0_CARD_DAT_3TO0_0.num:25
PORT.25.0.SMIF_0_SPIHB_DATA0.num:23
PORT.25.1.bond:True
PORT.25.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SDHC_0_CARD_DAT_3TO0_1,SMIF_0_SPIHB_DATA1
PORT.25.1.physical_pin:L1
PORT.25.1.AMUXA.num:4
PORT.25.1.AMUXA_DSI.num:6
PORT.25.1.AMUXB.num:5
PORT.25.1.AMUXB_DSI.num:7
PORT.25.1.GPIO.num:0
PORT.25.1.SDHC_0_CARD_DAT_3TO0_1.num:25
PORT.25.1.SMIF_0_SPIHB_DATA1.num:23
PORT.25.2.bond:True
PORT.25.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SDHC_0_CARD_DAT_3TO0_2,SMIF_0_SPIHB_DATA2
PORT.25.2.physical_pin:L2
PORT.25.2.AMUXA.num:4
PORT.25.2.AMUXA_DSI.num:6
PORT.25.2.AMUXB.num:5
PORT.25.2.AMUXB_DSI.num:7
PORT.25.2.GPIO.num:0
PORT.25.2.SDHC_0_CARD_DAT_3TO0_2.num:25
PORT.25.2.SMIF_0_SPIHB_DATA2.num:23
PORT.25.3.bond:True
PORT.25.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SDHC_0_CARD_DAT_3TO0_3,SMIF_0_SPIHB_DATA3
PORT.25.3.physical_pin:L3
PORT.25.3.AMUXA.num:4
PORT.25.3.AMUXA_DSI.num:6
PORT.25.3.AMUXB.num:5
PORT.25.3.AMUXB_DSI.num:7
PORT.25.3.GPIO.num:0
PORT.25.3.SDHC_0_CARD_DAT_3TO0_3.num:25
PORT.25.3.SMIF_0_SPIHB_DATA3.num:23
PORT.25.4.bond:True
PORT.25.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SDHC_0_CARD_DAT_7TO4_0,SMIF_0_SPIHB_DATA4
PORT.25.4.physical_pin:L4
PORT.25.4.AMUXA.num:4
PORT.25.4.AMUXA_DSI.num:6
PORT.25.4.AMUXB.num:5
PORT.25.4.AMUXB_DSI.num:7
PORT.25.4.GPIO.num:0
PORT.25.4.SDHC_0_CARD_DAT_7TO4_0.num:25
PORT.25.4.SMIF_0_SPIHB_DATA4.num:23
PORT.25.5.bond:True
PORT.25.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SDHC_0_CARD_DAT_7TO4_1,SMIF_0_SPIHB_DATA5
PORT.25.5.physical_pin:M2
PORT.25.5.AMUXA.num:4
PORT.25.5.AMUXA_DSI.num:6
PORT.25.5.AMUXB.num:5
PORT.25.5.AMUXB_DSI.num:7
PORT.25.5.GPIO.num:0
PORT.25.5.SDHC_0_CARD_DAT_7TO4_1.num:25
PORT.25.5.SMIF_0_SPIHB_DATA5.num:23
PORT.25.6.bond:True
PORT.25.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SDHC_0_CARD_DAT_7TO4_2,SMIF_0_SPIHB_DATA6
PORT.25.6.physical_pin:M3
PORT.25.6.AMUXA.num:4
PORT.25.6.AMUXA_DSI.num:6
PORT.25.6.AMUXB.num:5
PORT.25.6.AMUXB_DSI.num:7
PORT.25.6.GPIO.num:0
PORT.25.6.SDHC_0_CARD_DAT_7TO4_2.num:25
PORT.25.6.SMIF_0_SPIHB_DATA6.num:23
PORT.25.7.bond:True
PORT.25.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SDHC_0_CARD_DAT_7TO4_3,SMIF_0_SPIHB_DATA7
PORT.25.7.physical_pin:M4
PORT.25.7.AMUXA.num:4
PORT.25.7.AMUXA_DSI.num:6
PORT.25.7.AMUXB.num:5
PORT.25.7.AMUXB_DSI.num:7
PORT.25.7.GPIO.num:0
PORT.25.7.SDHC_0_CARD_DAT_7TO4_3.num:25
PORT.25.7.SMIF_0_SPIHB_DATA7.num:23
PORT.26.pins:0,1,2,3,4,5,6,7
PORT.26.0.bond:True
PORT.26.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_REF_CLK,GPIO
PORT.26.0.physical_pin:T8
PORT.26.0.AMUXA.num:4
PORT.26.0.AMUXA_DSI.num:6
PORT.26.0.AMUXB.num:5
PORT.26.0.AMUXB_DSI.num:7
PORT.26.0.ETH_1_REF_CLK.num:27
PORT.26.0.GPIO.num:0
PORT.26.1.bond:True
PORT.26.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_TX_CTL,GPIO
PORT.26.1.physical_pin:R8
PORT.26.1.AMUXA.num:4
PORT.26.1.AMUXA_DSI.num:6
PORT.26.1.AMUXB.num:5
PORT.26.1.AMUXB_DSI.num:7
PORT.26.1.ETH_1_TX_CTL.num:27
PORT.26.1.GPIO.num:0
PORT.26.2.bond:True
PORT.26.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_TX_CLK,GPIO
PORT.26.2.physical_pin:V9
PORT.26.2.AMUXA.num:4
PORT.26.2.AMUXA_DSI.num:6
PORT.26.2.AMUXB.num:5
PORT.26.2.AMUXB_DSI.num:7
PORT.26.2.ETH_1_TX_CLK.num:27
PORT.26.2.GPIO.num:0
PORT.26.3.bond:True
PORT.26.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_TXD_0,GPIO
PORT.26.3.physical_pin:U9
PORT.26.3.AMUXA.num:4
PORT.26.3.AMUXA_DSI.num:6
PORT.26.3.AMUXB.num:5
PORT.26.3.AMUXB_DSI.num:7
PORT.26.3.ETH_1_TXD_0.num:27
PORT.26.3.GPIO.num:0
PORT.26.4.bond:True
PORT.26.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_TXD_1,GPIO
PORT.26.4.physical_pin:T9
PORT.26.4.AMUXA.num:4
PORT.26.4.AMUXA_DSI.num:6
PORT.26.4.AMUXB.num:5
PORT.26.4.AMUXB_DSI.num:7
PORT.26.4.ETH_1_TXD_1.num:27
PORT.26.4.GPIO.num:0
PORT.26.5.bond:True
PORT.26.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_TXD_2,GPIO
PORT.26.5.physical_pin:R9
PORT.26.5.AMUXA.num:4
PORT.26.5.AMUXA_DSI.num:6
PORT.26.5.AMUXB.num:5
PORT.26.5.AMUXB_DSI.num:7
PORT.26.5.ETH_1_TXD_2.num:27
PORT.26.5.GPIO.num:0
PORT.26.6.bond:True
PORT.26.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_TXD_3,GPIO
PORT.26.6.physical_pin:V10
PORT.26.6.AMUXA.num:4
PORT.26.6.AMUXA_DSI.num:6
PORT.26.6.AMUXB.num:5
PORT.26.6.AMUXB_DSI.num:7
PORT.26.6.ETH_1_TXD_3.num:27
PORT.26.6.GPIO.num:0
PORT.26.7.bond:True
PORT.26.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_RXD_0,GPIO
PORT.26.7.physical_pin:U10
PORT.26.7.AMUXA.num:4
PORT.26.7.AMUXA_DSI.num:6
PORT.26.7.AMUXB.num:5
PORT.26.7.AMUXB_DSI.num:7
PORT.26.7.ETH_1_RXD_0.num:27
PORT.26.7.GPIO.num:0
PORT.27.pins:0,1,2,3,4,5,6,7
PORT.27.0.bond:True
PORT.27.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_RXD_1,GPIO
PORT.27.0.physical_pin:T10
PORT.27.0.AMUXA.num:4
PORT.27.0.AMUXA_DSI.num:6
PORT.27.0.AMUXB.num:5
PORT.27.0.AMUXB_DSI.num:7
PORT.27.0.ETH_1_RXD_1.num:27
PORT.27.0.GPIO.num:0
PORT.27.1.bond:True
PORT.27.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_RXD_2,GPIO
PORT.27.1.physical_pin:R10
PORT.27.1.AMUXA.num:4
PORT.27.1.AMUXA_DSI.num:6
PORT.27.1.AMUXB.num:5
PORT.27.1.AMUXB_DSI.num:7
PORT.27.1.ETH_1_RXD_2.num:27
PORT.27.1.GPIO.num:0
PORT.27.2.bond:True
PORT.27.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_RXD_3,GPIO
PORT.27.2.physical_pin:V11
PORT.27.2.AMUXA.num:4
PORT.27.2.AMUXA_DSI.num:6
PORT.27.2.AMUXB.num:5
PORT.27.2.AMUXB_DSI.num:7
PORT.27.2.ETH_1_RXD_3.num:27
PORT.27.2.GPIO.num:0
PORT.27.3.bond:True
PORT.27.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_RX_CTL,GPIO
PORT.27.3.physical_pin:U11
PORT.27.3.AMUXA.num:4
PORT.27.3.AMUXA_DSI.num:6
PORT.27.3.AMUXB.num:5
PORT.27.3.AMUXB_DSI.num:7
PORT.27.3.ETH_1_RX_CTL.num:27
PORT.27.3.GPIO.num:0
PORT.27.4.bond:True
PORT.27.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_RX_CLK,GPIO
PORT.27.4.physical_pin:T11
PORT.27.4.AMUXA.num:4
PORT.27.4.AMUXA_DSI.num:6
PORT.27.4.AMUXB.num:5
PORT.27.4.AMUXB_DSI.num:7
PORT.27.4.ETH_1_RX_CLK.num:27
PORT.27.4.GPIO.num:0
PORT.27.5.bond:True
PORT.27.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_MDIO,GPIO
PORT.27.5.physical_pin:R11
PORT.27.5.AMUXA.num:4
PORT.27.5.AMUXA_DSI.num:6
PORT.27.5.AMUXB.num:5
PORT.27.5.AMUXB_DSI.num:7
PORT.27.5.ETH_1_MDIO.num:27
PORT.27.5.GPIO.num:0
PORT.27.6.bond:True
PORT.27.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_MDC,GPIO
PORT.27.6.physical_pin:T12
PORT.27.6.AMUXA.num:4
PORT.27.6.AMUXA_DSI.num:6
PORT.27.6.AMUXB.num:5
PORT.27.6.AMUXB_DSI.num:7
PORT.27.6.ETH_1_MDC.num:27
PORT.27.6.GPIO.num:0
PORT.27.7.bond:True
PORT.27.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_1_ETH_TSU_TIMER_CMP_VAL,GPIO,SRSS_IO_CLK_HF_5
PORT.27.7.physical_pin:R12
PORT.27.7.AMUXA.num:4
PORT.27.7.AMUXA_DSI.num:6
PORT.27.7.AMUXB.num:5
PORT.27.7.AMUXB_DSI.num:7
PORT.27.7.ETH_1_ETH_TSU_TIMER_CMP_VAL.num:27
PORT.27.7.GPIO.num:0
PORT.27.7.SRSS_IO_CLK_HF_5.num:25
PORT.28.pins:0,1,2,3,4,5,6,7
PORT.28.0.bond:True
PORT.28.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,SCB_10_SPI_MISO,SCB_10_UART_RX,TCPWM_1_LINE_63,TCPWM_1_LINE_524,TCPWM_1_LINE_COMPL_65,TCPWM_1_TR_ONE_CNT_IN_189,TCPWM_1_TR_ONE_CNT_IN_196
PORT.28.0.physical_pin:E16
PORT.28.0.AMUXA.num:4
PORT.28.0.AMUXA_DSI.num:6
PORT.28.0.AMUXB.num:5
PORT.28.0.AMUXB_DSI.num:7
PORT.28.0.GPIO.num:0
PORT.28.0.SCB_10_SPI_MISO.num:19
PORT.28.0.SCB_10_UART_RX.num:17
PORT.28.0.TCPWM_1_LINE_524.num:16
PORT.28.0.TCPWM_1_LINE_63.num:8
PORT.28.0.TCPWM_1_LINE_COMPL_65.num:9
PORT.28.0.TCPWM_1_TR_ONE_CNT_IN_189.num:10
PORT.28.0.TCPWM_1_TR_ONE_CNT_IN_196.num:11
PORT.28.1.bond:True
PORT.28.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_17,SCB_10_I2C_SDA,SCB_10_SPI_MOSI,SCB_10_UART_TX,TCPWM_1_LINE_64,TCPWM_1_LINE_COMPL_63,TCPWM_1_LINE_COMPL_524,TCPWM_1_TR_ONE_CNT_IN_190,TCPWM_1_TR_ONE_CNT_IN_192
PORT.28.1.physical_pin:E15
PORT.28.1.AMUXA.num:4
PORT.28.1.AMUXA_DSI.num:6
PORT.28.1.AMUXB.num:5
PORT.28.1.AMUXB_DSI.num:7
PORT.28.1.GPIO.num:0
PORT.28.1.LIN_0_LIN_RX_17.num:20
PORT.28.1.SCB_10_I2C_SDA.num:18
PORT.28.1.SCB_10_SPI_MOSI.num:19
PORT.28.1.SCB_10_UART_TX.num:17
PORT.28.1.TCPWM_1_LINE_64.num:8
PORT.28.1.TCPWM_1_LINE_COMPL_524.num:16
PORT.28.1.TCPWM_1_LINE_COMPL_63.num:9
PORT.28.1.TCPWM_1_TR_ONE_CNT_IN_190.num:11
PORT.28.1.TCPWM_1_TR_ONE_CNT_IN_192.num:10
PORT.28.2.bond:True
PORT.28.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_17,SCB_10_I2C_SCL,SCB_10_SPI_CLK,SCB_10_UART_RTS,TCPWM_1_LINE_65,TCPWM_1_LINE_COMPL_64,TCPWM_1_TR_ONE_CNT_IN_193,TCPWM_1_TR_ONE_CNT_IN_195,TCPWM_1_TR_ONE_CNT_IN_1572
PORT.28.2.physical_pin:D18
PORT.28.2.AMUXA.num:4
PORT.28.2.AMUXA_DSI.num:6
PORT.28.2.AMUXB.num:5
PORT.28.2.AMUXB_DSI.num:7
PORT.28.2.GPIO.num:0
PORT.28.2.LIN_0_LIN_TX_17.num:20
PORT.28.2.SCB_10_I2C_SCL.num:18
PORT.28.2.SCB_10_SPI_CLK.num:19
PORT.28.2.SCB_10_UART_RTS.num:17
PORT.28.2.TCPWM_1_LINE_65.num:8
PORT.28.2.TCPWM_1_LINE_COMPL_64.num:9
PORT.28.2.TCPWM_1_TR_ONE_CNT_IN_1572.num:16
PORT.28.2.TCPWM_1_TR_ONE_CNT_IN_193.num:11
PORT.28.2.TCPWM_1_TR_ONE_CNT_IN_195.num:10
PORT.28.3.bond:True
PORT.28.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_17,SCB_10_SPI_SELECT0,SCB_10_UART_CTS,TCPWM_1_LINE_66,TCPWM_1_LINE_COMPL_65,TCPWM_1_TR_ONE_CNT_IN_196,TCPWM_1_TR_ONE_CNT_IN_198,TCPWM_1_TR_ONE_CNT_IN_1573
PORT.28.3.physical_pin:D17
PORT.28.3.AMUXA.num:4
PORT.28.3.AMUXA_DSI.num:6
PORT.28.3.AMUXB.num:5
PORT.28.3.AMUXB_DSI.num:7
PORT.28.3.GPIO.num:0
PORT.28.3.LIN_0_LIN_EN_17.num:20
PORT.28.3.SCB_10_SPI_SELECT0.num:19
PORT.28.3.SCB_10_UART_CTS.num:17
PORT.28.3.TCPWM_1_LINE_66.num:8
PORT.28.3.TCPWM_1_LINE_COMPL_65.num:9
PORT.28.3.TCPWM_1_TR_ONE_CNT_IN_1573.num:16
PORT.28.3.TCPWM_1_TR_ONE_CNT_IN_196.num:11
PORT.28.3.TCPWM_1_TR_ONE_CNT_IN_198.num:10
PORT.28.4.bond:True
PORT.28.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_18,SCB_10_SPI_SELECT1,TCPWM_1_LINE_67,TCPWM_1_LINE_COMPL_66,TCPWM_1_TR_ONE_CNT_IN_199,TCPWM_1_TR_ONE_CNT_IN_201
PORT.28.4.physical_pin:D16
PORT.28.4.AMUXA.num:4
PORT.28.4.AMUXA_DSI.num:6
PORT.28.4.AMUXB.num:5
PORT.28.4.AMUXB_DSI.num:7
PORT.28.4.GPIO.num:0
PORT.28.4.LIN_0_LIN_RX_18.num:20
PORT.28.4.SCB_10_SPI_SELECT1.num:19
PORT.28.4.TCPWM_1_LINE_67.num:8
PORT.28.4.TCPWM_1_LINE_COMPL_66.num:9
PORT.28.4.TCPWM_1_TR_ONE_CNT_IN_199.num:11
PORT.28.4.TCPWM_1_TR_ONE_CNT_IN_201.num:10
PORT.28.5.bond:True
PORT.28.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_18,SCB_10_SPI_SELECT2,TCPWM_1_LINE_68,TCPWM_1_LINE_COMPL_67,TCPWM_1_TR_ONE_CNT_IN_202,TCPWM_1_TR_ONE_CNT_IN_204
PORT.28.5.physical_pin:C18
PORT.28.5.AMUXA.num:4
PORT.28.5.AMUXA_DSI.num:6
PORT.28.5.AMUXB.num:5
PORT.28.5.AMUXB_DSI.num:7
PORT.28.5.GPIO.num:0
PORT.28.5.LIN_0_LIN_TX_18.num:20
PORT.28.5.SCB_10_SPI_SELECT2.num:19
PORT.28.5.TCPWM_1_LINE_68.num:8
PORT.28.5.TCPWM_1_LINE_COMPL_67.num:9
PORT.28.5.TCPWM_1_TR_ONE_CNT_IN_202.num:11
PORT.28.5.TCPWM_1_TR_ONE_CNT_IN_204.num:10
PORT.28.6.bond:True
PORT.28.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_18,SCB_10_SPI_SELECT3,TCPWM_1_LINE_69,TCPWM_1_LINE_COMPL_68,TCPWM_1_TR_ONE_CNT_IN_205,TCPWM_1_TR_ONE_CNT_IN_207
PORT.28.6.physical_pin:C17
PORT.28.6.AMUXA.num:4
PORT.28.6.AMUXA_DSI.num:6
PORT.28.6.AMUXB.num:5
PORT.28.6.AMUXB_DSI.num:7
PORT.28.6.GPIO.num:0
PORT.28.6.LIN_0_LIN_EN_18.num:20
PORT.28.6.SCB_10_SPI_SELECT3.num:19
PORT.28.6.TCPWM_1_LINE_69.num:8
PORT.28.6.TCPWM_1_LINE_COMPL_68.num:9
PORT.28.6.TCPWM_1_TR_ONE_CNT_IN_205.num:11
PORT.28.6.TCPWM_1_TR_ONE_CNT_IN_207.num:10
PORT.28.7.bond:True
PORT.28.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_19,TCPWM_1_LINE_70,TCPWM_1_LINE_COMPL_69,TCPWM_1_TR_ONE_CNT_IN_208,TCPWM_1_TR_ONE_CNT_IN_210
PORT.28.7.physical_pin:C16
PORT.28.7.AMUXA.num:4
PORT.28.7.AMUXA_DSI.num:6
PORT.28.7.AMUXB.num:5
PORT.28.7.AMUXB_DSI.num:7
PORT.28.7.GPIO.num:0
PORT.28.7.LIN_0_LIN_RX_19.num:20
PORT.28.7.TCPWM_1_LINE_70.num:8
PORT.28.7.TCPWM_1_LINE_COMPL_69.num:9
PORT.28.7.TCPWM_1_TR_ONE_CNT_IN_208.num:11
PORT.28.7.TCPWM_1_TR_ONE_CNT_IN_210.num:10
PORT.29.pins:0,1,2,3,4,5,6,7
PORT.29.0.bond:True
PORT.29.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_19,TCPWM_1_LINE_76,TCPWM_1_LINE_COMPL_75,TCPWM_1_TR_ONE_CNT_IN_226,TCPWM_1_TR_ONE_CNT_IN_228
PORT.29.0.physical_pin:A11
PORT.29.0.AMUXA.num:4
PORT.29.0.AMUXA_DSI.num:6
PORT.29.0.AMUXB.num:5
PORT.29.0.AMUXB_DSI.num:7
PORT.29.0.GPIO.num:0
PORT.29.0.LIN_0_LIN_TX_19.num:20
PORT.29.0.TCPWM_1_LINE_76.num:8
PORT.29.0.TCPWM_1_LINE_COMPL_75.num:9
PORT.29.0.TCPWM_1_TR_ONE_CNT_IN_226.num:11
PORT.29.0.TCPWM_1_TR_ONE_CNT_IN_228.num:10
PORT.29.1.bond:True
PORT.29.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_19,TCPWM_1_LINE_77,TCPWM_1_LINE_COMPL_76,TCPWM_1_TR_ONE_CNT_IN_229,TCPWM_1_TR_ONE_CNT_IN_231
PORT.29.1.physical_pin:A10
PORT.29.1.AMUXA.num:4
PORT.29.1.AMUXA_DSI.num:6
PORT.29.1.AMUXB.num:5
PORT.29.1.AMUXB_DSI.num:7
PORT.29.1.GPIO.num:0
PORT.29.1.LIN_0_LIN_EN_19.num:20
PORT.29.1.TCPWM_1_LINE_77.num:8
PORT.29.1.TCPWM_1_LINE_COMPL_76.num:9
PORT.29.1.TCPWM_1_TR_ONE_CNT_IN_229.num:11
PORT.29.1.TCPWM_1_TR_ONE_CNT_IN_231.num:10
PORT.29.2.bond:True
PORT.29.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_78,TCPWM_1_LINE_COMPL_77,TCPWM_1_TR_ONE_CNT_IN_232,TCPWM_1_TR_ONE_CNT_IN_234
PORT.29.2.physical_pin:B10
PORT.29.2.AMUXA.num:4
PORT.29.2.AMUXA_DSI.num:6
PORT.29.2.AMUXB.num:5
PORT.29.2.AMUXB_DSI.num:7
PORT.29.2.GPIO.num:0
PORT.29.2.TCPWM_1_LINE_78.num:8
PORT.29.2.TCPWM_1_LINE_COMPL_77.num:9
PORT.29.2.TCPWM_1_TR_ONE_CNT_IN_232.num:11
PORT.29.2.TCPWM_1_TR_ONE_CNT_IN_234.num:10
PORT.29.3.bond:True
PORT.29.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_79,TCPWM_1_LINE_COMPL_78,TCPWM_1_TR_ONE_CNT_IN_235,TCPWM_1_TR_ONE_CNT_IN_237
PORT.29.3.physical_pin:C10
PORT.29.3.AMUXA.num:4
PORT.29.3.AMUXA_DSI.num:6
PORT.29.3.AMUXB.num:5
PORT.29.3.AMUXB_DSI.num:7
PORT.29.3.GPIO.num:0
PORT.29.3.TCPWM_1_LINE_79.num:8
PORT.29.3.TCPWM_1_LINE_COMPL_78.num:9
PORT.29.3.TCPWM_1_TR_ONE_CNT_IN_235.num:11
PORT.29.3.TCPWM_1_TR_ONE_CNT_IN_237.num:10
PORT.29.4.bond:True
PORT.29.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_80,TCPWM_1_LINE_COMPL_79,TCPWM_1_TR_ONE_CNT_IN_238,TCPWM_1_TR_ONE_CNT_IN_240
PORT.29.4.physical_pin:D10
PORT.29.4.AMUXA.num:4
PORT.29.4.AMUXA_DSI.num:6
PORT.29.4.AMUXB.num:5
PORT.29.4.AMUXB_DSI.num:7
PORT.29.4.GPIO.num:0
PORT.29.4.TCPWM_1_LINE_80.num:8
PORT.29.4.TCPWM_1_LINE_COMPL_79.num:9
PORT.29.4.TCPWM_1_TR_ONE_CNT_IN_238.num:11
PORT.29.4.TCPWM_1_TR_ONE_CNT_IN_240.num:10
PORT.29.5.bond:True
PORT.29.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_81,TCPWM_1_LINE_COMPL_80,TCPWM_1_TR_ONE_CNT_IN_241,TCPWM_1_TR_ONE_CNT_IN_243
PORT.29.5.physical_pin:A9
PORT.29.5.AMUXA.num:4
PORT.29.5.AMUXA_DSI.num:6
PORT.29.5.AMUXB.num:5
PORT.29.5.AMUXB_DSI.num:7
PORT.29.5.GPIO.num:0
PORT.29.5.TCPWM_1_LINE_81.num:8
PORT.29.5.TCPWM_1_LINE_COMPL_80.num:9
PORT.29.5.TCPWM_1_TR_ONE_CNT_IN_241.num:11
PORT.29.5.TCPWM_1_TR_ONE_CNT_IN_243.num:10
PORT.29.6.bond:True
PORT.29.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_82,TCPWM_1_LINE_COMPL_81,TCPWM_1_TR_ONE_CNT_IN_244,TCPWM_1_TR_ONE_CNT_IN_246
PORT.29.6.physical_pin:B9
PORT.29.6.AMUXA.num:4
PORT.29.6.AMUXA_DSI.num:6
PORT.29.6.AMUXB.num:5
PORT.29.6.AMUXB_DSI.num:7
PORT.29.6.GPIO.num:0
PORT.29.6.TCPWM_1_LINE_82.num:8
PORT.29.6.TCPWM_1_LINE_COMPL_81.num:9
PORT.29.6.TCPWM_1_TR_ONE_CNT_IN_244.num:11
PORT.29.6.TCPWM_1_TR_ONE_CNT_IN_246.num:10
PORT.29.7.bond:True
PORT.29.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,TCPWM_1_LINE_83,TCPWM_1_LINE_COMPL_82,TCPWM_1_TR_ONE_CNT_IN_247,TCPWM_1_TR_ONE_CNT_IN_249
PORT.29.7.physical_pin:C9
PORT.29.7.AMUXA.num:4
PORT.29.7.AMUXA_DSI.num:6
PORT.29.7.AMUXB.num:5
PORT.29.7.AMUXB_DSI.num:7
PORT.29.7.GPIO.num:0
PORT.29.7.TCPWM_1_LINE_83.num:8
PORT.29.7.TCPWM_1_LINE_COMPL_82.num:9
PORT.29.7.TCPWM_1_TR_ONE_CNT_IN_247.num:11
PORT.29.7.TCPWM_1_TR_ONE_CNT_IN_249.num:10
PORT.30.pins:0,1,2,3
PORT.30.0.bond:True
PORT.30.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_34,SCB_9_I2C_SCL,SCB_9_SPI_CLK,SCB_9_UART_RTS,TCPWM_1_LINE_83,TCPWM_1_LINE_COMPL_83,TCPWM_1_TR_ONE_CNT_IN_249,TCPWM_1_TR_ONE_CNT_IN_250
PORT.30.0.physical_pin:B7
PORT.30.0.AMUXA.num:4
PORT.30.0.AMUXA_DSI.num:6
PORT.30.0.AMUXB.num:5
PORT.30.0.AMUXB_DSI.num:7
PORT.30.0.GPIO.num:0
PORT.30.0.PERI_TR_IO_INPUT_34.num:26
PORT.30.0.SCB_9_I2C_SCL.num:18
PORT.30.0.SCB_9_SPI_CLK.num:19
PORT.30.0.SCB_9_UART_RTS.num:17
PORT.30.0.TCPWM_1_LINE_83.num:8
PORT.30.0.TCPWM_1_LINE_COMPL_83.num:9
PORT.30.0.TCPWM_1_TR_ONE_CNT_IN_249.num:10
PORT.30.0.TCPWM_1_TR_ONE_CNT_IN_250.num:11
PORT.30.1.bond:True
PORT.30.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_16,PERI_TR_IO_INPUT_35,SCB_9_SPI_SELECT0,SCB_9_UART_CTS,TCPWM_1_LINE_82,TCPWM_1_LINE_COMPL_83,TCPWM_1_TR_ONE_CNT_IN_246,TCPWM_1_TR_ONE_CNT_IN_250
PORT.30.1.physical_pin:C7
PORT.30.1.AMUXA.num:4
PORT.30.1.AMUXA_DSI.num:6
PORT.30.1.AMUXB.num:5
PORT.30.1.AMUXB_DSI.num:7
PORT.30.1.GPIO.num:0
PORT.30.1.LIN_0_LIN_RX_16.num:20
PORT.30.1.PERI_TR_IO_INPUT_35.num:26
PORT.30.1.SCB_9_SPI_SELECT0.num:19
PORT.30.1.SCB_9_UART_CTS.num:17
PORT.30.1.TCPWM_1_LINE_82.num:8
PORT.30.1.TCPWM_1_LINE_COMPL_83.num:9
PORT.30.1.TCPWM_1_TR_ONE_CNT_IN_246.num:10
PORT.30.1.TCPWM_1_TR_ONE_CNT_IN_250.num:11
PORT.30.2.bond:True
PORT.30.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_3,GPIO,LIN_0_LIN_TX_16,PERI_TR_IO_INPUT_36,SCB_9_SPI_SELECT1,TCPWM_1_LINE_81,TCPWM_1_LINE_COMPL_82,TCPWM_1_TR_ONE_CNT_IN_243,TCPWM_1_TR_ONE_CNT_IN_247
PORT.30.2.physical_pin:D7
PORT.30.2.AMUXA.num:4
PORT.30.2.AMUXA_DSI.num:6
PORT.30.2.AMUXB.num:5
PORT.30.2.AMUXB_DSI.num:7
PORT.30.2.CANFD_1_TTCAN_TX_3.num:21
PORT.30.2.GPIO.num:0
PORT.30.2.LIN_0_LIN_TX_16.num:20
PORT.30.2.PERI_TR_IO_INPUT_36.num:26
PORT.30.2.SCB_9_SPI_SELECT1.num:19
PORT.30.2.TCPWM_1_LINE_81.num:8
PORT.30.2.TCPWM_1_LINE_COMPL_82.num:9
PORT.30.2.TCPWM_1_TR_ONE_CNT_IN_243.num:10
PORT.30.2.TCPWM_1_TR_ONE_CNT_IN_247.num:11
PORT.30.3.bond:True
PORT.30.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_3,GPIO,LIN_0_LIN_EN_16,PERI_TR_IO_INPUT_37,SCB_9_SPI_SELECT2,TCPWM_1_LINE_80,TCPWM_1_LINE_COMPL_81,TCPWM_1_TR_ONE_CNT_IN_240,TCPWM_1_TR_ONE_CNT_IN_244
PORT.30.3.physical_pin:F7
PORT.30.3.AMUXA.num:4
PORT.30.3.AMUXA_DSI.num:6
PORT.30.3.AMUXB.num:5
PORT.30.3.AMUXB_DSI.num:7
PORT.30.3.CANFD_1_TTCAN_RX_3.num:21
PORT.30.3.GPIO.num:0
PORT.30.3.LIN_0_LIN_EN_16.num:20
PORT.30.3.PERI_TR_IO_INPUT_37.num:26
PORT.30.3.SCB_9_SPI_SELECT2.num:19
PORT.30.3.TCPWM_1_LINE_80.num:8
PORT.30.3.TCPWM_1_LINE_COMPL_81.num:9
PORT.30.3.TCPWM_1_TR_ONE_CNT_IN_240.num:10
PORT.30.3.TCPWM_1_TR_ONE_CNT_IN_244.num:11
PORT.31.pins:0,1,2
PORT.31.0.bond:True
PORT.31.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_17,TCPWM_1_LINE_79,TCPWM_1_LINE_COMPL_80,TCPWM_1_TR_ONE_CNT_IN_237,TCPWM_1_TR_ONE_CNT_IN_241
PORT.31.0.physical_pin:A5
PORT.31.0.AMUXA.num:4
PORT.31.0.AMUXA_DSI.num:6
PORT.31.0.AMUXB.num:5
PORT.31.0.AMUXB_DSI.num:7
PORT.31.0.GPIO.num:0
PORT.31.0.LIN_0_LIN_RX_17.num:20
PORT.31.0.TCPWM_1_LINE_79.num:8
PORT.31.0.TCPWM_1_LINE_COMPL_80.num:9
PORT.31.0.TCPWM_1_TR_ONE_CNT_IN_237.num:10
PORT.31.0.TCPWM_1_TR_ONE_CNT_IN_241.num:11
PORT.31.1.bond:True
PORT.31.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_17,TCPWM_1_LINE_78,TCPWM_1_LINE_COMPL_79,TCPWM_1_TR_ONE_CNT_IN_234,TCPWM_1_TR_ONE_CNT_IN_238
PORT.31.1.physical_pin:B5
PORT.31.1.AMUXA.num:4
PORT.31.1.AMUXA_DSI.num:6
PORT.31.1.AMUXB.num:5
PORT.31.1.AMUXB_DSI.num:7
PORT.31.1.GPIO.num:0
PORT.31.1.LIN_0_LIN_TX_17.num:20
PORT.31.1.TCPWM_1_LINE_78.num:8
PORT.31.1.TCPWM_1_LINE_COMPL_79.num:9
PORT.31.1.TCPWM_1_TR_ONE_CNT_IN_234.num:10
PORT.31.1.TCPWM_1_TR_ONE_CNT_IN_238.num:11
PORT.31.2.bond:True
PORT.31.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_17,TCPWM_1_LINE_77,TCPWM_1_LINE_COMPL_78,TCPWM_1_TR_ONE_CNT_IN_231,TCPWM_1_TR_ONE_CNT_IN_235
PORT.31.2.physical_pin:A4
PORT.31.2.AMUXA.num:4
PORT.31.2.AMUXA_DSI.num:6
PORT.31.2.AMUXB.num:5
PORT.31.2.AMUXB_DSI.num:7
PORT.31.2.GPIO.num:0
PORT.31.2.LIN_0_LIN_EN_17.num:20
PORT.31.2.TCPWM_1_LINE_77.num:8
PORT.31.2.TCPWM_1_LINE_COMPL_78.num:9
PORT.31.2.TCPWM_1_TR_ONE_CNT_IN_231.num:10
PORT.31.2.TCPWM_1_TR_ONE_CNT_IN_235.num:11
PORT.32.pins:0,1,2,3,4,5,6,7
PORT.32.0.analog_signals:PASS.0.SARMUX_PADS.8
PORT.32.0.bond:True
PORT.32.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_40,SCB_10_SPI_MISO,SCB_10_UART_RX,TCPWM_1_LINE_76,TCPWM_1_LINE_COMPL_77,TCPWM_1_TR_ONE_CNT_IN_228,TCPWM_1_TR_ONE_CNT_IN_232
PORT.32.0.physical_pin:C1
PORT.32.0.AMUXA.num:4
PORT.32.0.AMUXA_DSI.num:6
PORT.32.0.AMUXB.num:5
PORT.32.0.AMUXB_DSI.num:7
PORT.32.0.GPIO.num:0
PORT.32.0.PERI_TR_IO_INPUT_40.num:26
PORT.32.0.SCB_10_SPI_MISO.num:19
PORT.32.0.SCB_10_UART_RX.num:17
PORT.32.0.TCPWM_1_LINE_76.num:8
PORT.32.0.TCPWM_1_LINE_COMPL_77.num:9
PORT.32.0.TCPWM_1_TR_ONE_CNT_IN_228.num:10
PORT.32.0.TCPWM_1_TR_ONE_CNT_IN_232.num:11
PORT.32.1.analog_signals:PASS.0.SARMUX_PADS.9
PORT.32.1.bond:True
PORT.32.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,PERI_TR_IO_INPUT_41,SCB_10_I2C_SDA,SCB_10_SPI_MOSI,SCB_10_UART_TX,TCPWM_1_LINE_75,TCPWM_1_LINE_COMPL_76,TCPWM_1_TR_ONE_CNT_IN_225,TCPWM_1_TR_ONE_CNT_IN_229
PORT.32.1.physical_pin:C2
PORT.32.1.AMUXA.num:4
PORT.32.1.AMUXA_DSI.num:6
PORT.32.1.AMUXB.num:5
PORT.32.1.AMUXB_DSI.num:7
PORT.32.1.GPIO.num:0
PORT.32.1.PERI_TR_IO_INPUT_41.num:26
PORT.32.1.SCB_10_I2C_SDA.num:18
PORT.32.1.SCB_10_SPI_MOSI.num:19
PORT.32.1.SCB_10_UART_TX.num:17
PORT.32.1.TCPWM_1_LINE_75.num:8
PORT.32.1.TCPWM_1_LINE_COMPL_76.num:9
PORT.32.1.TCPWM_1_TR_ONE_CNT_IN_225.num:10
PORT.32.1.TCPWM_1_TR_ONE_CNT_IN_229.num:11
PORT.32.2.analog_signals:PASS.0.SARMUX_PADS.10
PORT.32.2.bond:True
PORT.32.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_18,PERI_TR_IO_INPUT_42,SCB_10_I2C_SCL,SCB_10_SPI_CLK,SCB_10_UART_RTS,TCPWM_1_LINE_74,TCPWM_1_LINE_COMPL_75,TCPWM_1_TR_ONE_CNT_IN_222,TCPWM_1_TR_ONE_CNT_IN_226
PORT.32.2.physical_pin:D1
PORT.32.2.AMUXA.num:4
PORT.32.2.AMUXA_DSI.num:6
PORT.32.2.AMUXB.num:5
PORT.32.2.AMUXB_DSI.num:7
PORT.32.2.GPIO.num:0
PORT.32.2.LIN_0_LIN_RX_18.num:20
PORT.32.2.PERI_TR_IO_INPUT_42.num:26
PORT.32.2.SCB_10_I2C_SCL.num:18
PORT.32.2.SCB_10_SPI_CLK.num:19
PORT.32.2.SCB_10_UART_RTS.num:17
PORT.32.2.TCPWM_1_LINE_74.num:8
PORT.32.2.TCPWM_1_LINE_COMPL_75.num:9
PORT.32.2.TCPWM_1_TR_ONE_CNT_IN_222.num:10
PORT.32.2.TCPWM_1_TR_ONE_CNT_IN_226.num:11
PORT.32.3.analog_signals:PASS.0.SARMUX_PADS.11
PORT.32.3.bond:True
PORT.32.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_TX_18,PERI_TR_IO_INPUT_43,SCB_10_SPI_SELECT0,SCB_10_UART_CTS,TCPWM_1_LINE_73,TCPWM_1_LINE_COMPL_74,TCPWM_1_TR_ONE_CNT_IN_219,TCPWM_1_TR_ONE_CNT_IN_223
PORT.32.3.physical_pin:D2
PORT.32.3.AMUXA.num:4
PORT.32.3.AMUXA_DSI.num:6
PORT.32.3.AMUXB.num:5
PORT.32.3.AMUXB_DSI.num:7
PORT.32.3.GPIO.num:0
PORT.32.3.LIN_0_LIN_TX_18.num:20
PORT.32.3.PERI_TR_IO_INPUT_43.num:26
PORT.32.3.SCB_10_SPI_SELECT0.num:19
PORT.32.3.SCB_10_UART_CTS.num:17
PORT.32.3.TCPWM_1_LINE_73.num:8
PORT.32.3.TCPWM_1_LINE_COMPL_74.num:9
PORT.32.3.TCPWM_1_TR_ONE_CNT_IN_219.num:10
PORT.32.3.TCPWM_1_TR_ONE_CNT_IN_223.num:11
PORT.32.4.analog_signals:PASS.0.SARMUX_PADS.12
PORT.32.4.bond:True
PORT.32.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_EN_18,LIN_0_LIN_RX_10,PERI_TR_IO_INPUT_44,SCB_10_SPI_SELECT1,TCPWM_1_LINE_72,TCPWM_1_LINE_COMPL_73,TCPWM_1_TR_ONE_CNT_IN_216,TCPWM_1_TR_ONE_CNT_IN_220
PORT.32.4.physical_pin:D3
PORT.32.4.AMUXA.num:4
PORT.32.4.AMUXA_DSI.num:6
PORT.32.4.AMUXB.num:5
PORT.32.4.AMUXB_DSI.num:7
PORT.32.4.GPIO.num:0
PORT.32.4.LIN_0_LIN_EN_18.num:20
PORT.32.4.LIN_0_LIN_RX_10.num:18
PORT.32.4.PERI_TR_IO_INPUT_44.num:26
PORT.32.4.SCB_10_SPI_SELECT1.num:19
PORT.32.4.TCPWM_1_LINE_72.num:8
PORT.32.4.TCPWM_1_LINE_COMPL_73.num:9
PORT.32.4.TCPWM_1_TR_ONE_CNT_IN_216.num:10
PORT.32.4.TCPWM_1_TR_ONE_CNT_IN_220.num:11
PORT.32.5.analog_signals:PASS.0.SARMUX_PADS.13
PORT.32.5.bond:True
PORT.32.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,GPIO,LIN_0_LIN_RX_19,LIN_0_LIN_TX_10,PERI_TR_IO_INPUT_45,SCB_10_SPI_SELECT2,TCPWM_1_LINE_71,TCPWM_1_LINE_COMPL_72,TCPWM_1_TR_ONE_CNT_IN_213,TCPWM_1_TR_ONE_CNT_IN_217
PORT.32.5.physical_pin:D4
PORT.32.5.AMUXA.num:4
PORT.32.5.AMUXA_DSI.num:6
PORT.32.5.AMUXB.num:5
PORT.32.5.AMUXB_DSI.num:7
PORT.32.5.GPIO.num:0
PORT.32.5.LIN_0_LIN_RX_19.num:20
PORT.32.5.LIN_0_LIN_TX_10.num:18
PORT.32.5.PERI_TR_IO_INPUT_45.num:26
PORT.32.5.SCB_10_SPI_SELECT2.num:19
PORT.32.5.TCPWM_1_LINE_71.num:8
PORT.32.5.TCPWM_1_LINE_COMPL_72.num:9
PORT.32.5.TCPWM_1_TR_ONE_CNT_IN_213.num:10
PORT.32.5.TCPWM_1_TR_ONE_CNT_IN_217.num:11
PORT.32.6.analog_signals:PASS.0.SARMUX_PADS.14
PORT.32.6.bond:True
PORT.32.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_TX_4,GPIO,LIN_0_LIN_EN_10,LIN_0_LIN_TX_19,PERI_TR_IO_INPUT_46,SCB_10_SPI_SELECT3,TCPWM_1_LINE_70,TCPWM_1_LINE_COMPL_71,TCPWM_1_TR_ONE_CNT_IN_210,TCPWM_1_TR_ONE_CNT_IN_214
PORT.32.6.physical_pin:E3
PORT.32.6.AMUXA.num:4
PORT.32.6.AMUXA_DSI.num:6
PORT.32.6.AMUXB.num:5
PORT.32.6.AMUXB_DSI.num:7
PORT.32.6.CANFD_1_TTCAN_TX_4.num:21
PORT.32.6.GPIO.num:0
PORT.32.6.LIN_0_LIN_EN_10.num:18
PORT.32.6.LIN_0_LIN_TX_19.num:20
PORT.32.6.PERI_TR_IO_INPUT_46.num:26
PORT.32.6.SCB_10_SPI_SELECT3.num:19
PORT.32.6.TCPWM_1_LINE_70.num:8
PORT.32.6.TCPWM_1_LINE_COMPL_71.num:9
PORT.32.6.TCPWM_1_TR_ONE_CNT_IN_210.num:10
PORT.32.6.TCPWM_1_TR_ONE_CNT_IN_214.num:11
PORT.32.7.analog_signals:PASS.0.SARMUX_PADS.15
PORT.32.7.bond:True
PORT.32.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,CANFD_1_TTCAN_RX_4,GPIO,LIN_0_LIN_EN_19,PERI_TR_IO_INPUT_47,TCPWM_1_LINE_69,TCPWM_1_LINE_COMPL_70,TCPWM_1_TR_ONE_CNT_IN_207,TCPWM_1_TR_ONE_CNT_IN_211
PORT.32.7.physical_pin:E4
PORT.32.7.AMUXA.num:4
PORT.32.7.AMUXA_DSI.num:6
PORT.32.7.AMUXB.num:5
PORT.32.7.AMUXB_DSI.num:7
PORT.32.7.CANFD_1_TTCAN_RX_4.num:21
PORT.32.7.GPIO.num:0
PORT.32.7.LIN_0_LIN_EN_19.num:20
PORT.32.7.PERI_TR_IO_INPUT_47.num:26
PORT.32.7.TCPWM_1_LINE_69.num:8
PORT.32.7.TCPWM_1_LINE_COMPL_70.num:9
PORT.32.7.TCPWM_1_TR_ONE_CNT_IN_207.num:10
PORT.32.7.TCPWM_1_TR_ONE_CNT_IN_211.num:11
PORT.33.pins:0,1,2,3,4,5,6,7
PORT.33.0.bond:False
PORT.33.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_REF_CLK,GPIO
PORT.33.0.AMUXA.num:4
PORT.33.0.AMUXA_DSI.num:6
PORT.33.0.AMUXB.num:5
PORT.33.0.AMUXB_DSI.num:7
PORT.33.0.ETH_0_REF_CLK.num:24
PORT.33.0.GPIO.num:0
PORT.33.1.bond:False
PORT.33.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_TX_CTL,ETH_1_TX_ER,GPIO
PORT.33.1.AMUXA.num:4
PORT.33.1.AMUXA_DSI.num:6
PORT.33.1.AMUXB.num:5
PORT.33.1.AMUXB_DSI.num:7
PORT.33.1.ETH_0_TX_CTL.num:24
PORT.33.1.ETH_1_TX_ER.num:27
PORT.33.1.GPIO.num:0
PORT.33.2.bond:False
PORT.33.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_TX_CLK,GPIO
PORT.33.2.AMUXA.num:4
PORT.33.2.AMUXA_DSI.num:6
PORT.33.2.AMUXB.num:5
PORT.33.2.AMUXB_DSI.num:7
PORT.33.2.ETH_0_TX_CLK.num:24
PORT.33.2.GPIO.num:0
PORT.33.3.bond:False
PORT.33.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_TXD_0,ETH_1_TXD_4,GPIO
PORT.33.3.AMUXA.num:4
PORT.33.3.AMUXA_DSI.num:6
PORT.33.3.AMUXB.num:5
PORT.33.3.AMUXB_DSI.num:7
PORT.33.3.ETH_0_TXD_0.num:24
PORT.33.3.ETH_1_TXD_4.num:27
PORT.33.3.GPIO.num:0
PORT.33.4.bond:False
PORT.33.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_TXD_1,ETH_1_TXD_5,GPIO
PORT.33.4.AMUXA.num:4
PORT.33.4.AMUXA_DSI.num:6
PORT.33.4.AMUXB.num:5
PORT.33.4.AMUXB_DSI.num:7
PORT.33.4.ETH_0_TXD_1.num:24
PORT.33.4.ETH_1_TXD_5.num:27
PORT.33.4.GPIO.num:0
PORT.33.5.bond:False
PORT.33.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_TXD_2,ETH_1_TXD_6,GPIO
PORT.33.5.AMUXA.num:4
PORT.33.5.AMUXA_DSI.num:6
PORT.33.5.AMUXB.num:5
PORT.33.5.AMUXB_DSI.num:7
PORT.33.5.ETH_0_TXD_2.num:24
PORT.33.5.ETH_1_TXD_6.num:27
PORT.33.5.GPIO.num:0
PORT.33.6.bond:False
PORT.33.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_TXD_3,ETH_1_TXD_7,GPIO
PORT.33.6.AMUXA.num:4
PORT.33.6.AMUXA_DSI.num:6
PORT.33.6.AMUXB.num:5
PORT.33.6.AMUXB_DSI.num:7
PORT.33.6.ETH_0_TXD_3.num:24
PORT.33.6.ETH_1_TXD_7.num:27
PORT.33.6.GPIO.num:0
PORT.33.7.bond:False
PORT.33.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_RXD_0,ETH_1_RXD_4,GPIO
PORT.33.7.AMUXA.num:4
PORT.33.7.AMUXA_DSI.num:6
PORT.33.7.AMUXB.num:5
PORT.33.7.AMUXB_DSI.num:7
PORT.33.7.ETH_0_RXD_0.num:24
PORT.33.7.ETH_1_RXD_4.num:27
PORT.33.7.GPIO.num:0
PORT.34.pins:0,1,2,3,4,5,6,7
PORT.34.0.bond:False
PORT.34.0.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_RXD_1,ETH_1_RXD_5,GPIO
PORT.34.0.AMUXA.num:4
PORT.34.0.AMUXA_DSI.num:6
PORT.34.0.AMUXB.num:5
PORT.34.0.AMUXB_DSI.num:7
PORT.34.0.ETH_0_RXD_1.num:24
PORT.34.0.ETH_1_RXD_5.num:27
PORT.34.0.GPIO.num:0
PORT.34.1.bond:False
PORT.34.1.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_RXD_2,ETH_1_RXD_6,GPIO
PORT.34.1.AMUXA.num:4
PORT.34.1.AMUXA_DSI.num:6
PORT.34.1.AMUXB.num:5
PORT.34.1.AMUXB_DSI.num:7
PORT.34.1.ETH_0_RXD_2.num:24
PORT.34.1.ETH_1_RXD_6.num:27
PORT.34.1.GPIO.num:0
PORT.34.2.bond:False
PORT.34.2.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_RXD_3,ETH_1_RXD_7,GPIO
PORT.34.2.AMUXA.num:4
PORT.34.2.AMUXA_DSI.num:6
PORT.34.2.AMUXB.num:5
PORT.34.2.AMUXB_DSI.num:7
PORT.34.2.ETH_0_RXD_3.num:24
PORT.34.2.ETH_1_RXD_7.num:27
PORT.34.2.GPIO.num:0
PORT.34.3.bond:False
PORT.34.3.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_RX_CTL,ETH_1_RX_ER,GPIO
PORT.34.3.AMUXA.num:4
PORT.34.3.AMUXA_DSI.num:6
PORT.34.3.AMUXB.num:5
PORT.34.3.AMUXB_DSI.num:7
PORT.34.3.ETH_0_RX_CTL.num:24
PORT.34.3.ETH_1_RX_ER.num:27
PORT.34.3.GPIO.num:0
PORT.34.4.bond:False
PORT.34.4.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_RX_CLK,GPIO
PORT.34.4.AMUXA.num:4
PORT.34.4.AMUXA_DSI.num:6
PORT.34.4.AMUXB.num:5
PORT.34.4.AMUXB_DSI.num:7
PORT.34.4.ETH_0_RX_CLK.num:24
PORT.34.4.GPIO.num:0
PORT.34.5.bond:False
PORT.34.5.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_MDIO,GPIO
PORT.34.5.AMUXA.num:4
PORT.34.5.AMUXA_DSI.num:6
PORT.34.5.AMUXB.num:5
PORT.34.5.AMUXB_DSI.num:7
PORT.34.5.ETH_0_MDIO.num:24
PORT.34.5.GPIO.num:0
PORT.34.6.bond:False
PORT.34.6.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_MDC,GPIO
PORT.34.6.AMUXA.num:4
PORT.34.6.AMUXA_DSI.num:6
PORT.34.6.AMUXB.num:5
PORT.34.6.AMUXB_DSI.num:7
PORT.34.6.ETH_0_MDC.num:24
PORT.34.6.GPIO.num:0
PORT.34.7.bond:False
PORT.34.7.modes:AMUXA,AMUXA_DSI,AMUXB,AMUXB_DSI,ETH_0_ETH_TSU_TIMER_CMP_VAL,GPIO,SRSS_IO_CLK_HF_5
PORT.34.7.AMUXA.num:4
PORT.34.7.AMUXA_DSI.num:6
PORT.34.7.AMUXB.num:5
PORT.34.7.AMUXB_DSI.num:7
PORT.34.7.ETH_0_ETH_TSU_TIMER_CMP_VAL.num:24
PORT.34.7.GPIO.num:0
PORT.34.7.SRSS_IO_CLK_HF_5.num:25

################################################################################
#
# PROT
#
PROT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
PROT.regBaseAddr:0x40230000
PROT.5.PROT_MPU_MPU_STRUCT.instances:0,1,2,3,4,5,6,7
PROT.9.PROT_MPU_MPU_STRUCT.instances:0,1,2,3,4,5,6,7
PROT.10.PROT_MPU_MPU_STRUCT.instances:0,1,2,3,4,5,6,7
PROT.15.PROT_MPU_MPU_STRUCT.instances:0,1,2,3,4,5,6,7
PROT.DdcName:m7cpuss
PROT.PROT_SMPU_SMPU_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
PROT.VersionSuffix:

################################################################################
#
# SCB
#
SCB.instances:0,1,2,3,4,5,6,7,8,9,10
SCB.0.interrupt:18
SCB.0.pins.I2C_SCL:SCB_0_I2C_SCL
SCB.0.pins.I2C_SDA:SCB_0_I2C_SDA
SCB.0.pins.SPI_CLK:SCB_0_SPI_CLK
SCB.0.pins.SPI_MISO:SCB_0_SPI_MISO
SCB.0.pins.SPI_MOSI:SCB_0_SPI_MOSI
SCB.0.pins.SPI_SELECT0:SCB_0_SPI_SELECT0
SCB.0.pins.SPI_SELECT1:SCB_0_SPI_SELECT1
SCB.0.pins.SPI_SELECT2:SCB_0_SPI_SELECT2
SCB.0.pins.SPI_SELECT3:SCB_0_SPI_SELECT3
SCB.0.pins.UART_CTS:SCB_0_UART_CTS
SCB.0.pins.UART_RTS:SCB_0_UART_RTS
SCB.0.pins.UART_RX:SCB_0_UART_RX
SCB.0.pins.UART_TX:SCB_0_UART_TX
SCB.0.regBaseAddr:0x40600000
SCB.0.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_0_TR_I2C_SCL_FILTERED
SCB.0.trigg.OUTPUT.TR_RX_REQ.signal:SCB_0_TR_RX_REQ
SCB.0.trigg.OUTPUT.TR_TX_REQ.signal:SCB_0_TR_TX_REQ
SCB.0.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_0_TR_RX_REQ,SCB_0_TR_TX_REQ
SCB.0.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:SCB_0_TR_I2C_SCL_FILTERED,SCB_0_TR_RX_REQ,SCB_0_TR_TX_REQ
SCB.0.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_0_TR_I2C_SCL_FILTERED,SCB_0_TR_RX_REQ,SCB_0_TR_TX_REQ
SCB.0.CHIP_TOP.I2C_FAST_PLUS:1
SCB.0.CHIP_TOP.SPI_SEL_NR:4
SCB.0.CLOCK:PCLK_SCB0_CLOCK
SCB.0.CMD_RESP:1
SCB.0.DEEPSLEEP:1
SCB.0.EC:1
SCB.0.EZ:1
SCB.0.EZ_CMD_RESP:1
SCB.0.EZ_DATA_NR:256
SCB.0.I2C:1
SCB.0.I2C_EC:1
SCB.0.I2C_GLITCH:1
SCB.0.I2C_M:1
SCB.0.I2C_M_S:1
SCB.0.I2C_S:1
SCB.0.I2C_S_EC:1
SCB.0.I2C_S_EZ:1
SCB.0.MASTER_WIDTH:8
SCB.0.SPI:1
SCB.0.SPI_ChipSelect:SCB0_SPI_SELECT0,SCB0_SPI_SELECT1,SCB0_SPI_SELECT2,SCB0_SPI_SELECT3
SCB.0.SPI_EC:1
SCB.0.SPI_M:1
SCB.0.SPI_S:1
SCB.0.SPI_S_EC:1
SCB.0.SPI_S_EZ:1
SCB.0.SPI_UART:1
SCB.0.UART:1
SCB.1.interrupt:113
SCB.1.pins.I2C_SCL:SCB_1_I2C_SCL
SCB.1.pins.I2C_SDA:SCB_1_I2C_SDA
SCB.1.pins.SPI_CLK:SCB_1_SPI_CLK
SCB.1.pins.SPI_MISO:SCB_1_SPI_MISO
SCB.1.pins.SPI_MOSI:SCB_1_SPI_MOSI
SCB.1.pins.SPI_SELECT0:SCB_1_SPI_SELECT0
SCB.1.pins.SPI_SELECT1:SCB_1_SPI_SELECT1
SCB.1.pins.SPI_SELECT2:SCB_1_SPI_SELECT2
SCB.1.pins.SPI_SELECT3:SCB_1_SPI_SELECT3
SCB.1.pins.UART_CTS:SCB_1_UART_CTS
SCB.1.pins.UART_RTS:SCB_1_UART_RTS
SCB.1.pins.UART_RX:SCB_1_UART_RX
SCB.1.pins.UART_TX:SCB_1_UART_TX
SCB.1.regBaseAddr:0x40610000
SCB.1.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_1_TR_I2C_SCL_FILTERED
SCB.1.trigg.OUTPUT.TR_RX_REQ.signal:SCB_1_TR_RX_REQ
SCB.1.trigg.OUTPUT.TR_TX_REQ.signal:SCB_1_TR_TX_REQ
SCB.1.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_1_TR_RX_REQ,SCB_1_TR_TX_REQ
SCB.1.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:SCB_1_TR_I2C_SCL_FILTERED,SCB_1_TR_RX_REQ,SCB_1_TR_TX_REQ
SCB.1.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_1_TR_I2C_SCL_FILTERED,SCB_1_TR_RX_REQ,SCB_1_TR_TX_REQ
SCB.1.CHIP_TOP.I2C_FAST_PLUS:1
SCB.1.CHIP_TOP.SPI_SEL_NR:4
SCB.1.CLOCK:PCLK_SCB1_CLOCK
SCB.1.CMD_RESP:0
SCB.1.DEEPSLEEP:0
SCB.1.EC:1
SCB.1.EZ:1
SCB.1.EZ_CMD_RESP:1
SCB.1.EZ_DATA_NR:256
SCB.1.I2C:1
SCB.1.I2C_EC:0
SCB.1.I2C_GLITCH:1
SCB.1.I2C_M:1
SCB.1.I2C_M_S:1
SCB.1.I2C_S:1
SCB.1.I2C_S_EC:0
SCB.1.I2C_S_EZ:1
SCB.1.MASTER_WIDTH:8
SCB.1.SPI:1
SCB.1.SPI_ChipSelect:SCB1_SPI_SELECT0,SCB1_SPI_SELECT1,SCB1_SPI_SELECT2,SCB1_SPI_SELECT3
SCB.1.SPI_EC:1
SCB.1.SPI_M:1
SCB.1.SPI_S:1
SCB.1.SPI_S_EC:1
SCB.1.SPI_S_EZ:1
SCB.1.SPI_UART:1
SCB.1.UART:1
SCB.2.interrupt:114
SCB.2.pins.I2C_SCL:SCB_2_I2C_SCL
SCB.2.pins.I2C_SDA:SCB_2_I2C_SDA
SCB.2.pins.SPI_CLK:SCB_2_SPI_CLK
SCB.2.pins.SPI_MISO:SCB_2_SPI_MISO
SCB.2.pins.SPI_MOSI:SCB_2_SPI_MOSI
SCB.2.pins.SPI_SELECT0:SCB_2_SPI_SELECT0
SCB.2.pins.SPI_SELECT1:SCB_2_SPI_SELECT1
SCB.2.pins.SPI_SELECT2:SCB_2_SPI_SELECT2
SCB.2.pins.UART_CTS:SCB_2_UART_CTS
SCB.2.pins.UART_RTS:SCB_2_UART_RTS
SCB.2.pins.UART_RX:SCB_2_UART_RX
SCB.2.pins.UART_TX:SCB_2_UART_TX
SCB.2.regBaseAddr:0x40620000
SCB.2.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_2_TR_I2C_SCL_FILTERED
SCB.2.trigg.OUTPUT.TR_RX_REQ.signal:SCB_2_TR_RX_REQ
SCB.2.trigg.OUTPUT.TR_TX_REQ.signal:SCB_2_TR_TX_REQ
SCB.2.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_2_TR_RX_REQ,SCB_2_TR_TX_REQ
SCB.2.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:SCB_2_TR_I2C_SCL_FILTERED,SCB_2_TR_RX_REQ,SCB_2_TR_TX_REQ
SCB.2.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_2_TR_I2C_SCL_FILTERED,SCB_2_TR_RX_REQ,SCB_2_TR_TX_REQ
SCB.2.CHIP_TOP.I2C_FAST_PLUS:1
SCB.2.CHIP_TOP.SPI_SEL_NR:4
SCB.2.CLOCK:PCLK_SCB2_CLOCK
SCB.2.CMD_RESP:0
SCB.2.DEEPSLEEP:0
SCB.2.EC:1
SCB.2.EZ:1
SCB.2.EZ_CMD_RESP:1
SCB.2.EZ_DATA_NR:256
SCB.2.I2C:1
SCB.2.I2C_EC:0
SCB.2.I2C_GLITCH:1
SCB.2.I2C_M:1
SCB.2.I2C_M_S:1
SCB.2.I2C_S:1
SCB.2.I2C_S_EC:0
SCB.2.I2C_S_EZ:1
SCB.2.MASTER_WIDTH:8
SCB.2.SPI:1
SCB.2.SPI_ChipSelect:SCB2_SPI_SELECT0,SCB2_SPI_SELECT1,SCB2_SPI_SELECT2
SCB.2.SPI_EC:1
SCB.2.SPI_M:1
SCB.2.SPI_S:1
SCB.2.SPI_S_EC:1
SCB.2.SPI_S_EZ:1
SCB.2.SPI_UART:1
SCB.2.UART:1
SCB.3.interrupt:115
SCB.3.pins.I2C_SCL:SCB_3_I2C_SCL
SCB.3.pins.I2C_SDA:SCB_3_I2C_SDA
SCB.3.pins.SPI_CLK:SCB_3_SPI_CLK
SCB.3.pins.SPI_MISO:SCB_3_SPI_MISO
SCB.3.pins.SPI_MOSI:SCB_3_SPI_MOSI
SCB.3.pins.SPI_SELECT0:SCB_3_SPI_SELECT0
SCB.3.pins.SPI_SELECT1:SCB_3_SPI_SELECT1
SCB.3.pins.SPI_SELECT2:SCB_3_SPI_SELECT2
SCB.3.pins.SPI_SELECT3:SCB_3_SPI_SELECT3
SCB.3.pins.UART_CTS:SCB_3_UART_CTS
SCB.3.pins.UART_RTS:SCB_3_UART_RTS
SCB.3.pins.UART_RX:SCB_3_UART_RX
SCB.3.pins.UART_TX:SCB_3_UART_TX
SCB.3.regBaseAddr:0x40630000
SCB.3.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_3_TR_I2C_SCL_FILTERED
SCB.3.trigg.OUTPUT.TR_RX_REQ.signal:SCB_3_TR_RX_REQ
SCB.3.trigg.OUTPUT.TR_TX_REQ.signal:SCB_3_TR_TX_REQ
SCB.3.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_3_TR_RX_REQ,SCB_3_TR_TX_REQ
SCB.3.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:SCB_3_TR_I2C_SCL_FILTERED,SCB_3_TR_RX_REQ,SCB_3_TR_TX_REQ
SCB.3.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_3_TR_I2C_SCL_FILTERED,SCB_3_TR_RX_REQ,SCB_3_TR_TX_REQ
SCB.3.CHIP_TOP.I2C_FAST_PLUS:1
SCB.3.CHIP_TOP.SPI_SEL_NR:4
SCB.3.CLOCK:PCLK_SCB3_CLOCK
SCB.3.CMD_RESP:0
SCB.3.DEEPSLEEP:0
SCB.3.EC:1
SCB.3.EZ:1
SCB.3.EZ_CMD_RESP:1
SCB.3.EZ_DATA_NR:256
SCB.3.I2C:1
SCB.3.I2C_EC:0
SCB.3.I2C_GLITCH:1
SCB.3.I2C_M:1
SCB.3.I2C_M_S:1
SCB.3.I2C_S:1
SCB.3.I2C_S_EC:0
SCB.3.I2C_S_EZ:1
SCB.3.MASTER_WIDTH:8
SCB.3.SPI:1
SCB.3.SPI_ChipSelect:SCB3_SPI_SELECT0,SCB3_SPI_SELECT1,SCB3_SPI_SELECT2,SCB3_SPI_SELECT3
SCB.3.SPI_EC:1
SCB.3.SPI_M:1
SCB.3.SPI_S:1
SCB.3.SPI_S_EC:1
SCB.3.SPI_S_EZ:1
SCB.3.SPI_UART:1
SCB.3.UART:1
SCB.4.interrupt:116
SCB.4.pins.I2C_SCL:SCB_4_I2C_SCL
SCB.4.pins.I2C_SDA:SCB_4_I2C_SDA
SCB.4.pins.SPI_CLK:SCB_4_SPI_CLK
SCB.4.pins.SPI_MISO:SCB_4_SPI_MISO
SCB.4.pins.SPI_MOSI:SCB_4_SPI_MOSI
SCB.4.pins.SPI_SELECT0:SCB_4_SPI_SELECT0
SCB.4.pins.SPI_SELECT1:SCB_4_SPI_SELECT1
SCB.4.pins.SPI_SELECT2:SCB_4_SPI_SELECT2
SCB.4.pins.SPI_SELECT3:SCB_4_SPI_SELECT3
SCB.4.pins.UART_CTS:SCB_4_UART_CTS
SCB.4.pins.UART_RTS:SCB_4_UART_RTS
SCB.4.pins.UART_RX:SCB_4_UART_RX
SCB.4.pins.UART_TX:SCB_4_UART_TX
SCB.4.regBaseAddr:0x40640000
SCB.4.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_4_TR_I2C_SCL_FILTERED
SCB.4.trigg.OUTPUT.TR_RX_REQ.signal:SCB_4_TR_RX_REQ
SCB.4.trigg.OUTPUT.TR_TX_REQ.signal:SCB_4_TR_TX_REQ
SCB.4.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_4_TR_RX_REQ,SCB_4_TR_TX_REQ
SCB.4.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:SCB_4_TR_I2C_SCL_FILTERED,SCB_4_TR_RX_REQ,SCB_4_TR_TX_REQ
SCB.4.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_4_TR_I2C_SCL_FILTERED,SCB_4_TR_RX_REQ,SCB_4_TR_TX_REQ
SCB.4.CHIP_TOP.I2C_FAST_PLUS:1
SCB.4.CHIP_TOP.SPI_SEL_NR:4
SCB.4.CLOCK:PCLK_SCB4_CLOCK
SCB.4.CMD_RESP:0
SCB.4.DEEPSLEEP:0
SCB.4.EC:1
SCB.4.EZ:1
SCB.4.EZ_CMD_RESP:1
SCB.4.EZ_DATA_NR:256
SCB.4.I2C:1
SCB.4.I2C_EC:0
SCB.4.I2C_GLITCH:1
SCB.4.I2C_M:1
SCB.4.I2C_M_S:1
SCB.4.I2C_S:1
SCB.4.I2C_S_EC:0
SCB.4.I2C_S_EZ:1
SCB.4.MASTER_WIDTH:8
SCB.4.SPI:1
SCB.4.SPI_ChipSelect:SCB4_SPI_SELECT0,SCB4_SPI_SELECT1,SCB4_SPI_SELECT2,SCB4_SPI_SELECT3
SCB.4.SPI_EC:1
SCB.4.SPI_M:1
SCB.4.SPI_S:1
SCB.4.SPI_S_EC:1
SCB.4.SPI_S_EZ:1
SCB.4.SPI_UART:1
SCB.4.UART:1
SCB.5.interrupt:117
SCB.5.pins.I2C_SCL:SCB_5_I2C_SCL
SCB.5.pins.I2C_SDA:SCB_5_I2C_SDA
SCB.5.pins.SPI_CLK:SCB_5_SPI_CLK
SCB.5.pins.SPI_MISO:SCB_5_SPI_MISO
SCB.5.pins.SPI_MOSI:SCB_5_SPI_MOSI
SCB.5.pins.SPI_SELECT0:SCB_5_SPI_SELECT0
SCB.5.pins.SPI_SELECT1:SCB_5_SPI_SELECT1
SCB.5.pins.SPI_SELECT2:SCB_5_SPI_SELECT2
SCB.5.pins.UART_CTS:SCB_5_UART_CTS
SCB.5.pins.UART_RTS:SCB_5_UART_RTS
SCB.5.pins.UART_RX:SCB_5_UART_RX
SCB.5.pins.UART_TX:SCB_5_UART_TX
SCB.5.regBaseAddr:0x40650000
SCB.5.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_5_TR_I2C_SCL_FILTERED
SCB.5.trigg.OUTPUT.TR_RX_REQ.signal:SCB_5_TR_RX_REQ
SCB.5.trigg.OUTPUT.TR_TX_REQ.signal:SCB_5_TR_TX_REQ
SCB.5.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_5_TR_RX_REQ,SCB_5_TR_TX_REQ
SCB.5.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:SCB_5_TR_I2C_SCL_FILTERED,SCB_5_TR_RX_REQ,SCB_5_TR_TX_REQ
SCB.5.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_5_TR_I2C_SCL_FILTERED,SCB_5_TR_RX_REQ,SCB_5_TR_TX_REQ
SCB.5.CHIP_TOP.I2C_FAST_PLUS:1
SCB.5.CHIP_TOP.SPI_SEL_NR:4
SCB.5.CLOCK:PCLK_SCB5_CLOCK
SCB.5.CMD_RESP:0
SCB.5.DEEPSLEEP:0
SCB.5.EC:1
SCB.5.EZ:1
SCB.5.EZ_CMD_RESP:1
SCB.5.EZ_DATA_NR:256
SCB.5.I2C:1
SCB.5.I2C_EC:0
SCB.5.I2C_GLITCH:1
SCB.5.I2C_M:1
SCB.5.I2C_M_S:1
SCB.5.I2C_S:1
SCB.5.I2C_S_EC:0
SCB.5.I2C_S_EZ:1
SCB.5.MASTER_WIDTH:8
SCB.5.SPI:1
SCB.5.SPI_ChipSelect:SCB5_SPI_SELECT0,SCB5_SPI_SELECT1,SCB5_SPI_SELECT2
SCB.5.SPI_EC:1
SCB.5.SPI_M:1
SCB.5.SPI_S:1
SCB.5.SPI_S_EC:1
SCB.5.SPI_S_EZ:1
SCB.5.SPI_UART:1
SCB.5.UART:1
SCB.6.interrupt:118
SCB.6.pins.I2C_SCL:SCB_6_I2C_SCL
SCB.6.pins.I2C_SDA:SCB_6_I2C_SDA
SCB.6.pins.SPI_CLK:SCB_6_SPI_CLK
SCB.6.pins.SPI_MISO:SCB_6_SPI_MISO
SCB.6.pins.SPI_MOSI:SCB_6_SPI_MOSI
SCB.6.pins.SPI_SELECT0:SCB_6_SPI_SELECT0
SCB.6.pins.SPI_SELECT1:SCB_6_SPI_SELECT1
SCB.6.pins.SPI_SELECT2:SCB_6_SPI_SELECT2
SCB.6.pins.UART_CTS:SCB_6_UART_CTS
SCB.6.pins.UART_RTS:SCB_6_UART_RTS
SCB.6.pins.UART_RX:SCB_6_UART_RX
SCB.6.pins.UART_TX:SCB_6_UART_TX
SCB.6.regBaseAddr:0x40660000
SCB.6.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_6_TR_I2C_SCL_FILTERED
SCB.6.trigg.OUTPUT.TR_RX_REQ.signal:SCB_6_TR_RX_REQ
SCB.6.trigg.OUTPUT.TR_TX_REQ.signal:SCB_6_TR_TX_REQ
SCB.6.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_6_TR_RX_REQ,SCB_6_TR_TX_REQ
SCB.6.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:SCB_6_TR_I2C_SCL_FILTERED,SCB_6_TR_RX_REQ,SCB_6_TR_TX_REQ
SCB.6.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_6_TR_I2C_SCL_FILTERED,SCB_6_TR_RX_REQ,SCB_6_TR_TX_REQ
SCB.6.CHIP_TOP.I2C_FAST_PLUS:1
SCB.6.CHIP_TOP.SPI_SEL_NR:4
SCB.6.CLOCK:PCLK_SCB6_CLOCK
SCB.6.CMD_RESP:0
SCB.6.DEEPSLEEP:0
SCB.6.EC:1
SCB.6.EZ:1
SCB.6.EZ_CMD_RESP:1
SCB.6.EZ_DATA_NR:256
SCB.6.I2C:1
SCB.6.I2C_EC:0
SCB.6.I2C_GLITCH:1
SCB.6.I2C_M:1
SCB.6.I2C_M_S:1
SCB.6.I2C_S:1
SCB.6.I2C_S_EC:0
SCB.6.I2C_S_EZ:1
SCB.6.MASTER_WIDTH:8
SCB.6.SPI:1
SCB.6.SPI_ChipSelect:SCB6_SPI_SELECT0,SCB6_SPI_SELECT1,SCB6_SPI_SELECT2
SCB.6.SPI_EC:1
SCB.6.SPI_M:1
SCB.6.SPI_S:1
SCB.6.SPI_S_EC:1
SCB.6.SPI_S_EZ:1
SCB.6.SPI_UART:1
SCB.6.UART:1
SCB.7.interrupt:119
SCB.7.pins.I2C_SCL:SCB_7_I2C_SCL
SCB.7.pins.I2C_SDA:SCB_7_I2C_SDA
SCB.7.pins.SPI_CLK:SCB_7_SPI_CLK
SCB.7.pins.SPI_MISO:SCB_7_SPI_MISO
SCB.7.pins.SPI_MOSI:SCB_7_SPI_MOSI
SCB.7.pins.SPI_SELECT0:SCB_7_SPI_SELECT0
SCB.7.pins.SPI_SELECT1:SCB_7_SPI_SELECT1
SCB.7.pins.SPI_SELECT2:SCB_7_SPI_SELECT2
SCB.7.pins.UART_CTS:SCB_7_UART_CTS
SCB.7.pins.UART_RTS:SCB_7_UART_RTS
SCB.7.pins.UART_RX:SCB_7_UART_RX
SCB.7.pins.UART_TX:SCB_7_UART_TX
SCB.7.regBaseAddr:0x40670000
SCB.7.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_7_TR_I2C_SCL_FILTERED
SCB.7.trigg.OUTPUT.TR_RX_REQ.signal:SCB_7_TR_RX_REQ
SCB.7.trigg.OUTPUT.TR_TX_REQ.signal:SCB_7_TR_TX_REQ
SCB.7.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_7_TR_RX_REQ,SCB_7_TR_TX_REQ
SCB.7.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:SCB_7_TR_I2C_SCL_FILTERED,SCB_7_TR_RX_REQ,SCB_7_TR_TX_REQ
SCB.7.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_7_TR_I2C_SCL_FILTERED,SCB_7_TR_RX_REQ,SCB_7_TR_TX_REQ
SCB.7.CHIP_TOP.I2C_FAST_PLUS:1
SCB.7.CHIP_TOP.SPI_SEL_NR:4
SCB.7.CLOCK:PCLK_SCB7_CLOCK
SCB.7.CMD_RESP:0
SCB.7.DEEPSLEEP:0
SCB.7.EC:1
SCB.7.EZ:1
SCB.7.EZ_CMD_RESP:1
SCB.7.EZ_DATA_NR:256
SCB.7.I2C:1
SCB.7.I2C_EC:0
SCB.7.I2C_GLITCH:1
SCB.7.I2C_M:1
SCB.7.I2C_M_S:1
SCB.7.I2C_S:1
SCB.7.I2C_S_EC:0
SCB.7.I2C_S_EZ:1
SCB.7.MASTER_WIDTH:8
SCB.7.SPI:1
SCB.7.SPI_ChipSelect:SCB7_SPI_SELECT0,SCB7_SPI_SELECT1,SCB7_SPI_SELECT2
SCB.7.SPI_EC:1
SCB.7.SPI_M:1
SCB.7.SPI_S:1
SCB.7.SPI_S_EC:1
SCB.7.SPI_S_EZ:1
SCB.7.SPI_UART:1
SCB.7.UART:1
SCB.8.interrupt:120
SCB.8.pins.I2C_SCL:SCB_8_I2C_SCL
SCB.8.pins.I2C_SDA:SCB_8_I2C_SDA
SCB.8.pins.SPI_CLK:SCB_8_SPI_CLK
SCB.8.pins.SPI_MISO:SCB_8_SPI_MISO
SCB.8.pins.SPI_MOSI:SCB_8_SPI_MOSI
SCB.8.pins.SPI_SELECT0:SCB_8_SPI_SELECT0
SCB.8.pins.SPI_SELECT1:SCB_8_SPI_SELECT1
SCB.8.pins.SPI_SELECT2:SCB_8_SPI_SELECT2
SCB.8.pins.UART_CTS:SCB_8_UART_CTS
SCB.8.pins.UART_RTS:SCB_8_UART_RTS
SCB.8.pins.UART_RX:SCB_8_UART_RX
SCB.8.pins.UART_TX:SCB_8_UART_TX
SCB.8.regBaseAddr:0x40680000
SCB.8.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_8_TR_I2C_SCL_FILTERED
SCB.8.trigg.OUTPUT.TR_RX_REQ.signal:SCB_8_TR_RX_REQ
SCB.8.trigg.OUTPUT.TR_TX_REQ.signal:SCB_8_TR_TX_REQ
SCB.8.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_8_TR_RX_REQ,SCB_8_TR_TX_REQ
SCB.8.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:SCB_8_TR_I2C_SCL_FILTERED,SCB_8_TR_RX_REQ,SCB_8_TR_TX_REQ
SCB.8.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_8_TR_I2C_SCL_FILTERED,SCB_8_TR_RX_REQ,SCB_8_TR_TX_REQ
SCB.8.CHIP_TOP.I2C_FAST_PLUS:1
SCB.8.CHIP_TOP.SPI_SEL_NR:4
SCB.8.CLOCK:PCLK_SCB8_CLOCK
SCB.8.CMD_RESP:0
SCB.8.DEEPSLEEP:0
SCB.8.EC:1
SCB.8.EZ:1
SCB.8.EZ_CMD_RESP:1
SCB.8.EZ_DATA_NR:256
SCB.8.I2C:1
SCB.8.I2C_EC:0
SCB.8.I2C_GLITCH:1
SCB.8.I2C_M:1
SCB.8.I2C_M_S:1
SCB.8.I2C_S:1
SCB.8.I2C_S_EC:0
SCB.8.I2C_S_EZ:1
SCB.8.MASTER_WIDTH:8
SCB.8.SPI:1
SCB.8.SPI_ChipSelect:SCB8_SPI_SELECT0,SCB8_SPI_SELECT1,SCB8_SPI_SELECT2
SCB.8.SPI_EC:1
SCB.8.SPI_M:1
SCB.8.SPI_S:1
SCB.8.SPI_S_EC:1
SCB.8.SPI_S_EZ:1
SCB.8.SPI_UART:1
SCB.8.UART:1
SCB.9.interrupt:121
SCB.9.pins.I2C_SCL:SCB_9_I2C_SCL
SCB.9.pins.I2C_SDA:SCB_9_I2C_SDA
SCB.9.pins.SPI_CLK:SCB_9_SPI_CLK
SCB.9.pins.SPI_MISO:SCB_9_SPI_MISO
SCB.9.pins.SPI_MOSI:SCB_9_SPI_MOSI
SCB.9.pins.SPI_SELECT0:SCB_9_SPI_SELECT0
SCB.9.pins.SPI_SELECT1:SCB_9_SPI_SELECT1
SCB.9.pins.SPI_SELECT2:SCB_9_SPI_SELECT2
SCB.9.pins.SPI_SELECT3:SCB_9_SPI_SELECT3
SCB.9.pins.UART_CTS:SCB_9_UART_CTS
SCB.9.pins.UART_RTS:SCB_9_UART_RTS
SCB.9.pins.UART_RX:SCB_9_UART_RX
SCB.9.pins.UART_TX:SCB_9_UART_TX
SCB.9.regBaseAddr:0x40690000
SCB.9.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_9_TR_I2C_SCL_FILTERED
SCB.9.trigg.OUTPUT.TR_RX_REQ.signal:SCB_9_TR_RX_REQ
SCB.9.trigg.OUTPUT.TR_TX_REQ.signal:SCB_9_TR_TX_REQ
SCB.9.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_9_TR_RX_REQ,SCB_9_TR_TX_REQ
SCB.9.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:SCB_9_TR_I2C_SCL_FILTERED,SCB_9_TR_RX_REQ,SCB_9_TR_TX_REQ
SCB.9.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_9_TR_I2C_SCL_FILTERED,SCB_9_TR_RX_REQ,SCB_9_TR_TX_REQ
SCB.9.CHIP_TOP.I2C_FAST_PLUS:1
SCB.9.CHIP_TOP.SPI_SEL_NR:4
SCB.9.CLOCK:PCLK_SCB9_CLOCK
SCB.9.CMD_RESP:0
SCB.9.DEEPSLEEP:0
SCB.9.EC:1
SCB.9.EZ:1
SCB.9.EZ_CMD_RESP:1
SCB.9.EZ_DATA_NR:256
SCB.9.I2C:1
SCB.9.I2C_EC:0
SCB.9.I2C_GLITCH:1
SCB.9.I2C_M:1
SCB.9.I2C_M_S:1
SCB.9.I2C_S:1
SCB.9.I2C_S_EC:0
SCB.9.I2C_S_EZ:1
SCB.9.MASTER_WIDTH:8
SCB.9.SPI:1
SCB.9.SPI_ChipSelect:SCB9_SPI_SELECT0,SCB9_SPI_SELECT1,SCB9_SPI_SELECT2,SCB9_SPI_SELECT3
SCB.9.SPI_EC:1
SCB.9.SPI_M:1
SCB.9.SPI_S:1
SCB.9.SPI_S_EC:1
SCB.9.SPI_S_EZ:1
SCB.9.SPI_UART:1
SCB.9.UART:1
SCB.10.interrupt:122
SCB.10.pins.I2C_SCL:SCB_10_I2C_SCL
SCB.10.pins.I2C_SDA:SCB_10_I2C_SDA
SCB.10.pins.SPI_CLK:SCB_10_SPI_CLK
SCB.10.pins.SPI_MISO:SCB_10_SPI_MISO
SCB.10.pins.SPI_MOSI:SCB_10_SPI_MOSI
SCB.10.pins.SPI_SELECT0:SCB_10_SPI_SELECT0
SCB.10.pins.SPI_SELECT1:SCB_10_SPI_SELECT1
SCB.10.pins.SPI_SELECT2:SCB_10_SPI_SELECT2
SCB.10.pins.SPI_SELECT3:SCB_10_SPI_SELECT3
SCB.10.pins.UART_CTS:SCB_10_UART_CTS
SCB.10.pins.UART_RTS:SCB_10_UART_RTS
SCB.10.pins.UART_RX:SCB_10_UART_RX
SCB.10.pins.UART_TX:SCB_10_UART_TX
SCB.10.regBaseAddr:0x406A0000
SCB.10.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_10_TR_I2C_SCL_FILTERED
SCB.10.trigg.OUTPUT.TR_RX_REQ.signal:SCB_10_TR_RX_REQ
SCB.10.trigg.OUTPUT.TR_TX_REQ.signal:SCB_10_TR_TX_REQ
SCB.10.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_10_TR_RX_REQ,SCB_10_TR_TX_REQ
SCB.10.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:SCB_10_TR_I2C_SCL_FILTERED,SCB_10_TR_RX_REQ,SCB_10_TR_TX_REQ
SCB.10.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_10_TR_I2C_SCL_FILTERED,SCB_10_TR_RX_REQ,SCB_10_TR_TX_REQ
SCB.10.CHIP_TOP.I2C_FAST_PLUS:1
SCB.10.CHIP_TOP.SPI_SEL_NR:4
SCB.10.CLOCK:PCLK_SCB10_CLOCK
SCB.10.CMD_RESP:0
SCB.10.DEEPSLEEP:0
SCB.10.EC:1
SCB.10.EZ:1
SCB.10.EZ_CMD_RESP:1
SCB.10.EZ_DATA_NR:256
SCB.10.I2C:1
SCB.10.I2C_EC:0
SCB.10.I2C_GLITCH:1
SCB.10.I2C_M:1
SCB.10.I2C_M_S:1
SCB.10.I2C_S:1
SCB.10.I2C_S_EC:0
SCB.10.I2C_S_EZ:1
SCB.10.MASTER_WIDTH:8
SCB.10.SPI:1
SCB.10.SPI_ChipSelect:SCB10_SPI_SELECT0,SCB10_SPI_SELECT1,SCB10_SPI_SELECT2,SCB10_SPI_SELECT3
SCB.10.SPI_EC:1
SCB.10.SPI_M:1
SCB.10.SPI_S:1
SCB.10.SPI_S_EC:1
SCB.10.SPI_S_EZ:1
SCB.10.SPI_UART:1
SCB.10.UART:1
SCB.DdcName:mxscb_ver2_s40e
SCB.VersionSuffix:_ver2

################################################################################
#
# SDHC
#
SDHC.instances:0
SDHC.0.interrupt.general:562
SDHC.0.interrupt.wakeup:563
SDHC.0.pins.CARD_CMD:SDHC_0_CARD_CMD
SDHC.0.pins.CARD_DAT_3TO0:SDHC_0_CARD_DAT_3TO0_0,SDHC_0_CARD_DAT_3TO0_1,SDHC_0_CARD_DAT_3TO0_2,SDHC_0_CARD_DAT_3TO0_3
SDHC.0.pins.CARD_DAT_7TO4:SDHC_0_CARD_DAT_7TO4_0,SDHC_0_CARD_DAT_7TO4_1,SDHC_0_CARD_DAT_7TO4_2,SDHC_0_CARD_DAT_7TO4_3
SDHC.0.pins.CARD_DETECT_N:SDHC_0_CARD_DETECT_N
SDHC.0.pins.CARD_IF_PWR_EN:SDHC_0_CARD_IF_PWR_EN
SDHC.0.pins.CARD_MECH_WRITE_PROT:SDHC_0_CARD_MECH_WRITE_PROT
SDHC.0.pins.CLK_CARD:SDHC_0_CLK_CARD
SDHC.0.regBaseAddr:0x40460000
SDHC.0.CHIP_TOP.CARD_DETECT_PRESENT:1
SDHC.0.CHIP_TOP.CARD_EMMC_RESET_PRESENT:0
SDHC.0.CHIP_TOP.CARD_IF_PWR_EN_PRESENT:1
SDHC.0.CHIP_TOP.CARD_WRITE_PROT_PRESENT:1
SDHC.0.CHIP_TOP.DATA8_PRESENT:1
SDHC.0.CHIP_TOP.INTERRUPT_WAKEUP_PRESENT:1
SDHC.0.CHIP_TOP.IO_DRIVE_STRENGTH_PRESENT:0
SDHC.0.CHIP_TOP.IO_VOLT_SEL_PRESENT:0
SDHC.0.CHIP_TOP.LED_CTRL_PRESENT:0
SDHC.0.CORE.CQE_PRESENT:0
SDHC.0.CORE.MAX_BLK_SIZE:0
SDHC.0.CORE.RETENTION_PRESENT:0
SDHC.0.CQE_PRESENT:0
SDHC.0.MAX_BLK_SIZE:0
SDHC.0.RETENTION_PRESENT:0
SDHC.DdcName:mxsdhc
SDHC.VersionSuffix:

################################################################################
#
# SFLASH
#
SFLASH.regBaseAddr:0x17000000
SFLASH.FLASHC_IS_SONOS:0
SFLASH.WOUND_PRESENT:1

################################################################################
#
# SMARTIO
#
SMARTIO.instances:12,13,14,15,17
SMARTIO.regBaseAddr:0x40320000
SMARTIO.12.pins.IO:SMARTIO_12_IO_0,SMARTIO_12_IO_1,SMARTIO_12_IO_2,SMARTIO_12_IO_3,SMARTIO_12_IO_4,SMARTIO_12_IO_5,SMARTIO_12_IO_6,SMARTIO_12_IO_7
SMARTIO.12.CLOCK:PCLK_SMARTIO12_CLOCK
SMARTIO.13.pins.IO:SMARTIO_13_IO_0,SMARTIO_13_IO_1,SMARTIO_13_IO_2,SMARTIO_13_IO_3,SMARTIO_13_IO_4,SMARTIO_13_IO_5,SMARTIO_13_IO_6,SMARTIO_13_IO_7
SMARTIO.13.CLOCK:PCLK_SMARTIO13_CLOCK
SMARTIO.14.pins.IO:SMARTIO_14_IO_0,SMARTIO_14_IO_1,SMARTIO_14_IO_2,SMARTIO_14_IO_3,SMARTIO_14_IO_4,SMARTIO_14_IO_5,SMARTIO_14_IO_6,SMARTIO_14_IO_7
SMARTIO.14.CLOCK:PCLK_SMARTIO14_CLOCK
SMARTIO.15.pins.IO:SMARTIO_15_IO_0,SMARTIO_15_IO_1,SMARTIO_15_IO_2,SMARTIO_15_IO_3
SMARTIO.15.CLOCK:PCLK_SMARTIO15_CLOCK
SMARTIO.17.pins.IO:SMARTIO_17_IO_0,SMARTIO_17_IO_1,SMARTIO_17_IO_2,SMARTIO_17_IO_3,SMARTIO_17_IO_4,SMARTIO_17_IO_5,SMARTIO_17_IO_6,SMARTIO_17_IO_7
SMARTIO.17.CLOCK:PCLK_SMARTIO17_CLOCK
SMARTIO.DdcName:mxs40ioss
SMARTIO.SMARTIO_PRT.instances:12,13,14,15,17
SMARTIO.VersionSuffix:_ver3

################################################################################
#
# SMIF
#
SMIF.instances:0
SMIF.0.interrupt:555
SMIF.0.pins.SPIHB_CLK:SMIF_0_SPIHB_CLK
SMIF.0.pins.SPIHB_DATA0:SMIF_0_SPIHB_DATA0
SMIF.0.pins.SPIHB_DATA1:SMIF_0_SPIHB_DATA1
SMIF.0.pins.SPIHB_DATA2:SMIF_0_SPIHB_DATA2
SMIF.0.pins.SPIHB_DATA3:SMIF_0_SPIHB_DATA3
SMIF.0.pins.SPIHB_DATA4:SMIF_0_SPIHB_DATA4
SMIF.0.pins.SPIHB_DATA5:SMIF_0_SPIHB_DATA5
SMIF.0.pins.SPIHB_DATA6:SMIF_0_SPIHB_DATA6
SMIF.0.pins.SPIHB_DATA7:SMIF_0_SPIHB_DATA7
SMIF.0.pins.SPIHB_RWDS:SMIF_0_SPIHB_RWDS
SMIF.0.pins.SPIHB_SELECT0:SMIF_0_SPIHB_SELECT0
SMIF.0.pins.SPIHB_SELECT1:SMIF_0_SPIHB_SELECT1
SMIF.0.regBaseAddr:0x40420000
SMIF.0.trigg.OUTPUT.TR_RX_REQ.signal:SMIF_0_TR_RX_REQ
SMIF.0.trigg.OUTPUT.TR_TX_REQ.signal:SMIF_0_TR_TX_REQ
SMIF.0.trigg.TO.CPUSS.DW1_TR_IN.signals:SMIF_0_TR_RX_REQ,SMIF_0_TR_TX_REQ
SMIF.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SMIF_0_TR_RX_REQ,SMIF_0_TR_TX_REQ
SMIF.0.trigg.TO.TR_GROUP.9.INPUT.signals:SMIF_0_TR_RX_REQ,SMIF_0_TR_TX_REQ
SMIF.0.AXIS_ID_WIDTH:12
SMIF.0.BUS_CRC_PRESENT:0
SMIF.0.CHIP_TOP.DATA8_PRESENT:1
SMIF.0.CHIP_TOP.SPI_SEL_NR:2
SMIF.0.CRYPTO:1
SMIF.0.DELAY_LINES_NR:4
SMIF.0.DELAY_TAPS_NR:32
SMIF.0.DEVICE_NR:2
SMIF.0.DEVICE_WR_EN:3
SMIF.0.MASTER_WIDTH:8
SMIF.0.SMIF.instances:0,1
SMIF.0.SMIF_XIP_ADDR:1610612736
SMIF.0.SMIF_XIP_MASK:4160749568
SMIF.DdcName:mxsmif_ver2_s40e
SMIF.VersionSuffix:_ver2

################################################################################
#
# SRSS
#
SRSS.analog_signals:ADFT_PIN.0,ADFT_PIN.1,ADFT_POR_PAD_HV,ECO_IN,ECO_OUT,REGHC_ISENSE_INM,REGHC_ISENSE_INP,REGHC_RST_VOUT,VEXT_REF_REG,WCO_IN,WCO_OUT
SRSS.interrupt:17
SRSS.interrupt.backup:12
SRSS.interrupt.mcwdt.0:13
SRSS.interrupt.mcwdt.1:14
SRSS.interrupt.mcwdt.2:15
SRSS.interrupt.wdt:16
SRSS.pins.ADFT_PIN:SRSS_ADFT_PIN_0,SRSS_ADFT_PIN_1
SRSS.pins.ADFT_POR_PAD_HV:SRSS_ADFT_POR_PAD_HV
SRSS.pins.CAL_WAVE:SRSS_CAL_WAVE
SRSS.pins.DDFT_CLK_DIRECT:SRSS_DDFT_CLK_DIRECT
SRSS.pins.DDFT_PIN:SRSS_DDFT_PIN_0,SRSS_DDFT_PIN_1
SRSS.pins.DDFT_PIN_IN:SRSS_DDFT_PIN_IN_0,SRSS_DDFT_PIN_IN_1
SRSS.pins.ECO_IN:SRSS_ECO_IN
SRSS.pins.ECO_OUT:SRSS_ECO_OUT
SRSS.pins.EXT_CLK:SRSS_EXT_CLK
SRSS.pins.HIBERNATE_WAKEUP:SRSS_HIBERNATE_WAKEUP_0,SRSS_HIBERNATE_WAKEUP_1
SRSS.pins.IO_CLK_HF:SRSS_IO_CLK_HF_5
SRSS.pins.REGHC_ISENSE_INM:SRSS_REGHC_ISENSE_INM
SRSS.pins.REGHC_ISENSE_INP:SRSS_REGHC_ISENSE_INP
SRSS.pins.REGHC_RST_VOUT:SRSS_REGHC_RST_VOUT
SRSS.pins.SWD_CLK:SRSS_SWD_CLK
SRSS.pins.SWD_DATA:SRSS_SWD_DATA
SRSS.pins.VEXT_REF_REG:SRSS_VEXT_REF_REG
SRSS.pins.WCO_IN:SRSS_WCO_IN
SRSS.pins.WCO_OUT:SRSS_WCO_OUT
SRSS.regBaseAddr:0x40260000
SRSS.trigg.FROM.CPUSS.ZERO.signals:SRSS_TR_DEBUG_FREEZE_MCWDT_0,SRSS_TR_DEBUG_FREEZE_MCWDT_1,SRSS_TR_DEBUG_FREEZE_MCWDT_2,SRSS_TR_DEBUG_FREEZE_WDT
SRSS.trigg.FROM.TR_GROUP.10.OUTPUT.signals:SRSS_TR_DEBUG_FREEZE_MCWDT_0,SRSS_TR_DEBUG_FREEZE_MCWDT_1,SRSS_TR_DEBUG_FREEZE_MCWDT_2,SRSS_TR_DEBUG_FREEZE_WDT
SRSS.trigg.FROM.TR_GROUP.11.OUTPUT.signals:SRSS_TR_DEBUG_FREEZE_MCWDT_0,SRSS_TR_DEBUG_FREEZE_MCWDT_1,SRSS_TR_DEBUG_FREEZE_MCWDT_2,SRSS_TR_DEBUG_FREEZE_WDT
SRSS.trigg.FROM.TR_GROUP.12.OUTPUT.signals:SRSS_TR_DEBUG_FREEZE_MCWDT_0,SRSS_TR_DEBUG_FREEZE_MCWDT_1,SRSS_TR_DEBUG_FREEZE_MCWDT_2,SRSS_TR_DEBUG_FREEZE_WDT
SRSS.trigg.INPUT.TR_DEBUG_FREEZE_MCWDT.0.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_0
SRSS.trigg.INPUT.TR_DEBUG_FREEZE_MCWDT.1.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_1
SRSS.trigg.INPUT.TR_DEBUG_FREEZE_MCWDT.2.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_2
SRSS.trigg.INPUT.TR_DEBUG_FREEZE_WDT.signal:SRSS_TR_DEBUG_FREEZE_WDT
SRSS.ALTHF_PRESENT:0
SRSS.ALTLF_PRESENT:0
SRSS.BACKUP.ALM1_PRESENT:1
SRSS.BACKUP.ALM2_PRESENT:1
SRSS.BACKUP.BMEM_PRESENT:0
SRSS.BACKUP.NUM_BREG:4
SRSS.BACKUP.S40E_LPECO_PRESENT:0
SRSS.BACKUP.VBCK_PRESENT:0
SRSS.BACKUP_PRESENT:1
SRSS.BUCKCTL_PRESENT:0
SRSS.CLK_PLL400M.instances:0,1
SRSS.CLK_TRIM_PLL400M.ULP_VARIANT:0
SRSS.CLKPATH.instances:0,1,2,3,4,5,6
SRSS.CLKPATH.0.clock_type:FLL
SRSS.CLKPATH.1.clock_type:PLL_2
SRSS.CLKPATH.2.clock_type:PLL_2
SRSS.CLKPATH.3.clock_type:DIRECT
SRSS.CLKPATH.4.clock_type:DIRECT
SRSS.CLKPATH.5.clock_type:DIRECT
SRSS.CLKPATH.6.clock_type:DIRECT
SRSS.CSV_HF.CSV_HF_CSV.instances:0,1,2,3,4,5,6,7
SRSS.CSV_HF.MASK_HFCSV:255
SRSS.CSV_PRESENT:1
SRSS.DdcName:mxs40srss_ver3
SRSS.ECO_PRESENT:1
SRSS.HARD_ALTHFMUX_PRESENT:1
SRSS.HARD_CLKPATH:8
SRSS.HARD_CLKPATHMUX:8
SRSS.HARD_ECOMUX_PRESENT:1
SRSS.HARD_HFROOT:8
SRSS.HARD_LPECOMUX_PRESENT:1
SRSS.HFROOT.instances:0,1,2,3,4,5,6,7
SRSS.HFROOT.0.connections:CPUSS_CLK_HF
SRSS.HFROOT.0.max_frequency:200
SRSS.HFROOT.1.connections:CPUSS_CLK_CM7_0,CPUSS_CLK_CM7_1
SRSS.HFROOT.1.max_frequency:350
SRSS.HFROOT.2.connections:PERI_CLK_PCLK_ROOT_1
SRSS.HFROOT.2.max_frequency:100
SRSS.HFROOT.3.connections:EVTGEN_0_CLK_REF,SRSS_CLK_HF_EXT
SRSS.HFROOT.3.max_frequency:100
SRSS.HFROOT.4.connections:ETH_0_REF_CLK_INT,ETH_1_REF_CLK_INT
SRSS.HFROOT.4.max_frequency:125
SRSS.HFROOT.5.connections:AUDIOSS_0_CLK_AUDIO_I2S,AUDIOSS_1_CLK_AUDIO_I2S,AUDIOSS_2_CLK_AUDIO_I2S,ETH_0_CLK_TSU,ETH_1_CLK_TSU
SRSS.HFROOT.5.max_frequency:196.608
SRSS.HFROOT.6.connections:SDHC_0_CLK_HF,SMIF_0_CLK_IF
SRSS.HFROOT.6.max_frequency:200
SRSS.HFROOT.7.connections:NULL
SRSS.HFROOT.7.max_frequency:8
SRSS.HT_VARIANT:1
SRSS.HTLINREG_PRESENT:1
SRSS.MASK_DEBUG_CLK:65535
SRSS.MASK_DIRECTMUX_DEF:1
SRSS.MCWDT.instances:0,1,2
SRSS.MCWDT.0.MCWDT.instances:0,1
SRSS.MCWDT.1.MCWDT.instances:0,1
SRSS.MCWDT.2.MCWDT.instances:0,1
SRSS.NUM_ACTIVE_SWITCH:6
SRSS.NUM_ACTREG_PWRMOD:6
SRSS.NUM_CLKPATH:7
SRSS.NUM_DSI:0
SRSS.NUM_HFROOT:8
SRSS.NUM_HIBDATA:1
SRSS.NUM_MCWDT:3
SRSS.NUM_PLL:2
SRSS.NUM_PLL400M:2
SRSS.NUM_TOTAL_PLL:4
SRSS.PILO_PRESENT:0
SRSS.POR_PRESENT:1
SRSS.S40E_HTREGHC_PRESENT:1
SRSS.S40E_PMIC_PRESENT:0
SRSS.S40S_SISOBUCKLC_PRESENT:0
SRSS.SIMOBUCK_PRESENT:0
SRSS.SYSBB_PRESENT:0
SRSS.ULP_VARIANT:0
SRSS.ULPLINREG_PRESENT:0
SRSS.USE_HARD_CLKACTFLLMUX:1
SRSS.VersionSuffix:_ver3p2

################################################################################
#
# SYSAP
#
SYSAP.regBaseAddr:0xE0000000

################################################################################
#
# TCPWM
#
TCPWM.instances:0,1
TCPWM.0.interrupts.0:519
TCPWM.0.interrupts.1:520
TCPWM.0.interrupts.2:521
TCPWM.0.interrupts.256:534
TCPWM.0.interrupts.257:535
TCPWM.0.interrupts.258:536
TCPWM.0.interrupts.512:550
TCPWM.0.interrupts.513:551
TCPWM.0.interrupts.514:552
TCPWM.0.pins.LINE:TCPWM_0_LINE_0,TCPWM_0_LINE_1,TCPWM_0_LINE_2,TCPWM_0_LINE_256,TCPWM_0_LINE_257,TCPWM_0_LINE_258,TCPWM_0_LINE_512,TCPWM_0_LINE_513,TCPWM_0_LINE_514
TCPWM.0.pins.LINE_COMPL:TCPWM_0_LINE_COMPL_0,TCPWM_0_LINE_COMPL_1,TCPWM_0_LINE_COMPL_2,TCPWM_0_LINE_COMPL_256,TCPWM_0_LINE_COMPL_257,TCPWM_0_LINE_COMPL_258,TCPWM_0_LINE_COMPL_512,TCPWM_0_LINE_COMPL_513,TCPWM_0_LINE_COMPL_514
TCPWM.0.pins.TR_ONE_CNT_IN:TCPWM_0_TR_ONE_CNT_IN_0,TCPWM_0_TR_ONE_CNT_IN_1,TCPWM_0_TR_ONE_CNT_IN_3,TCPWM_0_TR_ONE_CNT_IN_4,TCPWM_0_TR_ONE_CNT_IN_6,TCPWM_0_TR_ONE_CNT_IN_7,TCPWM_0_TR_ONE_CNT_IN_768,TCPWM_0_TR_ONE_CNT_IN_769,TCPWM_0_TR_ONE_CNT_IN_771,TCPWM_0_TR_ONE_CNT_IN_772,TCPWM_0_TR_ONE_CNT_IN_774,TCPWM_0_TR_ONE_CNT_IN_775,TCPWM_0_TR_ONE_CNT_IN_1536,TCPWM_0_TR_ONE_CNT_IN_1537,TCPWM_0_TR_ONE_CNT_IN_1539,TCPWM_0_TR_ONE_CNT_IN_1540,TCPWM_0_TR_ONE_CNT_IN_1542,TCPWM_0_TR_ONE_CNT_IN_1543
TCPWM.0.regBaseAddr:0x40380000
TCPWM.0.trigg.FROM.AUDIOSS.0.TR_I2S_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.FROM.AUDIOSS.0.TR_I2S_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.FROM.AUDIOSS.1.TR_I2S_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.FROM.AUDIOSS.1.TR_I2S_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.FROM.AUDIOSS.2.TR_I2S_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.FROM.AUDIOSS.2.TR_I2S_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.FROM.CPUSS.DMAC_TR_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.FROM.CPUSS.DW0_TR_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.FROM.CPUSS.DW1_TR_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.FROM.CPUSS.ZERO.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_DEBUG_FREEZE
TCPWM.0.trigg.FROM.SMIF.0.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.FROM.SMIF.0.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.FROM.TCPWM.0.TR_OUT0.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.FROM.TCPWM.1.TR_OUT0.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.FROM.TR_GROUP.10.OUTPUT.signals:TCPWM_0_TR_DEBUG_FREEZE
TCPWM.0.trigg.FROM.TR_GROUP.11.OUTPUT.signals:TCPWM_0_TR_DEBUG_FREEZE
TCPWM.0.trigg.FROM.TR_GROUP.12.OUTPUT.signals:TCPWM_0_TR_DEBUG_FREEZE
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.0.signal:TCPWM_0_TR_ALL_CNT_IN_0
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.1.signal:TCPWM_0_TR_ALL_CNT_IN_1
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.2.signal:TCPWM_0_TR_ALL_CNT_IN_2
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.3.signal:TCPWM_0_TR_ALL_CNT_IN_3
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.4.signal:TCPWM_0_TR_ALL_CNT_IN_4
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.5.signal:TCPWM_0_TR_ALL_CNT_IN_5
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.6.signal:TCPWM_0_TR_ALL_CNT_IN_6
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.7.signal:TCPWM_0_TR_ALL_CNT_IN_7
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.8.signal:TCPWM_0_TR_ALL_CNT_IN_8
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.9.signal:TCPWM_0_TR_ALL_CNT_IN_9
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.10.signal:TCPWM_0_TR_ALL_CNT_IN_10
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.11.signal:TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.INPUT.TR_DEBUG_FREEZE.signal:TCPWM_0_TR_DEBUG_FREEZE
TCPWM.0.trigg.OUTPUT.TR_OUT0.0.signal:TCPWM_0_TR_OUT0_0
TCPWM.0.trigg.OUTPUT.TR_OUT0.1.signal:TCPWM_0_TR_OUT0_1
TCPWM.0.trigg.OUTPUT.TR_OUT0.2.signal:TCPWM_0_TR_OUT0_2
TCPWM.0.trigg.OUTPUT.TR_OUT0.256.signal:TCPWM_0_TR_OUT0_256
TCPWM.0.trigg.OUTPUT.TR_OUT0.257.signal:TCPWM_0_TR_OUT0_257
TCPWM.0.trigg.OUTPUT.TR_OUT0.258.signal:TCPWM_0_TR_OUT0_258
TCPWM.0.trigg.OUTPUT.TR_OUT0.512.signal:TCPWM_0_TR_OUT0_512
TCPWM.0.trigg.OUTPUT.TR_OUT0.513.signal:TCPWM_0_TR_OUT0_513
TCPWM.0.trigg.OUTPUT.TR_OUT0.514.signal:TCPWM_0_TR_OUT0_514
TCPWM.0.trigg.OUTPUT.TR_OUT1.0.signal:TCPWM_0_TR_OUT1_0
TCPWM.0.trigg.OUTPUT.TR_OUT1.1.signal:TCPWM_0_TR_OUT1_1
TCPWM.0.trigg.OUTPUT.TR_OUT1.2.signal:TCPWM_0_TR_OUT1_2
TCPWM.0.trigg.OUTPUT.TR_OUT1.256.signal:TCPWM_0_TR_OUT1_256
TCPWM.0.trigg.OUTPUT.TR_OUT1.257.signal:TCPWM_0_TR_OUT1_257
TCPWM.0.trigg.OUTPUT.TR_OUT1.258.signal:TCPWM_0_TR_OUT1_258
TCPWM.0.trigg.OUTPUT.TR_OUT1.512.signal:TCPWM_0_TR_OUT1_512
TCPWM.0.trigg.OUTPUT.TR_OUT1.513.signal:TCPWM_0_TR_OUT1_513
TCPWM.0.trigg.OUTPUT.TR_OUT1.514.signal:TCPWM_0_TR_OUT1_514
TCPWM.0.trigg.TO.CPUSS.DMAC_TR_IN.signals:TCPWM_0_TR_OUT0_0,TCPWM_0_TR_OUT0_1,TCPWM_0_TR_OUT0_2,TCPWM_0_TR_OUT0_256,TCPWM_0_TR_OUT0_257,TCPWM_0_TR_OUT0_258
TCPWM.0.trigg.TO.CPUSS.DW0_TR_IN.signals:TCPWM_0_TR_OUT0_0,TCPWM_0_TR_OUT0_1,TCPWM_0_TR_OUT0_2,TCPWM_0_TR_OUT0_256,TCPWM_0_TR_OUT0_257,TCPWM_0_TR_OUT0_258,TCPWM_0_TR_OUT0_512,TCPWM_0_TR_OUT0_513,TCPWM_0_TR_OUT0_514
TCPWM.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:TCPWM_0_TR_OUT0_0,TCPWM_0_TR_OUT0_1,TCPWM_0_TR_OUT0_2,TCPWM_0_TR_OUT0_256,TCPWM_0_TR_OUT0_257,TCPWM_0_TR_OUT0_258,TCPWM_0_TR_OUT0_512,TCPWM_0_TR_OUT0_513,TCPWM_0_TR_OUT0_514
TCPWM.0.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:TCPWM_0_TR_OUT0_0,TCPWM_0_TR_OUT0_1,TCPWM_0_TR_OUT0_2,TCPWM_0_TR_OUT0_256,TCPWM_0_TR_OUT0_257,TCPWM_0_TR_OUT0_258,TCPWM_0_TR_OUT0_512,TCPWM_0_TR_OUT0_513,TCPWM_0_TR_OUT0_514
TCPWM.0.trigg.TO.TR_GROUP.9.INPUT.signals:TCPWM_0_TR_OUT0_0,TCPWM_0_TR_OUT0_1,TCPWM_0_TR_OUT0_2,TCPWM_0_TR_OUT0_256,TCPWM_0_TR_OUT0_257,TCPWM_0_TR_OUT0_258,TCPWM_0_TR_OUT0_512,TCPWM_0_TR_OUT0_513,TCPWM_0_TR_OUT0_514,TCPWM_0_TR_OUT1_0,TCPWM_0_TR_OUT1_1,TCPWM_0_TR_OUT1_2,TCPWM_0_TR_OUT1_256,TCPWM_0_TR_OUT1_257,TCPWM_0_TR_OUT1_258,TCPWM_0_TR_OUT1_512,TCPWM_0_TR_OUT1_513,TCPWM_0_TR_OUT1_514
TCPWM.0.CHIP_TOP.HT_VARIANT:1
TCPWM.0.CLOCKS.0:PCLK_TCPWM0_CLOCKS0
TCPWM.0.CLOCKS.1:PCLK_TCPWM0_CLOCKS1
TCPWM.0.CLOCKS.2:PCLK_TCPWM0_CLOCKS2
TCPWM.0.CLOCKS.256:PCLK_TCPWM0_CLOCKS256
TCPWM.0.CLOCKS.257:PCLK_TCPWM0_CLOCKS257
TCPWM.0.CLOCKS.258:PCLK_TCPWM0_CLOCKS258
TCPWM.0.CLOCKS.512:PCLK_TCPWM0_CLOCKS512
TCPWM.0.CLOCKS.513:PCLK_TCPWM0_CLOCKS513
TCPWM.0.CLOCKS.514:PCLK_TCPWM0_CLOCKS514
TCPWM.0.GRP.instances:0,1,2
TCPWM.0.GRP.0.CNT.instances:0,1,2
TCPWM.0.GRP.1.CNT.instances:0,1,2
TCPWM.0.GRP.2.CNT.instances:0,1,2
TCPWM.0.GRP_NR.instances:0,1,2
TCPWM.0.GRP_NR.0.CNT.GRP_AMC_PRESENT:0
TCPWM.0.GRP_NR.0.CNT.GRP_CC1_PRESENT:1
TCPWM.0.GRP_NR.0.CNT.GRP_CNT_WIDTH:16
TCPWM.0.GRP_NR.0.CNT.GRP_SMC_PRESENT:0
TCPWM.0.GRP_NR.0.GRP.GRP_CNT_NR:3
TCPWM.0.GRP_NR.1.CNT.GRP_AMC_PRESENT:1
TCPWM.0.GRP_NR.1.CNT.GRP_CC1_PRESENT:1
TCPWM.0.GRP_NR.1.CNT.GRP_CNT_WIDTH:16
TCPWM.0.GRP_NR.1.CNT.GRP_SMC_PRESENT:1
TCPWM.0.GRP_NR.1.GRP.GRP_CNT_NR:3
TCPWM.0.GRP_NR.2.CNT.GRP_AMC_PRESENT:0
TCPWM.0.GRP_NR.2.CNT.GRP_CC1_PRESENT:1
TCPWM.0.GRP_NR.2.CNT.GRP_CNT_WIDTH:32
TCPWM.0.GRP_NR.2.CNT.GRP_SMC_PRESENT:0
TCPWM.0.GRP_NR.2.GRP.GRP_CNT_NR:3
TCPWM.0.MASTER_WIDTH:8
TCPWM.0.TR_ALL_CNT_NR:12
TCPWM.0.TR_ONE_CNT_NR:3
TCPWM.1.interrupts.0:435
TCPWM.1.interrupts.1:436
TCPWM.1.interrupts.2:437
TCPWM.1.interrupts.3:438
TCPWM.1.interrupts.4:439
TCPWM.1.interrupts.5:440
TCPWM.1.interrupts.6:441
TCPWM.1.interrupts.7:442
TCPWM.1.interrupts.8:443
TCPWM.1.interrupts.9:444
TCPWM.1.interrupts.10:445
TCPWM.1.interrupts.11:446
TCPWM.1.interrupts.12:447
TCPWM.1.interrupts.13:448
TCPWM.1.interrupts.14:449
TCPWM.1.interrupts.15:450
TCPWM.1.interrupts.16:451
TCPWM.1.interrupts.17:452
TCPWM.1.interrupts.18:453
TCPWM.1.interrupts.19:454
TCPWM.1.interrupts.20:455
TCPWM.1.interrupts.21:456
TCPWM.1.interrupts.22:457
TCPWM.1.interrupts.23:458
TCPWM.1.interrupts.24:459
TCPWM.1.interrupts.25:460
TCPWM.1.interrupts.26:461
TCPWM.1.interrupts.27:462
TCPWM.1.interrupts.28:463
TCPWM.1.interrupts.29:464
TCPWM.1.interrupts.30:465
TCPWM.1.interrupts.31:466
TCPWM.1.interrupts.32:467
TCPWM.1.interrupts.33:468
TCPWM.1.interrupts.34:469
TCPWM.1.interrupts.35:470
TCPWM.1.interrupts.36:471
TCPWM.1.interrupts.37:472
TCPWM.1.interrupts.38:473
TCPWM.1.interrupts.39:474
TCPWM.1.interrupts.40:475
TCPWM.1.interrupts.41:476
TCPWM.1.interrupts.42:477
TCPWM.1.interrupts.43:478
TCPWM.1.interrupts.44:479
TCPWM.1.interrupts.45:480
TCPWM.1.interrupts.46:481
TCPWM.1.interrupts.47:482
TCPWM.1.interrupts.48:483
TCPWM.1.interrupts.49:484
TCPWM.1.interrupts.50:485
TCPWM.1.interrupts.51:486
TCPWM.1.interrupts.52:487
TCPWM.1.interrupts.53:488
TCPWM.1.interrupts.54:489
TCPWM.1.interrupts.55:490
TCPWM.1.interrupts.56:491
TCPWM.1.interrupts.57:492
TCPWM.1.interrupts.58:493
TCPWM.1.interrupts.59:494
TCPWM.1.interrupts.60:495
TCPWM.1.interrupts.61:496
TCPWM.1.interrupts.62:497
TCPWM.1.interrupts.63:498
TCPWM.1.interrupts.64:499
TCPWM.1.interrupts.65:500
TCPWM.1.interrupts.66:501
TCPWM.1.interrupts.67:502
TCPWM.1.interrupts.68:503
TCPWM.1.interrupts.69:504
TCPWM.1.interrupts.70:505
TCPWM.1.interrupts.71:506
TCPWM.1.interrupts.72:507
TCPWM.1.interrupts.73:508
TCPWM.1.interrupts.74:509
TCPWM.1.interrupts.75:510
TCPWM.1.interrupts.76:511
TCPWM.1.interrupts.77:512
TCPWM.1.interrupts.78:513
TCPWM.1.interrupts.79:514
TCPWM.1.interrupts.80:515
TCPWM.1.interrupts.81:516
TCPWM.1.interrupts.82:517
TCPWM.1.interrupts.83:518
TCPWM.1.interrupts.256:522
TCPWM.1.interrupts.257:523
TCPWM.1.interrupts.258:524
TCPWM.1.interrupts.259:525
TCPWM.1.interrupts.260:526
TCPWM.1.interrupts.261:527
TCPWM.1.interrupts.262:528
TCPWM.1.interrupts.263:529
TCPWM.1.interrupts.264:530
TCPWM.1.interrupts.265:531
TCPWM.1.interrupts.266:532
TCPWM.1.interrupts.267:533
TCPWM.1.interrupts.512:537
TCPWM.1.interrupts.513:538
TCPWM.1.interrupts.514:539
TCPWM.1.interrupts.515:540
TCPWM.1.interrupts.516:541
TCPWM.1.interrupts.517:542
TCPWM.1.interrupts.518:543
TCPWM.1.interrupts.519:544
TCPWM.1.interrupts.520:545
TCPWM.1.interrupts.521:546
TCPWM.1.interrupts.522:547
TCPWM.1.interrupts.523:548
TCPWM.1.interrupts.524:549
TCPWM.1.pins.LINE:TCPWM_1_LINE_0,TCPWM_1_LINE_1,TCPWM_1_LINE_2,TCPWM_1_LINE_3,TCPWM_1_LINE_4,TCPWM_1_LINE_5,TCPWM_1_LINE_6,TCPWM_1_LINE_7,TCPWM_1_LINE_8,TCPWM_1_LINE_9,TCPWM_1_LINE_10,TCPWM_1_LINE_11,TCPWM_1_LINE_12,TCPWM_1_LINE_13,TCPWM_1_LINE_14,TCPWM_1_LINE_15,TCPWM_1_LINE_16,TCPWM_1_LINE_17,TCPWM_1_LINE_18,TCPWM_1_LINE_19,TCPWM_1_LINE_20,TCPWM_1_LINE_21,TCPWM_1_LINE_22,TCPWM_1_LINE_23,TCPWM_1_LINE_24,TCPWM_1_LINE_25,TCPWM_1_LINE_26,TCPWM_1_LINE_27,TCPWM_1_LINE_28,TCPWM_1_LINE_29,TCPWM_1_LINE_30,TCPWM_1_LINE_31,TCPWM_1_LINE_32,TCPWM_1_LINE_33,TCPWM_1_LINE_34,TCPWM_1_LINE_35,TCPWM_1_LINE_36,TCPWM_1_LINE_37,TCPWM_1_LINE_38,TCPWM_1_LINE_39,TCPWM_1_LINE_40,TCPWM_1_LINE_41,TCPWM_1_LINE_42,TCPWM_1_LINE_43,TCPWM_1_LINE_44,TCPWM_1_LINE_45,TCPWM_1_LINE_46,TCPWM_1_LINE_47,TCPWM_1_LINE_48,TCPWM_1_LINE_49,TCPWM_1_LINE_50,TCPWM_1_LINE_51,TCPWM_1_LINE_52,TCPWM_1_LINE_53,TCPWM_1_LINE_54,TCPWM_1_LINE_55,TCPWM_1_LINE_56,TCPWM_1_LINE_57,TCPWM_1_LINE_58,TCPWM_1_LINE_59,TCPWM_1_LINE_60,TCPWM_1_LINE_61,TCPWM_1_LINE_62,TCPWM_1_LINE_63,TCPWM_1_LINE_64,TCPWM_1_LINE_65,TCPWM_1_LINE_66,TCPWM_1_LINE_67,TCPWM_1_LINE_68,TCPWM_1_LINE_69,TCPWM_1_LINE_70,TCPWM_1_LINE_71,TCPWM_1_LINE_72,TCPWM_1_LINE_73,TCPWM_1_LINE_74,TCPWM_1_LINE_75,TCPWM_1_LINE_76,TCPWM_1_LINE_77,TCPWM_1_LINE_78,TCPWM_1_LINE_79,TCPWM_1_LINE_80,TCPWM_1_LINE_81,TCPWM_1_LINE_82,TCPWM_1_LINE_83,TCPWM_1_LINE_256,TCPWM_1_LINE_257,TCPWM_1_LINE_258,TCPWM_1_LINE_259,TCPWM_1_LINE_260,TCPWM_1_LINE_261,TCPWM_1_LINE_262,TCPWM_1_LINE_263,TCPWM_1_LINE_264,TCPWM_1_LINE_265,TCPWM_1_LINE_266,TCPWM_1_LINE_267,TCPWM_1_LINE_512,TCPWM_1_LINE_513,TCPWM_1_LINE_514,TCPWM_1_LINE_515,TCPWM_1_LINE_516,TCPWM_1_LINE_517,TCPWM_1_LINE_518,TCPWM_1_LINE_519,TCPWM_1_LINE_520,TCPWM_1_LINE_521,TCPWM_1_LINE_522,TCPWM_1_LINE_523,TCPWM_1_LINE_524
TCPWM.1.pins.LINE_COMPL:TCPWM_1_LINE_COMPL_0,TCPWM_1_LINE_COMPL_1,TCPWM_1_LINE_COMPL_2,TCPWM_1_LINE_COMPL_3,TCPWM_1_LINE_COMPL_4,TCPWM_1_LINE_COMPL_5,TCPWM_1_LINE_COMPL_6,TCPWM_1_LINE_COMPL_7,TCPWM_1_LINE_COMPL_8,TCPWM_1_LINE_COMPL_9,TCPWM_1_LINE_COMPL_10,TCPWM_1_LINE_COMPL_11,TCPWM_1_LINE_COMPL_12,TCPWM_1_LINE_COMPL_13,TCPWM_1_LINE_COMPL_14,TCPWM_1_LINE_COMPL_15,TCPWM_1_LINE_COMPL_16,TCPWM_1_LINE_COMPL_17,TCPWM_1_LINE_COMPL_18,TCPWM_1_LINE_COMPL_19,TCPWM_1_LINE_COMPL_20,TCPWM_1_LINE_COMPL_21,TCPWM_1_LINE_COMPL_22,TCPWM_1_LINE_COMPL_23,TCPWM_1_LINE_COMPL_24,TCPWM_1_LINE_COMPL_25,TCPWM_1_LINE_COMPL_26,TCPWM_1_LINE_COMPL_27,TCPWM_1_LINE_COMPL_28,TCPWM_1_LINE_COMPL_29,TCPWM_1_LINE_COMPL_30,TCPWM_1_LINE_COMPL_31,TCPWM_1_LINE_COMPL_32,TCPWM_1_LINE_COMPL_33,TCPWM_1_LINE_COMPL_34,TCPWM_1_LINE_COMPL_35,TCPWM_1_LINE_COMPL_36,TCPWM_1_LINE_COMPL_37,TCPWM_1_LINE_COMPL_38,TCPWM_1_LINE_COMPL_39,TCPWM_1_LINE_COMPL_40,TCPWM_1_LINE_COMPL_41,TCPWM_1_LINE_COMPL_42,TCPWM_1_LINE_COMPL_43,TCPWM_1_LINE_COMPL_44,TCPWM_1_LINE_COMPL_45,TCPWM_1_LINE_COMPL_46,TCPWM_1_LINE_COMPL_47,TCPWM_1_LINE_COMPL_48,TCPWM_1_LINE_COMPL_49,TCPWM_1_LINE_COMPL_50,TCPWM_1_LINE_COMPL_51,TCPWM_1_LINE_COMPL_52,TCPWM_1_LINE_COMPL_53,TCPWM_1_LINE_COMPL_54,TCPWM_1_LINE_COMPL_55,TCPWM_1_LINE_COMPL_56,TCPWM_1_LINE_COMPL_57,TCPWM_1_LINE_COMPL_58,TCPWM_1_LINE_COMPL_59,TCPWM_1_LINE_COMPL_60,TCPWM_1_LINE_COMPL_61,TCPWM_1_LINE_COMPL_62,TCPWM_1_LINE_COMPL_63,TCPWM_1_LINE_COMPL_64,TCPWM_1_LINE_COMPL_65,TCPWM_1_LINE_COMPL_66,TCPWM_1_LINE_COMPL_67,TCPWM_1_LINE_COMPL_68,TCPWM_1_LINE_COMPL_69,TCPWM_1_LINE_COMPL_70,TCPWM_1_LINE_COMPL_71,TCPWM_1_LINE_COMPL_72,TCPWM_1_LINE_COMPL_73,TCPWM_1_LINE_COMPL_74,TCPWM_1_LINE_COMPL_75,TCPWM_1_LINE_COMPL_76,TCPWM_1_LINE_COMPL_77,TCPWM_1_LINE_COMPL_78,TCPWM_1_LINE_COMPL_79,TCPWM_1_LINE_COMPL_80,TCPWM_1_LINE_COMPL_81,TCPWM_1_LINE_COMPL_82,TCPWM_1_LINE_COMPL_83,TCPWM_1_LINE_COMPL_256,TCPWM_1_LINE_COMPL_257,TCPWM_1_LINE_COMPL_258,TCPWM_1_LINE_COMPL_259,TCPWM_1_LINE_COMPL_260,TCPWM_1_LINE_COMPL_261,TCPWM_1_LINE_COMPL_262,TCPWM_1_LINE_COMPL_263,TCPWM_1_LINE_COMPL_264,TCPWM_1_LINE_COMPL_265,TCPWM_1_LINE_COMPL_266,TCPWM_1_LINE_COMPL_267,TCPWM_1_LINE_COMPL_512,TCPWM_1_LINE_COMPL_513,TCPWM_1_LINE_COMPL_514,TCPWM_1_LINE_COMPL_515,TCPWM_1_LINE_COMPL_516,TCPWM_1_LINE_COMPL_517,TCPWM_1_LINE_COMPL_518,TCPWM_1_LINE_COMPL_519,TCPWM_1_LINE_COMPL_520,TCPWM_1_LINE_COMPL_521,TCPWM_1_LINE_COMPL_522,TCPWM_1_LINE_COMPL_523,TCPWM_1_LINE_COMPL_524
TCPWM.1.pins.TR_ONE_CNT_IN:TCPWM_1_TR_ONE_CNT_IN_0,TCPWM_1_TR_ONE_CNT_IN_1,TCPWM_1_TR_ONE_CNT_IN_3,TCPWM_1_TR_ONE_CNT_IN_4,TCPWM_1_TR_ONE_CNT_IN_6,TCPWM_1_TR_ONE_CNT_IN_7,TCPWM_1_TR_ONE_CNT_IN_9,TCPWM_1_TR_ONE_CNT_IN_10,TCPWM_1_TR_ONE_CNT_IN_12,TCPWM_1_TR_ONE_CNT_IN_13,TCPWM_1_TR_ONE_CNT_IN_15,TCPWM_1_TR_ONE_CNT_IN_16,TCPWM_1_TR_ONE_CNT_IN_18,TCPWM_1_TR_ONE_CNT_IN_19,TCPWM_1_TR_ONE_CNT_IN_21,TCPWM_1_TR_ONE_CNT_IN_22,TCPWM_1_TR_ONE_CNT_IN_24,TCPWM_1_TR_ONE_CNT_IN_25,TCPWM_1_TR_ONE_CNT_IN_27,TCPWM_1_TR_ONE_CNT_IN_28,TCPWM_1_TR_ONE_CNT_IN_30,TCPWM_1_TR_ONE_CNT_IN_31,TCPWM_1_TR_ONE_CNT_IN_33,TCPWM_1_TR_ONE_CNT_IN_34,TCPWM_1_TR_ONE_CNT_IN_36,TCPWM_1_TR_ONE_CNT_IN_37,TCPWM_1_TR_ONE_CNT_IN_39,TCPWM_1_TR_ONE_CNT_IN_40,TCPWM_1_TR_ONE_CNT_IN_42,TCPWM_1_TR_ONE_CNT_IN_43,TCPWM_1_TR_ONE_CNT_IN_45,TCPWM_1_TR_ONE_CNT_IN_46,TCPWM_1_TR_ONE_CNT_IN_48,TCPWM_1_TR_ONE_CNT_IN_49,TCPWM_1_TR_ONE_CNT_IN_51,TCPWM_1_TR_ONE_CNT_IN_52,TCPWM_1_TR_ONE_CNT_IN_54,TCPWM_1_TR_ONE_CNT_IN_55,TCPWM_1_TR_ONE_CNT_IN_57,TCPWM_1_TR_ONE_CNT_IN_58,TCPWM_1_TR_ONE_CNT_IN_60,TCPWM_1_TR_ONE_CNT_IN_61,TCPWM_1_TR_ONE_CNT_IN_63,TCPWM_1_TR_ONE_CNT_IN_64,TCPWM_1_TR_ONE_CNT_IN_66,TCPWM_1_TR_ONE_CNT_IN_67,TCPWM_1_TR_ONE_CNT_IN_69,TCPWM_1_TR_ONE_CNT_IN_70,TCPWM_1_TR_ONE_CNT_IN_72,TCPWM_1_TR_ONE_CNT_IN_73,TCPWM_1_TR_ONE_CNT_IN_75,TCPWM_1_TR_ONE_CNT_IN_76,TCPWM_1_TR_ONE_CNT_IN_78,TCPWM_1_TR_ONE_CNT_IN_79,TCPWM_1_TR_ONE_CNT_IN_81,TCPWM_1_TR_ONE_CNT_IN_82,TCPWM_1_TR_ONE_CNT_IN_84,TCPWM_1_TR_ONE_CNT_IN_85,TCPWM_1_TR_ONE_CNT_IN_87,TCPWM_1_TR_ONE_CNT_IN_88,TCPWM_1_TR_ONE_CNT_IN_90,TCPWM_1_TR_ONE_CNT_IN_91,TCPWM_1_TR_ONE_CNT_IN_93,TCPWM_1_TR_ONE_CNT_IN_94,TCPWM_1_TR_ONE_CNT_IN_96,TCPWM_1_TR_ONE_CNT_IN_97,TCPWM_1_TR_ONE_CNT_IN_99,TCPWM_1_TR_ONE_CNT_IN_100,TCPWM_1_TR_ONE_CNT_IN_102,TCPWM_1_TR_ONE_CNT_IN_103,TCPWM_1_TR_ONE_CNT_IN_105,TCPWM_1_TR_ONE_CNT_IN_106,TCPWM_1_TR_ONE_CNT_IN_108,TCPWM_1_TR_ONE_CNT_IN_109,TCPWM_1_TR_ONE_CNT_IN_111,TCPWM_1_TR_ONE_CNT_IN_112,TCPWM_1_TR_ONE_CNT_IN_114,TCPWM_1_TR_ONE_CNT_IN_115,TCPWM_1_TR_ONE_CNT_IN_117,TCPWM_1_TR_ONE_CNT_IN_118,TCPWM_1_TR_ONE_CNT_IN_120,TCPWM_1_TR_ONE_CNT_IN_121,TCPWM_1_TR_ONE_CNT_IN_123,TCPWM_1_TR_ONE_CNT_IN_124,TCPWM_1_TR_ONE_CNT_IN_126,TCPWM_1_TR_ONE_CNT_IN_127,TCPWM_1_TR_ONE_CNT_IN_129,TCPWM_1_TR_ONE_CNT_IN_130,TCPWM_1_TR_ONE_CNT_IN_132,TCPWM_1_TR_ONE_CNT_IN_133,TCPWM_1_TR_ONE_CNT_IN_135,TCPWM_1_TR_ONE_CNT_IN_136,TCPWM_1_TR_ONE_CNT_IN_138,TCPWM_1_TR_ONE_CNT_IN_139,TCPWM_1_TR_ONE_CNT_IN_141,TCPWM_1_TR_ONE_CNT_IN_142,TCPWM_1_TR_ONE_CNT_IN_144,TCPWM_1_TR_ONE_CNT_IN_145,TCPWM_1_TR_ONE_CNT_IN_147,TCPWM_1_TR_ONE_CNT_IN_148,TCPWM_1_TR_ONE_CNT_IN_150,TCPWM_1_TR_ONE_CNT_IN_151,TCPWM_1_TR_ONE_CNT_IN_153,TCPWM_1_TR_ONE_CNT_IN_154,TCPWM_1_TR_ONE_CNT_IN_156,TCPWM_1_TR_ONE_CNT_IN_157,TCPWM_1_TR_ONE_CNT_IN_159,TCPWM_1_TR_ONE_CNT_IN_160,TCPWM_1_TR_ONE_CNT_IN_162,TCPWM_1_TR_ONE_CNT_IN_163,TCPWM_1_TR_ONE_CNT_IN_165,TCPWM_1_TR_ONE_CNT_IN_166,TCPWM_1_TR_ONE_CNT_IN_168,TCPWM_1_TR_ONE_CNT_IN_169,TCPWM_1_TR_ONE_CNT_IN_171,TCPWM_1_TR_ONE_CNT_IN_172,TCPWM_1_TR_ONE_CNT_IN_174,TCPWM_1_TR_ONE_CNT_IN_175,TCPWM_1_TR_ONE_CNT_IN_177,TCPWM_1_TR_ONE_CNT_IN_178,TCPWM_1_TR_ONE_CNT_IN_180,TCPWM_1_TR_ONE_CNT_IN_181,TCPWM_1_TR_ONE_CNT_IN_183,TCPWM_1_TR_ONE_CNT_IN_184,TCPWM_1_TR_ONE_CNT_IN_186,TCPWM_1_TR_ONE_CNT_IN_187,TCPWM_1_TR_ONE_CNT_IN_189,TCPWM_1_TR_ONE_CNT_IN_190,TCPWM_1_TR_ONE_CNT_IN_192,TCPWM_1_TR_ONE_CNT_IN_193,TCPWM_1_TR_ONE_CNT_IN_195,TCPWM_1_TR_ONE_CNT_IN_196,TCPWM_1_TR_ONE_CNT_IN_198,TCPWM_1_TR_ONE_CNT_IN_199,TCPWM_1_TR_ONE_CNT_IN_201,TCPWM_1_TR_ONE_CNT_IN_202,TCPWM_1_TR_ONE_CNT_IN_204,TCPWM_1_TR_ONE_CNT_IN_205,TCPWM_1_TR_ONE_CNT_IN_207,TCPWM_1_TR_ONE_CNT_IN_208,TCPWM_1_TR_ONE_CNT_IN_210,TCPWM_1_TR_ONE_CNT_IN_211,TCPWM_1_TR_ONE_CNT_IN_213,TCPWM_1_TR_ONE_CNT_IN_214,TCPWM_1_TR_ONE_CNT_IN_216,TCPWM_1_TR_ONE_CNT_IN_217,TCPWM_1_TR_ONE_CNT_IN_219,TCPWM_1_TR_ONE_CNT_IN_220,TCPWM_1_TR_ONE_CNT_IN_222,TCPWM_1_TR_ONE_CNT_IN_223,TCPWM_1_TR_ONE_CNT_IN_225,TCPWM_1_TR_ONE_CNT_IN_226,TCPWM_1_TR_ONE_CNT_IN_228,TCPWM_1_TR_ONE_CNT_IN_229,TCPWM_1_TR_ONE_CNT_IN_231,TCPWM_1_TR_ONE_CNT_IN_232,TCPWM_1_TR_ONE_CNT_IN_234,TCPWM_1_TR_ONE_CNT_IN_235,TCPWM_1_TR_ONE_CNT_IN_237,TCPWM_1_TR_ONE_CNT_IN_238,TCPWM_1_TR_ONE_CNT_IN_240,TCPWM_1_TR_ONE_CNT_IN_241,TCPWM_1_TR_ONE_CNT_IN_243,TCPWM_1_TR_ONE_CNT_IN_244,TCPWM_1_TR_ONE_CNT_IN_246,TCPWM_1_TR_ONE_CNT_IN_247,TCPWM_1_TR_ONE_CNT_IN_249,TCPWM_1_TR_ONE_CNT_IN_250,TCPWM_1_TR_ONE_CNT_IN_768,TCPWM_1_TR_ONE_CNT_IN_769,TCPWM_1_TR_ONE_CNT_IN_771,TCPWM_1_TR_ONE_CNT_IN_772,TCPWM_1_TR_ONE_CNT_IN_774,TCPWM_1_TR_ONE_CNT_IN_775,TCPWM_1_TR_ONE_CNT_IN_777,TCPWM_1_TR_ONE_CNT_IN_778,TCPWM_1_TR_ONE_CNT_IN_780,TCPWM_1_TR_ONE_CNT_IN_781,TCPWM_1_TR_ONE_CNT_IN_783,TCPWM_1_TR_ONE_CNT_IN_784,TCPWM_1_TR_ONE_CNT_IN_786,TCPWM_1_TR_ONE_CNT_IN_787,TCPWM_1_TR_ONE_CNT_IN_789,TCPWM_1_TR_ONE_CNT_IN_790,TCPWM_1_TR_ONE_CNT_IN_792,TCPWM_1_TR_ONE_CNT_IN_793,TCPWM_1_TR_ONE_CNT_IN_795,TCPWM_1_TR_ONE_CNT_IN_796,TCPWM_1_TR_ONE_CNT_IN_798,TCPWM_1_TR_ONE_CNT_IN_799,TCPWM_1_TR_ONE_CNT_IN_801,TCPWM_1_TR_ONE_CNT_IN_802,TCPWM_1_TR_ONE_CNT_IN_1536,TCPWM_1_TR_ONE_CNT_IN_1537,TCPWM_1_TR_ONE_CNT_IN_1539,TCPWM_1_TR_ONE_CNT_IN_1540,TCPWM_1_TR_ONE_CNT_IN_1542,TCPWM_1_TR_ONE_CNT_IN_1543,TCPWM_1_TR_ONE_CNT_IN_1545,TCPWM_1_TR_ONE_CNT_IN_1546,TCPWM_1_TR_ONE_CNT_IN_1548,TCPWM_1_TR_ONE_CNT_IN_1549,TCPWM_1_TR_ONE_CNT_IN_1551,TCPWM_1_TR_ONE_CNT_IN_1552,TCPWM_1_TR_ONE_CNT_IN_1554,TCPWM_1_TR_ONE_CNT_IN_1555,TCPWM_1_TR_ONE_CNT_IN_1557,TCPWM_1_TR_ONE_CNT_IN_1558,TCPWM_1_TR_ONE_CNT_IN_1560,TCPWM_1_TR_ONE_CNT_IN_1561,TCPWM_1_TR_ONE_CNT_IN_1563,TCPWM_1_TR_ONE_CNT_IN_1564,TCPWM_1_TR_ONE_CNT_IN_1566,TCPWM_1_TR_ONE_CNT_IN_1567,TCPWM_1_TR_ONE_CNT_IN_1569,TCPWM_1_TR_ONE_CNT_IN_1570,TCPWM_1_TR_ONE_CNT_IN_1572,TCPWM_1_TR_ONE_CNT_IN_1573
TCPWM.1.regBaseAddr:0x40580000
TCPWM.1.trigg.FROM.CANFD.0.TR_DBG_DMA_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_0,TCPWM_1_TR_ALL_CNT_IN_1,TCPWM_1_TR_ALL_CNT_IN_2,TCPWM_1_TR_ALL_CNT_IN_3,TCPWM_1_TR_ALL_CNT_IN_4,TCPWM_1_TR_ALL_CNT_IN_5,TCPWM_1_TR_ALL_CNT_IN_6,TCPWM_1_TR_ALL_CNT_IN_7,TCPWM_1_TR_ALL_CNT_IN_8,TCPWM_1_TR_ALL_CNT_IN_9,TCPWM_1_TR_ALL_CNT_IN_10,TCPWM_1_TR_ALL_CNT_IN_11
TCPWM.1.trigg.FROM.CANFD.0.TR_FIFO0.signals:TCPWM_1_TR_ALL_CNT_IN_0,TCPWM_1_TR_ALL_CNT_IN_1,TCPWM_1_TR_ALL_CNT_IN_2,TCPWM_1_TR_ALL_CNT_IN_3,TCPWM_1_TR_ALL_CNT_IN_4,TCPWM_1_TR_ALL_CNT_IN_5,TCPWM_1_TR_ALL_CNT_IN_6,TCPWM_1_TR_ALL_CNT_IN_7,TCPWM_1_TR_ALL_CNT_IN_8,TCPWM_1_TR_ALL_CNT_IN_9,TCPWM_1_TR_ALL_CNT_IN_10,TCPWM_1_TR_ALL_CNT_IN_11
TCPWM.1.trigg.FROM.CANFD.0.TR_FIFO1.signals:TCPWM_1_TR_ALL_CNT_IN_0,TCPWM_1_TR_ALL_CNT_IN_1,TCPWM_1_TR_ALL_CNT_IN_2,TCPWM_1_TR_ALL_CNT_IN_3,TCPWM_1_TR_ALL_CNT_IN_4,TCPWM_1_TR_ALL_CNT_IN_5,TCPWM_1_TR_ALL_CNT_IN_6,TCPWM_1_TR_ALL_CNT_IN_7,TCPWM_1_TR_ALL_CNT_IN_8,TCPWM_1_TR_ALL_CNT_IN_9,TCPWM_1_TR_ALL_CNT_IN_10,TCPWM_1_TR_ALL_CNT_IN_11
TCPWM.1.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:TCPWM_1_TR_ALL_CNT_IN_0,TCPWM_1_TR_ALL_CNT_IN_1,TCPWM_1_TR_ALL_CNT_IN_2,TCPWM_1_TR_ALL_CNT_IN_3,TCPWM_1_TR_ALL_CNT_IN_4,TCPWM_1_TR_ALL_CNT_IN_5,TCPWM_1_TR_ALL_CNT_IN_6,TCPWM_1_TR_ALL_CNT_IN_7,TCPWM_1_TR_ALL_CNT_IN_8,TCPWM_1_TR_ALL_CNT_IN_9,TCPWM_1_TR_ALL_CNT_IN_10,TCPWM_1_TR_ALL_CNT_IN_11
TCPWM.1.trigg.FROM.CANFD.1.TR_DBG_DMA_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_0,TCPWM_1_TR_ALL_CNT_IN_1,TCPWM_1_TR_ALL_CNT_IN_2,TCPWM_1_TR_ALL_CNT_IN_3,TCPWM_1_TR_ALL_CNT_IN_4,TCPWM_1_TR_ALL_CNT_IN_5,TCPWM_1_TR_ALL_CNT_IN_6,TCPWM_1_TR_ALL_CNT_IN_7,TCPWM_1_TR_ALL_CNT_IN_8,TCPWM_1_TR_ALL_CNT_IN_9,TCPWM_1_TR_ALL_CNT_IN_10,TCPWM_1_TR_ALL_CNT_IN_11
TCPWM.1.trigg.FROM.CANFD.1.TR_FIFO0.signals:TCPWM_1_TR_ALL_CNT_IN_0,TCPWM_1_TR_ALL_CNT_IN_1,TCPWM_1_TR_ALL_CNT_IN_2,TCPWM_1_TR_ALL_CNT_IN_3,TCPWM_1_TR_ALL_CNT_IN_4,TCPWM_1_TR_ALL_CNT_IN_5,TCPWM_1_TR_ALL_CNT_IN_6,TCPWM_1_TR_ALL_CNT_IN_7,TCPWM_1_TR_ALL_CNT_IN_8,TCPWM_1_TR_ALL_CNT_IN_9,TCPWM_1_TR_ALL_CNT_IN_10,TCPWM_1_TR_ALL_CNT_IN_11
TCPWM.1.trigg.FROM.CANFD.1.TR_FIFO1.signals:TCPWM_1_TR_ALL_CNT_IN_0,TCPWM_1_TR_ALL_CNT_IN_1,TCPWM_1_TR_ALL_CNT_IN_2,TCPWM_1_TR_ALL_CNT_IN_3,TCPWM_1_TR_ALL_CNT_IN_4,TCPWM_1_TR_ALL_CNT_IN_5,TCPWM_1_TR_ALL_CNT_IN_6,TCPWM_1_TR_ALL_CNT_IN_7,TCPWM_1_TR_ALL_CNT_IN_8,TCPWM_1_TR_ALL_CNT_IN_9,TCPWM_1_TR_ALL_CNT_IN_10,TCPWM_1_TR_ALL_CNT_IN_11
TCPWM.1.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:TCPWM_1_TR_ALL_CNT_IN_0,TCPWM_1_TR_ALL_CNT_IN_1,TCPWM_1_TR_ALL_CNT_IN_2,TCPWM_1_TR_ALL_CNT_IN_3,TCPWM_1_TR_ALL_CNT_IN_4,TCPWM_1_TR_ALL_CNT_IN_5,TCPWM_1_TR_ALL_CNT_IN_6,TCPWM_1_TR_ALL_CNT_IN_7,TCPWM_1_TR_ALL_CNT_IN_8,TCPWM_1_TR_ALL_CNT_IN_9,TCPWM_1_TR_ALL_CNT_IN_10,TCPWM_1_TR_ALL_CNT_IN_11
TCPWM.1.trigg.FROM.CPUSS.CTI_TR_OUT.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.CPUSS.TR_FAULT.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.CPUSS.ZERO.signals:TCPWM_1_TR_ALL_CNT_IN_0,TCPWM_1_TR_ALL_CNT_IN_1,TCPWM_1_TR_ALL_CNT_IN_2,TCPWM_1_TR_ALL_CNT_IN_3,TCPWM_1_TR_ALL_CNT_IN_4,TCPWM_1_TR_ALL_CNT_IN_5,TCPWM_1_TR_ALL_CNT_IN_6,TCPWM_1_TR_ALL_CNT_IN_7,TCPWM_1_TR_ALL_CNT_IN_8,TCPWM_1_TR_ALL_CNT_IN_9,TCPWM_1_TR_ALL_CNT_IN_10,TCPWM_1_TR_ALL_CNT_IN_11,TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40,TCPWM_1_TR_DEBUG_FREEZE
TCPWM.1.trigg.FROM.EVTGEN.0.TR_OUT.signals:TCPWM_1_TR_ALL_CNT_IN_0,TCPWM_1_TR_ALL_CNT_IN_1,TCPWM_1_TR_ALL_CNT_IN_2,TCPWM_1_TR_ALL_CNT_IN_3,TCPWM_1_TR_ALL_CNT_IN_4,TCPWM_1_TR_ALL_CNT_IN_5,TCPWM_1_TR_ALL_CNT_IN_6,TCPWM_1_TR_ALL_CNT_IN_7,TCPWM_1_TR_ALL_CNT_IN_8,TCPWM_1_TR_ALL_CNT_IN_9,TCPWM_1_TR_ALL_CNT_IN_10,TCPWM_1_TR_ALL_CNT_IN_11
TCPWM.1.trigg.FROM.FLEXRAY.0.TR_IBF_OUT.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.FLEXRAY.0.TR_OBF_OUT.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.FLEXRAY.0.TR_TINT0_OUT.signals:TCPWM_1_TR_ALL_CNT_IN_0,TCPWM_1_TR_ALL_CNT_IN_1,TCPWM_1_TR_ALL_CNT_IN_2,TCPWM_1_TR_ALL_CNT_IN_3,TCPWM_1_TR_ALL_CNT_IN_4,TCPWM_1_TR_ALL_CNT_IN_5,TCPWM_1_TR_ALL_CNT_IN_6,TCPWM_1_TR_ALL_CNT_IN_7,TCPWM_1_TR_ALL_CNT_IN_8,TCPWM_1_TR_ALL_CNT_IN_9,TCPWM_1_TR_ALL_CNT_IN_10,TCPWM_1_TR_ALL_CNT_IN_11
TCPWM.1.trigg.FROM.PASS.0.TR_SAR_CH_RANGEVIO.signals:TCPWM_1_TR_ONE_CNT_IN_2,TCPWM_1_TR_ONE_CNT_IN_5,TCPWM_1_TR_ONE_CNT_IN_8,TCPWM_1_TR_ONE_CNT_IN_11,TCPWM_1_TR_ONE_CNT_IN_14,TCPWM_1_TR_ONE_CNT_IN_17,TCPWM_1_TR_ONE_CNT_IN_20,TCPWM_1_TR_ONE_CNT_IN_23,TCPWM_1_TR_ONE_CNT_IN_26,TCPWM_1_TR_ONE_CNT_IN_29,TCPWM_1_TR_ONE_CNT_IN_32,TCPWM_1_TR_ONE_CNT_IN_35,TCPWM_1_TR_ONE_CNT_IN_38,TCPWM_1_TR_ONE_CNT_IN_41,TCPWM_1_TR_ONE_CNT_IN_44,TCPWM_1_TR_ONE_CNT_IN_47,TCPWM_1_TR_ONE_CNT_IN_50,TCPWM_1_TR_ONE_CNT_IN_53,TCPWM_1_TR_ONE_CNT_IN_56,TCPWM_1_TR_ONE_CNT_IN_59,TCPWM_1_TR_ONE_CNT_IN_62,TCPWM_1_TR_ONE_CNT_IN_65,TCPWM_1_TR_ONE_CNT_IN_68,TCPWM_1_TR_ONE_CNT_IN_71,TCPWM_1_TR_ONE_CNT_IN_74,TCPWM_1_TR_ONE_CNT_IN_77,TCPWM_1_TR_ONE_CNT_IN_80,TCPWM_1_TR_ONE_CNT_IN_83,TCPWM_1_TR_ONE_CNT_IN_86,TCPWM_1_TR_ONE_CNT_IN_89,TCPWM_1_TR_ONE_CNT_IN_92,TCPWM_1_TR_ONE_CNT_IN_95,TCPWM_1_TR_ONE_CNT_IN_98,TCPWM_1_TR_ONE_CNT_IN_101,TCPWM_1_TR_ONE_CNT_IN_104,TCPWM_1_TR_ONE_CNT_IN_107,TCPWM_1_TR_ONE_CNT_IN_110,TCPWM_1_TR_ONE_CNT_IN_113,TCPWM_1_TR_ONE_CNT_IN_116,TCPWM_1_TR_ONE_CNT_IN_119,TCPWM_1_TR_ONE_CNT_IN_122,TCPWM_1_TR_ONE_CNT_IN_125,TCPWM_1_TR_ONE_CNT_IN_128,TCPWM_1_TR_ONE_CNT_IN_131,TCPWM_1_TR_ONE_CNT_IN_134,TCPWM_1_TR_ONE_CNT_IN_137,TCPWM_1_TR_ONE_CNT_IN_140,TCPWM_1_TR_ONE_CNT_IN_143,TCPWM_1_TR_ONE_CNT_IN_146,TCPWM_1_TR_ONE_CNT_IN_149,TCPWM_1_TR_ONE_CNT_IN_152,TCPWM_1_TR_ONE_CNT_IN_155,TCPWM_1_TR_ONE_CNT_IN_158,TCPWM_1_TR_ONE_CNT_IN_161,TCPWM_1_TR_ONE_CNT_IN_164,TCPWM_1_TR_ONE_CNT_IN_167,TCPWM_1_TR_ONE_CNT_IN_170,TCPWM_1_TR_ONE_CNT_IN_173,TCPWM_1_TR_ONE_CNT_IN_176,TCPWM_1_TR_ONE_CNT_IN_179,TCPWM_1_TR_ONE_CNT_IN_182,TCPWM_1_TR_ONE_CNT_IN_185,TCPWM_1_TR_ONE_CNT_IN_188,TCPWM_1_TR_ONE_CNT_IN_191,TCPWM_1_TR_ONE_CNT_IN_194,TCPWM_1_TR_ONE_CNT_IN_197,TCPWM_1_TR_ONE_CNT_IN_200,TCPWM_1_TR_ONE_CNT_IN_203,TCPWM_1_TR_ONE_CNT_IN_206,TCPWM_1_TR_ONE_CNT_IN_209,TCPWM_1_TR_ONE_CNT_IN_212,TCPWM_1_TR_ONE_CNT_IN_215,TCPWM_1_TR_ONE_CNT_IN_218,TCPWM_1_TR_ONE_CNT_IN_221,TCPWM_1_TR_ONE_CNT_IN_224,TCPWM_1_TR_ONE_CNT_IN_227,TCPWM_1_TR_ONE_CNT_IN_230,TCPWM_1_TR_ONE_CNT_IN_233,TCPWM_1_TR_ONE_CNT_IN_236,TCPWM_1_TR_ONE_CNT_IN_239,TCPWM_1_TR_ONE_CNT_IN_242,TCPWM_1_TR_ONE_CNT_IN_245,TCPWM_1_TR_ONE_CNT_IN_248,TCPWM_1_TR_ONE_CNT_IN_251,TCPWM_1_TR_ONE_CNT_IN_770,TCPWM_1_TR_ONE_CNT_IN_773,TCPWM_1_TR_ONE_CNT_IN_776,TCPWM_1_TR_ONE_CNT_IN_779,TCPWM_1_TR_ONE_CNT_IN_782,TCPWM_1_TR_ONE_CNT_IN_785,TCPWM_1_TR_ONE_CNT_IN_788,TCPWM_1_TR_ONE_CNT_IN_791,TCPWM_1_TR_ONE_CNT_IN_794,TCPWM_1_TR_ONE_CNT_IN_797,TCPWM_1_TR_ONE_CNT_IN_800,TCPWM_1_TR_ONE_CNT_IN_803
TCPWM.1.trigg.FROM.PASS.0.TR_SAR_GEN_OUT.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.PERI.TR_IO_INPUT.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.0.TR_I2C_SCL_FILTERED.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.0.TR_RX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.0.TR_TX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.1.TR_I2C_SCL_FILTERED.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.1.TR_RX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.1.TR_TX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.2.TR_I2C_SCL_FILTERED.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.2.TR_RX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.2.TR_TX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.3.TR_I2C_SCL_FILTERED.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.3.TR_RX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.3.TR_TX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.4.TR_I2C_SCL_FILTERED.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.4.TR_RX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.4.TR_TX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.5.TR_I2C_SCL_FILTERED.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.5.TR_RX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.5.TR_TX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.6.TR_I2C_SCL_FILTERED.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.6.TR_RX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.6.TR_TX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.7.TR_I2C_SCL_FILTERED.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.7.TR_RX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.7.TR_TX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.8.TR_I2C_SCL_FILTERED.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.8.TR_RX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.8.TR_TX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.9.TR_I2C_SCL_FILTERED.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.9.TR_RX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.9.TR_TX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.10.TR_I2C_SCL_FILTERED.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.10.TR_RX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.SCB.10.TR_TX_REQ.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.TCPWM.0.TR_OUT0.signals:TCPWM_1_TR_ALL_CNT_IN_0,TCPWM_1_TR_ALL_CNT_IN_1,TCPWM_1_TR_ALL_CNT_IN_2,TCPWM_1_TR_ALL_CNT_IN_3,TCPWM_1_TR_ALL_CNT_IN_4,TCPWM_1_TR_ALL_CNT_IN_5,TCPWM_1_TR_ALL_CNT_IN_6,TCPWM_1_TR_ALL_CNT_IN_7,TCPWM_1_TR_ALL_CNT_IN_8,TCPWM_1_TR_ALL_CNT_IN_9,TCPWM_1_TR_ALL_CNT_IN_10,TCPWM_1_TR_ALL_CNT_IN_11
TCPWM.1.trigg.FROM.TCPWM.1.TR_OUT0.signals:TCPWM_1_TR_ALL_CNT_IN_0,TCPWM_1_TR_ALL_CNT_IN_1,TCPWM_1_TR_ALL_CNT_IN_2,TCPWM_1_TR_ALL_CNT_IN_3,TCPWM_1_TR_ALL_CNT_IN_4,TCPWM_1_TR_ALL_CNT_IN_5,TCPWM_1_TR_ALL_CNT_IN_6,TCPWM_1_TR_ALL_CNT_IN_7,TCPWM_1_TR_ALL_CNT_IN_8,TCPWM_1_TR_ALL_CNT_IN_9,TCPWM_1_TR_ALL_CNT_IN_10,TCPWM_1_TR_ALL_CNT_IN_11
TCPWM.1.trigg.FROM.TCPWM.1.TR_OUT1.signals:TCPWM_1_TR_ALL_CNT_IN_12,TCPWM_1_TR_ALL_CNT_IN_13,TCPWM_1_TR_ALL_CNT_IN_14,TCPWM_1_TR_ALL_CNT_IN_15,TCPWM_1_TR_ALL_CNT_IN_16,TCPWM_1_TR_ALL_CNT_IN_17,TCPWM_1_TR_ALL_CNT_IN_18,TCPWM_1_TR_ALL_CNT_IN_19,TCPWM_1_TR_ALL_CNT_IN_20,TCPWM_1_TR_ALL_CNT_IN_21,TCPWM_1_TR_ALL_CNT_IN_22,TCPWM_1_TR_ALL_CNT_IN_23,TCPWM_1_TR_ALL_CNT_IN_24,TCPWM_1_TR_ALL_CNT_IN_25,TCPWM_1_TR_ALL_CNT_IN_26,TCPWM_1_TR_ALL_CNT_IN_27,TCPWM_1_TR_ALL_CNT_IN_28,TCPWM_1_TR_ALL_CNT_IN_29,TCPWM_1_TR_ALL_CNT_IN_30,TCPWM_1_TR_ALL_CNT_IN_31,TCPWM_1_TR_ALL_CNT_IN_32,TCPWM_1_TR_ALL_CNT_IN_33,TCPWM_1_TR_ALL_CNT_IN_34,TCPWM_1_TR_ALL_CNT_IN_35,TCPWM_1_TR_ALL_CNT_IN_36,TCPWM_1_TR_ALL_CNT_IN_37,TCPWM_1_TR_ALL_CNT_IN_38,TCPWM_1_TR_ALL_CNT_IN_39,TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.FROM.TR_GROUP.10.OUTPUT.signals:TCPWM_1_TR_DEBUG_FREEZE
TCPWM.1.trigg.FROM.TR_GROUP.11.OUTPUT.signals:TCPWM_1_TR_DEBUG_FREEZE
TCPWM.1.trigg.FROM.TR_GROUP.12.OUTPUT.signals:TCPWM_1_TR_DEBUG_FREEZE
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.0.signal:TCPWM_1_TR_ALL_CNT_IN_0
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.1.signal:TCPWM_1_TR_ALL_CNT_IN_1
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.2.signal:TCPWM_1_TR_ALL_CNT_IN_2
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.3.signal:TCPWM_1_TR_ALL_CNT_IN_3
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.4.signal:TCPWM_1_TR_ALL_CNT_IN_4
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.5.signal:TCPWM_1_TR_ALL_CNT_IN_5
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.6.signal:TCPWM_1_TR_ALL_CNT_IN_6
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.7.signal:TCPWM_1_TR_ALL_CNT_IN_7
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.8.signal:TCPWM_1_TR_ALL_CNT_IN_8
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.9.signal:TCPWM_1_TR_ALL_CNT_IN_9
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.10.signal:TCPWM_1_TR_ALL_CNT_IN_10
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.11.signal:TCPWM_1_TR_ALL_CNT_IN_11
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.12.signal:TCPWM_1_TR_ALL_CNT_IN_12
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.13.signal:TCPWM_1_TR_ALL_CNT_IN_13
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.14.signal:TCPWM_1_TR_ALL_CNT_IN_14
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.15.signal:TCPWM_1_TR_ALL_CNT_IN_15
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.16.signal:TCPWM_1_TR_ALL_CNT_IN_16
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.17.signal:TCPWM_1_TR_ALL_CNT_IN_17
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.18.signal:TCPWM_1_TR_ALL_CNT_IN_18
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.19.signal:TCPWM_1_TR_ALL_CNT_IN_19
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.20.signal:TCPWM_1_TR_ALL_CNT_IN_20
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.21.signal:TCPWM_1_TR_ALL_CNT_IN_21
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.22.signal:TCPWM_1_TR_ALL_CNT_IN_22
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.23.signal:TCPWM_1_TR_ALL_CNT_IN_23
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.24.signal:TCPWM_1_TR_ALL_CNT_IN_24
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.25.signal:TCPWM_1_TR_ALL_CNT_IN_25
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.26.signal:TCPWM_1_TR_ALL_CNT_IN_26
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.27.signal:TCPWM_1_TR_ALL_CNT_IN_27
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.28.signal:TCPWM_1_TR_ALL_CNT_IN_28
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.29.signal:TCPWM_1_TR_ALL_CNT_IN_29
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.30.signal:TCPWM_1_TR_ALL_CNT_IN_30
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.31.signal:TCPWM_1_TR_ALL_CNT_IN_31
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.32.signal:TCPWM_1_TR_ALL_CNT_IN_32
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.33.signal:TCPWM_1_TR_ALL_CNT_IN_33
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.34.signal:TCPWM_1_TR_ALL_CNT_IN_34
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.35.signal:TCPWM_1_TR_ALL_CNT_IN_35
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.36.signal:TCPWM_1_TR_ALL_CNT_IN_36
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.37.signal:TCPWM_1_TR_ALL_CNT_IN_37
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.38.signal:TCPWM_1_TR_ALL_CNT_IN_38
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.39.signal:TCPWM_1_TR_ALL_CNT_IN_39
TCPWM.1.trigg.INPUT.TR_ALL_CNT_IN.40.signal:TCPWM_1_TR_ALL_CNT_IN_40
TCPWM.1.trigg.INPUT.TR_DEBUG_FREEZE.signal:TCPWM_1_TR_DEBUG_FREEZE
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.2.signal:TCPWM_1_TR_ONE_CNT_IN_2
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.5.signal:TCPWM_1_TR_ONE_CNT_IN_5
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.8.signal:TCPWM_1_TR_ONE_CNT_IN_8
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.11.signal:TCPWM_1_TR_ONE_CNT_IN_11
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.14.signal:TCPWM_1_TR_ONE_CNT_IN_14
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.17.signal:TCPWM_1_TR_ONE_CNT_IN_17
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.20.signal:TCPWM_1_TR_ONE_CNT_IN_20
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.23.signal:TCPWM_1_TR_ONE_CNT_IN_23
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.26.signal:TCPWM_1_TR_ONE_CNT_IN_26
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.29.signal:TCPWM_1_TR_ONE_CNT_IN_29
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.32.signal:TCPWM_1_TR_ONE_CNT_IN_32
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.35.signal:TCPWM_1_TR_ONE_CNT_IN_35
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.38.signal:TCPWM_1_TR_ONE_CNT_IN_38
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.41.signal:TCPWM_1_TR_ONE_CNT_IN_41
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.44.signal:TCPWM_1_TR_ONE_CNT_IN_44
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.47.signal:TCPWM_1_TR_ONE_CNT_IN_47
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.50.signal:TCPWM_1_TR_ONE_CNT_IN_50
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.53.signal:TCPWM_1_TR_ONE_CNT_IN_53
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.56.signal:TCPWM_1_TR_ONE_CNT_IN_56
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.59.signal:TCPWM_1_TR_ONE_CNT_IN_59
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.62.signal:TCPWM_1_TR_ONE_CNT_IN_62
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.65.signal:TCPWM_1_TR_ONE_CNT_IN_65
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.68.signal:TCPWM_1_TR_ONE_CNT_IN_68
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.71.signal:TCPWM_1_TR_ONE_CNT_IN_71
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.74.signal:TCPWM_1_TR_ONE_CNT_IN_74
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.77.signal:TCPWM_1_TR_ONE_CNT_IN_77
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.80.signal:TCPWM_1_TR_ONE_CNT_IN_80
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.83.signal:TCPWM_1_TR_ONE_CNT_IN_83
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.86.signal:TCPWM_1_TR_ONE_CNT_IN_86
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.89.signal:TCPWM_1_TR_ONE_CNT_IN_89
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.92.signal:TCPWM_1_TR_ONE_CNT_IN_92
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.95.signal:TCPWM_1_TR_ONE_CNT_IN_95
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.98.signal:TCPWM_1_TR_ONE_CNT_IN_98
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.101.signal:TCPWM_1_TR_ONE_CNT_IN_101
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.104.signal:TCPWM_1_TR_ONE_CNT_IN_104
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.107.signal:TCPWM_1_TR_ONE_CNT_IN_107
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.110.signal:TCPWM_1_TR_ONE_CNT_IN_110
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.113.signal:TCPWM_1_TR_ONE_CNT_IN_113
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.116.signal:TCPWM_1_TR_ONE_CNT_IN_116
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.119.signal:TCPWM_1_TR_ONE_CNT_IN_119
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.122.signal:TCPWM_1_TR_ONE_CNT_IN_122
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.125.signal:TCPWM_1_TR_ONE_CNT_IN_125
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.128.signal:TCPWM_1_TR_ONE_CNT_IN_128
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.131.signal:TCPWM_1_TR_ONE_CNT_IN_131
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.134.signal:TCPWM_1_TR_ONE_CNT_IN_134
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.137.signal:TCPWM_1_TR_ONE_CNT_IN_137
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.140.signal:TCPWM_1_TR_ONE_CNT_IN_140
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.143.signal:TCPWM_1_TR_ONE_CNT_IN_143
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.146.signal:TCPWM_1_TR_ONE_CNT_IN_146
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.149.signal:TCPWM_1_TR_ONE_CNT_IN_149
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.152.signal:TCPWM_1_TR_ONE_CNT_IN_152
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.155.signal:TCPWM_1_TR_ONE_CNT_IN_155
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.158.signal:TCPWM_1_TR_ONE_CNT_IN_158
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.161.signal:TCPWM_1_TR_ONE_CNT_IN_161
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.164.signal:TCPWM_1_TR_ONE_CNT_IN_164
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.167.signal:TCPWM_1_TR_ONE_CNT_IN_167
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.170.signal:TCPWM_1_TR_ONE_CNT_IN_170
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.173.signal:TCPWM_1_TR_ONE_CNT_IN_173
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.176.signal:TCPWM_1_TR_ONE_CNT_IN_176
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.179.signal:TCPWM_1_TR_ONE_CNT_IN_179
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.182.signal:TCPWM_1_TR_ONE_CNT_IN_182
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.185.signal:TCPWM_1_TR_ONE_CNT_IN_185
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.188.signal:TCPWM_1_TR_ONE_CNT_IN_188
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.191.signal:TCPWM_1_TR_ONE_CNT_IN_191
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.194.signal:TCPWM_1_TR_ONE_CNT_IN_194
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.197.signal:TCPWM_1_TR_ONE_CNT_IN_197
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.200.signal:TCPWM_1_TR_ONE_CNT_IN_200
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.203.signal:TCPWM_1_TR_ONE_CNT_IN_203
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.206.signal:TCPWM_1_TR_ONE_CNT_IN_206
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.209.signal:TCPWM_1_TR_ONE_CNT_IN_209
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.212.signal:TCPWM_1_TR_ONE_CNT_IN_212
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.215.signal:TCPWM_1_TR_ONE_CNT_IN_215
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.218.signal:TCPWM_1_TR_ONE_CNT_IN_218
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.221.signal:TCPWM_1_TR_ONE_CNT_IN_221
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.224.signal:TCPWM_1_TR_ONE_CNT_IN_224
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.227.signal:TCPWM_1_TR_ONE_CNT_IN_227
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.230.signal:TCPWM_1_TR_ONE_CNT_IN_230
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.233.signal:TCPWM_1_TR_ONE_CNT_IN_233
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.236.signal:TCPWM_1_TR_ONE_CNT_IN_236
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.239.signal:TCPWM_1_TR_ONE_CNT_IN_239
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.242.signal:TCPWM_1_TR_ONE_CNT_IN_242
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.245.signal:TCPWM_1_TR_ONE_CNT_IN_245
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.248.signal:TCPWM_1_TR_ONE_CNT_IN_248
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.251.signal:TCPWM_1_TR_ONE_CNT_IN_251
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.770.signal:TCPWM_1_TR_ONE_CNT_IN_770
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.773.signal:TCPWM_1_TR_ONE_CNT_IN_773
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.776.signal:TCPWM_1_TR_ONE_CNT_IN_776
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.779.signal:TCPWM_1_TR_ONE_CNT_IN_779
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.782.signal:TCPWM_1_TR_ONE_CNT_IN_782
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.785.signal:TCPWM_1_TR_ONE_CNT_IN_785
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.788.signal:TCPWM_1_TR_ONE_CNT_IN_788
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.791.signal:TCPWM_1_TR_ONE_CNT_IN_791
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.794.signal:TCPWM_1_TR_ONE_CNT_IN_794
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.797.signal:TCPWM_1_TR_ONE_CNT_IN_797
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.800.signal:TCPWM_1_TR_ONE_CNT_IN_800
TCPWM.1.trigg.INPUT.TR_ONE_CNT_IN.803.signal:TCPWM_1_TR_ONE_CNT_IN_803
TCPWM.1.trigg.OUTPUT.TR_OUT0.0.signal:TCPWM_1_TR_OUT0_0
TCPWM.1.trigg.OUTPUT.TR_OUT0.1.signal:TCPWM_1_TR_OUT0_1
TCPWM.1.trigg.OUTPUT.TR_OUT0.2.signal:TCPWM_1_TR_OUT0_2
TCPWM.1.trigg.OUTPUT.TR_OUT0.3.signal:TCPWM_1_TR_OUT0_3
TCPWM.1.trigg.OUTPUT.TR_OUT0.4.signal:TCPWM_1_TR_OUT0_4
TCPWM.1.trigg.OUTPUT.TR_OUT0.5.signal:TCPWM_1_TR_OUT0_5
TCPWM.1.trigg.OUTPUT.TR_OUT0.6.signal:TCPWM_1_TR_OUT0_6
TCPWM.1.trigg.OUTPUT.TR_OUT0.7.signal:TCPWM_1_TR_OUT0_7
TCPWM.1.trigg.OUTPUT.TR_OUT0.8.signal:TCPWM_1_TR_OUT0_8
TCPWM.1.trigg.OUTPUT.TR_OUT0.9.signal:TCPWM_1_TR_OUT0_9
TCPWM.1.trigg.OUTPUT.TR_OUT0.10.signal:TCPWM_1_TR_OUT0_10
TCPWM.1.trigg.OUTPUT.TR_OUT0.11.signal:TCPWM_1_TR_OUT0_11
TCPWM.1.trigg.OUTPUT.TR_OUT0.12.signal:TCPWM_1_TR_OUT0_12
TCPWM.1.trigg.OUTPUT.TR_OUT0.13.signal:TCPWM_1_TR_OUT0_13
TCPWM.1.trigg.OUTPUT.TR_OUT0.14.signal:TCPWM_1_TR_OUT0_14
TCPWM.1.trigg.OUTPUT.TR_OUT0.15.signal:TCPWM_1_TR_OUT0_15
TCPWM.1.trigg.OUTPUT.TR_OUT0.16.signal:TCPWM_1_TR_OUT0_16
TCPWM.1.trigg.OUTPUT.TR_OUT0.17.signal:TCPWM_1_TR_OUT0_17
TCPWM.1.trigg.OUTPUT.TR_OUT0.18.signal:TCPWM_1_TR_OUT0_18
TCPWM.1.trigg.OUTPUT.TR_OUT0.19.signal:TCPWM_1_TR_OUT0_19
TCPWM.1.trigg.OUTPUT.TR_OUT0.20.signal:TCPWM_1_TR_OUT0_20
TCPWM.1.trigg.OUTPUT.TR_OUT0.21.signal:TCPWM_1_TR_OUT0_21
TCPWM.1.trigg.OUTPUT.TR_OUT0.22.signal:TCPWM_1_TR_OUT0_22
TCPWM.1.trigg.OUTPUT.TR_OUT0.23.signal:TCPWM_1_TR_OUT0_23
TCPWM.1.trigg.OUTPUT.TR_OUT0.24.signal:TCPWM_1_TR_OUT0_24
TCPWM.1.trigg.OUTPUT.TR_OUT0.25.signal:TCPWM_1_TR_OUT0_25
TCPWM.1.trigg.OUTPUT.TR_OUT0.26.signal:TCPWM_1_TR_OUT0_26
TCPWM.1.trigg.OUTPUT.TR_OUT0.27.signal:TCPWM_1_TR_OUT0_27
TCPWM.1.trigg.OUTPUT.TR_OUT0.28.signal:TCPWM_1_TR_OUT0_28
TCPWM.1.trigg.OUTPUT.TR_OUT0.29.signal:TCPWM_1_TR_OUT0_29
TCPWM.1.trigg.OUTPUT.TR_OUT0.30.signal:TCPWM_1_TR_OUT0_30
TCPWM.1.trigg.OUTPUT.TR_OUT0.31.signal:TCPWM_1_TR_OUT0_31
TCPWM.1.trigg.OUTPUT.TR_OUT0.32.signal:TCPWM_1_TR_OUT0_32
TCPWM.1.trigg.OUTPUT.TR_OUT0.33.signal:TCPWM_1_TR_OUT0_33
TCPWM.1.trigg.OUTPUT.TR_OUT0.34.signal:TCPWM_1_TR_OUT0_34
TCPWM.1.trigg.OUTPUT.TR_OUT0.35.signal:TCPWM_1_TR_OUT0_35
TCPWM.1.trigg.OUTPUT.TR_OUT0.36.signal:TCPWM_1_TR_OUT0_36
TCPWM.1.trigg.OUTPUT.TR_OUT0.37.signal:TCPWM_1_TR_OUT0_37
TCPWM.1.trigg.OUTPUT.TR_OUT0.38.signal:TCPWM_1_TR_OUT0_38
TCPWM.1.trigg.OUTPUT.TR_OUT0.39.signal:TCPWM_1_TR_OUT0_39
TCPWM.1.trigg.OUTPUT.TR_OUT0.40.signal:TCPWM_1_TR_OUT0_40
TCPWM.1.trigg.OUTPUT.TR_OUT0.41.signal:TCPWM_1_TR_OUT0_41
TCPWM.1.trigg.OUTPUT.TR_OUT0.42.signal:TCPWM_1_TR_OUT0_42
TCPWM.1.trigg.OUTPUT.TR_OUT0.43.signal:TCPWM_1_TR_OUT0_43
TCPWM.1.trigg.OUTPUT.TR_OUT0.44.signal:TCPWM_1_TR_OUT0_44
TCPWM.1.trigg.OUTPUT.TR_OUT0.45.signal:TCPWM_1_TR_OUT0_45
TCPWM.1.trigg.OUTPUT.TR_OUT0.46.signal:TCPWM_1_TR_OUT0_46
TCPWM.1.trigg.OUTPUT.TR_OUT0.47.signal:TCPWM_1_TR_OUT0_47
TCPWM.1.trigg.OUTPUT.TR_OUT0.48.signal:TCPWM_1_TR_OUT0_48
TCPWM.1.trigg.OUTPUT.TR_OUT0.49.signal:TCPWM_1_TR_OUT0_49
TCPWM.1.trigg.OUTPUT.TR_OUT0.50.signal:TCPWM_1_TR_OUT0_50
TCPWM.1.trigg.OUTPUT.TR_OUT0.51.signal:TCPWM_1_TR_OUT0_51
TCPWM.1.trigg.OUTPUT.TR_OUT0.52.signal:TCPWM_1_TR_OUT0_52
TCPWM.1.trigg.OUTPUT.TR_OUT0.53.signal:TCPWM_1_TR_OUT0_53
TCPWM.1.trigg.OUTPUT.TR_OUT0.54.signal:TCPWM_1_TR_OUT0_54
TCPWM.1.trigg.OUTPUT.TR_OUT0.55.signal:TCPWM_1_TR_OUT0_55
TCPWM.1.trigg.OUTPUT.TR_OUT0.56.signal:TCPWM_1_TR_OUT0_56
TCPWM.1.trigg.OUTPUT.TR_OUT0.57.signal:TCPWM_1_TR_OUT0_57
TCPWM.1.trigg.OUTPUT.TR_OUT0.58.signal:TCPWM_1_TR_OUT0_58
TCPWM.1.trigg.OUTPUT.TR_OUT0.59.signal:TCPWM_1_TR_OUT0_59
TCPWM.1.trigg.OUTPUT.TR_OUT0.60.signal:TCPWM_1_TR_OUT0_60
TCPWM.1.trigg.OUTPUT.TR_OUT0.61.signal:TCPWM_1_TR_OUT0_61
TCPWM.1.trigg.OUTPUT.TR_OUT0.62.signal:TCPWM_1_TR_OUT0_62
TCPWM.1.trigg.OUTPUT.TR_OUT0.63.signal:TCPWM_1_TR_OUT0_63
TCPWM.1.trigg.OUTPUT.TR_OUT0.64.signal:TCPWM_1_TR_OUT0_64
TCPWM.1.trigg.OUTPUT.TR_OUT0.65.signal:TCPWM_1_TR_OUT0_65
TCPWM.1.trigg.OUTPUT.TR_OUT0.66.signal:TCPWM_1_TR_OUT0_66
TCPWM.1.trigg.OUTPUT.TR_OUT0.67.signal:TCPWM_1_TR_OUT0_67
TCPWM.1.trigg.OUTPUT.TR_OUT0.68.signal:TCPWM_1_TR_OUT0_68
TCPWM.1.trigg.OUTPUT.TR_OUT0.69.signal:TCPWM_1_TR_OUT0_69
TCPWM.1.trigg.OUTPUT.TR_OUT0.70.signal:TCPWM_1_TR_OUT0_70
TCPWM.1.trigg.OUTPUT.TR_OUT0.71.signal:TCPWM_1_TR_OUT0_71
TCPWM.1.trigg.OUTPUT.TR_OUT0.72.signal:TCPWM_1_TR_OUT0_72
TCPWM.1.trigg.OUTPUT.TR_OUT0.73.signal:TCPWM_1_TR_OUT0_73
TCPWM.1.trigg.OUTPUT.TR_OUT0.74.signal:TCPWM_1_TR_OUT0_74
TCPWM.1.trigg.OUTPUT.TR_OUT0.75.signal:TCPWM_1_TR_OUT0_75
TCPWM.1.trigg.OUTPUT.TR_OUT0.76.signal:TCPWM_1_TR_OUT0_76
TCPWM.1.trigg.OUTPUT.TR_OUT0.77.signal:TCPWM_1_TR_OUT0_77
TCPWM.1.trigg.OUTPUT.TR_OUT0.78.signal:TCPWM_1_TR_OUT0_78
TCPWM.1.trigg.OUTPUT.TR_OUT0.79.signal:TCPWM_1_TR_OUT0_79
TCPWM.1.trigg.OUTPUT.TR_OUT0.80.signal:TCPWM_1_TR_OUT0_80
TCPWM.1.trigg.OUTPUT.TR_OUT0.81.signal:TCPWM_1_TR_OUT0_81
TCPWM.1.trigg.OUTPUT.TR_OUT0.82.signal:TCPWM_1_TR_OUT0_82
TCPWM.1.trigg.OUTPUT.TR_OUT0.83.signal:TCPWM_1_TR_OUT0_83
TCPWM.1.trigg.OUTPUT.TR_OUT0.256.signal:TCPWM_1_TR_OUT0_256
TCPWM.1.trigg.OUTPUT.TR_OUT0.257.signal:TCPWM_1_TR_OUT0_257
TCPWM.1.trigg.OUTPUT.TR_OUT0.258.signal:TCPWM_1_TR_OUT0_258
TCPWM.1.trigg.OUTPUT.TR_OUT0.259.signal:TCPWM_1_TR_OUT0_259
TCPWM.1.trigg.OUTPUT.TR_OUT0.260.signal:TCPWM_1_TR_OUT0_260
TCPWM.1.trigg.OUTPUT.TR_OUT0.261.signal:TCPWM_1_TR_OUT0_261
TCPWM.1.trigg.OUTPUT.TR_OUT0.262.signal:TCPWM_1_TR_OUT0_262
TCPWM.1.trigg.OUTPUT.TR_OUT0.263.signal:TCPWM_1_TR_OUT0_263
TCPWM.1.trigg.OUTPUT.TR_OUT0.264.signal:TCPWM_1_TR_OUT0_264
TCPWM.1.trigg.OUTPUT.TR_OUT0.265.signal:TCPWM_1_TR_OUT0_265
TCPWM.1.trigg.OUTPUT.TR_OUT0.266.signal:TCPWM_1_TR_OUT0_266
TCPWM.1.trigg.OUTPUT.TR_OUT0.267.signal:TCPWM_1_TR_OUT0_267
TCPWM.1.trigg.OUTPUT.TR_OUT0.512.signal:TCPWM_1_TR_OUT0_512
TCPWM.1.trigg.OUTPUT.TR_OUT0.513.signal:TCPWM_1_TR_OUT0_513
TCPWM.1.trigg.OUTPUT.TR_OUT0.514.signal:TCPWM_1_TR_OUT0_514
TCPWM.1.trigg.OUTPUT.TR_OUT0.515.signal:TCPWM_1_TR_OUT0_515
TCPWM.1.trigg.OUTPUT.TR_OUT0.516.signal:TCPWM_1_TR_OUT0_516
TCPWM.1.trigg.OUTPUT.TR_OUT0.517.signal:TCPWM_1_TR_OUT0_517
TCPWM.1.trigg.OUTPUT.TR_OUT0.518.signal:TCPWM_1_TR_OUT0_518
TCPWM.1.trigg.OUTPUT.TR_OUT0.519.signal:TCPWM_1_TR_OUT0_519
TCPWM.1.trigg.OUTPUT.TR_OUT0.520.signal:TCPWM_1_TR_OUT0_520
TCPWM.1.trigg.OUTPUT.TR_OUT0.521.signal:TCPWM_1_TR_OUT0_521
TCPWM.1.trigg.OUTPUT.TR_OUT0.522.signal:TCPWM_1_TR_OUT0_522
TCPWM.1.trigg.OUTPUT.TR_OUT0.523.signal:TCPWM_1_TR_OUT0_523
TCPWM.1.trigg.OUTPUT.TR_OUT0.524.signal:TCPWM_1_TR_OUT0_524
TCPWM.1.trigg.OUTPUT.TR_OUT1.0.signal:TCPWM_1_TR_OUT1_0
TCPWM.1.trigg.OUTPUT.TR_OUT1.1.signal:TCPWM_1_TR_OUT1_1
TCPWM.1.trigg.OUTPUT.TR_OUT1.2.signal:TCPWM_1_TR_OUT1_2
TCPWM.1.trigg.OUTPUT.TR_OUT1.3.signal:TCPWM_1_TR_OUT1_3
TCPWM.1.trigg.OUTPUT.TR_OUT1.4.signal:TCPWM_1_TR_OUT1_4
TCPWM.1.trigg.OUTPUT.TR_OUT1.5.signal:TCPWM_1_TR_OUT1_5
TCPWM.1.trigg.OUTPUT.TR_OUT1.6.signal:TCPWM_1_TR_OUT1_6
TCPWM.1.trigg.OUTPUT.TR_OUT1.7.signal:TCPWM_1_TR_OUT1_7
TCPWM.1.trigg.OUTPUT.TR_OUT1.8.signal:TCPWM_1_TR_OUT1_8
TCPWM.1.trigg.OUTPUT.TR_OUT1.9.signal:TCPWM_1_TR_OUT1_9
TCPWM.1.trigg.OUTPUT.TR_OUT1.10.signal:TCPWM_1_TR_OUT1_10
TCPWM.1.trigg.OUTPUT.TR_OUT1.11.signal:TCPWM_1_TR_OUT1_11
TCPWM.1.trigg.OUTPUT.TR_OUT1.12.signal:TCPWM_1_TR_OUT1_12
TCPWM.1.trigg.OUTPUT.TR_OUT1.13.signal:TCPWM_1_TR_OUT1_13
TCPWM.1.trigg.OUTPUT.TR_OUT1.14.signal:TCPWM_1_TR_OUT1_14
TCPWM.1.trigg.OUTPUT.TR_OUT1.15.signal:TCPWM_1_TR_OUT1_15
TCPWM.1.trigg.OUTPUT.TR_OUT1.16.signal:TCPWM_1_TR_OUT1_16
TCPWM.1.trigg.OUTPUT.TR_OUT1.17.signal:TCPWM_1_TR_OUT1_17
TCPWM.1.trigg.OUTPUT.TR_OUT1.18.signal:TCPWM_1_TR_OUT1_18
TCPWM.1.trigg.OUTPUT.TR_OUT1.19.signal:TCPWM_1_TR_OUT1_19
TCPWM.1.trigg.OUTPUT.TR_OUT1.20.signal:TCPWM_1_TR_OUT1_20
TCPWM.1.trigg.OUTPUT.TR_OUT1.21.signal:TCPWM_1_TR_OUT1_21
TCPWM.1.trigg.OUTPUT.TR_OUT1.22.signal:TCPWM_1_TR_OUT1_22
TCPWM.1.trigg.OUTPUT.TR_OUT1.23.signal:TCPWM_1_TR_OUT1_23
TCPWM.1.trigg.OUTPUT.TR_OUT1.24.signal:TCPWM_1_TR_OUT1_24
TCPWM.1.trigg.OUTPUT.TR_OUT1.25.signal:TCPWM_1_TR_OUT1_25
TCPWM.1.trigg.OUTPUT.TR_OUT1.26.signal:TCPWM_1_TR_OUT1_26
TCPWM.1.trigg.OUTPUT.TR_OUT1.27.signal:TCPWM_1_TR_OUT1_27
TCPWM.1.trigg.OUTPUT.TR_OUT1.28.signal:TCPWM_1_TR_OUT1_28
TCPWM.1.trigg.OUTPUT.TR_OUT1.29.signal:TCPWM_1_TR_OUT1_29
TCPWM.1.trigg.OUTPUT.TR_OUT1.30.signal:TCPWM_1_TR_OUT1_30
TCPWM.1.trigg.OUTPUT.TR_OUT1.31.signal:TCPWM_1_TR_OUT1_31
TCPWM.1.trigg.OUTPUT.TR_OUT1.32.signal:TCPWM_1_TR_OUT1_32
TCPWM.1.trigg.OUTPUT.TR_OUT1.33.signal:TCPWM_1_TR_OUT1_33
TCPWM.1.trigg.OUTPUT.TR_OUT1.34.signal:TCPWM_1_TR_OUT1_34
TCPWM.1.trigg.OUTPUT.TR_OUT1.35.signal:TCPWM_1_TR_OUT1_35
TCPWM.1.trigg.OUTPUT.TR_OUT1.36.signal:TCPWM_1_TR_OUT1_36
TCPWM.1.trigg.OUTPUT.TR_OUT1.37.signal:TCPWM_1_TR_OUT1_37
TCPWM.1.trigg.OUTPUT.TR_OUT1.38.signal:TCPWM_1_TR_OUT1_38
TCPWM.1.trigg.OUTPUT.TR_OUT1.39.signal:TCPWM_1_TR_OUT1_39
TCPWM.1.trigg.OUTPUT.TR_OUT1.40.signal:TCPWM_1_TR_OUT1_40
TCPWM.1.trigg.OUTPUT.TR_OUT1.41.signal:TCPWM_1_TR_OUT1_41
TCPWM.1.trigg.OUTPUT.TR_OUT1.42.signal:TCPWM_1_TR_OUT1_42
TCPWM.1.trigg.OUTPUT.TR_OUT1.43.signal:TCPWM_1_TR_OUT1_43
TCPWM.1.trigg.OUTPUT.TR_OUT1.44.signal:TCPWM_1_TR_OUT1_44
TCPWM.1.trigg.OUTPUT.TR_OUT1.45.signal:TCPWM_1_TR_OUT1_45
TCPWM.1.trigg.OUTPUT.TR_OUT1.46.signal:TCPWM_1_TR_OUT1_46
TCPWM.1.trigg.OUTPUT.TR_OUT1.47.signal:TCPWM_1_TR_OUT1_47
TCPWM.1.trigg.OUTPUT.TR_OUT1.48.signal:TCPWM_1_TR_OUT1_48
TCPWM.1.trigg.OUTPUT.TR_OUT1.49.signal:TCPWM_1_TR_OUT1_49
TCPWM.1.trigg.OUTPUT.TR_OUT1.50.signal:TCPWM_1_TR_OUT1_50
TCPWM.1.trigg.OUTPUT.TR_OUT1.51.signal:TCPWM_1_TR_OUT1_51
TCPWM.1.trigg.OUTPUT.TR_OUT1.52.signal:TCPWM_1_TR_OUT1_52
TCPWM.1.trigg.OUTPUT.TR_OUT1.53.signal:TCPWM_1_TR_OUT1_53
TCPWM.1.trigg.OUTPUT.TR_OUT1.54.signal:TCPWM_1_TR_OUT1_54
TCPWM.1.trigg.OUTPUT.TR_OUT1.55.signal:TCPWM_1_TR_OUT1_55
TCPWM.1.trigg.OUTPUT.TR_OUT1.56.signal:TCPWM_1_TR_OUT1_56
TCPWM.1.trigg.OUTPUT.TR_OUT1.57.signal:TCPWM_1_TR_OUT1_57
TCPWM.1.trigg.OUTPUT.TR_OUT1.58.signal:TCPWM_1_TR_OUT1_58
TCPWM.1.trigg.OUTPUT.TR_OUT1.59.signal:TCPWM_1_TR_OUT1_59
TCPWM.1.trigg.OUTPUT.TR_OUT1.60.signal:TCPWM_1_TR_OUT1_60
TCPWM.1.trigg.OUTPUT.TR_OUT1.61.signal:TCPWM_1_TR_OUT1_61
TCPWM.1.trigg.OUTPUT.TR_OUT1.62.signal:TCPWM_1_TR_OUT1_62
TCPWM.1.trigg.OUTPUT.TR_OUT1.63.signal:TCPWM_1_TR_OUT1_63
TCPWM.1.trigg.OUTPUT.TR_OUT1.64.signal:TCPWM_1_TR_OUT1_64
TCPWM.1.trigg.OUTPUT.TR_OUT1.65.signal:TCPWM_1_TR_OUT1_65
TCPWM.1.trigg.OUTPUT.TR_OUT1.66.signal:TCPWM_1_TR_OUT1_66
TCPWM.1.trigg.OUTPUT.TR_OUT1.67.signal:TCPWM_1_TR_OUT1_67
TCPWM.1.trigg.OUTPUT.TR_OUT1.68.signal:TCPWM_1_TR_OUT1_68
TCPWM.1.trigg.OUTPUT.TR_OUT1.69.signal:TCPWM_1_TR_OUT1_69
TCPWM.1.trigg.OUTPUT.TR_OUT1.70.signal:TCPWM_1_TR_OUT1_70
TCPWM.1.trigg.OUTPUT.TR_OUT1.71.signal:TCPWM_1_TR_OUT1_71
TCPWM.1.trigg.OUTPUT.TR_OUT1.72.signal:TCPWM_1_TR_OUT1_72
TCPWM.1.trigg.OUTPUT.TR_OUT1.73.signal:TCPWM_1_TR_OUT1_73
TCPWM.1.trigg.OUTPUT.TR_OUT1.74.signal:TCPWM_1_TR_OUT1_74
TCPWM.1.trigg.OUTPUT.TR_OUT1.75.signal:TCPWM_1_TR_OUT1_75
TCPWM.1.trigg.OUTPUT.TR_OUT1.76.signal:TCPWM_1_TR_OUT1_76
TCPWM.1.trigg.OUTPUT.TR_OUT1.77.signal:TCPWM_1_TR_OUT1_77
TCPWM.1.trigg.OUTPUT.TR_OUT1.78.signal:TCPWM_1_TR_OUT1_78
TCPWM.1.trigg.OUTPUT.TR_OUT1.79.signal:TCPWM_1_TR_OUT1_79
TCPWM.1.trigg.OUTPUT.TR_OUT1.80.signal:TCPWM_1_TR_OUT1_80
TCPWM.1.trigg.OUTPUT.TR_OUT1.81.signal:TCPWM_1_TR_OUT1_81
TCPWM.1.trigg.OUTPUT.TR_OUT1.82.signal:TCPWM_1_TR_OUT1_82
TCPWM.1.trigg.OUTPUT.TR_OUT1.83.signal:TCPWM_1_TR_OUT1_83
TCPWM.1.trigg.OUTPUT.TR_OUT1.256.signal:TCPWM_1_TR_OUT1_256
TCPWM.1.trigg.OUTPUT.TR_OUT1.257.signal:TCPWM_1_TR_OUT1_257
TCPWM.1.trigg.OUTPUT.TR_OUT1.258.signal:TCPWM_1_TR_OUT1_258
TCPWM.1.trigg.OUTPUT.TR_OUT1.259.signal:TCPWM_1_TR_OUT1_259
TCPWM.1.trigg.OUTPUT.TR_OUT1.260.signal:TCPWM_1_TR_OUT1_260
TCPWM.1.trigg.OUTPUT.TR_OUT1.261.signal:TCPWM_1_TR_OUT1_261
TCPWM.1.trigg.OUTPUT.TR_OUT1.262.signal:TCPWM_1_TR_OUT1_262
TCPWM.1.trigg.OUTPUT.TR_OUT1.263.signal:TCPWM_1_TR_OUT1_263
TCPWM.1.trigg.OUTPUT.TR_OUT1.264.signal:TCPWM_1_TR_OUT1_264
TCPWM.1.trigg.OUTPUT.TR_OUT1.265.signal:TCPWM_1_TR_OUT1_265
TCPWM.1.trigg.OUTPUT.TR_OUT1.266.signal:TCPWM_1_TR_OUT1_266
TCPWM.1.trigg.OUTPUT.TR_OUT1.267.signal:TCPWM_1_TR_OUT1_267
TCPWM.1.trigg.OUTPUT.TR_OUT1.512.signal:TCPWM_1_TR_OUT1_512
TCPWM.1.trigg.OUTPUT.TR_OUT1.513.signal:TCPWM_1_TR_OUT1_513
TCPWM.1.trigg.OUTPUT.TR_OUT1.514.signal:TCPWM_1_TR_OUT1_514
TCPWM.1.trigg.OUTPUT.TR_OUT1.515.signal:TCPWM_1_TR_OUT1_515
TCPWM.1.trigg.OUTPUT.TR_OUT1.516.signal:TCPWM_1_TR_OUT1_516
TCPWM.1.trigg.OUTPUT.TR_OUT1.517.signal:TCPWM_1_TR_OUT1_517
TCPWM.1.trigg.OUTPUT.TR_OUT1.518.signal:TCPWM_1_TR_OUT1_518
TCPWM.1.trigg.OUTPUT.TR_OUT1.519.signal:TCPWM_1_TR_OUT1_519
TCPWM.1.trigg.OUTPUT.TR_OUT1.520.signal:TCPWM_1_TR_OUT1_520
TCPWM.1.trigg.OUTPUT.TR_OUT1.521.signal:TCPWM_1_TR_OUT1_521
TCPWM.1.trigg.OUTPUT.TR_OUT1.522.signal:TCPWM_1_TR_OUT1_522
TCPWM.1.trigg.OUTPUT.TR_OUT1.523.signal:TCPWM_1_TR_OUT1_523
TCPWM.1.trigg.OUTPUT.TR_OUT1.524.signal:TCPWM_1_TR_OUT1_524
TCPWM.1.trigg.TO.CPUSS.DW0_TR_IN.signals:TCPWM_1_TR_OUT0_0,TCPWM_1_TR_OUT0_1,TCPWM_1_TR_OUT0_2,TCPWM_1_TR_OUT0_3,TCPWM_1_TR_OUT0_4,TCPWM_1_TR_OUT0_5,TCPWM_1_TR_OUT0_6,TCPWM_1_TR_OUT0_7,TCPWM_1_TR_OUT0_8,TCPWM_1_TR_OUT0_9,TCPWM_1_TR_OUT0_10,TCPWM_1_TR_OUT0_11,TCPWM_1_TR_OUT0_12,TCPWM_1_TR_OUT0_13,TCPWM_1_TR_OUT0_14,TCPWM_1_TR_OUT0_15,TCPWM_1_TR_OUT0_16,TCPWM_1_TR_OUT0_17,TCPWM_1_TR_OUT0_18,TCPWM_1_TR_OUT0_19,TCPWM_1_TR_OUT0_20,TCPWM_1_TR_OUT0_21,TCPWM_1_TR_OUT0_22,TCPWM_1_TR_OUT0_23,TCPWM_1_TR_OUT0_24,TCPWM_1_TR_OUT0_25,TCPWM_1_TR_OUT0_26,TCPWM_1_TR_OUT0_27,TCPWM_1_TR_OUT0_28,TCPWM_1_TR_OUT0_29,TCPWM_1_TR_OUT0_256,TCPWM_1_TR_OUT0_257,TCPWM_1_TR_OUT0_258,TCPWM_1_TR_OUT0_259,TCPWM_1_TR_OUT0_260,TCPWM_1_TR_OUT0_261,TCPWM_1_TR_OUT0_262,TCPWM_1_TR_OUT0_263,TCPWM_1_TR_OUT0_264,TCPWM_1_TR_OUT0_265,TCPWM_1_TR_OUT0_266,TCPWM_1_TR_OUT0_267,TCPWM_1_TR_OUT0_512,TCPWM_1_TR_OUT0_513,TCPWM_1_TR_OUT0_514,TCPWM_1_TR_OUT0_515,TCPWM_1_TR_OUT0_516,TCPWM_1_TR_OUT0_517,TCPWM_1_TR_OUT0_518,TCPWM_1_TR_OUT0_519,TCPWM_1_TR_OUT0_520,TCPWM_1_TR_OUT0_521,TCPWM_1_TR_OUT0_522,TCPWM_1_TR_OUT0_523,TCPWM_1_TR_OUT0_524
TCPWM.1.trigg.TO.CPUSS.DW1_TR_IN.signals:TCPWM_1_TR_OUT0_30,TCPWM_1_TR_OUT0_31,TCPWM_1_TR_OUT0_32,TCPWM_1_TR_OUT0_33,TCPWM_1_TR_OUT0_34,TCPWM_1_TR_OUT0_35,TCPWM_1_TR_OUT0_36,TCPWM_1_TR_OUT0_37,TCPWM_1_TR_OUT0_38,TCPWM_1_TR_OUT0_39,TCPWM_1_TR_OUT0_40,TCPWM_1_TR_OUT0_41,TCPWM_1_TR_OUT0_42,TCPWM_1_TR_OUT0_43,TCPWM_1_TR_OUT0_44,TCPWM_1_TR_OUT0_45,TCPWM_1_TR_OUT0_46,TCPWM_1_TR_OUT0_47,TCPWM_1_TR_OUT0_48,TCPWM_1_TR_OUT0_49,TCPWM_1_TR_OUT0_50,TCPWM_1_TR_OUT0_51,TCPWM_1_TR_OUT0_52,TCPWM_1_TR_OUT0_53,TCPWM_1_TR_OUT0_54,TCPWM_1_TR_OUT0_55,TCPWM_1_TR_OUT0_56,TCPWM_1_TR_OUT0_57,TCPWM_1_TR_OUT0_58,TCPWM_1_TR_OUT0_59,TCPWM_1_TR_OUT0_60,TCPWM_1_TR_OUT0_61,TCPWM_1_TR_OUT0_62,TCPWM_1_TR_OUT0_63,TCPWM_1_TR_OUT0_64,TCPWM_1_TR_OUT0_65,TCPWM_1_TR_OUT0_66,TCPWM_1_TR_OUT0_67,TCPWM_1_TR_OUT0_68,TCPWM_1_TR_OUT0_69,TCPWM_1_TR_OUT0_70,TCPWM_1_TR_OUT0_71,TCPWM_1_TR_OUT0_72,TCPWM_1_TR_OUT0_73,TCPWM_1_TR_OUT0_74,TCPWM_1_TR_OUT0_75,TCPWM_1_TR_OUT0_76,TCPWM_1_TR_OUT0_77,TCPWM_1_TR_OUT0_78,TCPWM_1_TR_OUT0_79,TCPWM_1_TR_OUT0_80,TCPWM_1_TR_OUT0_81,TCPWM_1_TR_OUT0_82,TCPWM_1_TR_OUT0_83
TCPWM.1.trigg.TO.LIN.0.TR_CMD_TX_HEADER.signals:TCPWM_1_TR_OUT0_0,TCPWM_1_TR_OUT0_1,TCPWM_1_TR_OUT0_2,TCPWM_1_TR_OUT0_3,TCPWM_1_TR_OUT0_4,TCPWM_1_TR_OUT0_5,TCPWM_1_TR_OUT0_6,TCPWM_1_TR_OUT0_7,TCPWM_1_TR_OUT0_8,TCPWM_1_TR_OUT0_9,TCPWM_1_TR_OUT0_10,TCPWM_1_TR_OUT0_11,TCPWM_1_TR_OUT0_12,TCPWM_1_TR_OUT0_13,TCPWM_1_TR_OUT0_14,TCPWM_1_TR_OUT0_15,TCPWM_1_TR_OUT0_16,TCPWM_1_TR_OUT0_17,TCPWM_1_TR_OUT0_18,TCPWM_1_TR_OUT0_19
TCPWM.1.trigg.TO.PASS.0.TR_SAR_CH_IN.signals:TCPWM_1_TR_OUT1_0,TCPWM_1_TR_OUT1_1,TCPWM_1_TR_OUT1_2,TCPWM_1_TR_OUT1_3,TCPWM_1_TR_OUT1_4,TCPWM_1_TR_OUT1_5,TCPWM_1_TR_OUT1_6,TCPWM_1_TR_OUT1_7,TCPWM_1_TR_OUT1_8,TCPWM_1_TR_OUT1_9,TCPWM_1_TR_OUT1_10,TCPWM_1_TR_OUT1_11,TCPWM_1_TR_OUT1_12,TCPWM_1_TR_OUT1_13,TCPWM_1_TR_OUT1_14,TCPWM_1_TR_OUT1_15,TCPWM_1_TR_OUT1_16,TCPWM_1_TR_OUT1_17,TCPWM_1_TR_OUT1_18,TCPWM_1_TR_OUT1_19,TCPWM_1_TR_OUT1_20,TCPWM_1_TR_OUT1_21,TCPWM_1_TR_OUT1_22,TCPWM_1_TR_OUT1_23,TCPWM_1_TR_OUT1_24,TCPWM_1_TR_OUT1_25,TCPWM_1_TR_OUT1_26,TCPWM_1_TR_OUT1_27,TCPWM_1_TR_OUT1_28,TCPWM_1_TR_OUT1_29,TCPWM_1_TR_OUT1_30,TCPWM_1_TR_OUT1_31,TCPWM_1_TR_OUT1_32,TCPWM_1_TR_OUT1_33,TCPWM_1_TR_OUT1_34,TCPWM_1_TR_OUT1_35,TCPWM_1_TR_OUT1_36,TCPWM_1_TR_OUT1_37,TCPWM_1_TR_OUT1_38,TCPWM_1_TR_OUT1_39,TCPWM_1_TR_OUT1_40,TCPWM_1_TR_OUT1_41,TCPWM_1_TR_OUT1_42,TCPWM_1_TR_OUT1_43,TCPWM_1_TR_OUT1_44,TCPWM_1_TR_OUT1_45,TCPWM_1_TR_OUT1_46,TCPWM_1_TR_OUT1_47,TCPWM_1_TR_OUT1_48,TCPWM_1_TR_OUT1_49,TCPWM_1_TR_OUT1_50,TCPWM_1_TR_OUT1_51,TCPWM_1_TR_OUT1_52,TCPWM_1_TR_OUT1_53,TCPWM_1_TR_OUT1_54,TCPWM_1_TR_OUT1_55,TCPWM_1_TR_OUT1_56,TCPWM_1_TR_OUT1_57,TCPWM_1_TR_OUT1_58,TCPWM_1_TR_OUT1_59,TCPWM_1_TR_OUT1_60,TCPWM_1_TR_OUT1_61,TCPWM_1_TR_OUT1_62,TCPWM_1_TR_OUT1_63,TCPWM_1_TR_OUT1_64,TCPWM_1_TR_OUT1_65,TCPWM_1_TR_OUT1_66,TCPWM_1_TR_OUT1_67,TCPWM_1_TR_OUT1_68,TCPWM_1_TR_OUT1_69,TCPWM_1_TR_OUT1_70,TCPWM_1_TR_OUT1_71,TCPWM_1_TR_OUT1_72,TCPWM_1_TR_OUT1_73,TCPWM_1_TR_OUT1_74,TCPWM_1_TR_OUT1_75,TCPWM_1_TR_OUT1_76,TCPWM_1_TR_OUT1_77,TCPWM_1_TR_OUT1_78,TCPWM_1_TR_OUT1_79,TCPWM_1_TR_OUT1_80,TCPWM_1_TR_OUT1_81,TCPWM_1_TR_OUT1_82,TCPWM_1_TR_OUT1_83,TCPWM_1_TR_OUT1_256,TCPWM_1_TR_OUT1_257,TCPWM_1_TR_OUT1_258,TCPWM_1_TR_OUT1_259,TCPWM_1_TR_OUT1_260,TCPWM_1_TR_OUT1_261,TCPWM_1_TR_OUT1_262,TCPWM_1_TR_OUT1_263,TCPWM_1_TR_OUT1_264,TCPWM_1_TR_OUT1_265,TCPWM_1_TR_OUT1_266,TCPWM_1_TR_OUT1_267
TCPWM.1.trigg.TO.PASS.0.TR_SAR_GEN_IN.signals:TCPWM_1_TR_OUT0_256,TCPWM_1_TR_OUT0_257,TCPWM_1_TR_OUT0_258,TCPWM_1_TR_OUT0_259,TCPWM_1_TR_OUT0_260,TCPWM_1_TR_OUT0_261,TCPWM_1_TR_OUT0_262,TCPWM_1_TR_OUT0_263,TCPWM_1_TR_OUT0_264,TCPWM_1_TR_OUT0_265,TCPWM_1_TR_OUT0_266,TCPWM_1_TR_OUT0_267,TCPWM_1_TR_OUT0_512,TCPWM_1_TR_OUT0_513,TCPWM_1_TR_OUT0_514,TCPWM_1_TR_OUT0_515,TCPWM_1_TR_OUT0_516,TCPWM_1_TR_OUT0_517,TCPWM_1_TR_OUT0_518,TCPWM_1_TR_OUT0_519,TCPWM_1_TR_OUT0_520,TCPWM_1_TR_OUT0_521,TCPWM_1_TR_OUT0_522,TCPWM_1_TR_OUT0_523,TCPWM_1_TR_OUT0_524
TCPWM.1.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:TCPWM_1_TR_OUT0_0,TCPWM_1_TR_OUT0_1,TCPWM_1_TR_OUT0_2,TCPWM_1_TR_OUT0_3,TCPWM_1_TR_OUT0_4,TCPWM_1_TR_OUT0_5,TCPWM_1_TR_OUT0_6,TCPWM_1_TR_OUT0_7,TCPWM_1_TR_OUT0_8,TCPWM_1_TR_OUT0_9,TCPWM_1_TR_OUT0_10,TCPWM_1_TR_OUT0_11,TCPWM_1_TR_OUT0_12,TCPWM_1_TR_OUT0_13,TCPWM_1_TR_OUT0_14,TCPWM_1_TR_OUT0_15,TCPWM_1_TR_OUT0_256,TCPWM_1_TR_OUT0_257,TCPWM_1_TR_OUT0_258,TCPWM_1_TR_OUT0_259,TCPWM_1_TR_OUT0_260,TCPWM_1_TR_OUT0_261,TCPWM_1_TR_OUT0_512,TCPWM_1_TR_OUT0_513,TCPWM_1_TR_OUT0_514,TCPWM_1_TR_OUT0_515,TCPWM_1_TR_OUT0_516,TCPWM_1_TR_OUT0_517,TCPWM_1_TR_OUT0_518
TCPWM.1.trigg.TO.TCPWM.1.TR_ALL_CNT_IN.signals:TCPWM_1_TR_OUT0_0,TCPWM_1_TR_OUT0_1,TCPWM_1_TR_OUT0_2,TCPWM_1_TR_OUT0_3,TCPWM_1_TR_OUT0_4,TCPWM_1_TR_OUT0_5,TCPWM_1_TR_OUT0_6,TCPWM_1_TR_OUT0_7,TCPWM_1_TR_OUT0_8,TCPWM_1_TR_OUT0_9,TCPWM_1_TR_OUT0_10,TCPWM_1_TR_OUT0_11,TCPWM_1_TR_OUT0_12,TCPWM_1_TR_OUT0_13,TCPWM_1_TR_OUT0_14,TCPWM_1_TR_OUT0_15,TCPWM_1_TR_OUT0_16,TCPWM_1_TR_OUT0_17,TCPWM_1_TR_OUT0_18,TCPWM_1_TR_OUT0_19,TCPWM_1_TR_OUT0_20,TCPWM_1_TR_OUT0_21,TCPWM_1_TR_OUT0_22,TCPWM_1_TR_OUT0_23,TCPWM_1_TR_OUT0_24,TCPWM_1_TR_OUT0_25,TCPWM_1_TR_OUT0_26,TCPWM_1_TR_OUT0_27,TCPWM_1_TR_OUT0_28,TCPWM_1_TR_OUT0_29,TCPWM_1_TR_OUT0_30,TCPWM_1_TR_OUT0_31,TCPWM_1_TR_OUT0_32,TCPWM_1_TR_OUT0_33,TCPWM_1_TR_OUT0_34,TCPWM_1_TR_OUT0_35,TCPWM_1_TR_OUT0_36,TCPWM_1_TR_OUT0_37,TCPWM_1_TR_OUT0_38,TCPWM_1_TR_OUT0_39,TCPWM_1_TR_OUT0_40,TCPWM_1_TR_OUT0_41,TCPWM_1_TR_OUT0_42,TCPWM_1_TR_OUT0_43,TCPWM_1_TR_OUT0_44,TCPWM_1_TR_OUT0_45,TCPWM_1_TR_OUT0_46,TCPWM_1_TR_OUT0_47,TCPWM_1_TR_OUT0_48,TCPWM_1_TR_OUT0_49,TCPWM_1_TR_OUT0_50,TCPWM_1_TR_OUT0_51,TCPWM_1_TR_OUT0_52,TCPWM_1_TR_OUT0_53,TCPWM_1_TR_OUT0_54,TCPWM_1_TR_OUT0_55,TCPWM_1_TR_OUT0_56,TCPWM_1_TR_OUT0_57,TCPWM_1_TR_OUT0_58,TCPWM_1_TR_OUT0_59,TCPWM_1_TR_OUT0_60,TCPWM_1_TR_OUT0_61,TCPWM_1_TR_OUT0_62,TCPWM_1_TR_OUT0_63,TCPWM_1_TR_OUT0_64,TCPWM_1_TR_OUT0_65,TCPWM_1_TR_OUT0_66,TCPWM_1_TR_OUT0_67,TCPWM_1_TR_OUT0_68,TCPWM_1_TR_OUT0_69,TCPWM_1_TR_OUT0_70,TCPWM_1_TR_OUT0_71,TCPWM_1_TR_OUT0_72,TCPWM_1_TR_OUT0_73,TCPWM_1_TR_OUT0_74,TCPWM_1_TR_OUT0_75,TCPWM_1_TR_OUT0_76,TCPWM_1_TR_OUT0_77,TCPWM_1_TR_OUT0_78,TCPWM_1_TR_OUT0_79,TCPWM_1_TR_OUT0_80,TCPWM_1_TR_OUT0_81,TCPWM_1_TR_OUT0_82,TCPWM_1_TR_OUT0_83,TCPWM_1_TR_OUT0_256,TCPWM_1_TR_OUT0_257,TCPWM_1_TR_OUT0_258,TCPWM_1_TR_OUT0_259,TCPWM_1_TR_OUT0_260,TCPWM_1_TR_OUT0_261,TCPWM_1_TR_OUT0_262,TCPWM_1_TR_OUT0_263,TCPWM_1_TR_OUT0_264,TCPWM_1_TR_OUT0_265,TCPWM_1_TR_OUT0_266,TCPWM_1_TR_OUT0_267,TCPWM_1_TR_OUT0_512,TCPWM_1_TR_OUT0_513,TCPWM_1_TR_OUT0_514,TCPWM_1_TR_OUT0_515,TCPWM_1_TR_OUT0_516,TCPWM_1_TR_OUT0_517,TCPWM_1_TR_OUT0_518,TCPWM_1_TR_OUT0_519,TCPWM_1_TR_OUT0_520,TCPWM_1_TR_OUT0_521,TCPWM_1_TR_OUT0_522,TCPWM_1_TR_OUT0_523,TCPWM_1_TR_OUT0_524,TCPWM_1_TR_OUT1_0,TCPWM_1_TR_OUT1_1,TCPWM_1_TR_OUT1_2,TCPWM_1_TR_OUT1_3,TCPWM_1_TR_OUT1_4,TCPWM_1_TR_OUT1_5,TCPWM_1_TR_OUT1_6,TCPWM_1_TR_OUT1_7,TCPWM_1_TR_OUT1_8,TCPWM_1_TR_OUT1_9,TCPWM_1_TR_OUT1_10,TCPWM_1_TR_OUT1_11,TCPWM_1_TR_OUT1_12,TCPWM_1_TR_OUT1_13,TCPWM_1_TR_OUT1_14,TCPWM_1_TR_OUT1_15
TCPWM.1.trigg.TO.TR_GROUP.9.INPUT.signals:TCPWM_1_TR_OUT0_0,TCPWM_1_TR_OUT0_1,TCPWM_1_TR_OUT0_2,TCPWM_1_TR_OUT0_3,TCPWM_1_TR_OUT0_4,TCPWM_1_TR_OUT0_5,TCPWM_1_TR_OUT0_6,TCPWM_1_TR_OUT0_7,TCPWM_1_TR_OUT0_8,TCPWM_1_TR_OUT0_9,TCPWM_1_TR_OUT0_10,TCPWM_1_TR_OUT0_11,TCPWM_1_TR_OUT0_12,TCPWM_1_TR_OUT0_13,TCPWM_1_TR_OUT0_14,TCPWM_1_TR_OUT0_15,TCPWM_1_TR_OUT0_16,TCPWM_1_TR_OUT0_17,TCPWM_1_TR_OUT0_18,TCPWM_1_TR_OUT0_19,TCPWM_1_TR_OUT0_20,TCPWM_1_TR_OUT0_21,TCPWM_1_TR_OUT0_22,TCPWM_1_TR_OUT0_23,TCPWM_1_TR_OUT0_24,TCPWM_1_TR_OUT0_25,TCPWM_1_TR_OUT0_26,TCPWM_1_TR_OUT0_27,TCPWM_1_TR_OUT0_28,TCPWM_1_TR_OUT0_29,TCPWM_1_TR_OUT0_30,TCPWM_1_TR_OUT0_31,TCPWM_1_TR_OUT0_32,TCPWM_1_TR_OUT0_33,TCPWM_1_TR_OUT0_34,TCPWM_1_TR_OUT0_35,TCPWM_1_TR_OUT0_36,TCPWM_1_TR_OUT0_37,TCPWM_1_TR_OUT0_38,TCPWM_1_TR_OUT0_39,TCPWM_1_TR_OUT0_40,TCPWM_1_TR_OUT0_41,TCPWM_1_TR_OUT0_42,TCPWM_1_TR_OUT0_43,TCPWM_1_TR_OUT0_44,TCPWM_1_TR_OUT0_45,TCPWM_1_TR_OUT0_46,TCPWM_1_TR_OUT0_47,TCPWM_1_TR_OUT0_48,TCPWM_1_TR_OUT0_49,TCPWM_1_TR_OUT0_50,TCPWM_1_TR_OUT0_51,TCPWM_1_TR_OUT0_52,TCPWM_1_TR_OUT0_53,TCPWM_1_TR_OUT0_54,TCPWM_1_TR_OUT0_55,TCPWM_1_TR_OUT0_56,TCPWM_1_TR_OUT0_57,TCPWM_1_TR_OUT0_58,TCPWM_1_TR_OUT0_59,TCPWM_1_TR_OUT0_60,TCPWM_1_TR_OUT0_61,TCPWM_1_TR_OUT0_62,TCPWM_1_TR_OUT0_63,TCPWM_1_TR_OUT0_64,TCPWM_1_TR_OUT0_65,TCPWM_1_TR_OUT0_66,TCPWM_1_TR_OUT0_67,TCPWM_1_TR_OUT0_68,TCPWM_1_TR_OUT0_69,TCPWM_1_TR_OUT0_70,TCPWM_1_TR_OUT0_71,TCPWM_1_TR_OUT0_72,TCPWM_1_TR_OUT0_73,TCPWM_1_TR_OUT0_74,TCPWM_1_TR_OUT0_75,TCPWM_1_TR_OUT0_76,TCPWM_1_TR_OUT0_77,TCPWM_1_TR_OUT0_78,TCPWM_1_TR_OUT0_79,TCPWM_1_TR_OUT0_80,TCPWM_1_TR_OUT0_81,TCPWM_1_TR_OUT0_82,TCPWM_1_TR_OUT0_83,TCPWM_1_TR_OUT0_256,TCPWM_1_TR_OUT0_257,TCPWM_1_TR_OUT0_258,TCPWM_1_TR_OUT0_259,TCPWM_1_TR_OUT0_260,TCPWM_1_TR_OUT0_261,TCPWM_1_TR_OUT0_262,TCPWM_1_TR_OUT0_263,TCPWM_1_TR_OUT0_264,TCPWM_1_TR_OUT0_265,TCPWM_1_TR_OUT0_266,TCPWM_1_TR_OUT0_267,TCPWM_1_TR_OUT0_512,TCPWM_1_TR_OUT0_513,TCPWM_1_TR_OUT0_514,TCPWM_1_TR_OUT0_515,TCPWM_1_TR_OUT0_516,TCPWM_1_TR_OUT0_517,TCPWM_1_TR_OUT0_518,TCPWM_1_TR_OUT0_519,TCPWM_1_TR_OUT0_520,TCPWM_1_TR_OUT0_521,TCPWM_1_TR_OUT0_522,TCPWM_1_TR_OUT0_523,TCPWM_1_TR_OUT0_524,TCPWM_1_TR_OUT1_0,TCPWM_1_TR_OUT1_1,TCPWM_1_TR_OUT1_2,TCPWM_1_TR_OUT1_3,TCPWM_1_TR_OUT1_4,TCPWM_1_TR_OUT1_5,TCPWM_1_TR_OUT1_6,TCPWM_1_TR_OUT1_7,TCPWM_1_TR_OUT1_8,TCPWM_1_TR_OUT1_9,TCPWM_1_TR_OUT1_10,TCPWM_1_TR_OUT1_11,TCPWM_1_TR_OUT1_12,TCPWM_1_TR_OUT1_13,TCPWM_1_TR_OUT1_14,TCPWM_1_TR_OUT1_15,TCPWM_1_TR_OUT1_16,TCPWM_1_TR_OUT1_17,TCPWM_1_TR_OUT1_18,TCPWM_1_TR_OUT1_19,TCPWM_1_TR_OUT1_20,TCPWM_1_TR_OUT1_21,TCPWM_1_TR_OUT1_22,TCPWM_1_TR_OUT1_23,TCPWM_1_TR_OUT1_24,TCPWM_1_TR_OUT1_25,TCPWM_1_TR_OUT1_26,TCPWM_1_TR_OUT1_27,TCPWM_1_TR_OUT1_28,TCPWM_1_TR_OUT1_29,TCPWM_1_TR_OUT1_30,TCPWM_1_TR_OUT1_31,TCPWM_1_TR_OUT1_32,TCPWM_1_TR_OUT1_33,TCPWM_1_TR_OUT1_34,TCPWM_1_TR_OUT1_35,TCPWM_1_TR_OUT1_36,TCPWM_1_TR_OUT1_37,TCPWM_1_TR_OUT1_38,TCPWM_1_TR_OUT1_39,TCPWM_1_TR_OUT1_40,TCPWM_1_TR_OUT1_41,TCPWM_1_TR_OUT1_42,TCPWM_1_TR_OUT1_43,TCPWM_1_TR_OUT1_44,TCPWM_1_TR_OUT1_45,TCPWM_1_TR_OUT1_46,TCPWM_1_TR_OUT1_47,TCPWM_1_TR_OUT1_48,TCPWM_1_TR_OUT1_49,TCPWM_1_TR_OUT1_50,TCPWM_1_TR_OUT1_51,TCPWM_1_TR_OUT1_52,TCPWM_1_TR_OUT1_53,TCPWM_1_TR_OUT1_54,TCPWM_1_TR_OUT1_55,TCPWM_1_TR_OUT1_56,TCPWM_1_TR_OUT1_57,TCPWM_1_TR_OUT1_58,TCPWM_1_TR_OUT1_59,TCPWM_1_TR_OUT1_60,TCPWM_1_TR_OUT1_61,TCPWM_1_TR_OUT1_62,TCPWM_1_TR_OUT1_63,TCPWM_1_TR_OUT1_64,TCPWM_1_TR_OUT1_65,TCPWM_1_TR_OUT1_66,TCPWM_1_TR_OUT1_67,TCPWM_1_TR_OUT1_68,TCPWM_1_TR_OUT1_69,TCPWM_1_TR_OUT1_70,TCPWM_1_TR_OUT1_71,TCPWM_1_TR_OUT1_72,TCPWM_1_TR_OUT1_73,TCPWM_1_TR_OUT1_74,TCPWM_1_TR_OUT1_75,TCPWM_1_TR_OUT1_76,TCPWM_1_TR_OUT1_77,TCPWM_1_TR_OUT1_78,TCPWM_1_TR_OUT1_79,TCPWM_1_TR_OUT1_80,TCPWM_1_TR_OUT1_81,TCPWM_1_TR_OUT1_82,TCPWM_1_TR_OUT1_83,TCPWM_1_TR_OUT1_256,TCPWM_1_TR_OUT1_257,TCPWM_1_TR_OUT1_258,TCPWM_1_TR_OUT1_259,TCPWM_1_TR_OUT1_260,TCPWM_1_TR_OUT1_261,TCPWM_1_TR_OUT1_262,TCPWM_1_TR_OUT1_263,TCPWM_1_TR_OUT1_264,TCPWM_1_TR_OUT1_265,TCPWM_1_TR_OUT1_266,TCPWM_1_TR_OUT1_267,TCPWM_1_TR_OUT1_512,TCPWM_1_TR_OUT1_513,TCPWM_1_TR_OUT1_514,TCPWM_1_TR_OUT1_515,TCPWM_1_TR_OUT1_516,TCPWM_1_TR_OUT1_517,TCPWM_1_TR_OUT1_518,TCPWM_1_TR_OUT1_519,TCPWM_1_TR_OUT1_520,TCPWM_1_TR_OUT1_521,TCPWM_1_TR_OUT1_522,TCPWM_1_TR_OUT1_523,TCPWM_1_TR_OUT1_524
TCPWM.1.CHIP_TOP.HT_VARIANT:1
TCPWM.1.CLOCKS.0:PCLK_TCPWM1_CLOCKS0
TCPWM.1.CLOCKS.1:PCLK_TCPWM1_CLOCKS1
TCPWM.1.CLOCKS.2:PCLK_TCPWM1_CLOCKS2
TCPWM.1.CLOCKS.3:PCLK_TCPWM1_CLOCKS3
TCPWM.1.CLOCKS.4:PCLK_TCPWM1_CLOCKS4
TCPWM.1.CLOCKS.5:PCLK_TCPWM1_CLOCKS5
TCPWM.1.CLOCKS.6:PCLK_TCPWM1_CLOCKS6
TCPWM.1.CLOCKS.7:PCLK_TCPWM1_CLOCKS7
TCPWM.1.CLOCKS.8:PCLK_TCPWM1_CLOCKS8
TCPWM.1.CLOCKS.9:PCLK_TCPWM1_CLOCKS9
TCPWM.1.CLOCKS.10:PCLK_TCPWM1_CLOCKS10
TCPWM.1.CLOCKS.11:PCLK_TCPWM1_CLOCKS11
TCPWM.1.CLOCKS.12:PCLK_TCPWM1_CLOCKS12
TCPWM.1.CLOCKS.13:PCLK_TCPWM1_CLOCKS13
TCPWM.1.CLOCKS.14:PCLK_TCPWM1_CLOCKS14
TCPWM.1.CLOCKS.15:PCLK_TCPWM1_CLOCKS15
TCPWM.1.CLOCKS.16:PCLK_TCPWM1_CLOCKS16
TCPWM.1.CLOCKS.17:PCLK_TCPWM1_CLOCKS17
TCPWM.1.CLOCKS.18:PCLK_TCPWM1_CLOCKS18
TCPWM.1.CLOCKS.19:PCLK_TCPWM1_CLOCKS19
TCPWM.1.CLOCKS.20:PCLK_TCPWM1_CLOCKS20
TCPWM.1.CLOCKS.21:PCLK_TCPWM1_CLOCKS21
TCPWM.1.CLOCKS.22:PCLK_TCPWM1_CLOCKS22
TCPWM.1.CLOCKS.23:PCLK_TCPWM1_CLOCKS23
TCPWM.1.CLOCKS.24:PCLK_TCPWM1_CLOCKS24
TCPWM.1.CLOCKS.25:PCLK_TCPWM1_CLOCKS25
TCPWM.1.CLOCKS.26:PCLK_TCPWM1_CLOCKS26
TCPWM.1.CLOCKS.27:PCLK_TCPWM1_CLOCKS27
TCPWM.1.CLOCKS.28:PCLK_TCPWM1_CLOCKS28
TCPWM.1.CLOCKS.29:PCLK_TCPWM1_CLOCKS29
TCPWM.1.CLOCKS.30:PCLK_TCPWM1_CLOCKS30
TCPWM.1.CLOCKS.31:PCLK_TCPWM1_CLOCKS31
TCPWM.1.CLOCKS.32:PCLK_TCPWM1_CLOCKS32
TCPWM.1.CLOCKS.33:PCLK_TCPWM1_CLOCKS33
TCPWM.1.CLOCKS.34:PCLK_TCPWM1_CLOCKS34
TCPWM.1.CLOCKS.35:PCLK_TCPWM1_CLOCKS35
TCPWM.1.CLOCKS.36:PCLK_TCPWM1_CLOCKS36
TCPWM.1.CLOCKS.37:PCLK_TCPWM1_CLOCKS37
TCPWM.1.CLOCKS.38:PCLK_TCPWM1_CLOCKS38
TCPWM.1.CLOCKS.39:PCLK_TCPWM1_CLOCKS39
TCPWM.1.CLOCKS.40:PCLK_TCPWM1_CLOCKS40
TCPWM.1.CLOCKS.41:PCLK_TCPWM1_CLOCKS41
TCPWM.1.CLOCKS.42:PCLK_TCPWM1_CLOCKS42
TCPWM.1.CLOCKS.43:PCLK_TCPWM1_CLOCKS43
TCPWM.1.CLOCKS.44:PCLK_TCPWM1_CLOCKS44
TCPWM.1.CLOCKS.45:PCLK_TCPWM1_CLOCKS45
TCPWM.1.CLOCKS.46:PCLK_TCPWM1_CLOCKS46
TCPWM.1.CLOCKS.47:PCLK_TCPWM1_CLOCKS47
TCPWM.1.CLOCKS.48:PCLK_TCPWM1_CLOCKS48
TCPWM.1.CLOCKS.49:PCLK_TCPWM1_CLOCKS49
TCPWM.1.CLOCKS.50:PCLK_TCPWM1_CLOCKS50
TCPWM.1.CLOCKS.51:PCLK_TCPWM1_CLOCKS51
TCPWM.1.CLOCKS.52:PCLK_TCPWM1_CLOCKS52
TCPWM.1.CLOCKS.53:PCLK_TCPWM1_CLOCKS53
TCPWM.1.CLOCKS.54:PCLK_TCPWM1_CLOCKS54
TCPWM.1.CLOCKS.55:PCLK_TCPWM1_CLOCKS55
TCPWM.1.CLOCKS.56:PCLK_TCPWM1_CLOCKS56
TCPWM.1.CLOCKS.57:PCLK_TCPWM1_CLOCKS57
TCPWM.1.CLOCKS.58:PCLK_TCPWM1_CLOCKS58
TCPWM.1.CLOCKS.59:PCLK_TCPWM1_CLOCKS59
TCPWM.1.CLOCKS.60:PCLK_TCPWM1_CLOCKS60
TCPWM.1.CLOCKS.61:PCLK_TCPWM1_CLOCKS61
TCPWM.1.CLOCKS.62:PCLK_TCPWM1_CLOCKS62
TCPWM.1.CLOCKS.63:PCLK_TCPWM1_CLOCKS63
TCPWM.1.CLOCKS.64:PCLK_TCPWM1_CLOCKS64
TCPWM.1.CLOCKS.65:PCLK_TCPWM1_CLOCKS65
TCPWM.1.CLOCKS.66:PCLK_TCPWM1_CLOCKS66
TCPWM.1.CLOCKS.67:PCLK_TCPWM1_CLOCKS67
TCPWM.1.CLOCKS.68:PCLK_TCPWM1_CLOCKS68
TCPWM.1.CLOCKS.69:PCLK_TCPWM1_CLOCKS69
TCPWM.1.CLOCKS.70:PCLK_TCPWM1_CLOCKS70
TCPWM.1.CLOCKS.71:PCLK_TCPWM1_CLOCKS71
TCPWM.1.CLOCKS.72:PCLK_TCPWM1_CLOCKS72
TCPWM.1.CLOCKS.73:PCLK_TCPWM1_CLOCKS73
TCPWM.1.CLOCKS.74:PCLK_TCPWM1_CLOCKS74
TCPWM.1.CLOCKS.75:PCLK_TCPWM1_CLOCKS75
TCPWM.1.CLOCKS.76:PCLK_TCPWM1_CLOCKS76
TCPWM.1.CLOCKS.77:PCLK_TCPWM1_CLOCKS77
TCPWM.1.CLOCKS.78:PCLK_TCPWM1_CLOCKS78
TCPWM.1.CLOCKS.79:PCLK_TCPWM1_CLOCKS79
TCPWM.1.CLOCKS.80:PCLK_TCPWM1_CLOCKS80
TCPWM.1.CLOCKS.81:PCLK_TCPWM1_CLOCKS81
TCPWM.1.CLOCKS.82:PCLK_TCPWM1_CLOCKS82
TCPWM.1.CLOCKS.83:PCLK_TCPWM1_CLOCKS83
TCPWM.1.CLOCKS.256:PCLK_TCPWM1_CLOCKS256
TCPWM.1.CLOCKS.257:PCLK_TCPWM1_CLOCKS257
TCPWM.1.CLOCKS.258:PCLK_TCPWM1_CLOCKS258
TCPWM.1.CLOCKS.259:PCLK_TCPWM1_CLOCKS259
TCPWM.1.CLOCKS.260:PCLK_TCPWM1_CLOCKS260
TCPWM.1.CLOCKS.261:PCLK_TCPWM1_CLOCKS261
TCPWM.1.CLOCKS.262:PCLK_TCPWM1_CLOCKS262
TCPWM.1.CLOCKS.263:PCLK_TCPWM1_CLOCKS263
TCPWM.1.CLOCKS.264:PCLK_TCPWM1_CLOCKS264
TCPWM.1.CLOCKS.265:PCLK_TCPWM1_CLOCKS265
TCPWM.1.CLOCKS.266:PCLK_TCPWM1_CLOCKS266
TCPWM.1.CLOCKS.267:PCLK_TCPWM1_CLOCKS267
TCPWM.1.CLOCKS.512:PCLK_TCPWM1_CLOCKS512
TCPWM.1.CLOCKS.513:PCLK_TCPWM1_CLOCKS513
TCPWM.1.CLOCKS.514:PCLK_TCPWM1_CLOCKS514
TCPWM.1.CLOCKS.515:PCLK_TCPWM1_CLOCKS515
TCPWM.1.CLOCKS.516:PCLK_TCPWM1_CLOCKS516
TCPWM.1.CLOCKS.517:PCLK_TCPWM1_CLOCKS517
TCPWM.1.CLOCKS.518:PCLK_TCPWM1_CLOCKS518
TCPWM.1.CLOCKS.519:PCLK_TCPWM1_CLOCKS519
TCPWM.1.CLOCKS.520:PCLK_TCPWM1_CLOCKS520
TCPWM.1.CLOCKS.521:PCLK_TCPWM1_CLOCKS521
TCPWM.1.CLOCKS.522:PCLK_TCPWM1_CLOCKS522
TCPWM.1.CLOCKS.523:PCLK_TCPWM1_CLOCKS523
TCPWM.1.CLOCKS.524:PCLK_TCPWM1_CLOCKS524
TCPWM.1.GRP.instances:0,1,2
TCPWM.1.GRP.0.CNT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83
TCPWM.1.GRP.1.CNT.instances:0,1,2,3,4,5,6,7,8,9,10,11
TCPWM.1.GRP.2.CNT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12
TCPWM.1.GRP_NR.instances:0,1,2
TCPWM.1.GRP_NR.0.CNT.GRP_AMC_PRESENT:0
TCPWM.1.GRP_NR.0.CNT.GRP_CC1_PRESENT:1
TCPWM.1.GRP_NR.0.CNT.GRP_CNT_WIDTH:16
TCPWM.1.GRP_NR.0.CNT.GRP_SMC_PRESENT:0
TCPWM.1.GRP_NR.0.GRP.GRP_CNT_NR:84
TCPWM.1.GRP_NR.1.CNT.GRP_AMC_PRESENT:1
TCPWM.1.GRP_NR.1.CNT.GRP_CC1_PRESENT:1
TCPWM.1.GRP_NR.1.CNT.GRP_CNT_WIDTH:16
TCPWM.1.GRP_NR.1.CNT.GRP_SMC_PRESENT:1
TCPWM.1.GRP_NR.1.GRP.GRP_CNT_NR:12
TCPWM.1.GRP_NR.2.CNT.GRP_AMC_PRESENT:0
TCPWM.1.GRP_NR.2.CNT.GRP_CC1_PRESENT:1
TCPWM.1.GRP_NR.2.CNT.GRP_CNT_WIDTH:32
TCPWM.1.GRP_NR.2.CNT.GRP_SMC_PRESENT:0
TCPWM.1.GRP_NR.2.GRP.GRP_CNT_NR:13
TCPWM.1.MASTER_WIDTH:8
TCPWM.1.TR_ALL_CNT_NR:41
TCPWM.1.TR_ONE_CNT_NR:3
TCPWM.DdcName:mxtcpwm_ver2
TCPWM.VersionSuffix:_ver2

################################################################################
#
# TR_GROUP
#
TR_GROUP.9.trigg.FROM.AUDIOSS.0.TR_I2S_RX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.AUDIOSS.0.TR_I2S_TX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.AUDIOSS.1.TR_I2S_RX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.AUDIOSS.1.TR_I2S_TX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.AUDIOSS.2.TR_I2S_RX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.AUDIOSS.2.TR_I2S_TX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.CANFD.0.TR_DBG_DMA_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CANFD.0.TR_FIFO0.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CANFD.0.TR_FIFO1.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CANFD.1.TR_DBG_DMA_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CANFD.1.TR_FIFO0.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CANFD.1.TR_FIFO1.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CPUSS.CTI_TR_OUT.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CPUSS.DMAC_TR_OUT.signals:TR_GROUP_9_INPUT_11,TR_GROUP_9_INPUT_12,TR_GROUP_9_INPUT_13,TR_GROUP_9_INPUT_14,TR_GROUP_9_INPUT_15
TR_GROUP.9.trigg.FROM.CPUSS.DW0_TR_OUT.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CPUSS.DW1_TR_OUT.signals:TR_GROUP_9_INPUT_11,TR_GROUP_9_INPUT_12,TR_GROUP_9_INPUT_13,TR_GROUP_9_INPUT_14,TR_GROUP_9_INPUT_15
TR_GROUP.9.trigg.FROM.CPUSS.TR_FAULT.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CPUSS.ZERO.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5,TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10,TR_GROUP_9_INPUT_11,TR_GROUP_9_INPUT_12,TR_GROUP_9_INPUT_13,TR_GROUP_9_INPUT_14,TR_GROUP_9_INPUT_15
TR_GROUP.9.trigg.FROM.EVTGEN.0.TR_OUT.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.FLEXRAY.0.TR_IBF_OUT.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.FLEXRAY.0.TR_OBF_OUT.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.FLEXRAY.0.TR_TINT0_OUT.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.PASS.0.TR_SAR_GEN_OUT.signals:TR_GROUP_9_INPUT_11,TR_GROUP_9_INPUT_12,TR_GROUP_9_INPUT_13,TR_GROUP_9_INPUT_14,TR_GROUP_9_INPUT_15
TR_GROUP.9.trigg.FROM.PERI.TR_IO_INPUT.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.SCB.0.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.0.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.0.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.1.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.1.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.1.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.2.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.2.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.2.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.3.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.3.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.3.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.4.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.4.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.4.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.5.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.5.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.5.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.6.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.6.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.6.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.7.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.7.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.7.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.8.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.8.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.8.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.9.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.9.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.9.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.10.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.10.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.10.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SMIF.0.TR_RX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.SMIF.0.TR_TX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.TCPWM.0.TR_OUT0.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.TCPWM.0.TR_OUT1.signals:TR_GROUP_9_INPUT_11,TR_GROUP_9_INPUT_12,TR_GROUP_9_INPUT_13,TR_GROUP_9_INPUT_14,TR_GROUP_9_INPUT_15
TR_GROUP.9.trigg.FROM.TCPWM.1.TR_OUT0.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.TCPWM.1.TR_OUT1.signals:TR_GROUP_9_INPUT_11,TR_GROUP_9_INPUT_12,TR_GROUP_9_INPUT_13,TR_GROUP_9_INPUT_14,TR_GROUP_9_INPUT_15
TR_GROUP.9.trigg.INPUT.INPUT.1.signal:TR_GROUP_9_INPUT_1
TR_GROUP.9.trigg.INPUT.INPUT.2.signal:TR_GROUP_9_INPUT_2
TR_GROUP.9.trigg.INPUT.INPUT.3.signal:TR_GROUP_9_INPUT_3
TR_GROUP.9.trigg.INPUT.INPUT.4.signal:TR_GROUP_9_INPUT_4
TR_GROUP.9.trigg.INPUT.INPUT.5.signal:TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.INPUT.INPUT.6.signal:TR_GROUP_9_INPUT_6
TR_GROUP.9.trigg.INPUT.INPUT.7.signal:TR_GROUP_9_INPUT_7
TR_GROUP.9.trigg.INPUT.INPUT.8.signal:TR_GROUP_9_INPUT_8
TR_GROUP.9.trigg.INPUT.INPUT.9.signal:TR_GROUP_9_INPUT_9
TR_GROUP.9.trigg.INPUT.INPUT.10.signal:TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.INPUT.INPUT.11.signal:TR_GROUP_9_INPUT_11
TR_GROUP.9.trigg.INPUT.INPUT.12.signal:TR_GROUP_9_INPUT_12
TR_GROUP.9.trigg.INPUT.INPUT.13.signal:TR_GROUP_9_INPUT_13
TR_GROUP.9.trigg.INPUT.INPUT.14.signal:TR_GROUP_9_INPUT_14
TR_GROUP.9.trigg.INPUT.INPUT.15.signal:TR_GROUP_9_INPUT_15
TR_GROUP.10.trigg.OUTPUT.OUTPUT.0.signal:TR_GROUP_10_OUTPUT_0
TR_GROUP.10.trigg.OUTPUT.OUTPUT.1.signal:TR_GROUP_10_OUTPUT_1
TR_GROUP.10.trigg.OUTPUT.OUTPUT.2.signal:TR_GROUP_10_OUTPUT_2
TR_GROUP.10.trigg.OUTPUT.OUTPUT.3.signal:TR_GROUP_10_OUTPUT_3
TR_GROUP.10.trigg.OUTPUT.OUTPUT.4.signal:TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.CPUSS.CTI_TR_IN.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.PASS.0.TR_DEBUG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.PERI.TR_DBG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.PERI.TR_IO_OUTPUT.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.SRSS.TR_DEBUG_FREEZE_MCWDT.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.SRSS.TR_DEBUG_FREEZE_WDT.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.TCPWM.0.TR_DEBUG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.TCPWM.1.TR_DEBUG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.11.trigg.OUTPUT.OUTPUT.0.signal:TR_GROUP_11_OUTPUT_0
TR_GROUP.11.trigg.OUTPUT.OUTPUT.1.signal:TR_GROUP_11_OUTPUT_1
TR_GROUP.11.trigg.OUTPUT.OUTPUT.2.signal:TR_GROUP_11_OUTPUT_2
TR_GROUP.11.trigg.OUTPUT.OUTPUT.3.signal:TR_GROUP_11_OUTPUT_3
TR_GROUP.11.trigg.OUTPUT.OUTPUT.4.signal:TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.CPUSS.CTI_TR_IN.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.PASS.0.TR_DEBUG_FREEZE.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.PERI.TR_DBG_FREEZE.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.PERI.TR_IO_OUTPUT.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.SRSS.TR_DEBUG_FREEZE_MCWDT.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.SRSS.TR_DEBUG_FREEZE_WDT.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.TCPWM.0.TR_DEBUG_FREEZE.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.TCPWM.1.TR_DEBUG_FREEZE.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.12.trigg.OUTPUT.OUTPUT.0.signal:TR_GROUP_12_OUTPUT_0
TR_GROUP.12.trigg.OUTPUT.OUTPUT.1.signal:TR_GROUP_12_OUTPUT_1
TR_GROUP.12.trigg.OUTPUT.OUTPUT.2.signal:TR_GROUP_12_OUTPUT_2
TR_GROUP.12.trigg.OUTPUT.OUTPUT.3.signal:TR_GROUP_12_OUTPUT_3
TR_GROUP.12.trigg.OUTPUT.OUTPUT.4.signal:TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.CPUSS.CTI_TR_IN.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.PASS.0.TR_DEBUG_FREEZE.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.PERI.TR_DBG_FREEZE.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.PERI.TR_IO_OUTPUT.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.SRSS.TR_DEBUG_FREEZE_MCWDT.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.SRSS.TR_DEBUG_FREEZE_WDT.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.TCPWM.0.TR_DEBUG_FREEZE.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.TCPWM.1.TR_DEBUG_FREEZE.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4

################################################################################
#
# TRIGG
#
TRIGG.GROUP.MUX.triggers:0,1,2,3,4,5,6,7,8,9,10,11,12
TRIGG.GROUP.MUX.0.description:P-DMA0[0:15] Request Assignments
TRIGG.GROUP.MUX.0.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95
TRIGG.GROUP.MUX.0.label:PDMA0_TR_0
TRIGG.GROUP.MUX.0.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
TRIGG.GROUP.MUX.0.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.0.INPUT.1.signal:CPUSS_DW0_TR_OUT_0
TRIGG.GROUP.MUX.0.INPUT.2.signal:CPUSS_DW0_TR_OUT_1
TRIGG.GROUP.MUX.0.INPUT.3.signal:CPUSS_DW0_TR_OUT_2
TRIGG.GROUP.MUX.0.INPUT.4.signal:CPUSS_DW0_TR_OUT_3
TRIGG.GROUP.MUX.0.INPUT.5.signal:CPUSS_DW0_TR_OUT_4
TRIGG.GROUP.MUX.0.INPUT.6.signal:CPUSS_DW0_TR_OUT_5
TRIGG.GROUP.MUX.0.INPUT.7.signal:CPUSS_DW0_TR_OUT_6
TRIGG.GROUP.MUX.0.INPUT.8.signal:CPUSS_DW0_TR_OUT_7
TRIGG.GROUP.MUX.0.INPUT.9.signal:CPUSS_DW0_TR_OUT_8
TRIGG.GROUP.MUX.0.INPUT.10.signal:CPUSS_DW0_TR_OUT_9
TRIGG.GROUP.MUX.0.INPUT.11.signal:CPUSS_DW0_TR_OUT_10
TRIGG.GROUP.MUX.0.INPUT.12.signal:CPUSS_DW0_TR_OUT_11
TRIGG.GROUP.MUX.0.INPUT.13.signal:CPUSS_DW0_TR_OUT_12
TRIGG.GROUP.MUX.0.INPUT.14.signal:CPUSS_DW0_TR_OUT_13
TRIGG.GROUP.MUX.0.INPUT.15.signal:CPUSS_DW0_TR_OUT_14
TRIGG.GROUP.MUX.0.INPUT.16.signal:CPUSS_DW0_TR_OUT_15
TRIGG.GROUP.MUX.0.INPUT.17.signal:CPUSS_DW0_TR_OUT_16
TRIGG.GROUP.MUX.0.INPUT.18.signal:CPUSS_DW0_TR_OUT_17
TRIGG.GROUP.MUX.0.INPUT.19.signal:CPUSS_DW0_TR_OUT_18
TRIGG.GROUP.MUX.0.INPUT.20.signal:CPUSS_DW0_TR_OUT_19
TRIGG.GROUP.MUX.0.INPUT.21.signal:CPUSS_DW0_TR_OUT_20
TRIGG.GROUP.MUX.0.INPUT.22.signal:CPUSS_DW0_TR_OUT_21
TRIGG.GROUP.MUX.0.INPUT.23.signal:CPUSS_DW0_TR_OUT_22
TRIGG.GROUP.MUX.0.INPUT.24.signal:CPUSS_DW0_TR_OUT_23
TRIGG.GROUP.MUX.0.INPUT.25.signal:CPUSS_DW0_TR_OUT_24
TRIGG.GROUP.MUX.0.INPUT.26.signal:CPUSS_DW0_TR_OUT_25
TRIGG.GROUP.MUX.0.INPUT.27.signal:CPUSS_DW0_TR_OUT_26
TRIGG.GROUP.MUX.0.INPUT.28.signal:CPUSS_DW0_TR_OUT_27
TRIGG.GROUP.MUX.0.INPUT.29.signal:CPUSS_DW0_TR_OUT_28
TRIGG.GROUP.MUX.0.INPUT.30.signal:CPUSS_DW0_TR_OUT_29
TRIGG.GROUP.MUX.0.INPUT.31.signal:CPUSS_DW0_TR_OUT_30
TRIGG.GROUP.MUX.0.INPUT.32.signal:CPUSS_DW0_TR_OUT_31
TRIGG.GROUP.MUX.0.INPUT.33.signal:CPUSS_DW1_TR_OUT_0
TRIGG.GROUP.MUX.0.INPUT.34.signal:CPUSS_DW1_TR_OUT_1
TRIGG.GROUP.MUX.0.INPUT.35.signal:CPUSS_DW1_TR_OUT_2
TRIGG.GROUP.MUX.0.INPUT.36.signal:CPUSS_DW1_TR_OUT_3
TRIGG.GROUP.MUX.0.INPUT.37.signal:CPUSS_DW1_TR_OUT_4
TRIGG.GROUP.MUX.0.INPUT.38.signal:CPUSS_DW1_TR_OUT_5
TRIGG.GROUP.MUX.0.INPUT.39.signal:CPUSS_DW1_TR_OUT_6
TRIGG.GROUP.MUX.0.INPUT.40.signal:CPUSS_DW1_TR_OUT_7
TRIGG.GROUP.MUX.0.INPUT.41.signal:CPUSS_DW1_TR_OUT_8
TRIGG.GROUP.MUX.0.INPUT.42.signal:CPUSS_DW1_TR_OUT_9
TRIGG.GROUP.MUX.0.INPUT.43.signal:CPUSS_DW1_TR_OUT_10
TRIGG.GROUP.MUX.0.INPUT.44.signal:CPUSS_DW1_TR_OUT_11
TRIGG.GROUP.MUX.0.INPUT.45.signal:CPUSS_DW1_TR_OUT_12
TRIGG.GROUP.MUX.0.INPUT.46.signal:CPUSS_DW1_TR_OUT_13
TRIGG.GROUP.MUX.0.INPUT.47.signal:CPUSS_DW1_TR_OUT_14
TRIGG.GROUP.MUX.0.INPUT.48.signal:CPUSS_DW1_TR_OUT_15
TRIGG.GROUP.MUX.0.INPUT.49.signal:CPUSS_DMAC_TR_OUT_0
TRIGG.GROUP.MUX.0.INPUT.50.signal:CPUSS_DMAC_TR_OUT_1
TRIGG.GROUP.MUX.0.INPUT.51.signal:CPUSS_DMAC_TR_OUT_2
TRIGG.GROUP.MUX.0.INPUT.52.signal:CPUSS_DMAC_TR_OUT_3
TRIGG.GROUP.MUX.0.INPUT.53.signal:CPUSS_DMAC_TR_OUT_4
TRIGG.GROUP.MUX.0.INPUT.54.signal:CPUSS_DMAC_TR_OUT_5
TRIGG.GROUP.MUX.0.INPUT.55.signal:CPUSS_DMAC_TR_OUT_6
TRIGG.GROUP.MUX.0.INPUT.56.signal:CPUSS_DMAC_TR_OUT_7
TRIGG.GROUP.MUX.0.INPUT.57.signal:CANFD_0_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.0.INPUT.58.signal:CANFD_0_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.0.INPUT.59.signal:CANFD_0_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.0.INPUT.60.signal:CANFD_0_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.0.INPUT.61.signal:CANFD_0_TR_TMP_RTP_OUT_4
TRIGG.GROUP.MUX.0.INPUT.62.signal:CANFD_1_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.0.INPUT.63.signal:CANFD_1_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.0.INPUT.64.signal:CANFD_1_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.0.INPUT.65.signal:CANFD_1_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.0.INPUT.66.signal:CANFD_1_TR_TMP_RTP_OUT_4
TRIGG.GROUP.MUX.0.INPUT.67.signal:FLEXRAY_0_TR_TINT0_OUT
TRIGG.GROUP.MUX.0.INPUT.68.signal:PERI_TR_IO_INPUT_0
TRIGG.GROUP.MUX.0.INPUT.69.signal:PERI_TR_IO_INPUT_1
TRIGG.GROUP.MUX.0.INPUT.70.signal:PERI_TR_IO_INPUT_2
TRIGG.GROUP.MUX.0.INPUT.71.signal:PERI_TR_IO_INPUT_3
TRIGG.GROUP.MUX.0.INPUT.72.signal:PERI_TR_IO_INPUT_4
TRIGG.GROUP.MUX.0.INPUT.73.signal:PERI_TR_IO_INPUT_5
TRIGG.GROUP.MUX.0.INPUT.74.signal:PERI_TR_IO_INPUT_6
TRIGG.GROUP.MUX.0.INPUT.75.signal:PERI_TR_IO_INPUT_7
TRIGG.GROUP.MUX.0.INPUT.76.signal:PERI_TR_IO_INPUT_8
TRIGG.GROUP.MUX.0.INPUT.77.signal:PERI_TR_IO_INPUT_9
TRIGG.GROUP.MUX.0.INPUT.78.signal:PERI_TR_IO_INPUT_10
TRIGG.GROUP.MUX.0.INPUT.79.signal:PERI_TR_IO_INPUT_11
TRIGG.GROUP.MUX.0.INPUT.80.signal:PERI_TR_IO_INPUT_12
TRIGG.GROUP.MUX.0.INPUT.81.signal:PERI_TR_IO_INPUT_13
TRIGG.GROUP.MUX.0.INPUT.82.signal:PERI_TR_IO_INPUT_14
TRIGG.GROUP.MUX.0.INPUT.83.signal:PERI_TR_IO_INPUT_15
TRIGG.GROUP.MUX.0.INPUT.84.signal:PERI_TR_IO_INPUT_16
TRIGG.GROUP.MUX.0.INPUT.85.signal:PERI_TR_IO_INPUT_17
TRIGG.GROUP.MUX.0.INPUT.86.signal:PERI_TR_IO_INPUT_18
TRIGG.GROUP.MUX.0.INPUT.87.signal:PERI_TR_IO_INPUT_19
TRIGG.GROUP.MUX.0.INPUT.88.signal:PERI_TR_IO_INPUT_20
TRIGG.GROUP.MUX.0.INPUT.89.signal:PERI_TR_IO_INPUT_21
TRIGG.GROUP.MUX.0.INPUT.90.signal:PERI_TR_IO_INPUT_22
TRIGG.GROUP.MUX.0.INPUT.91.signal:PERI_TR_IO_INPUT_23
TRIGG.GROUP.MUX.0.INPUT.92.signal:CPUSS_TR_FAULT_0
TRIGG.GROUP.MUX.0.INPUT.93.signal:CPUSS_TR_FAULT_1
TRIGG.GROUP.MUX.0.INPUT.94.signal:CPUSS_TR_FAULT_2
TRIGG.GROUP.MUX.0.INPUT.95.signal:CPUSS_TR_FAULT_3
TRIGG.GROUP.MUX.0.OUTPUT.0.signal:CPUSS_DW0_TR_IN_0
TRIGG.GROUP.MUX.0.OUTPUT.1.signal:CPUSS_DW0_TR_IN_1
TRIGG.GROUP.MUX.0.OUTPUT.2.signal:CPUSS_DW0_TR_IN_2
TRIGG.GROUP.MUX.0.OUTPUT.3.signal:CPUSS_DW0_TR_IN_3
TRIGG.GROUP.MUX.0.OUTPUT.4.signal:CPUSS_DW0_TR_IN_4
TRIGG.GROUP.MUX.0.OUTPUT.5.signal:CPUSS_DW0_TR_IN_5
TRIGG.GROUP.MUX.0.OUTPUT.6.signal:CPUSS_DW0_TR_IN_6
TRIGG.GROUP.MUX.0.OUTPUT.7.signal:CPUSS_DW0_TR_IN_7
TRIGG.GROUP.MUX.0.OUTPUT.8.signal:CPUSS_DW0_TR_IN_8
TRIGG.GROUP.MUX.0.OUTPUT.9.signal:CPUSS_DW0_TR_IN_9
TRIGG.GROUP.MUX.0.OUTPUT.10.signal:CPUSS_DW0_TR_IN_10
TRIGG.GROUP.MUX.0.OUTPUT.11.signal:CPUSS_DW0_TR_IN_11
TRIGG.GROUP.MUX.0.OUTPUT.12.signal:CPUSS_DW0_TR_IN_12
TRIGG.GROUP.MUX.0.OUTPUT.13.signal:CPUSS_DW0_TR_IN_13
TRIGG.GROUP.MUX.0.OUTPUT.14.signal:CPUSS_DW0_TR_IN_14
TRIGG.GROUP.MUX.0.OUTPUT.15.signal:CPUSS_DW0_TR_IN_15
TRIGG.GROUP.MUX.1.description:P-DMA0[16:31] Request Assignments
TRIGG.GROUP.MUX.1.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76
TRIGG.GROUP.MUX.1.label:PDMA0_TR_1
TRIGG.GROUP.MUX.1.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
TRIGG.GROUP.MUX.1.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.1.INPUT.1.signal:TCPWM_0_TR_OUT0_0
TRIGG.GROUP.MUX.1.INPUT.2.signal:TCPWM_0_TR_OUT0_1
TRIGG.GROUP.MUX.1.INPUT.3.signal:TCPWM_0_TR_OUT0_2
TRIGG.GROUP.MUX.1.INPUT.4.signal:TCPWM_0_TR_OUT0_256
TRIGG.GROUP.MUX.1.INPUT.5.signal:TCPWM_0_TR_OUT0_257
TRIGG.GROUP.MUX.1.INPUT.6.signal:TCPWM_0_TR_OUT0_258
TRIGG.GROUP.MUX.1.INPUT.7.signal:TCPWM_0_TR_OUT0_512
TRIGG.GROUP.MUX.1.INPUT.8.signal:TCPWM_0_TR_OUT0_513
TRIGG.GROUP.MUX.1.INPUT.9.signal:TCPWM_0_TR_OUT0_514
TRIGG.GROUP.MUX.1.INPUT.10.signal:TCPWM_1_TR_OUT0_0
TRIGG.GROUP.MUX.1.INPUT.11.signal:TCPWM_1_TR_OUT0_1
TRIGG.GROUP.MUX.1.INPUT.12.signal:TCPWM_1_TR_OUT0_2
TRIGG.GROUP.MUX.1.INPUT.13.signal:TCPWM_1_TR_OUT0_3
TRIGG.GROUP.MUX.1.INPUT.14.signal:TCPWM_1_TR_OUT0_4
TRIGG.GROUP.MUX.1.INPUT.15.signal:TCPWM_1_TR_OUT0_5
TRIGG.GROUP.MUX.1.INPUT.16.signal:TCPWM_1_TR_OUT0_6
TRIGG.GROUP.MUX.1.INPUT.17.signal:TCPWM_1_TR_OUT0_7
TRIGG.GROUP.MUX.1.INPUT.18.signal:TCPWM_1_TR_OUT0_8
TRIGG.GROUP.MUX.1.INPUT.19.signal:TCPWM_1_TR_OUT0_9
TRIGG.GROUP.MUX.1.INPUT.20.signal:TCPWM_1_TR_OUT0_10
TRIGG.GROUP.MUX.1.INPUT.21.signal:TCPWM_1_TR_OUT0_11
TRIGG.GROUP.MUX.1.INPUT.22.signal:TCPWM_1_TR_OUT0_12
TRIGG.GROUP.MUX.1.INPUT.23.signal:TCPWM_1_TR_OUT0_13
TRIGG.GROUP.MUX.1.INPUT.24.signal:TCPWM_1_TR_OUT0_14
TRIGG.GROUP.MUX.1.INPUT.25.signal:TCPWM_1_TR_OUT0_15
TRIGG.GROUP.MUX.1.INPUT.26.signal:TCPWM_1_TR_OUT0_16
TRIGG.GROUP.MUX.1.INPUT.27.signal:TCPWM_1_TR_OUT0_17
TRIGG.GROUP.MUX.1.INPUT.28.signal:TCPWM_1_TR_OUT0_18
TRIGG.GROUP.MUX.1.INPUT.29.signal:TCPWM_1_TR_OUT0_19
TRIGG.GROUP.MUX.1.INPUT.30.signal:TCPWM_1_TR_OUT0_20
TRIGG.GROUP.MUX.1.INPUT.31.signal:TCPWM_1_TR_OUT0_21
TRIGG.GROUP.MUX.1.INPUT.32.signal:TCPWM_1_TR_OUT0_22
TRIGG.GROUP.MUX.1.INPUT.33.signal:TCPWM_1_TR_OUT0_23
TRIGG.GROUP.MUX.1.INPUT.34.signal:TCPWM_1_TR_OUT0_24
TRIGG.GROUP.MUX.1.INPUT.35.signal:TCPWM_1_TR_OUT0_25
TRIGG.GROUP.MUX.1.INPUT.36.signal:TCPWM_1_TR_OUT0_26
TRIGG.GROUP.MUX.1.INPUT.37.signal:TCPWM_1_TR_OUT0_27
TRIGG.GROUP.MUX.1.INPUT.38.signal:TCPWM_1_TR_OUT0_28
TRIGG.GROUP.MUX.1.INPUT.39.signal:TCPWM_1_TR_OUT0_29
TRIGG.GROUP.MUX.1.INPUT.40.signal:TCPWM_1_TR_OUT0_256
TRIGG.GROUP.MUX.1.INPUT.41.signal:TCPWM_1_TR_OUT0_257
TRIGG.GROUP.MUX.1.INPUT.42.signal:TCPWM_1_TR_OUT0_258
TRIGG.GROUP.MUX.1.INPUT.43.signal:TCPWM_1_TR_OUT0_259
TRIGG.GROUP.MUX.1.INPUT.44.signal:TCPWM_1_TR_OUT0_260
TRIGG.GROUP.MUX.1.INPUT.45.signal:TCPWM_1_TR_OUT0_261
TRIGG.GROUP.MUX.1.INPUT.46.signal:TCPWM_1_TR_OUT0_262
TRIGG.GROUP.MUX.1.INPUT.47.signal:TCPWM_1_TR_OUT0_263
TRIGG.GROUP.MUX.1.INPUT.48.signal:TCPWM_1_TR_OUT0_264
TRIGG.GROUP.MUX.1.INPUT.49.signal:TCPWM_1_TR_OUT0_265
TRIGG.GROUP.MUX.1.INPUT.50.signal:TCPWM_1_TR_OUT0_266
TRIGG.GROUP.MUX.1.INPUT.51.signal:TCPWM_1_TR_OUT0_267
TRIGG.GROUP.MUX.1.INPUT.52.signal:TCPWM_1_TR_OUT0_512
TRIGG.GROUP.MUX.1.INPUT.53.signal:TCPWM_1_TR_OUT0_513
TRIGG.GROUP.MUX.1.INPUT.54.signal:TCPWM_1_TR_OUT0_514
TRIGG.GROUP.MUX.1.INPUT.55.signal:TCPWM_1_TR_OUT0_515
TRIGG.GROUP.MUX.1.INPUT.56.signal:TCPWM_1_TR_OUT0_516
TRIGG.GROUP.MUX.1.INPUT.57.signal:TCPWM_1_TR_OUT0_517
TRIGG.GROUP.MUX.1.INPUT.58.signal:TCPWM_1_TR_OUT0_518
TRIGG.GROUP.MUX.1.INPUT.59.signal:TCPWM_1_TR_OUT0_519
TRIGG.GROUP.MUX.1.INPUT.60.signal:TCPWM_1_TR_OUT0_520
TRIGG.GROUP.MUX.1.INPUT.61.signal:TCPWM_1_TR_OUT0_521
TRIGG.GROUP.MUX.1.INPUT.62.signal:TCPWM_1_TR_OUT0_522
TRIGG.GROUP.MUX.1.INPUT.63.signal:TCPWM_1_TR_OUT0_523
TRIGG.GROUP.MUX.1.INPUT.64.signal:TCPWM_1_TR_OUT0_524
TRIGG.GROUP.MUX.1.INPUT.65.signal:PASS_0_TR_SAR_GEN_OUT_0
TRIGG.GROUP.MUX.1.INPUT.66.signal:PASS_0_TR_SAR_GEN_OUT_1
TRIGG.GROUP.MUX.1.INPUT.67.signal:PASS_0_TR_SAR_GEN_OUT_2
TRIGG.GROUP.MUX.1.INPUT.68.signal:PASS_0_TR_SAR_GEN_OUT_3
TRIGG.GROUP.MUX.1.INPUT.69.signal:PASS_0_TR_SAR_GEN_OUT_4
TRIGG.GROUP.MUX.1.INPUT.70.signal:PASS_0_TR_SAR_GEN_OUT_5
TRIGG.GROUP.MUX.1.INPUT.71.signal:CPUSS_CTI_TR_OUT_0
TRIGG.GROUP.MUX.1.INPUT.72.signal:CPUSS_CTI_TR_OUT_1
TRIGG.GROUP.MUX.1.INPUT.73.signal:EVTGEN_0_TR_OUT_0
TRIGG.GROUP.MUX.1.INPUT.74.signal:EVTGEN_0_TR_OUT_1
TRIGG.GROUP.MUX.1.INPUT.75.signal:EVTGEN_0_TR_OUT_2
TRIGG.GROUP.MUX.1.INPUT.76.signal:EVTGEN_0_TR_OUT_3
TRIGG.GROUP.MUX.1.OUTPUT.0.signal:CPUSS_DW0_TR_IN_16
TRIGG.GROUP.MUX.1.OUTPUT.1.signal:CPUSS_DW0_TR_IN_17
TRIGG.GROUP.MUX.1.OUTPUT.2.signal:CPUSS_DW0_TR_IN_18
TRIGG.GROUP.MUX.1.OUTPUT.3.signal:CPUSS_DW0_TR_IN_19
TRIGG.GROUP.MUX.1.OUTPUT.4.signal:CPUSS_DW0_TR_IN_20
TRIGG.GROUP.MUX.1.OUTPUT.5.signal:CPUSS_DW0_TR_IN_21
TRIGG.GROUP.MUX.1.OUTPUT.6.signal:CPUSS_DW0_TR_IN_22
TRIGG.GROUP.MUX.1.OUTPUT.7.signal:CPUSS_DW0_TR_IN_23
TRIGG.GROUP.MUX.1.OUTPUT.8.signal:CPUSS_DW0_TR_IN_24
TRIGG.GROUP.MUX.1.OUTPUT.9.signal:CPUSS_DW0_TR_IN_25
TRIGG.GROUP.MUX.1.OUTPUT.10.signal:CPUSS_DW0_TR_IN_26
TRIGG.GROUP.MUX.1.OUTPUT.11.signal:CPUSS_DW0_TR_IN_27
TRIGG.GROUP.MUX.1.OUTPUT.12.signal:CPUSS_DW0_TR_IN_28
TRIGG.GROUP.MUX.1.OUTPUT.13.signal:CPUSS_DW0_TR_IN_29
TRIGG.GROUP.MUX.1.OUTPUT.14.signal:CPUSS_DW0_TR_IN_30
TRIGG.GROUP.MUX.1.OUTPUT.15.signal:CPUSS_DW0_TR_IN_31
TRIGG.GROUP.MUX.2.description:P-DMA1[0:15] Request Assignments
TRIGG.GROUP.MUX.2.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126
TRIGG.GROUP.MUX.2.label:PDMA1_TR
TRIGG.GROUP.MUX.2.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
TRIGG.GROUP.MUX.2.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.2.INPUT.1.signal:CPUSS_DW1_TR_OUT_0
TRIGG.GROUP.MUX.2.INPUT.2.signal:CPUSS_DW1_TR_OUT_1
TRIGG.GROUP.MUX.2.INPUT.3.signal:CPUSS_DW1_TR_OUT_2
TRIGG.GROUP.MUX.2.INPUT.4.signal:CPUSS_DW1_TR_OUT_3
TRIGG.GROUP.MUX.2.INPUT.5.signal:CPUSS_DW1_TR_OUT_4
TRIGG.GROUP.MUX.2.INPUT.6.signal:CPUSS_DW1_TR_OUT_5
TRIGG.GROUP.MUX.2.INPUT.7.signal:CPUSS_DW1_TR_OUT_6
TRIGG.GROUP.MUX.2.INPUT.8.signal:CPUSS_DW1_TR_OUT_7
TRIGG.GROUP.MUX.2.INPUT.9.signal:CPUSS_DW1_TR_OUT_8
TRIGG.GROUP.MUX.2.INPUT.10.signal:CPUSS_DW1_TR_OUT_9
TRIGG.GROUP.MUX.2.INPUT.11.signal:CPUSS_DW1_TR_OUT_10
TRIGG.GROUP.MUX.2.INPUT.12.signal:CPUSS_DW1_TR_OUT_11
TRIGG.GROUP.MUX.2.INPUT.13.signal:CPUSS_DW1_TR_OUT_12
TRIGG.GROUP.MUX.2.INPUT.14.signal:CPUSS_DW1_TR_OUT_13
TRIGG.GROUP.MUX.2.INPUT.15.signal:CPUSS_DW1_TR_OUT_14
TRIGG.GROUP.MUX.2.INPUT.16.signal:CPUSS_DW1_TR_OUT_15
TRIGG.GROUP.MUX.2.INPUT.17.signal:CPUSS_DW0_TR_OUT_0
TRIGG.GROUP.MUX.2.INPUT.18.signal:CPUSS_DW0_TR_OUT_1
TRIGG.GROUP.MUX.2.INPUT.19.signal:CPUSS_DW0_TR_OUT_2
TRIGG.GROUP.MUX.2.INPUT.20.signal:CPUSS_DW0_TR_OUT_3
TRIGG.GROUP.MUX.2.INPUT.21.signal:CPUSS_DW0_TR_OUT_4
TRIGG.GROUP.MUX.2.INPUT.22.signal:CPUSS_DW0_TR_OUT_5
TRIGG.GROUP.MUX.2.INPUT.23.signal:CPUSS_DW0_TR_OUT_6
TRIGG.GROUP.MUX.2.INPUT.24.signal:CPUSS_DW0_TR_OUT_7
TRIGG.GROUP.MUX.2.INPUT.25.signal:CPUSS_DW0_TR_OUT_8
TRIGG.GROUP.MUX.2.INPUT.26.signal:CPUSS_DW0_TR_OUT_9
TRIGG.GROUP.MUX.2.INPUT.27.signal:CPUSS_DW0_TR_OUT_10
TRIGG.GROUP.MUX.2.INPUT.28.signal:CPUSS_DW0_TR_OUT_11
TRIGG.GROUP.MUX.2.INPUT.29.signal:CPUSS_DW0_TR_OUT_12
TRIGG.GROUP.MUX.2.INPUT.30.signal:CPUSS_DW0_TR_OUT_13
TRIGG.GROUP.MUX.2.INPUT.31.signal:CPUSS_DW0_TR_OUT_14
TRIGG.GROUP.MUX.2.INPUT.32.signal:CPUSS_DW0_TR_OUT_15
TRIGG.GROUP.MUX.2.INPUT.33.signal:CPUSS_DW0_TR_OUT_16
TRIGG.GROUP.MUX.2.INPUT.34.signal:CPUSS_DW0_TR_OUT_17
TRIGG.GROUP.MUX.2.INPUT.35.signal:CPUSS_DW0_TR_OUT_18
TRIGG.GROUP.MUX.2.INPUT.36.signal:CPUSS_DW0_TR_OUT_19
TRIGG.GROUP.MUX.2.INPUT.37.signal:CPUSS_DW0_TR_OUT_20
TRIGG.GROUP.MUX.2.INPUT.38.signal:CPUSS_DW0_TR_OUT_21
TRIGG.GROUP.MUX.2.INPUT.39.signal:CPUSS_DW0_TR_OUT_22
TRIGG.GROUP.MUX.2.INPUT.40.signal:CPUSS_DW0_TR_OUT_23
TRIGG.GROUP.MUX.2.INPUT.41.signal:CPUSS_DW0_TR_OUT_24
TRIGG.GROUP.MUX.2.INPUT.42.signal:CPUSS_DW0_TR_OUT_25
TRIGG.GROUP.MUX.2.INPUT.43.signal:CPUSS_DW0_TR_OUT_26
TRIGG.GROUP.MUX.2.INPUT.44.signal:CPUSS_DW0_TR_OUT_27
TRIGG.GROUP.MUX.2.INPUT.45.signal:CPUSS_DW0_TR_OUT_28
TRIGG.GROUP.MUX.2.INPUT.46.signal:CPUSS_DW0_TR_OUT_29
TRIGG.GROUP.MUX.2.INPUT.47.signal:CPUSS_DW0_TR_OUT_30
TRIGG.GROUP.MUX.2.INPUT.48.signal:CPUSS_DW0_TR_OUT_31
TRIGG.GROUP.MUX.2.INPUT.49.signal:TCPWM_1_TR_OUT0_30
TRIGG.GROUP.MUX.2.INPUT.50.signal:TCPWM_1_TR_OUT0_31
TRIGG.GROUP.MUX.2.INPUT.51.signal:TCPWM_1_TR_OUT0_32
TRIGG.GROUP.MUX.2.INPUT.52.signal:TCPWM_1_TR_OUT0_33
TRIGG.GROUP.MUX.2.INPUT.53.signal:TCPWM_1_TR_OUT0_34
TRIGG.GROUP.MUX.2.INPUT.54.signal:TCPWM_1_TR_OUT0_35
TRIGG.GROUP.MUX.2.INPUT.55.signal:TCPWM_1_TR_OUT0_36
TRIGG.GROUP.MUX.2.INPUT.56.signal:TCPWM_1_TR_OUT0_37
TRIGG.GROUP.MUX.2.INPUT.57.signal:TCPWM_1_TR_OUT0_38
TRIGG.GROUP.MUX.2.INPUT.58.signal:TCPWM_1_TR_OUT0_39
TRIGG.GROUP.MUX.2.INPUT.59.signal:TCPWM_1_TR_OUT0_40
TRIGG.GROUP.MUX.2.INPUT.60.signal:TCPWM_1_TR_OUT0_41
TRIGG.GROUP.MUX.2.INPUT.61.signal:TCPWM_1_TR_OUT0_42
TRIGG.GROUP.MUX.2.INPUT.62.signal:TCPWM_1_TR_OUT0_43
TRIGG.GROUP.MUX.2.INPUT.63.signal:TCPWM_1_TR_OUT0_44
TRIGG.GROUP.MUX.2.INPUT.64.signal:TCPWM_1_TR_OUT0_45
TRIGG.GROUP.MUX.2.INPUT.65.signal:TCPWM_1_TR_OUT0_46
TRIGG.GROUP.MUX.2.INPUT.66.signal:TCPWM_1_TR_OUT0_47
TRIGG.GROUP.MUX.2.INPUT.67.signal:TCPWM_1_TR_OUT0_48
TRIGG.GROUP.MUX.2.INPUT.68.signal:TCPWM_1_TR_OUT0_49
TRIGG.GROUP.MUX.2.INPUT.69.signal:TCPWM_1_TR_OUT0_50
TRIGG.GROUP.MUX.2.INPUT.70.signal:TCPWM_1_TR_OUT0_51
TRIGG.GROUP.MUX.2.INPUT.71.signal:TCPWM_1_TR_OUT0_52
TRIGG.GROUP.MUX.2.INPUT.72.signal:TCPWM_1_TR_OUT0_53
TRIGG.GROUP.MUX.2.INPUT.73.signal:TCPWM_1_TR_OUT0_54
TRIGG.GROUP.MUX.2.INPUT.74.signal:TCPWM_1_TR_OUT0_55
TRIGG.GROUP.MUX.2.INPUT.75.signal:TCPWM_1_TR_OUT0_56
TRIGG.GROUP.MUX.2.INPUT.76.signal:TCPWM_1_TR_OUT0_57
TRIGG.GROUP.MUX.2.INPUT.77.signal:TCPWM_1_TR_OUT0_58
TRIGG.GROUP.MUX.2.INPUT.78.signal:TCPWM_1_TR_OUT0_59
TRIGG.GROUP.MUX.2.INPUT.79.signal:TCPWM_1_TR_OUT0_60
TRIGG.GROUP.MUX.2.INPUT.80.signal:TCPWM_1_TR_OUT0_61
TRIGG.GROUP.MUX.2.INPUT.81.signal:TCPWM_1_TR_OUT0_62
TRIGG.GROUP.MUX.2.INPUT.82.signal:TCPWM_1_TR_OUT0_63
TRIGG.GROUP.MUX.2.INPUT.83.signal:TCPWM_1_TR_OUT0_64
TRIGG.GROUP.MUX.2.INPUT.84.signal:TCPWM_1_TR_OUT0_65
TRIGG.GROUP.MUX.2.INPUT.85.signal:TCPWM_1_TR_OUT0_66
TRIGG.GROUP.MUX.2.INPUT.86.signal:TCPWM_1_TR_OUT0_67
TRIGG.GROUP.MUX.2.INPUT.87.signal:TCPWM_1_TR_OUT0_68
TRIGG.GROUP.MUX.2.INPUT.88.signal:TCPWM_1_TR_OUT0_69
TRIGG.GROUP.MUX.2.INPUT.89.signal:TCPWM_1_TR_OUT0_70
TRIGG.GROUP.MUX.2.INPUT.90.signal:TCPWM_1_TR_OUT0_71
TRIGG.GROUP.MUX.2.INPUT.91.signal:TCPWM_1_TR_OUT0_72
TRIGG.GROUP.MUX.2.INPUT.92.signal:TCPWM_1_TR_OUT0_73
TRIGG.GROUP.MUX.2.INPUT.93.signal:TCPWM_1_TR_OUT0_74
TRIGG.GROUP.MUX.2.INPUT.94.signal:TCPWM_1_TR_OUT0_75
TRIGG.GROUP.MUX.2.INPUT.95.signal:TCPWM_1_TR_OUT0_76
TRIGG.GROUP.MUX.2.INPUT.96.signal:TCPWM_1_TR_OUT0_77
TRIGG.GROUP.MUX.2.INPUT.97.signal:TCPWM_1_TR_OUT0_78
TRIGG.GROUP.MUX.2.INPUT.98.signal:TCPWM_1_TR_OUT0_79
TRIGG.GROUP.MUX.2.INPUT.99.signal:TCPWM_1_TR_OUT0_80
TRIGG.GROUP.MUX.2.INPUT.100.signal:TCPWM_1_TR_OUT0_81
TRIGG.GROUP.MUX.2.INPUT.101.signal:TCPWM_1_TR_OUT0_82
TRIGG.GROUP.MUX.2.INPUT.102.signal:TCPWM_1_TR_OUT0_83
TRIGG.GROUP.MUX.2.INPUT.103.signal:PERI_TR_IO_INPUT_24
TRIGG.GROUP.MUX.2.INPUT.104.signal:PERI_TR_IO_INPUT_25
TRIGG.GROUP.MUX.2.INPUT.105.signal:PERI_TR_IO_INPUT_26
TRIGG.GROUP.MUX.2.INPUT.106.signal:PERI_TR_IO_INPUT_27
TRIGG.GROUP.MUX.2.INPUT.107.signal:PERI_TR_IO_INPUT_28
TRIGG.GROUP.MUX.2.INPUT.108.signal:PERI_TR_IO_INPUT_29
TRIGG.GROUP.MUX.2.INPUT.109.signal:PERI_TR_IO_INPUT_30
TRIGG.GROUP.MUX.2.INPUT.110.signal:PERI_TR_IO_INPUT_31
TRIGG.GROUP.MUX.2.INPUT.111.signal:PERI_TR_IO_INPUT_32
TRIGG.GROUP.MUX.2.INPUT.112.signal:PERI_TR_IO_INPUT_33
TRIGG.GROUP.MUX.2.INPUT.113.signal:PERI_TR_IO_INPUT_34
TRIGG.GROUP.MUX.2.INPUT.114.signal:PERI_TR_IO_INPUT_35
TRIGG.GROUP.MUX.2.INPUT.115.signal:PERI_TR_IO_INPUT_36
TRIGG.GROUP.MUX.2.INPUT.116.signal:PERI_TR_IO_INPUT_37
TRIGG.GROUP.MUX.2.INPUT.117.signal:PERI_TR_IO_INPUT_38
TRIGG.GROUP.MUX.2.INPUT.118.signal:PERI_TR_IO_INPUT_39
TRIGG.GROUP.MUX.2.INPUT.119.signal:PERI_TR_IO_INPUT_40
TRIGG.GROUP.MUX.2.INPUT.120.signal:PERI_TR_IO_INPUT_41
TRIGG.GROUP.MUX.2.INPUT.121.signal:PERI_TR_IO_INPUT_42
TRIGG.GROUP.MUX.2.INPUT.122.signal:PERI_TR_IO_INPUT_43
TRIGG.GROUP.MUX.2.INPUT.123.signal:PERI_TR_IO_INPUT_44
TRIGG.GROUP.MUX.2.INPUT.124.signal:PERI_TR_IO_INPUT_45
TRIGG.GROUP.MUX.2.INPUT.125.signal:PERI_TR_IO_INPUT_46
TRIGG.GROUP.MUX.2.INPUT.126.signal:PERI_TR_IO_INPUT_47
TRIGG.GROUP.MUX.2.OUTPUT.0.signal:CPUSS_DW1_TR_IN_0
TRIGG.GROUP.MUX.2.OUTPUT.1.signal:CPUSS_DW1_TR_IN_1
TRIGG.GROUP.MUX.2.OUTPUT.2.signal:CPUSS_DW1_TR_IN_2
TRIGG.GROUP.MUX.2.OUTPUT.3.signal:CPUSS_DW1_TR_IN_3
TRIGG.GROUP.MUX.2.OUTPUT.4.signal:CPUSS_DW1_TR_IN_4
TRIGG.GROUP.MUX.2.OUTPUT.5.signal:CPUSS_DW1_TR_IN_5
TRIGG.GROUP.MUX.2.OUTPUT.6.signal:CPUSS_DW1_TR_IN_6
TRIGG.GROUP.MUX.2.OUTPUT.7.signal:CPUSS_DW1_TR_IN_7
TRIGG.GROUP.MUX.2.OUTPUT.8.signal:CPUSS_DW1_TR_IN_8
TRIGG.GROUP.MUX.2.OUTPUT.9.signal:CPUSS_DW1_TR_IN_9
TRIGG.GROUP.MUX.2.OUTPUT.10.signal:CPUSS_DW1_TR_IN_10
TRIGG.GROUP.MUX.2.OUTPUT.11.signal:CPUSS_DW1_TR_IN_11
TRIGG.GROUP.MUX.2.OUTPUT.12.signal:CPUSS_DW1_TR_IN_12
TRIGG.GROUP.MUX.2.OUTPUT.13.signal:CPUSS_DW1_TR_IN_13
TRIGG.GROUP.MUX.2.OUTPUT.14.signal:CPUSS_DW1_TR_IN_14
TRIGG.GROUP.MUX.2.OUTPUT.15.signal:CPUSS_DW1_TR_IN_15
TRIGG.GROUP.MUX.3.description:M-DMA Request Assignments
TRIGG.GROUP.MUX.3.inputs:0,1,2,3,4,5,6
TRIGG.GROUP.MUX.3.label:MDMA
TRIGG.GROUP.MUX.3.outputs:0,1,2,3,4,5,6,7
TRIGG.GROUP.MUX.3.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.3.INPUT.1.signal:TCPWM_0_TR_OUT0_0
TRIGG.GROUP.MUX.3.INPUT.2.signal:TCPWM_0_TR_OUT0_1
TRIGG.GROUP.MUX.3.INPUT.3.signal:TCPWM_0_TR_OUT0_2
TRIGG.GROUP.MUX.3.INPUT.4.signal:TCPWM_0_TR_OUT0_256
TRIGG.GROUP.MUX.3.INPUT.5.signal:TCPWM_0_TR_OUT0_257
TRIGG.GROUP.MUX.3.INPUT.6.signal:TCPWM_0_TR_OUT0_258
TRIGG.GROUP.MUX.3.OUTPUT.0.signal:CPUSS_DMAC_TR_IN_0
TRIGG.GROUP.MUX.3.OUTPUT.1.signal:CPUSS_DMAC_TR_IN_1
TRIGG.GROUP.MUX.3.OUTPUT.2.signal:CPUSS_DMAC_TR_IN_2
TRIGG.GROUP.MUX.3.OUTPUT.3.signal:CPUSS_DMAC_TR_IN_3
TRIGG.GROUP.MUX.3.OUTPUT.4.signal:CPUSS_DMAC_TR_IN_4
TRIGG.GROUP.MUX.3.OUTPUT.5.signal:CPUSS_DMAC_TR_IN_5
TRIGG.GROUP.MUX.3.OUTPUT.6.signal:CPUSS_DMAC_TR_IN_6
TRIGG.GROUP.MUX.3.OUTPUT.7.signal:CPUSS_DMAC_TR_IN_7
TRIGG.GROUP.MUX.4.description:
TRIGG.GROUP.MUX.4.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102
TRIGG.GROUP.MUX.4.label:TCPWM0_OUT
TRIGG.GROUP.MUX.4.outputs:0,1,2,3,4,5,6,7,8,9,10,11
TRIGG.GROUP.MUX.4.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.4.INPUT.1.signal:CPUSS_DW0_TR_OUT_0
TRIGG.GROUP.MUX.4.INPUT.2.signal:CPUSS_DW0_TR_OUT_1
TRIGG.GROUP.MUX.4.INPUT.3.signal:CPUSS_DW0_TR_OUT_2
TRIGG.GROUP.MUX.4.INPUT.4.signal:CPUSS_DW0_TR_OUT_3
TRIGG.GROUP.MUX.4.INPUT.5.signal:CPUSS_DW0_TR_OUT_4
TRIGG.GROUP.MUX.4.INPUT.6.signal:CPUSS_DW0_TR_OUT_5
TRIGG.GROUP.MUX.4.INPUT.7.signal:CPUSS_DW0_TR_OUT_6
TRIGG.GROUP.MUX.4.INPUT.8.signal:CPUSS_DW0_TR_OUT_7
TRIGG.GROUP.MUX.4.INPUT.9.signal:CPUSS_DW0_TR_OUT_8
TRIGG.GROUP.MUX.4.INPUT.10.signal:CPUSS_DW0_TR_OUT_9
TRIGG.GROUP.MUX.4.INPUT.11.signal:CPUSS_DW0_TR_OUT_10
TRIGG.GROUP.MUX.4.INPUT.12.signal:CPUSS_DW0_TR_OUT_11
TRIGG.GROUP.MUX.4.INPUT.13.signal:CPUSS_DW0_TR_OUT_12
TRIGG.GROUP.MUX.4.INPUT.14.signal:CPUSS_DW0_TR_OUT_13
TRIGG.GROUP.MUX.4.INPUT.15.signal:CPUSS_DW0_TR_OUT_14
TRIGG.GROUP.MUX.4.INPUT.16.signal:CPUSS_DW0_TR_OUT_15
TRIGG.GROUP.MUX.4.INPUT.17.signal:CPUSS_DW0_TR_OUT_16
TRIGG.GROUP.MUX.4.INPUT.18.signal:CPUSS_DW0_TR_OUT_17
TRIGG.GROUP.MUX.4.INPUT.19.signal:CPUSS_DW0_TR_OUT_18
TRIGG.GROUP.MUX.4.INPUT.20.signal:CPUSS_DW0_TR_OUT_19
TRIGG.GROUP.MUX.4.INPUT.21.signal:CPUSS_DW0_TR_OUT_20
TRIGG.GROUP.MUX.4.INPUT.22.signal:CPUSS_DW0_TR_OUT_21
TRIGG.GROUP.MUX.4.INPUT.23.signal:CPUSS_DW0_TR_OUT_22
TRIGG.GROUP.MUX.4.INPUT.24.signal:CPUSS_DW0_TR_OUT_23
TRIGG.GROUP.MUX.4.INPUT.25.signal:CPUSS_DW0_TR_OUT_24
TRIGG.GROUP.MUX.4.INPUT.26.signal:CPUSS_DW0_TR_OUT_25
TRIGG.GROUP.MUX.4.INPUT.27.signal:CPUSS_DW0_TR_OUT_26
TRIGG.GROUP.MUX.4.INPUT.28.signal:CPUSS_DW0_TR_OUT_27
TRIGG.GROUP.MUX.4.INPUT.29.signal:CPUSS_DW0_TR_OUT_28
TRIGG.GROUP.MUX.4.INPUT.30.signal:CPUSS_DW0_TR_OUT_29
TRIGG.GROUP.MUX.4.INPUT.31.signal:CPUSS_DW0_TR_OUT_30
TRIGG.GROUP.MUX.4.INPUT.32.signal:CPUSS_DW0_TR_OUT_31
TRIGG.GROUP.MUX.4.INPUT.33.signal:CPUSS_DW1_TR_OUT_0
TRIGG.GROUP.MUX.4.INPUT.34.signal:CPUSS_DW1_TR_OUT_1
TRIGG.GROUP.MUX.4.INPUT.35.signal:CPUSS_DW1_TR_OUT_2
TRIGG.GROUP.MUX.4.INPUT.36.signal:CPUSS_DW1_TR_OUT_3
TRIGG.GROUP.MUX.4.INPUT.37.signal:CPUSS_DW1_TR_OUT_4
TRIGG.GROUP.MUX.4.INPUT.38.signal:CPUSS_DW1_TR_OUT_5
TRIGG.GROUP.MUX.4.INPUT.39.signal:CPUSS_DW1_TR_OUT_6
TRIGG.GROUP.MUX.4.INPUT.40.signal:CPUSS_DW1_TR_OUT_7
TRIGG.GROUP.MUX.4.INPUT.41.signal:CPUSS_DW1_TR_OUT_8
TRIGG.GROUP.MUX.4.INPUT.42.signal:CPUSS_DW1_TR_OUT_9
TRIGG.GROUP.MUX.4.INPUT.43.signal:CPUSS_DW1_TR_OUT_10
TRIGG.GROUP.MUX.4.INPUT.44.signal:CPUSS_DW1_TR_OUT_11
TRIGG.GROUP.MUX.4.INPUT.45.signal:CPUSS_DW1_TR_OUT_12
TRIGG.GROUP.MUX.4.INPUT.46.signal:CPUSS_DW1_TR_OUT_13
TRIGG.GROUP.MUX.4.INPUT.47.signal:CPUSS_DW1_TR_OUT_14
TRIGG.GROUP.MUX.4.INPUT.48.signal:CPUSS_DW1_TR_OUT_15
TRIGG.GROUP.MUX.4.INPUT.49.signal:CPUSS_DMAC_TR_OUT_0
TRIGG.GROUP.MUX.4.INPUT.50.signal:CPUSS_DMAC_TR_OUT_1
TRIGG.GROUP.MUX.4.INPUT.51.signal:CPUSS_DMAC_TR_OUT_2
TRIGG.GROUP.MUX.4.INPUT.52.signal:CPUSS_DMAC_TR_OUT_3
TRIGG.GROUP.MUX.4.INPUT.53.signal:CPUSS_DMAC_TR_OUT_4
TRIGG.GROUP.MUX.4.INPUT.54.signal:CPUSS_DMAC_TR_OUT_5
TRIGG.GROUP.MUX.4.INPUT.55.signal:CPUSS_DMAC_TR_OUT_6
TRIGG.GROUP.MUX.4.INPUT.56.signal:CPUSS_DMAC_TR_OUT_7
TRIGG.GROUP.MUX.4.INPUT.57.signal:TCPWM_0_TR_OUT0_0
TRIGG.GROUP.MUX.4.INPUT.58.signal:TCPWM_0_TR_OUT0_1
TRIGG.GROUP.MUX.4.INPUT.59.signal:TCPWM_0_TR_OUT0_2
TRIGG.GROUP.MUX.4.INPUT.60.signal:TCPWM_0_TR_OUT0_256
TRIGG.GROUP.MUX.4.INPUT.61.signal:TCPWM_0_TR_OUT0_257
TRIGG.GROUP.MUX.4.INPUT.62.signal:TCPWM_0_TR_OUT0_258
TRIGG.GROUP.MUX.4.INPUT.63.signal:TCPWM_0_TR_OUT0_512
TRIGG.GROUP.MUX.4.INPUT.64.signal:TCPWM_0_TR_OUT0_513
TRIGG.GROUP.MUX.4.INPUT.65.signal:TCPWM_0_TR_OUT0_514
TRIGG.GROUP.MUX.4.INPUT.66.signal:TCPWM_1_TR_OUT0_0
TRIGG.GROUP.MUX.4.INPUT.67.signal:TCPWM_1_TR_OUT0_1
TRIGG.GROUP.MUX.4.INPUT.68.signal:TCPWM_1_TR_OUT0_2
TRIGG.GROUP.MUX.4.INPUT.69.signal:TCPWM_1_TR_OUT0_3
TRIGG.GROUP.MUX.4.INPUT.70.signal:TCPWM_1_TR_OUT0_4
TRIGG.GROUP.MUX.4.INPUT.71.signal:TCPWM_1_TR_OUT0_5
TRIGG.GROUP.MUX.4.INPUT.72.signal:TCPWM_1_TR_OUT0_6
TRIGG.GROUP.MUX.4.INPUT.73.signal:TCPWM_1_TR_OUT0_7
TRIGG.GROUP.MUX.4.INPUT.74.signal:TCPWM_1_TR_OUT0_8
TRIGG.GROUP.MUX.4.INPUT.75.signal:TCPWM_1_TR_OUT0_9
TRIGG.GROUP.MUX.4.INPUT.76.signal:TCPWM_1_TR_OUT0_10
TRIGG.GROUP.MUX.4.INPUT.77.signal:TCPWM_1_TR_OUT0_11
TRIGG.GROUP.MUX.4.INPUT.78.signal:TCPWM_1_TR_OUT0_12
TRIGG.GROUP.MUX.4.INPUT.79.signal:TCPWM_1_TR_OUT0_13
TRIGG.GROUP.MUX.4.INPUT.80.signal:TCPWM_1_TR_OUT0_14
TRIGG.GROUP.MUX.4.INPUT.81.signal:TCPWM_1_TR_OUT0_15
TRIGG.GROUP.MUX.4.INPUT.82.signal:TCPWM_1_TR_OUT0_256
TRIGG.GROUP.MUX.4.INPUT.83.signal:TCPWM_1_TR_OUT0_257
TRIGG.GROUP.MUX.4.INPUT.84.signal:TCPWM_1_TR_OUT0_258
TRIGG.GROUP.MUX.4.INPUT.85.signal:TCPWM_1_TR_OUT0_259
TRIGG.GROUP.MUX.4.INPUT.86.signal:TCPWM_1_TR_OUT0_260
TRIGG.GROUP.MUX.4.INPUT.87.signal:TCPWM_1_TR_OUT0_261
TRIGG.GROUP.MUX.4.INPUT.88.signal:TCPWM_1_TR_OUT0_512
TRIGG.GROUP.MUX.4.INPUT.89.signal:TCPWM_1_TR_OUT0_513
TRIGG.GROUP.MUX.4.INPUT.90.signal:TCPWM_1_TR_OUT0_514
TRIGG.GROUP.MUX.4.INPUT.91.signal:TCPWM_1_TR_OUT0_515
TRIGG.GROUP.MUX.4.INPUT.92.signal:TCPWM_1_TR_OUT0_516
TRIGG.GROUP.MUX.4.INPUT.93.signal:TCPWM_1_TR_OUT0_517
TRIGG.GROUP.MUX.4.INPUT.94.signal:TCPWM_1_TR_OUT0_518
TRIGG.GROUP.MUX.4.INPUT.95.signal:SMIF_0_TR_TX_REQ
TRIGG.GROUP.MUX.4.INPUT.96.signal:SMIF_0_TR_RX_REQ
TRIGG.GROUP.MUX.4.INPUT.97.signal:AUDIOSS_0_TR_I2S_TX_REQ
TRIGG.GROUP.MUX.4.INPUT.98.signal:AUDIOSS_0_TR_I2S_RX_REQ
TRIGG.GROUP.MUX.4.INPUT.99.signal:AUDIOSS_1_TR_I2S_TX_REQ
TRIGG.GROUP.MUX.4.INPUT.100.signal:AUDIOSS_1_TR_I2S_RX_REQ
TRIGG.GROUP.MUX.4.INPUT.101.signal:AUDIOSS_2_TR_I2S_TX_REQ
TRIGG.GROUP.MUX.4.INPUT.102.signal:AUDIOSS_2_TR_I2S_RX_REQ
TRIGG.GROUP.MUX.4.OUTPUT.0.signal:TCPWM_0_TR_ALL_CNT_IN_0
TRIGG.GROUP.MUX.4.OUTPUT.1.signal:TCPWM_0_TR_ALL_CNT_IN_1
TRIGG.GROUP.MUX.4.OUTPUT.2.signal:TCPWM_0_TR_ALL_CNT_IN_2
TRIGG.GROUP.MUX.4.OUTPUT.3.signal:TCPWM_0_TR_ALL_CNT_IN_3
TRIGG.GROUP.MUX.4.OUTPUT.4.signal:TCPWM_0_TR_ALL_CNT_IN_4
TRIGG.GROUP.MUX.4.OUTPUT.5.signal:TCPWM_0_TR_ALL_CNT_IN_5
TRIGG.GROUP.MUX.4.OUTPUT.6.signal:TCPWM_0_TR_ALL_CNT_IN_6
TRIGG.GROUP.MUX.4.OUTPUT.7.signal:TCPWM_0_TR_ALL_CNT_IN_7
TRIGG.GROUP.MUX.4.OUTPUT.8.signal:TCPWM_0_TR_ALL_CNT_IN_8
TRIGG.GROUP.MUX.4.OUTPUT.9.signal:TCPWM_0_TR_ALL_CNT_IN_9
TRIGG.GROUP.MUX.4.OUTPUT.10.signal:TCPWM_0_TR_ALL_CNT_IN_10
TRIGG.GROUP.MUX.4.OUTPUT.11.signal:TCPWM_0_TR_ALL_CNT_IN_11
TRIGG.GROUP.MUX.5.description:
TRIGG.GROUP.MUX.5.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167
TRIGG.GROUP.MUX.5.label:TCPWM1_OUT
TRIGG.GROUP.MUX.5.outputs:0,1,2,3,4,5,6,7,8,9,10,11
TRIGG.GROUP.MUX.5.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.5.INPUT.1.signal:TCPWM_0_TR_OUT0_0
TRIGG.GROUP.MUX.5.INPUT.2.signal:TCPWM_0_TR_OUT0_1
TRIGG.GROUP.MUX.5.INPUT.3.signal:TCPWM_0_TR_OUT0_2
TRIGG.GROUP.MUX.5.INPUT.4.signal:TCPWM_0_TR_OUT0_256
TRIGG.GROUP.MUX.5.INPUT.5.signal:TCPWM_0_TR_OUT0_257
TRIGG.GROUP.MUX.5.INPUT.6.signal:TCPWM_0_TR_OUT0_258
TRIGG.GROUP.MUX.5.INPUT.7.signal:TCPWM_0_TR_OUT0_512
TRIGG.GROUP.MUX.5.INPUT.8.signal:TCPWM_0_TR_OUT0_513
TRIGG.GROUP.MUX.5.INPUT.9.signal:TCPWM_0_TR_OUT0_514
TRIGG.GROUP.MUX.5.INPUT.10.signal:TCPWM_1_TR_OUT0_0
TRIGG.GROUP.MUX.5.INPUT.11.signal:TCPWM_1_TR_OUT0_1
TRIGG.GROUP.MUX.5.INPUT.12.signal:TCPWM_1_TR_OUT0_2
TRIGG.GROUP.MUX.5.INPUT.13.signal:TCPWM_1_TR_OUT0_3
TRIGG.GROUP.MUX.5.INPUT.14.signal:TCPWM_1_TR_OUT0_4
TRIGG.GROUP.MUX.5.INPUT.15.signal:TCPWM_1_TR_OUT0_5
TRIGG.GROUP.MUX.5.INPUT.16.signal:TCPWM_1_TR_OUT0_6
TRIGG.GROUP.MUX.5.INPUT.17.signal:TCPWM_1_TR_OUT0_7
TRIGG.GROUP.MUX.5.INPUT.18.signal:TCPWM_1_TR_OUT0_8
TRIGG.GROUP.MUX.5.INPUT.19.signal:TCPWM_1_TR_OUT0_9
TRIGG.GROUP.MUX.5.INPUT.20.signal:TCPWM_1_TR_OUT0_10
TRIGG.GROUP.MUX.5.INPUT.21.signal:TCPWM_1_TR_OUT0_11
TRIGG.GROUP.MUX.5.INPUT.22.signal:TCPWM_1_TR_OUT0_12
TRIGG.GROUP.MUX.5.INPUT.23.signal:TCPWM_1_TR_OUT0_13
TRIGG.GROUP.MUX.5.INPUT.24.signal:TCPWM_1_TR_OUT0_14
TRIGG.GROUP.MUX.5.INPUT.25.signal:TCPWM_1_TR_OUT0_15
TRIGG.GROUP.MUX.5.INPUT.26.signal:TCPWM_1_TR_OUT0_16
TRIGG.GROUP.MUX.5.INPUT.27.signal:TCPWM_1_TR_OUT0_17
TRIGG.GROUP.MUX.5.INPUT.28.signal:TCPWM_1_TR_OUT0_18
TRIGG.GROUP.MUX.5.INPUT.29.signal:TCPWM_1_TR_OUT0_19
TRIGG.GROUP.MUX.5.INPUT.30.signal:TCPWM_1_TR_OUT0_20
TRIGG.GROUP.MUX.5.INPUT.31.signal:TCPWM_1_TR_OUT0_21
TRIGG.GROUP.MUX.5.INPUT.32.signal:TCPWM_1_TR_OUT0_22
TRIGG.GROUP.MUX.5.INPUT.33.signal:TCPWM_1_TR_OUT0_23
TRIGG.GROUP.MUX.5.INPUT.34.signal:TCPWM_1_TR_OUT0_24
TRIGG.GROUP.MUX.5.INPUT.35.signal:TCPWM_1_TR_OUT0_25
TRIGG.GROUP.MUX.5.INPUT.36.signal:TCPWM_1_TR_OUT0_26
TRIGG.GROUP.MUX.5.INPUT.37.signal:TCPWM_1_TR_OUT0_27
TRIGG.GROUP.MUX.5.INPUT.38.signal:TCPWM_1_TR_OUT0_28
TRIGG.GROUP.MUX.5.INPUT.39.signal:TCPWM_1_TR_OUT0_29
TRIGG.GROUP.MUX.5.INPUT.40.signal:TCPWM_1_TR_OUT0_30
TRIGG.GROUP.MUX.5.INPUT.41.signal:TCPWM_1_TR_OUT0_31
TRIGG.GROUP.MUX.5.INPUT.42.signal:TCPWM_1_TR_OUT0_32
TRIGG.GROUP.MUX.5.INPUT.43.signal:TCPWM_1_TR_OUT0_33
TRIGG.GROUP.MUX.5.INPUT.44.signal:TCPWM_1_TR_OUT0_34
TRIGG.GROUP.MUX.5.INPUT.45.signal:TCPWM_1_TR_OUT0_35
TRIGG.GROUP.MUX.5.INPUT.46.signal:TCPWM_1_TR_OUT0_36
TRIGG.GROUP.MUX.5.INPUT.47.signal:TCPWM_1_TR_OUT0_37
TRIGG.GROUP.MUX.5.INPUT.48.signal:TCPWM_1_TR_OUT0_38
TRIGG.GROUP.MUX.5.INPUT.49.signal:TCPWM_1_TR_OUT0_39
TRIGG.GROUP.MUX.5.INPUT.50.signal:TCPWM_1_TR_OUT0_40
TRIGG.GROUP.MUX.5.INPUT.51.signal:TCPWM_1_TR_OUT0_41
TRIGG.GROUP.MUX.5.INPUT.52.signal:TCPWM_1_TR_OUT0_42
TRIGG.GROUP.MUX.5.INPUT.53.signal:TCPWM_1_TR_OUT0_43
TRIGG.GROUP.MUX.5.INPUT.54.signal:TCPWM_1_TR_OUT0_44
TRIGG.GROUP.MUX.5.INPUT.55.signal:TCPWM_1_TR_OUT0_45
TRIGG.GROUP.MUX.5.INPUT.56.signal:TCPWM_1_TR_OUT0_46
TRIGG.GROUP.MUX.5.INPUT.57.signal:TCPWM_1_TR_OUT0_47
TRIGG.GROUP.MUX.5.INPUT.58.signal:TCPWM_1_TR_OUT0_48
TRIGG.GROUP.MUX.5.INPUT.59.signal:TCPWM_1_TR_OUT0_49
TRIGG.GROUP.MUX.5.INPUT.60.signal:TCPWM_1_TR_OUT0_50
TRIGG.GROUP.MUX.5.INPUT.61.signal:TCPWM_1_TR_OUT0_51
TRIGG.GROUP.MUX.5.INPUT.62.signal:TCPWM_1_TR_OUT0_52
TRIGG.GROUP.MUX.5.INPUT.63.signal:TCPWM_1_TR_OUT0_53
TRIGG.GROUP.MUX.5.INPUT.64.signal:TCPWM_1_TR_OUT0_54
TRIGG.GROUP.MUX.5.INPUT.65.signal:TCPWM_1_TR_OUT0_55
TRIGG.GROUP.MUX.5.INPUT.66.signal:TCPWM_1_TR_OUT0_56
TRIGG.GROUP.MUX.5.INPUT.67.signal:TCPWM_1_TR_OUT0_57
TRIGG.GROUP.MUX.5.INPUT.68.signal:TCPWM_1_TR_OUT0_58
TRIGG.GROUP.MUX.5.INPUT.69.signal:TCPWM_1_TR_OUT0_59
TRIGG.GROUP.MUX.5.INPUT.70.signal:TCPWM_1_TR_OUT0_60
TRIGG.GROUP.MUX.5.INPUT.71.signal:TCPWM_1_TR_OUT0_61
TRIGG.GROUP.MUX.5.INPUT.72.signal:TCPWM_1_TR_OUT0_62
TRIGG.GROUP.MUX.5.INPUT.73.signal:TCPWM_1_TR_OUT0_63
TRIGG.GROUP.MUX.5.INPUT.74.signal:TCPWM_1_TR_OUT0_64
TRIGG.GROUP.MUX.5.INPUT.75.signal:TCPWM_1_TR_OUT0_65
TRIGG.GROUP.MUX.5.INPUT.76.signal:TCPWM_1_TR_OUT0_66
TRIGG.GROUP.MUX.5.INPUT.77.signal:TCPWM_1_TR_OUT0_67
TRIGG.GROUP.MUX.5.INPUT.78.signal:TCPWM_1_TR_OUT0_68
TRIGG.GROUP.MUX.5.INPUT.79.signal:TCPWM_1_TR_OUT0_69
TRIGG.GROUP.MUX.5.INPUT.80.signal:TCPWM_1_TR_OUT0_70
TRIGG.GROUP.MUX.5.INPUT.81.signal:TCPWM_1_TR_OUT0_71
TRIGG.GROUP.MUX.5.INPUT.82.signal:TCPWM_1_TR_OUT0_72
TRIGG.GROUP.MUX.5.INPUT.83.signal:TCPWM_1_TR_OUT0_73
TRIGG.GROUP.MUX.5.INPUT.84.signal:TCPWM_1_TR_OUT0_74
TRIGG.GROUP.MUX.5.INPUT.85.signal:TCPWM_1_TR_OUT0_75
TRIGG.GROUP.MUX.5.INPUT.86.signal:TCPWM_1_TR_OUT0_76
TRIGG.GROUP.MUX.5.INPUT.87.signal:TCPWM_1_TR_OUT0_77
TRIGG.GROUP.MUX.5.INPUT.88.signal:TCPWM_1_TR_OUT0_78
TRIGG.GROUP.MUX.5.INPUT.89.signal:TCPWM_1_TR_OUT0_79
TRIGG.GROUP.MUX.5.INPUT.90.signal:TCPWM_1_TR_OUT0_80
TRIGG.GROUP.MUX.5.INPUT.91.signal:TCPWM_1_TR_OUT0_81
TRIGG.GROUP.MUX.5.INPUT.92.signal:TCPWM_1_TR_OUT0_82
TRIGG.GROUP.MUX.5.INPUT.93.signal:TCPWM_1_TR_OUT0_83
TRIGG.GROUP.MUX.5.INPUT.94.signal:TCPWM_1_TR_OUT0_256
TRIGG.GROUP.MUX.5.INPUT.95.signal:TCPWM_1_TR_OUT0_257
TRIGG.GROUP.MUX.5.INPUT.96.signal:TCPWM_1_TR_OUT0_258
TRIGG.GROUP.MUX.5.INPUT.97.signal:TCPWM_1_TR_OUT0_259
TRIGG.GROUP.MUX.5.INPUT.98.signal:TCPWM_1_TR_OUT0_260
TRIGG.GROUP.MUX.5.INPUT.99.signal:TCPWM_1_TR_OUT0_261
TRIGG.GROUP.MUX.5.INPUT.100.signal:TCPWM_1_TR_OUT0_262
TRIGG.GROUP.MUX.5.INPUT.101.signal:TCPWM_1_TR_OUT0_263
TRIGG.GROUP.MUX.5.INPUT.102.signal:TCPWM_1_TR_OUT0_264
TRIGG.GROUP.MUX.5.INPUT.103.signal:TCPWM_1_TR_OUT0_265
TRIGG.GROUP.MUX.5.INPUT.104.signal:TCPWM_1_TR_OUT0_266
TRIGG.GROUP.MUX.5.INPUT.105.signal:TCPWM_1_TR_OUT0_267
TRIGG.GROUP.MUX.5.INPUT.106.signal:TCPWM_1_TR_OUT0_512
TRIGG.GROUP.MUX.5.INPUT.107.signal:TCPWM_1_TR_OUT0_513
TRIGG.GROUP.MUX.5.INPUT.108.signal:TCPWM_1_TR_OUT0_514
TRIGG.GROUP.MUX.5.INPUT.109.signal:TCPWM_1_TR_OUT0_515
TRIGG.GROUP.MUX.5.INPUT.110.signal:TCPWM_1_TR_OUT0_516
TRIGG.GROUP.MUX.5.INPUT.111.signal:TCPWM_1_TR_OUT0_517
TRIGG.GROUP.MUX.5.INPUT.112.signal:TCPWM_1_TR_OUT0_518
TRIGG.GROUP.MUX.5.INPUT.113.signal:TCPWM_1_TR_OUT0_519
TRIGG.GROUP.MUX.5.INPUT.114.signal:TCPWM_1_TR_OUT0_520
TRIGG.GROUP.MUX.5.INPUT.115.signal:TCPWM_1_TR_OUT0_521
TRIGG.GROUP.MUX.5.INPUT.116.signal:TCPWM_1_TR_OUT0_522
TRIGG.GROUP.MUX.5.INPUT.117.signal:TCPWM_1_TR_OUT0_523
TRIGG.GROUP.MUX.5.INPUT.118.signal:TCPWM_1_TR_OUT0_524
TRIGG.GROUP.MUX.5.INPUT.119.signal:CANFD_0_TR_DBG_DMA_REQ_0
TRIGG.GROUP.MUX.5.INPUT.120.signal:CANFD_0_TR_DBG_DMA_REQ_1
TRIGG.GROUP.MUX.5.INPUT.121.signal:CANFD_0_TR_DBG_DMA_REQ_2
TRIGG.GROUP.MUX.5.INPUT.122.signal:CANFD_0_TR_DBG_DMA_REQ_3
TRIGG.GROUP.MUX.5.INPUT.123.signal:CANFD_0_TR_DBG_DMA_REQ_4
TRIGG.GROUP.MUX.5.INPUT.124.signal:CANFD_0_TR_FIFO0_0
TRIGG.GROUP.MUX.5.INPUT.125.signal:CANFD_0_TR_FIFO0_1
TRIGG.GROUP.MUX.5.INPUT.126.signal:CANFD_0_TR_FIFO0_2
TRIGG.GROUP.MUX.5.INPUT.127.signal:CANFD_0_TR_FIFO0_3
TRIGG.GROUP.MUX.5.INPUT.128.signal:CANFD_0_TR_FIFO0_4
TRIGG.GROUP.MUX.5.INPUT.129.signal:CANFD_0_TR_FIFO1_0
TRIGG.GROUP.MUX.5.INPUT.130.signal:CANFD_0_TR_FIFO1_1
TRIGG.GROUP.MUX.5.INPUT.131.signal:CANFD_0_TR_FIFO1_2
TRIGG.GROUP.MUX.5.INPUT.132.signal:CANFD_0_TR_FIFO1_3
TRIGG.GROUP.MUX.5.INPUT.133.signal:CANFD_0_TR_FIFO1_4
TRIGG.GROUP.MUX.5.INPUT.134.signal:CANFD_1_TR_DBG_DMA_REQ_0
TRIGG.GROUP.MUX.5.INPUT.135.signal:CANFD_1_TR_DBG_DMA_REQ_1
TRIGG.GROUP.MUX.5.INPUT.136.signal:CANFD_1_TR_DBG_DMA_REQ_2
TRIGG.GROUP.MUX.5.INPUT.137.signal:CANFD_1_TR_DBG_DMA_REQ_3
TRIGG.GROUP.MUX.5.INPUT.138.signal:CANFD_1_TR_DBG_DMA_REQ_4
TRIGG.GROUP.MUX.5.INPUT.139.signal:CANFD_1_TR_FIFO0_0
TRIGG.GROUP.MUX.5.INPUT.140.signal:CANFD_1_TR_FIFO0_1
TRIGG.GROUP.MUX.5.INPUT.141.signal:CANFD_1_TR_FIFO0_2
TRIGG.GROUP.MUX.5.INPUT.142.signal:CANFD_1_TR_FIFO0_3
TRIGG.GROUP.MUX.5.INPUT.143.signal:CANFD_1_TR_FIFO0_4
TRIGG.GROUP.MUX.5.INPUT.144.signal:CANFD_1_TR_FIFO1_0
TRIGG.GROUP.MUX.5.INPUT.145.signal:CANFD_1_TR_FIFO1_1
TRIGG.GROUP.MUX.5.INPUT.146.signal:CANFD_1_TR_FIFO1_2
TRIGG.GROUP.MUX.5.INPUT.147.signal:CANFD_1_TR_FIFO1_3
TRIGG.GROUP.MUX.5.INPUT.148.signal:CANFD_1_TR_FIFO1_4
TRIGG.GROUP.MUX.5.INPUT.149.signal:CANFD_0_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.5.INPUT.150.signal:CANFD_0_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.5.INPUT.151.signal:CANFD_0_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.5.INPUT.152.signal:CANFD_0_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.5.INPUT.153.signal:CANFD_0_TR_TMP_RTP_OUT_4
TRIGG.GROUP.MUX.5.INPUT.154.signal:CANFD_1_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.5.INPUT.155.signal:CANFD_1_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.5.INPUT.156.signal:CANFD_1_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.5.INPUT.157.signal:CANFD_1_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.5.INPUT.158.signal:CANFD_1_TR_TMP_RTP_OUT_4
TRIGG.GROUP.MUX.5.INPUT.159.signal:FLEXRAY_0_TR_TINT0_OUT
TRIGG.GROUP.MUX.5.INPUT.160.signal:EVTGEN_0_TR_OUT_4
TRIGG.GROUP.MUX.5.INPUT.161.signal:EVTGEN_0_TR_OUT_5
TRIGG.GROUP.MUX.5.INPUT.162.signal:EVTGEN_0_TR_OUT_6
TRIGG.GROUP.MUX.5.INPUT.163.signal:EVTGEN_0_TR_OUT_7
TRIGG.GROUP.MUX.5.INPUT.164.signal:EVTGEN_0_TR_OUT_8
TRIGG.GROUP.MUX.5.INPUT.165.signal:EVTGEN_0_TR_OUT_9
TRIGG.GROUP.MUX.5.INPUT.166.signal:EVTGEN_0_TR_OUT_10
TRIGG.GROUP.MUX.5.INPUT.167.signal:EVTGEN_0_TR_OUT_11
TRIGG.GROUP.MUX.5.OUTPUT.0.signal:TCPWM_1_TR_ALL_CNT_IN_0
TRIGG.GROUP.MUX.5.OUTPUT.1.signal:TCPWM_1_TR_ALL_CNT_IN_1
TRIGG.GROUP.MUX.5.OUTPUT.2.signal:TCPWM_1_TR_ALL_CNT_IN_2
TRIGG.GROUP.MUX.5.OUTPUT.3.signal:TCPWM_1_TR_ALL_CNT_IN_3
TRIGG.GROUP.MUX.5.OUTPUT.4.signal:TCPWM_1_TR_ALL_CNT_IN_4
TRIGG.GROUP.MUX.5.OUTPUT.5.signal:TCPWM_1_TR_ALL_CNT_IN_5
TRIGG.GROUP.MUX.5.OUTPUT.6.signal:TCPWM_1_TR_ALL_CNT_IN_6
TRIGG.GROUP.MUX.5.OUTPUT.7.signal:TCPWM_1_TR_ALL_CNT_IN_7
TRIGG.GROUP.MUX.5.OUTPUT.8.signal:TCPWM_1_TR_ALL_CNT_IN_8
TRIGG.GROUP.MUX.5.OUTPUT.9.signal:TCPWM_1_TR_ALL_CNT_IN_9
TRIGG.GROUP.MUX.5.OUTPUT.10.signal:TCPWM_1_TR_ALL_CNT_IN_10
TRIGG.GROUP.MUX.5.OUTPUT.11.signal:TCPWM_1_TR_ALL_CNT_IN_11
TRIGG.GROUP.MUX.6.description:TCPWM trigger inputs
TRIGG.GROUP.MUX.6.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111
TRIGG.GROUP.MUX.6.label:TCPWM1_IN
TRIGG.GROUP.MUX.6.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28
TRIGG.GROUP.MUX.6.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.6.INPUT.1.signal:TCPWM_1_TR_OUT1_0
TRIGG.GROUP.MUX.6.INPUT.2.signal:TCPWM_1_TR_OUT1_1
TRIGG.GROUP.MUX.6.INPUT.3.signal:TCPWM_1_TR_OUT1_2
TRIGG.GROUP.MUX.6.INPUT.4.signal:TCPWM_1_TR_OUT1_3
TRIGG.GROUP.MUX.6.INPUT.5.signal:TCPWM_1_TR_OUT1_4
TRIGG.GROUP.MUX.6.INPUT.6.signal:TCPWM_1_TR_OUT1_5
TRIGG.GROUP.MUX.6.INPUT.7.signal:TCPWM_1_TR_OUT1_6
TRIGG.GROUP.MUX.6.INPUT.8.signal:TCPWM_1_TR_OUT1_7
TRIGG.GROUP.MUX.6.INPUT.9.signal:TCPWM_1_TR_OUT1_8
TRIGG.GROUP.MUX.6.INPUT.10.signal:TCPWM_1_TR_OUT1_9
TRIGG.GROUP.MUX.6.INPUT.11.signal:TCPWM_1_TR_OUT1_10
TRIGG.GROUP.MUX.6.INPUT.12.signal:TCPWM_1_TR_OUT1_11
TRIGG.GROUP.MUX.6.INPUT.13.signal:TCPWM_1_TR_OUT1_12
TRIGG.GROUP.MUX.6.INPUT.14.signal:TCPWM_1_TR_OUT1_13
TRIGG.GROUP.MUX.6.INPUT.15.signal:TCPWM_1_TR_OUT1_14
TRIGG.GROUP.MUX.6.INPUT.16.signal:TCPWM_1_TR_OUT1_15
TRIGG.GROUP.MUX.6.INPUT.17.signal:SCB_0_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.18.signal:SCB_0_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.19.signal:SCB_0_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.20.signal:SCB_1_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.21.signal:SCB_1_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.22.signal:SCB_1_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.23.signal:SCB_2_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.24.signal:SCB_2_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.25.signal:SCB_2_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.26.signal:SCB_3_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.27.signal:SCB_3_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.28.signal:SCB_3_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.29.signal:SCB_4_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.30.signal:SCB_4_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.31.signal:SCB_4_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.32.signal:SCB_5_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.33.signal:SCB_5_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.34.signal:SCB_5_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.35.signal:SCB_6_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.36.signal:SCB_6_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.37.signal:SCB_6_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.38.signal:SCB_7_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.39.signal:SCB_7_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.40.signal:SCB_7_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.41.signal:SCB_8_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.42.signal:SCB_8_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.43.signal:SCB_8_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.44.signal:SCB_9_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.45.signal:SCB_9_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.46.signal:SCB_9_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.47.signal:SCB_10_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.48.signal:SCB_10_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.49.signal:SCB_10_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.50.signal:FLEXRAY_0_TR_IBF_OUT
TRIGG.GROUP.MUX.6.INPUT.51.signal:FLEXRAY_0_TR_OBF_OUT
TRIGG.GROUP.MUX.6.INPUT.52.signal:PASS_0_TR_SAR_GEN_OUT_0
TRIGG.GROUP.MUX.6.INPUT.53.signal:PASS_0_TR_SAR_GEN_OUT_1
TRIGG.GROUP.MUX.6.INPUT.54.signal:PASS_0_TR_SAR_GEN_OUT_2
TRIGG.GROUP.MUX.6.INPUT.55.signal:PASS_0_TR_SAR_GEN_OUT_3
TRIGG.GROUP.MUX.6.INPUT.56.signal:PASS_0_TR_SAR_GEN_OUT_4
TRIGG.GROUP.MUX.6.INPUT.57.signal:PASS_0_TR_SAR_GEN_OUT_5
TRIGG.GROUP.MUX.6.INPUT.58.signal:PERI_TR_IO_INPUT_0
TRIGG.GROUP.MUX.6.INPUT.59.signal:PERI_TR_IO_INPUT_1
TRIGG.GROUP.MUX.6.INPUT.60.signal:PERI_TR_IO_INPUT_2
TRIGG.GROUP.MUX.6.INPUT.61.signal:PERI_TR_IO_INPUT_3
TRIGG.GROUP.MUX.6.INPUT.62.signal:PERI_TR_IO_INPUT_4
TRIGG.GROUP.MUX.6.INPUT.63.signal:PERI_TR_IO_INPUT_5
TRIGG.GROUP.MUX.6.INPUT.64.signal:PERI_TR_IO_INPUT_6
TRIGG.GROUP.MUX.6.INPUT.65.signal:PERI_TR_IO_INPUT_7
TRIGG.GROUP.MUX.6.INPUT.66.signal:PERI_TR_IO_INPUT_8
TRIGG.GROUP.MUX.6.INPUT.67.signal:PERI_TR_IO_INPUT_9
TRIGG.GROUP.MUX.6.INPUT.68.signal:PERI_TR_IO_INPUT_10
TRIGG.GROUP.MUX.6.INPUT.69.signal:PERI_TR_IO_INPUT_11
TRIGG.GROUP.MUX.6.INPUT.70.signal:PERI_TR_IO_INPUT_12
TRIGG.GROUP.MUX.6.INPUT.71.signal:PERI_TR_IO_INPUT_13
TRIGG.GROUP.MUX.6.INPUT.72.signal:PERI_TR_IO_INPUT_14
TRIGG.GROUP.MUX.6.INPUT.73.signal:PERI_TR_IO_INPUT_15
TRIGG.GROUP.MUX.6.INPUT.74.signal:PERI_TR_IO_INPUT_16
TRIGG.GROUP.MUX.6.INPUT.75.signal:PERI_TR_IO_INPUT_17
TRIGG.GROUP.MUX.6.INPUT.76.signal:PERI_TR_IO_INPUT_18
TRIGG.GROUP.MUX.6.INPUT.77.signal:PERI_TR_IO_INPUT_19
TRIGG.GROUP.MUX.6.INPUT.78.signal:PERI_TR_IO_INPUT_20
TRIGG.GROUP.MUX.6.INPUT.79.signal:PERI_TR_IO_INPUT_21
TRIGG.GROUP.MUX.6.INPUT.80.signal:PERI_TR_IO_INPUT_22
TRIGG.GROUP.MUX.6.INPUT.81.signal:PERI_TR_IO_INPUT_23
TRIGG.GROUP.MUX.6.INPUT.82.signal:PERI_TR_IO_INPUT_24
TRIGG.GROUP.MUX.6.INPUT.83.signal:PERI_TR_IO_INPUT_25
TRIGG.GROUP.MUX.6.INPUT.84.signal:PERI_TR_IO_INPUT_26
TRIGG.GROUP.MUX.6.INPUT.85.signal:PERI_TR_IO_INPUT_27
TRIGG.GROUP.MUX.6.INPUT.86.signal:PERI_TR_IO_INPUT_28
TRIGG.GROUP.MUX.6.INPUT.87.signal:PERI_TR_IO_INPUT_29
TRIGG.GROUP.MUX.6.INPUT.88.signal:PERI_TR_IO_INPUT_30
TRIGG.GROUP.MUX.6.INPUT.89.signal:PERI_TR_IO_INPUT_31
TRIGG.GROUP.MUX.6.INPUT.90.signal:PERI_TR_IO_INPUT_32
TRIGG.GROUP.MUX.6.INPUT.91.signal:PERI_TR_IO_INPUT_33
TRIGG.GROUP.MUX.6.INPUT.92.signal:PERI_TR_IO_INPUT_34
TRIGG.GROUP.MUX.6.INPUT.93.signal:PERI_TR_IO_INPUT_35
TRIGG.GROUP.MUX.6.INPUT.94.signal:PERI_TR_IO_INPUT_36
TRIGG.GROUP.MUX.6.INPUT.95.signal:PERI_TR_IO_INPUT_37
TRIGG.GROUP.MUX.6.INPUT.96.signal:PERI_TR_IO_INPUT_38
TRIGG.GROUP.MUX.6.INPUT.97.signal:PERI_TR_IO_INPUT_39
TRIGG.GROUP.MUX.6.INPUT.98.signal:PERI_TR_IO_INPUT_40
TRIGG.GROUP.MUX.6.INPUT.99.signal:PERI_TR_IO_INPUT_41
TRIGG.GROUP.MUX.6.INPUT.100.signal:PERI_TR_IO_INPUT_42
TRIGG.GROUP.MUX.6.INPUT.101.signal:PERI_TR_IO_INPUT_43
TRIGG.GROUP.MUX.6.INPUT.102.signal:PERI_TR_IO_INPUT_44
TRIGG.GROUP.MUX.6.INPUT.103.signal:PERI_TR_IO_INPUT_45
TRIGG.GROUP.MUX.6.INPUT.104.signal:PERI_TR_IO_INPUT_46
TRIGG.GROUP.MUX.6.INPUT.105.signal:PERI_TR_IO_INPUT_47
TRIGG.GROUP.MUX.6.INPUT.106.signal:CPUSS_CTI_TR_OUT_0
TRIGG.GROUP.MUX.6.INPUT.107.signal:CPUSS_CTI_TR_OUT_1
TRIGG.GROUP.MUX.6.INPUT.108.signal:CPUSS_TR_FAULT_0
TRIGG.GROUP.MUX.6.INPUT.109.signal:CPUSS_TR_FAULT_1
TRIGG.GROUP.MUX.6.INPUT.110.signal:CPUSS_TR_FAULT_2
TRIGG.GROUP.MUX.6.INPUT.111.signal:CPUSS_TR_FAULT_3
TRIGG.GROUP.MUX.6.OUTPUT.0.signal:TCPWM_1_TR_ALL_CNT_IN_12
TRIGG.GROUP.MUX.6.OUTPUT.1.signal:TCPWM_1_TR_ALL_CNT_IN_13
TRIGG.GROUP.MUX.6.OUTPUT.2.signal:TCPWM_1_TR_ALL_CNT_IN_14
TRIGG.GROUP.MUX.6.OUTPUT.3.signal:TCPWM_1_TR_ALL_CNT_IN_15
TRIGG.GROUP.MUX.6.OUTPUT.4.signal:TCPWM_1_TR_ALL_CNT_IN_16
TRIGG.GROUP.MUX.6.OUTPUT.5.signal:TCPWM_1_TR_ALL_CNT_IN_17
TRIGG.GROUP.MUX.6.OUTPUT.6.signal:TCPWM_1_TR_ALL_CNT_IN_18
TRIGG.GROUP.MUX.6.OUTPUT.7.signal:TCPWM_1_TR_ALL_CNT_IN_19
TRIGG.GROUP.MUX.6.OUTPUT.8.signal:TCPWM_1_TR_ALL_CNT_IN_20
TRIGG.GROUP.MUX.6.OUTPUT.9.signal:TCPWM_1_TR_ALL_CNT_IN_21
TRIGG.GROUP.MUX.6.OUTPUT.10.signal:TCPWM_1_TR_ALL_CNT_IN_22
TRIGG.GROUP.MUX.6.OUTPUT.11.signal:TCPWM_1_TR_ALL_CNT_IN_23
TRIGG.GROUP.MUX.6.OUTPUT.12.signal:TCPWM_1_TR_ALL_CNT_IN_24
TRIGG.GROUP.MUX.6.OUTPUT.13.signal:TCPWM_1_TR_ALL_CNT_IN_25
TRIGG.GROUP.MUX.6.OUTPUT.14.signal:TCPWM_1_TR_ALL_CNT_IN_26
TRIGG.GROUP.MUX.6.OUTPUT.15.signal:TCPWM_1_TR_ALL_CNT_IN_27
TRIGG.GROUP.MUX.6.OUTPUT.16.signal:TCPWM_1_TR_ALL_CNT_IN_28
TRIGG.GROUP.MUX.6.OUTPUT.17.signal:TCPWM_1_TR_ALL_CNT_IN_29
TRIGG.GROUP.MUX.6.OUTPUT.18.signal:TCPWM_1_TR_ALL_CNT_IN_30
TRIGG.GROUP.MUX.6.OUTPUT.19.signal:TCPWM_1_TR_ALL_CNT_IN_31
TRIGG.GROUP.MUX.6.OUTPUT.20.signal:TCPWM_1_TR_ALL_CNT_IN_32
TRIGG.GROUP.MUX.6.OUTPUT.21.signal:TCPWM_1_TR_ALL_CNT_IN_33
TRIGG.GROUP.MUX.6.OUTPUT.22.signal:TCPWM_1_TR_ALL_CNT_IN_34
TRIGG.GROUP.MUX.6.OUTPUT.23.signal:TCPWM_1_TR_ALL_CNT_IN_35
TRIGG.GROUP.MUX.6.OUTPUT.24.signal:TCPWM_1_TR_ALL_CNT_IN_36
TRIGG.GROUP.MUX.6.OUTPUT.25.signal:TCPWM_1_TR_ALL_CNT_IN_37
TRIGG.GROUP.MUX.6.OUTPUT.26.signal:TCPWM_1_TR_ALL_CNT_IN_38
TRIGG.GROUP.MUX.6.OUTPUT.27.signal:TCPWM_1_TR_ALL_CNT_IN_39
TRIGG.GROUP.MUX.6.OUTPUT.28.signal:TCPWM_1_TR_ALL_CNT_IN_40
TRIGG.GROUP.MUX.7.description:PASS trigger multiplexer
TRIGG.GROUP.MUX.7.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68
TRIGG.GROUP.MUX.7.label:PASS
TRIGG.GROUP.MUX.7.outputs:0,1,2,3,4,5,6,7,8,9,10,11
TRIGG.GROUP.MUX.7.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.7.INPUT.1.signal:CPUSS_DW0_TR_OUT_0
TRIGG.GROUP.MUX.7.INPUT.2.signal:CPUSS_DW0_TR_OUT_1
TRIGG.GROUP.MUX.7.INPUT.3.signal:CPUSS_DW0_TR_OUT_2
TRIGG.GROUP.MUX.7.INPUT.4.signal:CPUSS_DW0_TR_OUT_3
TRIGG.GROUP.MUX.7.INPUT.5.signal:CPUSS_DW0_TR_OUT_4
TRIGG.GROUP.MUX.7.INPUT.6.signal:CPUSS_DW0_TR_OUT_5
TRIGG.GROUP.MUX.7.INPUT.7.signal:CPUSS_DW0_TR_OUT_6
TRIGG.GROUP.MUX.7.INPUT.8.signal:CPUSS_DW0_TR_OUT_7
TRIGG.GROUP.MUX.7.INPUT.9.signal:CPUSS_DW0_TR_OUT_8
TRIGG.GROUP.MUX.7.INPUT.10.signal:CPUSS_DW0_TR_OUT_9
TRIGG.GROUP.MUX.7.INPUT.11.signal:CPUSS_DW0_TR_OUT_10
TRIGG.GROUP.MUX.7.INPUT.12.signal:CPUSS_DW0_TR_OUT_11
TRIGG.GROUP.MUX.7.INPUT.13.signal:CPUSS_DW0_TR_OUT_12
TRIGG.GROUP.MUX.7.INPUT.14.signal:CPUSS_DW0_TR_OUT_13
TRIGG.GROUP.MUX.7.INPUT.15.signal:CPUSS_DW0_TR_OUT_14
TRIGG.GROUP.MUX.7.INPUT.16.signal:CPUSS_DW0_TR_OUT_15
TRIGG.GROUP.MUX.7.INPUT.17.signal:CPUSS_DW0_TR_OUT_16
TRIGG.GROUP.MUX.7.INPUT.18.signal:CPUSS_DW0_TR_OUT_17
TRIGG.GROUP.MUX.7.INPUT.19.signal:CPUSS_DW0_TR_OUT_18
TRIGG.GROUP.MUX.7.INPUT.20.signal:CPUSS_DW0_TR_OUT_19
TRIGG.GROUP.MUX.7.INPUT.21.signal:CPUSS_DW0_TR_OUT_20
TRIGG.GROUP.MUX.7.INPUT.22.signal:CPUSS_DW0_TR_OUT_21
TRIGG.GROUP.MUX.7.INPUT.23.signal:CPUSS_DW0_TR_OUT_22
TRIGG.GROUP.MUX.7.INPUT.24.signal:CPUSS_DW0_TR_OUT_23
TRIGG.GROUP.MUX.7.INPUT.25.signal:CPUSS_DW0_TR_OUT_24
TRIGG.GROUP.MUX.7.INPUT.26.signal:CPUSS_DW0_TR_OUT_25
TRIGG.GROUP.MUX.7.INPUT.27.signal:CPUSS_DW0_TR_OUT_26
TRIGG.GROUP.MUX.7.INPUT.28.signal:CPUSS_DW0_TR_OUT_27
TRIGG.GROUP.MUX.7.INPUT.29.signal:CPUSS_DW0_TR_OUT_28
TRIGG.GROUP.MUX.7.INPUT.30.signal:CPUSS_DW0_TR_OUT_29
TRIGG.GROUP.MUX.7.INPUT.31.signal:CPUSS_DW0_TR_OUT_30
TRIGG.GROUP.MUX.7.INPUT.32.signal:CPUSS_DW0_TR_OUT_31
TRIGG.GROUP.MUX.7.INPUT.33.signal:TCPWM_1_TR_OUT0_256
TRIGG.GROUP.MUX.7.INPUT.34.signal:TCPWM_1_TR_OUT0_257
TRIGG.GROUP.MUX.7.INPUT.35.signal:TCPWM_1_TR_OUT0_258
TRIGG.GROUP.MUX.7.INPUT.36.signal:TCPWM_1_TR_OUT0_259
TRIGG.GROUP.MUX.7.INPUT.37.signal:TCPWM_1_TR_OUT0_260
TRIGG.GROUP.MUX.7.INPUT.38.signal:TCPWM_1_TR_OUT0_261
TRIGG.GROUP.MUX.7.INPUT.39.signal:TCPWM_1_TR_OUT0_262
TRIGG.GROUP.MUX.7.INPUT.40.signal:TCPWM_1_TR_OUT0_263
TRIGG.GROUP.MUX.7.INPUT.41.signal:TCPWM_1_TR_OUT0_264
TRIGG.GROUP.MUX.7.INPUT.42.signal:TCPWM_1_TR_OUT0_265
TRIGG.GROUP.MUX.7.INPUT.43.signal:TCPWM_1_TR_OUT0_266
TRIGG.GROUP.MUX.7.INPUT.44.signal:TCPWM_1_TR_OUT0_267
TRIGG.GROUP.MUX.7.INPUT.45.signal:TCPWM_1_TR_OUT0_512
TRIGG.GROUP.MUX.7.INPUT.46.signal:TCPWM_1_TR_OUT0_513
TRIGG.GROUP.MUX.7.INPUT.47.signal:TCPWM_1_TR_OUT0_514
TRIGG.GROUP.MUX.7.INPUT.48.signal:TCPWM_1_TR_OUT0_515
TRIGG.GROUP.MUX.7.INPUT.49.signal:TCPWM_1_TR_OUT0_516
TRIGG.GROUP.MUX.7.INPUT.50.signal:TCPWM_1_TR_OUT0_517
TRIGG.GROUP.MUX.7.INPUT.51.signal:TCPWM_1_TR_OUT0_518
TRIGG.GROUP.MUX.7.INPUT.52.signal:TCPWM_1_TR_OUT0_519
TRIGG.GROUP.MUX.7.INPUT.53.signal:TCPWM_1_TR_OUT0_520
TRIGG.GROUP.MUX.7.INPUT.54.signal:TCPWM_1_TR_OUT0_521
TRIGG.GROUP.MUX.7.INPUT.55.signal:TCPWM_1_TR_OUT0_522
TRIGG.GROUP.MUX.7.INPUT.56.signal:TCPWM_1_TR_OUT0_523
TRIGG.GROUP.MUX.7.INPUT.57.signal:TCPWM_1_TR_OUT0_524
TRIGG.GROUP.MUX.7.INPUT.58.signal:PERI_TR_IO_INPUT_0
TRIGG.GROUP.MUX.7.INPUT.59.signal:PERI_TR_IO_INPUT_1
TRIGG.GROUP.MUX.7.INPUT.60.signal:PERI_TR_IO_INPUT_2
TRIGG.GROUP.MUX.7.INPUT.61.signal:PERI_TR_IO_INPUT_3
TRIGG.GROUP.MUX.7.INPUT.62.signal:PERI_TR_IO_INPUT_4
TRIGG.GROUP.MUX.7.INPUT.63.signal:PERI_TR_IO_INPUT_5
TRIGG.GROUP.MUX.7.INPUT.64.signal:PERI_TR_IO_INPUT_6
TRIGG.GROUP.MUX.7.INPUT.65.signal:PERI_TR_IO_INPUT_7
TRIGG.GROUP.MUX.7.INPUT.66.signal:EVTGEN_0_TR_OUT_12
TRIGG.GROUP.MUX.7.INPUT.67.signal:EVTGEN_0_TR_OUT_13
TRIGG.GROUP.MUX.7.INPUT.68.signal:EVTGEN_0_TR_OUT_14
TRIGG.GROUP.MUX.7.OUTPUT.0.signal:PASS_0_TR_SAR_GEN_IN_0
TRIGG.GROUP.MUX.7.OUTPUT.1.signal:PASS_0_TR_SAR_GEN_IN_1
TRIGG.GROUP.MUX.7.OUTPUT.2.signal:PASS_0_TR_SAR_GEN_IN_2
TRIGG.GROUP.MUX.7.OUTPUT.3.signal:PASS_0_TR_SAR_GEN_IN_3
TRIGG.GROUP.MUX.7.OUTPUT.4.signal:PASS_0_TR_SAR_GEN_IN_4
TRIGG.GROUP.MUX.7.OUTPUT.5.signal:PASS_0_TR_SAR_GEN_IN_5
TRIGG.GROUP.MUX.7.OUTPUT.6.signal:PASS_0_TR_SAR_GEN_IN_6
TRIGG.GROUP.MUX.7.OUTPUT.7.signal:PASS_0_TR_SAR_GEN_IN_7
TRIGG.GROUP.MUX.7.OUTPUT.8.signal:PASS_0_TR_SAR_GEN_IN_8
TRIGG.GROUP.MUX.7.OUTPUT.9.signal:PASS_0_TR_SAR_GEN_IN_9
TRIGG.GROUP.MUX.7.OUTPUT.10.signal:PASS_0_TR_SAR_GEN_IN_10
TRIGG.GROUP.MUX.7.OUTPUT.11.signal:PASS_0_TR_SAR_GEN_IN_11
TRIGG.GROUP.MUX.8.description:CAN TT Synchronization triggers
TRIGG.GROUP.MUX.8.inputs:0,1,2,3,4,5,6,7,8,9,10,11
TRIGG.GROUP.MUX.8.label:CANTT
TRIGG.GROUP.MUX.8.outputs:0,1,2,3,4,5,6,7,8,9,10
TRIGG.GROUP.MUX.8.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.8.INPUT.1.signal:CANFD_0_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.8.INPUT.2.signal:CANFD_0_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.8.INPUT.3.signal:CANFD_0_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.8.INPUT.4.signal:CANFD_0_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.8.INPUT.5.signal:CANFD_0_TR_TMP_RTP_OUT_4
TRIGG.GROUP.MUX.8.INPUT.6.signal:CANFD_1_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.8.INPUT.7.signal:CANFD_1_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.8.INPUT.8.signal:CANFD_1_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.8.INPUT.9.signal:CANFD_1_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.8.INPUT.10.signal:CANFD_1_TR_TMP_RTP_OUT_4
TRIGG.GROUP.MUX.8.INPUT.11.signal:FLEXRAY_0_TR_TINT0_OUT
TRIGG.GROUP.MUX.8.OUTPUT.0.signal:CANFD_0_TR_EVT_SWT_IN_0
TRIGG.GROUP.MUX.8.OUTPUT.1.signal:CANFD_0_TR_EVT_SWT_IN_1
TRIGG.GROUP.MUX.8.OUTPUT.2.signal:CANFD_0_TR_EVT_SWT_IN_2
TRIGG.GROUP.MUX.8.OUTPUT.3.signal:CANFD_0_TR_EVT_SWT_IN_3
TRIGG.GROUP.MUX.8.OUTPUT.4.signal:CANFD_0_TR_EVT_SWT_IN_4
TRIGG.GROUP.MUX.8.OUTPUT.5.signal:CANFD_1_TR_EVT_SWT_IN_0
TRIGG.GROUP.MUX.8.OUTPUT.6.signal:CANFD_1_TR_EVT_SWT_IN_1
TRIGG.GROUP.MUX.8.OUTPUT.7.signal:CANFD_1_TR_EVT_SWT_IN_2
TRIGG.GROUP.MUX.8.OUTPUT.8.signal:CANFD_1_TR_EVT_SWT_IN_3
TRIGG.GROUP.MUX.8.OUTPUT.9.signal:CANFD_1_TR_EVT_SWT_IN_4
TRIGG.GROUP.MUX.8.OUTPUT.10.signal:FLEXRAY_0_TR_STPWT_IN
TRIGG.GROUP.MUX.9.description:2nd level MUX using input from MUX_11/12/13
TRIGG.GROUP.MUX.9.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
TRIGG.GROUP.MUX.9.label:DEBUGMAIN
TRIGG.GROUP.MUX.9.outputs:0,1,2,3,4,5,6,7,8,9,10,11
TRIGG.GROUP.MUX.9.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.9.INPUT.1.signal:TR_GROUP_10_OUTPUT_0
TRIGG.GROUP.MUX.9.INPUT.2.signal:TR_GROUP_10_OUTPUT_1
TRIGG.GROUP.MUX.9.INPUT.3.signal:TR_GROUP_10_OUTPUT_2
TRIGG.GROUP.MUX.9.INPUT.4.signal:TR_GROUP_10_OUTPUT_3
TRIGG.GROUP.MUX.9.INPUT.5.signal:TR_GROUP_10_OUTPUT_4
TRIGG.GROUP.MUX.9.INPUT.6.signal:TR_GROUP_11_OUTPUT_0
TRIGG.GROUP.MUX.9.INPUT.7.signal:TR_GROUP_11_OUTPUT_1
TRIGG.GROUP.MUX.9.INPUT.8.signal:TR_GROUP_11_OUTPUT_2
TRIGG.GROUP.MUX.9.INPUT.9.signal:TR_GROUP_11_OUTPUT_3
TRIGG.GROUP.MUX.9.INPUT.10.signal:TR_GROUP_11_OUTPUT_4
TRIGG.GROUP.MUX.9.INPUT.11.signal:TR_GROUP_12_OUTPUT_0
TRIGG.GROUP.MUX.9.INPUT.12.signal:TR_GROUP_12_OUTPUT_1
TRIGG.GROUP.MUX.9.INPUT.13.signal:TR_GROUP_12_OUTPUT_2
TRIGG.GROUP.MUX.9.INPUT.14.signal:TR_GROUP_12_OUTPUT_3
TRIGG.GROUP.MUX.9.INPUT.15.signal:TR_GROUP_12_OUTPUT_4
TRIGG.GROUP.MUX.9.OUTPUT.0.signal:PERI_TR_IO_OUTPUT_0
TRIGG.GROUP.MUX.9.OUTPUT.1.signal:PERI_TR_IO_OUTPUT_1
TRIGG.GROUP.MUX.9.OUTPUT.2.signal:CPUSS_CTI_TR_IN_0
TRIGG.GROUP.MUX.9.OUTPUT.3.signal:CPUSS_CTI_TR_IN_1
TRIGG.GROUP.MUX.9.OUTPUT.4.signal:PERI_TR_DBG_FREEZE
TRIGG.GROUP.MUX.9.OUTPUT.5.signal:PASS_0_TR_DEBUG_FREEZE
TRIGG.GROUP.MUX.9.OUTPUT.6.signal:SRSS_TR_DEBUG_FREEZE_WDT
TRIGG.GROUP.MUX.9.OUTPUT.7.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_2
TRIGG.GROUP.MUX.9.OUTPUT.8.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_1
TRIGG.GROUP.MUX.9.OUTPUT.9.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_0
TRIGG.GROUP.MUX.9.OUTPUT.10.signal:TCPWM_0_TR_DEBUG_FREEZE
TRIGG.GROUP.MUX.9.OUTPUT.11.signal:TCPWM_1_TR_DEBUG_FREEZE
TRIGG.GROUP.MUX.10.description:Makes all possible triggers visible as I/O signals for debug purposes, or to build external circuitry
TRIGG.GROUP.MUX.10.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238
TRIGG.GROUP.MUX.10.label:DEBUGREDUCTION1
TRIGG.GROUP.MUX.10.outputs:0,1,2,3,4
TRIGG.GROUP.MUX.10.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.10.INPUT.1.signal:CPUSS_DW0_TR_OUT_0
TRIGG.GROUP.MUX.10.INPUT.2.signal:CPUSS_DW0_TR_OUT_1
TRIGG.GROUP.MUX.10.INPUT.3.signal:CPUSS_DW0_TR_OUT_2
TRIGG.GROUP.MUX.10.INPUT.4.signal:CPUSS_DW0_TR_OUT_3
TRIGG.GROUP.MUX.10.INPUT.5.signal:CPUSS_DW0_TR_OUT_4
TRIGG.GROUP.MUX.10.INPUT.6.signal:CPUSS_DW0_TR_OUT_5
TRIGG.GROUP.MUX.10.INPUT.7.signal:CPUSS_DW0_TR_OUT_6
TRIGG.GROUP.MUX.10.INPUT.8.signal:CPUSS_DW0_TR_OUT_7
TRIGG.GROUP.MUX.10.INPUT.9.signal:CPUSS_DW0_TR_OUT_8
TRIGG.GROUP.MUX.10.INPUT.10.signal:CPUSS_DW0_TR_OUT_9
TRIGG.GROUP.MUX.10.INPUT.11.signal:CPUSS_DW0_TR_OUT_10
TRIGG.GROUP.MUX.10.INPUT.12.signal:CPUSS_DW0_TR_OUT_11
TRIGG.GROUP.MUX.10.INPUT.13.signal:CPUSS_DW0_TR_OUT_12
TRIGG.GROUP.MUX.10.INPUT.14.signal:CPUSS_DW0_TR_OUT_13
TRIGG.GROUP.MUX.10.INPUT.15.signal:CPUSS_DW0_TR_OUT_14
TRIGG.GROUP.MUX.10.INPUT.16.signal:CPUSS_DW0_TR_OUT_15
TRIGG.GROUP.MUX.10.INPUT.17.signal:CPUSS_DW0_TR_OUT_16
TRIGG.GROUP.MUX.10.INPUT.18.signal:CPUSS_DW0_TR_OUT_17
TRIGG.GROUP.MUX.10.INPUT.19.signal:CPUSS_DW0_TR_OUT_18
TRIGG.GROUP.MUX.10.INPUT.20.signal:CPUSS_DW0_TR_OUT_19
TRIGG.GROUP.MUX.10.INPUT.21.signal:CPUSS_DW0_TR_OUT_20
TRIGG.GROUP.MUX.10.INPUT.22.signal:CPUSS_DW0_TR_OUT_21
TRIGG.GROUP.MUX.10.INPUT.23.signal:CPUSS_DW0_TR_OUT_22
TRIGG.GROUP.MUX.10.INPUT.24.signal:CPUSS_DW0_TR_OUT_23
TRIGG.GROUP.MUX.10.INPUT.25.signal:CPUSS_DW0_TR_OUT_24
TRIGG.GROUP.MUX.10.INPUT.26.signal:CPUSS_DW0_TR_OUT_25
TRIGG.GROUP.MUX.10.INPUT.27.signal:CPUSS_DW0_TR_OUT_26
TRIGG.GROUP.MUX.10.INPUT.28.signal:CPUSS_DW0_TR_OUT_27
TRIGG.GROUP.MUX.10.INPUT.29.signal:CPUSS_DW0_TR_OUT_28
TRIGG.GROUP.MUX.10.INPUT.30.signal:CPUSS_DW0_TR_OUT_29
TRIGG.GROUP.MUX.10.INPUT.31.signal:CPUSS_DW0_TR_OUT_30
TRIGG.GROUP.MUX.10.INPUT.32.signal:CPUSS_DW0_TR_OUT_31
TRIGG.GROUP.MUX.10.INPUT.33.signal:CPUSS_DW0_TR_OUT_32
TRIGG.GROUP.MUX.10.INPUT.34.signal:CPUSS_DW0_TR_OUT_33
TRIGG.GROUP.MUX.10.INPUT.35.signal:CPUSS_DW0_TR_OUT_34
TRIGG.GROUP.MUX.10.INPUT.36.signal:CPUSS_DW0_TR_OUT_35
TRIGG.GROUP.MUX.10.INPUT.37.signal:CPUSS_DW0_TR_OUT_36
TRIGG.GROUP.MUX.10.INPUT.38.signal:CPUSS_DW0_TR_OUT_37
TRIGG.GROUP.MUX.10.INPUT.39.signal:CPUSS_DW0_TR_OUT_38
TRIGG.GROUP.MUX.10.INPUT.40.signal:CPUSS_DW0_TR_OUT_39
TRIGG.GROUP.MUX.10.INPUT.41.signal:CPUSS_DW0_TR_OUT_40
TRIGG.GROUP.MUX.10.INPUT.42.signal:CPUSS_DW0_TR_OUT_41
TRIGG.GROUP.MUX.10.INPUT.43.signal:CPUSS_DW0_TR_OUT_42
TRIGG.GROUP.MUX.10.INPUT.44.signal:CPUSS_DW0_TR_OUT_43
TRIGG.GROUP.MUX.10.INPUT.45.signal:CPUSS_DW0_TR_OUT_44
TRIGG.GROUP.MUX.10.INPUT.46.signal:CPUSS_DW0_TR_OUT_45
TRIGG.GROUP.MUX.10.INPUT.47.signal:CPUSS_DW0_TR_OUT_46
TRIGG.GROUP.MUX.10.INPUT.48.signal:CPUSS_DW0_TR_OUT_47
TRIGG.GROUP.MUX.10.INPUT.49.signal:CPUSS_DW0_TR_OUT_48
TRIGG.GROUP.MUX.10.INPUT.50.signal:CPUSS_DW0_TR_OUT_49
TRIGG.GROUP.MUX.10.INPUT.51.signal:CPUSS_DW0_TR_OUT_50
TRIGG.GROUP.MUX.10.INPUT.52.signal:CPUSS_DW0_TR_OUT_51
TRIGG.GROUP.MUX.10.INPUT.53.signal:CPUSS_DW0_TR_OUT_52
TRIGG.GROUP.MUX.10.INPUT.54.signal:CPUSS_DW0_TR_OUT_53
TRIGG.GROUP.MUX.10.INPUT.55.signal:CPUSS_DW0_TR_OUT_54
TRIGG.GROUP.MUX.10.INPUT.56.signal:CPUSS_DW0_TR_OUT_55
TRIGG.GROUP.MUX.10.INPUT.57.signal:CPUSS_DW0_TR_OUT_56
TRIGG.GROUP.MUX.10.INPUT.58.signal:CPUSS_DW0_TR_OUT_57
TRIGG.GROUP.MUX.10.INPUT.59.signal:CPUSS_DW0_TR_OUT_58
TRIGG.GROUP.MUX.10.INPUT.60.signal:CPUSS_DW0_TR_OUT_59
TRIGG.GROUP.MUX.10.INPUT.61.signal:CPUSS_DW0_TR_OUT_60
TRIGG.GROUP.MUX.10.INPUT.62.signal:CPUSS_DW0_TR_OUT_61
TRIGG.GROUP.MUX.10.INPUT.63.signal:CPUSS_DW0_TR_OUT_62
TRIGG.GROUP.MUX.10.INPUT.64.signal:CPUSS_DW0_TR_OUT_63
TRIGG.GROUP.MUX.10.INPUT.65.signal:CPUSS_DW0_TR_OUT_64
TRIGG.GROUP.MUX.10.INPUT.66.signal:CPUSS_DW0_TR_OUT_65
TRIGG.GROUP.MUX.10.INPUT.67.signal:CPUSS_DW0_TR_OUT_66
TRIGG.GROUP.MUX.10.INPUT.68.signal:CPUSS_DW0_TR_OUT_67
TRIGG.GROUP.MUX.10.INPUT.69.signal:CPUSS_DW0_TR_OUT_68
TRIGG.GROUP.MUX.10.INPUT.70.signal:CPUSS_DW0_TR_OUT_69
TRIGG.GROUP.MUX.10.INPUT.71.signal:CPUSS_DW0_TR_OUT_70
TRIGG.GROUP.MUX.10.INPUT.72.signal:CPUSS_DW0_TR_OUT_71
TRIGG.GROUP.MUX.10.INPUT.73.signal:CPUSS_DW0_TR_OUT_72
TRIGG.GROUP.MUX.10.INPUT.74.signal:CPUSS_DW0_TR_OUT_73
TRIGG.GROUP.MUX.10.INPUT.75.signal:CPUSS_DW0_TR_OUT_74
TRIGG.GROUP.MUX.10.INPUT.76.signal:CPUSS_DW0_TR_OUT_75
TRIGG.GROUP.MUX.10.INPUT.77.signal:CPUSS_DW0_TR_OUT_76
TRIGG.GROUP.MUX.10.INPUT.78.signal:CPUSS_DW0_TR_OUT_77
TRIGG.GROUP.MUX.10.INPUT.79.signal:CPUSS_DW0_TR_OUT_78
TRIGG.GROUP.MUX.10.INPUT.80.signal:CPUSS_DW0_TR_OUT_79
TRIGG.GROUP.MUX.10.INPUT.81.signal:CPUSS_DW0_TR_OUT_80
TRIGG.GROUP.MUX.10.INPUT.82.signal:CPUSS_DW0_TR_OUT_81
TRIGG.GROUP.MUX.10.INPUT.83.signal:CPUSS_DW0_TR_OUT_82
TRIGG.GROUP.MUX.10.INPUT.84.signal:CPUSS_DW0_TR_OUT_83
TRIGG.GROUP.MUX.10.INPUT.85.signal:CPUSS_DW0_TR_OUT_84
TRIGG.GROUP.MUX.10.INPUT.86.signal:CPUSS_DW0_TR_OUT_85
TRIGG.GROUP.MUX.10.INPUT.87.signal:CPUSS_DW0_TR_OUT_86
TRIGG.GROUP.MUX.10.INPUT.88.signal:CPUSS_DW0_TR_OUT_87
TRIGG.GROUP.MUX.10.INPUT.89.signal:CPUSS_DW0_TR_OUT_88
TRIGG.GROUP.MUX.10.INPUT.90.signal:CPUSS_DW0_TR_OUT_89
TRIGG.GROUP.MUX.10.INPUT.91.signal:CPUSS_DW0_TR_OUT_90
TRIGG.GROUP.MUX.10.INPUT.92.signal:CPUSS_DW0_TR_OUT_91
TRIGG.GROUP.MUX.10.INPUT.93.signal:CPUSS_DW0_TR_OUT_92
TRIGG.GROUP.MUX.10.INPUT.94.signal:CPUSS_DW0_TR_OUT_93
TRIGG.GROUP.MUX.10.INPUT.95.signal:CPUSS_DW0_TR_OUT_94
TRIGG.GROUP.MUX.10.INPUT.96.signal:CPUSS_DW0_TR_OUT_95
TRIGG.GROUP.MUX.10.INPUT.97.signal:CPUSS_DW0_TR_OUT_96
TRIGG.GROUP.MUX.10.INPUT.98.signal:CPUSS_DW0_TR_OUT_97
TRIGG.GROUP.MUX.10.INPUT.99.signal:CPUSS_DW0_TR_OUT_98
TRIGG.GROUP.MUX.10.INPUT.100.signal:CPUSS_DW0_TR_OUT_99
TRIGG.GROUP.MUX.10.INPUT.101.signal:CPUSS_DW0_TR_OUT_100
TRIGG.GROUP.MUX.10.INPUT.102.signal:CPUSS_DW0_TR_OUT_101
TRIGG.GROUP.MUX.10.INPUT.103.signal:CPUSS_DW0_TR_OUT_102
TRIGG.GROUP.MUX.10.INPUT.104.signal:CPUSS_DW0_TR_OUT_103
TRIGG.GROUP.MUX.10.INPUT.105.signal:CPUSS_DW0_TR_OUT_104
TRIGG.GROUP.MUX.10.INPUT.106.signal:CPUSS_DW0_TR_OUT_105
TRIGG.GROUP.MUX.10.INPUT.107.signal:CPUSS_DW0_TR_OUT_106
TRIGG.GROUP.MUX.10.INPUT.108.signal:CPUSS_DW0_TR_OUT_107
TRIGG.GROUP.MUX.10.INPUT.109.signal:CPUSS_DW0_TR_OUT_108
TRIGG.GROUP.MUX.10.INPUT.110.signal:CPUSS_DW0_TR_OUT_109
TRIGG.GROUP.MUX.10.INPUT.111.signal:CPUSS_DW0_TR_OUT_110
TRIGG.GROUP.MUX.10.INPUT.112.signal:CPUSS_DW0_TR_OUT_111
TRIGG.GROUP.MUX.10.INPUT.113.signal:CPUSS_DW0_TR_OUT_112
TRIGG.GROUP.MUX.10.INPUT.114.signal:CPUSS_DW0_TR_OUT_113
TRIGG.GROUP.MUX.10.INPUT.115.signal:CPUSS_DW0_TR_OUT_114
TRIGG.GROUP.MUX.10.INPUT.116.signal:CPUSS_DW0_TR_OUT_115
TRIGG.GROUP.MUX.10.INPUT.117.signal:CPUSS_DW0_TR_OUT_116
TRIGG.GROUP.MUX.10.INPUT.118.signal:CPUSS_DW0_TR_OUT_117
TRIGG.GROUP.MUX.10.INPUT.119.signal:CPUSS_DW0_TR_OUT_118
TRIGG.GROUP.MUX.10.INPUT.120.signal:CPUSS_DW0_TR_OUT_119
TRIGG.GROUP.MUX.10.INPUT.121.signal:CPUSS_DW0_TR_OUT_120
TRIGG.GROUP.MUX.10.INPUT.122.signal:CPUSS_DW0_TR_OUT_121
TRIGG.GROUP.MUX.10.INPUT.123.signal:CPUSS_DW0_TR_OUT_122
TRIGG.GROUP.MUX.10.INPUT.124.signal:CPUSS_DW0_TR_OUT_123
TRIGG.GROUP.MUX.10.INPUT.125.signal:CPUSS_DW0_TR_OUT_124
TRIGG.GROUP.MUX.10.INPUT.126.signal:CPUSS_DW0_TR_OUT_125
TRIGG.GROUP.MUX.10.INPUT.127.signal:CPUSS_DW0_TR_OUT_126
TRIGG.GROUP.MUX.10.INPUT.128.signal:CPUSS_DW0_TR_OUT_127
TRIGG.GROUP.MUX.10.INPUT.129.signal:CPUSS_DW0_TR_OUT_128
TRIGG.GROUP.MUX.10.INPUT.130.signal:CPUSS_DW0_TR_OUT_129
TRIGG.GROUP.MUX.10.INPUT.131.signal:CPUSS_DW0_TR_OUT_130
TRIGG.GROUP.MUX.10.INPUT.132.signal:CPUSS_DW0_TR_OUT_131
TRIGG.GROUP.MUX.10.INPUT.133.signal:CPUSS_DW0_TR_OUT_132
TRIGG.GROUP.MUX.10.INPUT.134.signal:CPUSS_DW0_TR_OUT_133
TRIGG.GROUP.MUX.10.INPUT.135.signal:CPUSS_DW0_TR_OUT_134
TRIGG.GROUP.MUX.10.INPUT.136.signal:CPUSS_DW0_TR_OUT_135
TRIGG.GROUP.MUX.10.INPUT.137.signal:CPUSS_DW0_TR_OUT_136
TRIGG.GROUP.MUX.10.INPUT.138.signal:CPUSS_DW0_TR_OUT_137
TRIGG.GROUP.MUX.10.INPUT.139.signal:CPUSS_DW0_TR_OUT_138
TRIGG.GROUP.MUX.10.INPUT.140.signal:CPUSS_DW0_TR_OUT_139
TRIGG.GROUP.MUX.10.INPUT.141.signal:CPUSS_DW0_TR_OUT_140
TRIGG.GROUP.MUX.10.INPUT.142.signal:CPUSS_DW0_TR_OUT_141
TRIGG.GROUP.MUX.10.INPUT.143.signal:CPUSS_DW0_TR_OUT_142
TRIGG.GROUP.MUX.10.INPUT.144.signal:SCB_0_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.145.signal:SCB_1_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.146.signal:SCB_2_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.147.signal:SCB_3_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.148.signal:SCB_4_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.149.signal:SCB_5_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.150.signal:SCB_6_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.151.signal:SCB_7_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.152.signal:SCB_8_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.153.signal:SCB_9_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.154.signal:SCB_10_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.155.signal:SCB_0_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.156.signal:SCB_1_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.157.signal:SCB_2_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.158.signal:SCB_3_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.159.signal:SCB_4_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.160.signal:SCB_5_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.161.signal:SCB_6_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.162.signal:SCB_7_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.163.signal:SCB_8_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.164.signal:SCB_9_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.165.signal:SCB_10_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.166.signal:SCB_0_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.167.signal:SCB_1_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.168.signal:SCB_2_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.169.signal:SCB_3_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.170.signal:SCB_4_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.171.signal:SCB_5_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.172.signal:SCB_6_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.173.signal:SCB_7_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.174.signal:SCB_8_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.175.signal:SCB_9_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.176.signal:SCB_10_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.177.signal:CANFD_0_TR_DBG_DMA_REQ_0
TRIGG.GROUP.MUX.10.INPUT.178.signal:CANFD_0_TR_DBG_DMA_REQ_1
TRIGG.GROUP.MUX.10.INPUT.179.signal:CANFD_0_TR_DBG_DMA_REQ_2
TRIGG.GROUP.MUX.10.INPUT.180.signal:CANFD_0_TR_DBG_DMA_REQ_3
TRIGG.GROUP.MUX.10.INPUT.181.signal:CANFD_0_TR_DBG_DMA_REQ_4
TRIGG.GROUP.MUX.10.INPUT.182.signal:CANFD_0_TR_FIFO0_0
TRIGG.GROUP.MUX.10.INPUT.183.signal:CANFD_0_TR_FIFO0_1
TRIGG.GROUP.MUX.10.INPUT.184.signal:CANFD_0_TR_FIFO0_2
TRIGG.GROUP.MUX.10.INPUT.185.signal:CANFD_0_TR_FIFO0_3
TRIGG.GROUP.MUX.10.INPUT.186.signal:CANFD_0_TR_FIFO0_4
TRIGG.GROUP.MUX.10.INPUT.187.signal:CANFD_0_TR_FIFO1_0
TRIGG.GROUP.MUX.10.INPUT.188.signal:CANFD_0_TR_FIFO1_1
TRIGG.GROUP.MUX.10.INPUT.189.signal:CANFD_0_TR_FIFO1_2
TRIGG.GROUP.MUX.10.INPUT.190.signal:CANFD_0_TR_FIFO1_3
TRIGG.GROUP.MUX.10.INPUT.191.signal:CANFD_0_TR_FIFO1_4
TRIGG.GROUP.MUX.10.INPUT.192.signal:CANFD_0_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.10.INPUT.193.signal:CANFD_0_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.10.INPUT.194.signal:CANFD_0_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.10.INPUT.195.signal:CANFD_0_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.10.INPUT.196.signal:CANFD_0_TR_TMP_RTP_OUT_4
TRIGG.GROUP.MUX.10.INPUT.197.signal:CANFD_1_TR_DBG_DMA_REQ_0
TRIGG.GROUP.MUX.10.INPUT.198.signal:CANFD_1_TR_DBG_DMA_REQ_1
TRIGG.GROUP.MUX.10.INPUT.199.signal:CANFD_1_TR_DBG_DMA_REQ_2
TRIGG.GROUP.MUX.10.INPUT.200.signal:CANFD_1_TR_DBG_DMA_REQ_3
TRIGG.GROUP.MUX.10.INPUT.201.signal:CANFD_1_TR_DBG_DMA_REQ_4
TRIGG.GROUP.MUX.10.INPUT.202.signal:CANFD_1_TR_FIFO0_0
TRIGG.GROUP.MUX.10.INPUT.203.signal:CANFD_1_TR_FIFO0_1
TRIGG.GROUP.MUX.10.INPUT.204.signal:CANFD_1_TR_FIFO0_2
TRIGG.GROUP.MUX.10.INPUT.205.signal:CANFD_1_TR_FIFO0_3
TRIGG.GROUP.MUX.10.INPUT.206.signal:CANFD_1_TR_FIFO0_4
TRIGG.GROUP.MUX.10.INPUT.207.signal:CANFD_1_TR_FIFO1_0
TRIGG.GROUP.MUX.10.INPUT.208.signal:CANFD_1_TR_FIFO1_1
TRIGG.GROUP.MUX.10.INPUT.209.signal:CANFD_1_TR_FIFO1_2
TRIGG.GROUP.MUX.10.INPUT.210.signal:CANFD_1_TR_FIFO1_3
TRIGG.GROUP.MUX.10.INPUT.211.signal:CANFD_1_TR_FIFO1_4
TRIGG.GROUP.MUX.10.INPUT.212.signal:CANFD_1_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.10.INPUT.213.signal:CANFD_1_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.10.INPUT.214.signal:CANFD_1_TR_TMP_RTP_OUT_2
TRIGG.GROUP.MUX.10.INPUT.215.signal:CANFD_1_TR_TMP_RTP_OUT_3
TRIGG.GROUP.MUX.10.INPUT.216.signal:CANFD_1_TR_TMP_RTP_OUT_4
TRIGG.GROUP.MUX.10.INPUT.217.signal:CPUSS_CTI_TR_OUT_0
TRIGG.GROUP.MUX.10.INPUT.218.signal:CPUSS_CTI_TR_OUT_1
TRIGG.GROUP.MUX.10.INPUT.219.signal:CPUSS_TR_FAULT_0
TRIGG.GROUP.MUX.10.INPUT.220.signal:CPUSS_TR_FAULT_1
TRIGG.GROUP.MUX.10.INPUT.221.signal:CPUSS_TR_FAULT_2
TRIGG.GROUP.MUX.10.INPUT.222.signal:CPUSS_TR_FAULT_3
TRIGG.GROUP.MUX.10.INPUT.223.signal:EVTGEN_0_TR_OUT_0
TRIGG.GROUP.MUX.10.INPUT.224.signal:EVTGEN_0_TR_OUT_1
TRIGG.GROUP.MUX.10.INPUT.225.signal:EVTGEN_0_TR_OUT_2
TRIGG.GROUP.MUX.10.INPUT.226.signal:EVTGEN_0_TR_OUT_3
TRIGG.GROUP.MUX.10.INPUT.227.signal:EVTGEN_0_TR_OUT_4
TRIGG.GROUP.MUX.10.INPUT.228.signal:EVTGEN_0_TR_OUT_5
TRIGG.GROUP.MUX.10.INPUT.229.signal:EVTGEN_0_TR_OUT_6
TRIGG.GROUP.MUX.10.INPUT.230.signal:EVTGEN_0_TR_OUT_7
TRIGG.GROUP.MUX.10.INPUT.231.signal:EVTGEN_0_TR_OUT_8
TRIGG.GROUP.MUX.10.INPUT.232.signal:EVTGEN_0_TR_OUT_9
TRIGG.GROUP.MUX.10.INPUT.233.signal:EVTGEN_0_TR_OUT_10
TRIGG.GROUP.MUX.10.INPUT.234.signal:EVTGEN_0_TR_OUT_11
TRIGG.GROUP.MUX.10.INPUT.235.signal:EVTGEN_0_TR_OUT_12
TRIGG.GROUP.MUX.10.INPUT.236.signal:EVTGEN_0_TR_OUT_13
TRIGG.GROUP.MUX.10.INPUT.237.signal:EVTGEN_0_TR_OUT_14
TRIGG.GROUP.MUX.10.INPUT.238.signal:EVTGEN_0_TR_OUT_15
TRIGG.GROUP.MUX.10.OUTPUT.0.signal:TR_GROUP_9_INPUT_1
TRIGG.GROUP.MUX.10.OUTPUT.1.signal:TR_GROUP_9_INPUT_2
TRIGG.GROUP.MUX.10.OUTPUT.2.signal:TR_GROUP_9_INPUT_3
TRIGG.GROUP.MUX.10.OUTPUT.3.signal:TR_GROUP_9_INPUT_4
TRIGG.GROUP.MUX.10.OUTPUT.4.signal:TR_GROUP_9_INPUT_5
TRIGG.GROUP.MUX.11.description:Makes all possible triggers visible as I/O signals for debug purposes, or to build external circuitry
TRIGG.GROUP.MUX.11.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177
TRIGG.GROUP.MUX.11.label:DEBUGREDUCTION2
TRIGG.GROUP.MUX.11.outputs:0,1,2,3,4
TRIGG.GROUP.MUX.11.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.11.INPUT.1.signal:TCPWM_1_TR_OUT0_512
TRIGG.GROUP.MUX.11.INPUT.2.signal:TCPWM_1_TR_OUT0_513
TRIGG.GROUP.MUX.11.INPUT.3.signal:TCPWM_1_TR_OUT0_514
TRIGG.GROUP.MUX.11.INPUT.4.signal:TCPWM_1_TR_OUT0_515
TRIGG.GROUP.MUX.11.INPUT.5.signal:TCPWM_1_TR_OUT0_516
TRIGG.GROUP.MUX.11.INPUT.6.signal:TCPWM_1_TR_OUT0_517
TRIGG.GROUP.MUX.11.INPUT.7.signal:TCPWM_1_TR_OUT0_518
TRIGG.GROUP.MUX.11.INPUT.8.signal:TCPWM_1_TR_OUT0_519
TRIGG.GROUP.MUX.11.INPUT.9.signal:TCPWM_1_TR_OUT0_520
TRIGG.GROUP.MUX.11.INPUT.10.signal:TCPWM_1_TR_OUT0_521
TRIGG.GROUP.MUX.11.INPUT.11.signal:TCPWM_1_TR_OUT0_522
TRIGG.GROUP.MUX.11.INPUT.12.signal:TCPWM_1_TR_OUT0_523
TRIGG.GROUP.MUX.11.INPUT.13.signal:TCPWM_1_TR_OUT0_524
TRIGG.GROUP.MUX.11.INPUT.14.signal:TCPWM_0_TR_OUT0_512
TRIGG.GROUP.MUX.11.INPUT.15.signal:TCPWM_0_TR_OUT0_513
TRIGG.GROUP.MUX.11.INPUT.16.signal:TCPWM_0_TR_OUT0_514
TRIGG.GROUP.MUX.11.INPUT.17.signal:TCPWM_1_TR_OUT0_256
TRIGG.GROUP.MUX.11.INPUT.18.signal:TCPWM_1_TR_OUT0_257
TRIGG.GROUP.MUX.11.INPUT.19.signal:TCPWM_1_TR_OUT0_258
TRIGG.GROUP.MUX.11.INPUT.20.signal:TCPWM_1_TR_OUT0_259
TRIGG.GROUP.MUX.11.INPUT.21.signal:TCPWM_1_TR_OUT0_260
TRIGG.GROUP.MUX.11.INPUT.22.signal:TCPWM_1_TR_OUT0_261
TRIGG.GROUP.MUX.11.INPUT.23.signal:TCPWM_1_TR_OUT0_262
TRIGG.GROUP.MUX.11.INPUT.24.signal:TCPWM_1_TR_OUT0_263
TRIGG.GROUP.MUX.11.INPUT.25.signal:TCPWM_1_TR_OUT0_264
TRIGG.GROUP.MUX.11.INPUT.26.signal:TCPWM_1_TR_OUT0_265
TRIGG.GROUP.MUX.11.INPUT.27.signal:TCPWM_1_TR_OUT0_266
TRIGG.GROUP.MUX.11.INPUT.28.signal:TCPWM_1_TR_OUT0_267
TRIGG.GROUP.MUX.11.INPUT.29.signal:TCPWM_0_TR_OUT0_256
TRIGG.GROUP.MUX.11.INPUT.30.signal:TCPWM_0_TR_OUT0_257
TRIGG.GROUP.MUX.11.INPUT.31.signal:TCPWM_0_TR_OUT0_258
TRIGG.GROUP.MUX.11.INPUT.32.signal:TCPWM_1_TR_OUT0_0
TRIGG.GROUP.MUX.11.INPUT.33.signal:TCPWM_1_TR_OUT0_1
TRIGG.GROUP.MUX.11.INPUT.34.signal:TCPWM_1_TR_OUT0_2
TRIGG.GROUP.MUX.11.INPUT.35.signal:TCPWM_1_TR_OUT0_3
TRIGG.GROUP.MUX.11.INPUT.36.signal:TCPWM_1_TR_OUT0_4
TRIGG.GROUP.MUX.11.INPUT.37.signal:TCPWM_1_TR_OUT0_5
TRIGG.GROUP.MUX.11.INPUT.38.signal:TCPWM_1_TR_OUT0_6
TRIGG.GROUP.MUX.11.INPUT.39.signal:TCPWM_1_TR_OUT0_7
TRIGG.GROUP.MUX.11.INPUT.40.signal:TCPWM_1_TR_OUT0_8
TRIGG.GROUP.MUX.11.INPUT.41.signal:TCPWM_1_TR_OUT0_9
TRIGG.GROUP.MUX.11.INPUT.42.signal:TCPWM_1_TR_OUT0_10
TRIGG.GROUP.MUX.11.INPUT.43.signal:TCPWM_1_TR_OUT0_11
TRIGG.GROUP.MUX.11.INPUT.44.signal:TCPWM_1_TR_OUT0_12
TRIGG.GROUP.MUX.11.INPUT.45.signal:TCPWM_1_TR_OUT0_13
TRIGG.GROUP.MUX.11.INPUT.46.signal:TCPWM_1_TR_OUT0_14
TRIGG.GROUP.MUX.11.INPUT.47.signal:TCPWM_1_TR_OUT0_15
TRIGG.GROUP.MUX.11.INPUT.48.signal:TCPWM_1_TR_OUT0_16
TRIGG.GROUP.MUX.11.INPUT.49.signal:TCPWM_1_TR_OUT0_17
TRIGG.GROUP.MUX.11.INPUT.50.signal:TCPWM_1_TR_OUT0_18
TRIGG.GROUP.MUX.11.INPUT.51.signal:TCPWM_1_TR_OUT0_19
TRIGG.GROUP.MUX.11.INPUT.52.signal:TCPWM_1_TR_OUT0_20
TRIGG.GROUP.MUX.11.INPUT.53.signal:TCPWM_1_TR_OUT0_21
TRIGG.GROUP.MUX.11.INPUT.54.signal:TCPWM_1_TR_OUT0_22
TRIGG.GROUP.MUX.11.INPUT.55.signal:TCPWM_1_TR_OUT0_23
TRIGG.GROUP.MUX.11.INPUT.56.signal:TCPWM_1_TR_OUT0_24
TRIGG.GROUP.MUX.11.INPUT.57.signal:TCPWM_1_TR_OUT0_25
TRIGG.GROUP.MUX.11.INPUT.58.signal:TCPWM_1_TR_OUT0_26
TRIGG.GROUP.MUX.11.INPUT.59.signal:TCPWM_1_TR_OUT0_27
TRIGG.GROUP.MUX.11.INPUT.60.signal:TCPWM_1_TR_OUT0_28
TRIGG.GROUP.MUX.11.INPUT.61.signal:TCPWM_1_TR_OUT0_29
TRIGG.GROUP.MUX.11.INPUT.62.signal:TCPWM_1_TR_OUT0_30
TRIGG.GROUP.MUX.11.INPUT.63.signal:TCPWM_1_TR_OUT0_31
TRIGG.GROUP.MUX.11.INPUT.64.signal:TCPWM_1_TR_OUT0_32
TRIGG.GROUP.MUX.11.INPUT.65.signal:TCPWM_1_TR_OUT0_33
TRIGG.GROUP.MUX.11.INPUT.66.signal:TCPWM_1_TR_OUT0_34
TRIGG.GROUP.MUX.11.INPUT.67.signal:TCPWM_1_TR_OUT0_35
TRIGG.GROUP.MUX.11.INPUT.68.signal:TCPWM_1_TR_OUT0_36
TRIGG.GROUP.MUX.11.INPUT.69.signal:TCPWM_1_TR_OUT0_37
TRIGG.GROUP.MUX.11.INPUT.70.signal:TCPWM_1_TR_OUT0_38
TRIGG.GROUP.MUX.11.INPUT.71.signal:TCPWM_1_TR_OUT0_39
TRIGG.GROUP.MUX.11.INPUT.72.signal:TCPWM_1_TR_OUT0_40
TRIGG.GROUP.MUX.11.INPUT.73.signal:TCPWM_1_TR_OUT0_41
TRIGG.GROUP.MUX.11.INPUT.74.signal:TCPWM_1_TR_OUT0_42
TRIGG.GROUP.MUX.11.INPUT.75.signal:TCPWM_1_TR_OUT0_43
TRIGG.GROUP.MUX.11.INPUT.76.signal:TCPWM_1_TR_OUT0_44
TRIGG.GROUP.MUX.11.INPUT.77.signal:TCPWM_1_TR_OUT0_45
TRIGG.GROUP.MUX.11.INPUT.78.signal:TCPWM_1_TR_OUT0_46
TRIGG.GROUP.MUX.11.INPUT.79.signal:TCPWM_1_TR_OUT0_47
TRIGG.GROUP.MUX.11.INPUT.80.signal:TCPWM_1_TR_OUT0_48
TRIGG.GROUP.MUX.11.INPUT.81.signal:TCPWM_1_TR_OUT0_49
TRIGG.GROUP.MUX.11.INPUT.82.signal:TCPWM_1_TR_OUT0_50
TRIGG.GROUP.MUX.11.INPUT.83.signal:TCPWM_1_TR_OUT0_51
TRIGG.GROUP.MUX.11.INPUT.84.signal:TCPWM_1_TR_OUT0_52
TRIGG.GROUP.MUX.11.INPUT.85.signal:TCPWM_1_TR_OUT0_53
TRIGG.GROUP.MUX.11.INPUT.86.signal:TCPWM_1_TR_OUT0_54
TRIGG.GROUP.MUX.11.INPUT.87.signal:TCPWM_1_TR_OUT0_55
TRIGG.GROUP.MUX.11.INPUT.88.signal:TCPWM_1_TR_OUT0_56
TRIGG.GROUP.MUX.11.INPUT.89.signal:TCPWM_1_TR_OUT0_57
TRIGG.GROUP.MUX.11.INPUT.90.signal:TCPWM_1_TR_OUT0_58
TRIGG.GROUP.MUX.11.INPUT.91.signal:TCPWM_1_TR_OUT0_59
TRIGG.GROUP.MUX.11.INPUT.92.signal:TCPWM_1_TR_OUT0_60
TRIGG.GROUP.MUX.11.INPUT.93.signal:TCPWM_1_TR_OUT0_61
TRIGG.GROUP.MUX.11.INPUT.94.signal:TCPWM_1_TR_OUT0_62
TRIGG.GROUP.MUX.11.INPUT.95.signal:TCPWM_1_TR_OUT0_63
TRIGG.GROUP.MUX.11.INPUT.96.signal:TCPWM_1_TR_OUT0_64
TRIGG.GROUP.MUX.11.INPUT.97.signal:TCPWM_1_TR_OUT0_65
TRIGG.GROUP.MUX.11.INPUT.98.signal:TCPWM_1_TR_OUT0_66
TRIGG.GROUP.MUX.11.INPUT.99.signal:TCPWM_1_TR_OUT0_67
TRIGG.GROUP.MUX.11.INPUT.100.signal:TCPWM_1_TR_OUT0_68
TRIGG.GROUP.MUX.11.INPUT.101.signal:TCPWM_1_TR_OUT0_69
TRIGG.GROUP.MUX.11.INPUT.102.signal:TCPWM_1_TR_OUT0_70
TRIGG.GROUP.MUX.11.INPUT.103.signal:TCPWM_1_TR_OUT0_71
TRIGG.GROUP.MUX.11.INPUT.104.signal:TCPWM_1_TR_OUT0_72
TRIGG.GROUP.MUX.11.INPUT.105.signal:TCPWM_1_TR_OUT0_73
TRIGG.GROUP.MUX.11.INPUT.106.signal:TCPWM_1_TR_OUT0_74
TRIGG.GROUP.MUX.11.INPUT.107.signal:TCPWM_1_TR_OUT0_75
TRIGG.GROUP.MUX.11.INPUT.108.signal:TCPWM_1_TR_OUT0_76
TRIGG.GROUP.MUX.11.INPUT.109.signal:TCPWM_1_TR_OUT0_77
TRIGG.GROUP.MUX.11.INPUT.110.signal:TCPWM_1_TR_OUT0_78
TRIGG.GROUP.MUX.11.INPUT.111.signal:TCPWM_1_TR_OUT0_79
TRIGG.GROUP.MUX.11.INPUT.112.signal:TCPWM_1_TR_OUT0_80
TRIGG.GROUP.MUX.11.INPUT.113.signal:TCPWM_1_TR_OUT0_81
TRIGG.GROUP.MUX.11.INPUT.114.signal:TCPWM_1_TR_OUT0_82
TRIGG.GROUP.MUX.11.INPUT.115.signal:TCPWM_1_TR_OUT0_83
TRIGG.GROUP.MUX.11.INPUT.116.signal:TCPWM_0_TR_OUT0_0
TRIGG.GROUP.MUX.11.INPUT.117.signal:TCPWM_0_TR_OUT0_1
TRIGG.GROUP.MUX.11.INPUT.118.signal:TCPWM_0_TR_OUT0_2
TRIGG.GROUP.MUX.11.INPUT.119.signal:SMIF_0_TR_TX_REQ
TRIGG.GROUP.MUX.11.INPUT.120.signal:SMIF_0_TR_RX_REQ
TRIGG.GROUP.MUX.11.INPUT.121.signal:FLEXRAY_0_TR_TINT0_OUT
TRIGG.GROUP.MUX.11.INPUT.122.signal:FLEXRAY_0_TR_IBF_OUT
TRIGG.GROUP.MUX.11.INPUT.123.signal:FLEXRAY_0_TR_OBF_OUT
TRIGG.GROUP.MUX.11.INPUT.124.signal:AUDIOSS_0_TR_I2S_TX_REQ
TRIGG.GROUP.MUX.11.INPUT.125.signal:AUDIOSS_0_TR_I2S_RX_REQ
TRIGG.GROUP.MUX.11.INPUT.126.signal:AUDIOSS_1_TR_I2S_TX_REQ
TRIGG.GROUP.MUX.11.INPUT.127.signal:AUDIOSS_1_TR_I2S_RX_REQ
TRIGG.GROUP.MUX.11.INPUT.128.signal:AUDIOSS_2_TR_I2S_TX_REQ
TRIGG.GROUP.MUX.11.INPUT.129.signal:AUDIOSS_2_TR_I2S_RX_REQ
TRIGG.GROUP.MUX.11.INPUT.130.signal:PERI_TR_IO_INPUT_0
TRIGG.GROUP.MUX.11.INPUT.131.signal:PERI_TR_IO_INPUT_1
TRIGG.GROUP.MUX.11.INPUT.132.signal:PERI_TR_IO_INPUT_2
TRIGG.GROUP.MUX.11.INPUT.133.signal:PERI_TR_IO_INPUT_3
TRIGG.GROUP.MUX.11.INPUT.134.signal:PERI_TR_IO_INPUT_4
TRIGG.GROUP.MUX.11.INPUT.135.signal:PERI_TR_IO_INPUT_5
TRIGG.GROUP.MUX.11.INPUT.136.signal:PERI_TR_IO_INPUT_6
TRIGG.GROUP.MUX.11.INPUT.137.signal:PERI_TR_IO_INPUT_7
TRIGG.GROUP.MUX.11.INPUT.138.signal:PERI_TR_IO_INPUT_8
TRIGG.GROUP.MUX.11.INPUT.139.signal:PERI_TR_IO_INPUT_9
TRIGG.GROUP.MUX.11.INPUT.140.signal:PERI_TR_IO_INPUT_10
TRIGG.GROUP.MUX.11.INPUT.141.signal:PERI_TR_IO_INPUT_11
TRIGG.GROUP.MUX.11.INPUT.142.signal:PERI_TR_IO_INPUT_12
TRIGG.GROUP.MUX.11.INPUT.143.signal:PERI_TR_IO_INPUT_13
TRIGG.GROUP.MUX.11.INPUT.144.signal:PERI_TR_IO_INPUT_14
TRIGG.GROUP.MUX.11.INPUT.145.signal:PERI_TR_IO_INPUT_15
TRIGG.GROUP.MUX.11.INPUT.146.signal:PERI_TR_IO_INPUT_16
TRIGG.GROUP.MUX.11.INPUT.147.signal:PERI_TR_IO_INPUT_17
TRIGG.GROUP.MUX.11.INPUT.148.signal:PERI_TR_IO_INPUT_18
TRIGG.GROUP.MUX.11.INPUT.149.signal:PERI_TR_IO_INPUT_19
TRIGG.GROUP.MUX.11.INPUT.150.signal:PERI_TR_IO_INPUT_20
TRIGG.GROUP.MUX.11.INPUT.151.signal:PERI_TR_IO_INPUT_21
TRIGG.GROUP.MUX.11.INPUT.152.signal:PERI_TR_IO_INPUT_22
TRIGG.GROUP.MUX.11.INPUT.153.signal:PERI_TR_IO_INPUT_23
TRIGG.GROUP.MUX.11.INPUT.154.signal:PERI_TR_IO_INPUT_24
TRIGG.GROUP.MUX.11.INPUT.155.signal:PERI_TR_IO_INPUT_25
TRIGG.GROUP.MUX.11.INPUT.156.signal:PERI_TR_IO_INPUT_26
TRIGG.GROUP.MUX.11.INPUT.157.signal:PERI_TR_IO_INPUT_27
TRIGG.GROUP.MUX.11.INPUT.158.signal:PERI_TR_IO_INPUT_28
TRIGG.GROUP.MUX.11.INPUT.159.signal:PERI_TR_IO_INPUT_29
TRIGG.GROUP.MUX.11.INPUT.160.signal:PERI_TR_IO_INPUT_30
TRIGG.GROUP.MUX.11.INPUT.161.signal:PERI_TR_IO_INPUT_31
TRIGG.GROUP.MUX.11.INPUT.162.signal:PERI_TR_IO_INPUT_32
TRIGG.GROUP.MUX.11.INPUT.163.signal:PERI_TR_IO_INPUT_33
TRIGG.GROUP.MUX.11.INPUT.164.signal:PERI_TR_IO_INPUT_34
TRIGG.GROUP.MUX.11.INPUT.165.signal:PERI_TR_IO_INPUT_35
TRIGG.GROUP.MUX.11.INPUT.166.signal:PERI_TR_IO_INPUT_36
TRIGG.GROUP.MUX.11.INPUT.167.signal:PERI_TR_IO_INPUT_37
TRIGG.GROUP.MUX.11.INPUT.168.signal:PERI_TR_IO_INPUT_38
TRIGG.GROUP.MUX.11.INPUT.169.signal:PERI_TR_IO_INPUT_39
TRIGG.GROUP.MUX.11.INPUT.170.signal:PERI_TR_IO_INPUT_40
TRIGG.GROUP.MUX.11.INPUT.171.signal:PERI_TR_IO_INPUT_41
TRIGG.GROUP.MUX.11.INPUT.172.signal:PERI_TR_IO_INPUT_42
TRIGG.GROUP.MUX.11.INPUT.173.signal:PERI_TR_IO_INPUT_43
TRIGG.GROUP.MUX.11.INPUT.174.signal:PERI_TR_IO_INPUT_44
TRIGG.GROUP.MUX.11.INPUT.175.signal:PERI_TR_IO_INPUT_45
TRIGG.GROUP.MUX.11.INPUT.176.signal:PERI_TR_IO_INPUT_46
TRIGG.GROUP.MUX.11.INPUT.177.signal:PERI_TR_IO_INPUT_47
TRIGG.GROUP.MUX.11.OUTPUT.0.signal:TR_GROUP_9_INPUT_6
TRIGG.GROUP.MUX.11.OUTPUT.1.signal:TR_GROUP_9_INPUT_7
TRIGG.GROUP.MUX.11.OUTPUT.2.signal:TR_GROUP_9_INPUT_8
TRIGG.GROUP.MUX.11.OUTPUT.3.signal:TR_GROUP_9_INPUT_9
TRIGG.GROUP.MUX.11.OUTPUT.4.signal:TR_GROUP_9_INPUT_10
TRIGG.GROUP.MUX.12.description:Makes all possible triggers visible as I/O signals for debug purposes, or to build external circuitry
TRIGG.GROUP.MUX.12.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197
TRIGG.GROUP.MUX.12.label:DEBUGREDUCTION3
TRIGG.GROUP.MUX.12.outputs:0,1,2,3,4
TRIGG.GROUP.MUX.12.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.12.INPUT.1.signal:CPUSS_DW1_TR_OUT_0
TRIGG.GROUP.MUX.12.INPUT.2.signal:CPUSS_DW1_TR_OUT_1
TRIGG.GROUP.MUX.12.INPUT.3.signal:CPUSS_DW1_TR_OUT_2
TRIGG.GROUP.MUX.12.INPUT.4.signal:CPUSS_DW1_TR_OUT_3
TRIGG.GROUP.MUX.12.INPUT.5.signal:CPUSS_DW1_TR_OUT_4
TRIGG.GROUP.MUX.12.INPUT.6.signal:CPUSS_DW1_TR_OUT_5
TRIGG.GROUP.MUX.12.INPUT.7.signal:CPUSS_DW1_TR_OUT_6
TRIGG.GROUP.MUX.12.INPUT.8.signal:CPUSS_DW1_TR_OUT_7
TRIGG.GROUP.MUX.12.INPUT.9.signal:CPUSS_DW1_TR_OUT_8
TRIGG.GROUP.MUX.12.INPUT.10.signal:CPUSS_DW1_TR_OUT_9
TRIGG.GROUP.MUX.12.INPUT.11.signal:CPUSS_DW1_TR_OUT_10
TRIGG.GROUP.MUX.12.INPUT.12.signal:CPUSS_DW1_TR_OUT_11
TRIGG.GROUP.MUX.12.INPUT.13.signal:CPUSS_DW1_TR_OUT_12
TRIGG.GROUP.MUX.12.INPUT.14.signal:CPUSS_DW1_TR_OUT_13
TRIGG.GROUP.MUX.12.INPUT.15.signal:CPUSS_DW1_TR_OUT_14
TRIGG.GROUP.MUX.12.INPUT.16.signal:CPUSS_DW1_TR_OUT_15
TRIGG.GROUP.MUX.12.INPUT.17.signal:CPUSS_DW1_TR_OUT_16
TRIGG.GROUP.MUX.12.INPUT.18.signal:CPUSS_DW1_TR_OUT_17
TRIGG.GROUP.MUX.12.INPUT.19.signal:CPUSS_DW1_TR_OUT_18
TRIGG.GROUP.MUX.12.INPUT.20.signal:CPUSS_DW1_TR_OUT_19
TRIGG.GROUP.MUX.12.INPUT.21.signal:CPUSS_DW1_TR_OUT_20
TRIGG.GROUP.MUX.12.INPUT.22.signal:CPUSS_DW1_TR_OUT_21
TRIGG.GROUP.MUX.12.INPUT.23.signal:CPUSS_DW1_TR_OUT_22
TRIGG.GROUP.MUX.12.INPUT.24.signal:CPUSS_DW1_TR_OUT_23
TRIGG.GROUP.MUX.12.INPUT.25.signal:CPUSS_DW1_TR_OUT_24
TRIGG.GROUP.MUX.12.INPUT.26.signal:CPUSS_DW1_TR_OUT_25
TRIGG.GROUP.MUX.12.INPUT.27.signal:CPUSS_DW1_TR_OUT_26
TRIGG.GROUP.MUX.12.INPUT.28.signal:CPUSS_DW1_TR_OUT_27
TRIGG.GROUP.MUX.12.INPUT.29.signal:CPUSS_DW1_TR_OUT_28
TRIGG.GROUP.MUX.12.INPUT.30.signal:CPUSS_DW1_TR_OUT_29
TRIGG.GROUP.MUX.12.INPUT.31.signal:CPUSS_DW1_TR_OUT_30
TRIGG.GROUP.MUX.12.INPUT.32.signal:CPUSS_DW1_TR_OUT_31
TRIGG.GROUP.MUX.12.INPUT.33.signal:CPUSS_DW1_TR_OUT_32
TRIGG.GROUP.MUX.12.INPUT.34.signal:CPUSS_DW1_TR_OUT_33
TRIGG.GROUP.MUX.12.INPUT.35.signal:CPUSS_DW1_TR_OUT_34
TRIGG.GROUP.MUX.12.INPUT.36.signal:CPUSS_DW1_TR_OUT_35
TRIGG.GROUP.MUX.12.INPUT.37.signal:CPUSS_DW1_TR_OUT_36
TRIGG.GROUP.MUX.12.INPUT.38.signal:CPUSS_DW1_TR_OUT_37
TRIGG.GROUP.MUX.12.INPUT.39.signal:CPUSS_DW1_TR_OUT_38
TRIGG.GROUP.MUX.12.INPUT.40.signal:CPUSS_DW1_TR_OUT_39
TRIGG.GROUP.MUX.12.INPUT.41.signal:CPUSS_DW1_TR_OUT_40
TRIGG.GROUP.MUX.12.INPUT.42.signal:CPUSS_DW1_TR_OUT_41
TRIGG.GROUP.MUX.12.INPUT.43.signal:CPUSS_DW1_TR_OUT_42
TRIGG.GROUP.MUX.12.INPUT.44.signal:CPUSS_DW1_TR_OUT_43
TRIGG.GROUP.MUX.12.INPUT.45.signal:CPUSS_DW1_TR_OUT_44
TRIGG.GROUP.MUX.12.INPUT.46.signal:CPUSS_DW1_TR_OUT_45
TRIGG.GROUP.MUX.12.INPUT.47.signal:CPUSS_DW1_TR_OUT_46
TRIGG.GROUP.MUX.12.INPUT.48.signal:CPUSS_DW1_TR_OUT_47
TRIGG.GROUP.MUX.12.INPUT.49.signal:CPUSS_DW1_TR_OUT_48
TRIGG.GROUP.MUX.12.INPUT.50.signal:CPUSS_DW1_TR_OUT_49
TRIGG.GROUP.MUX.12.INPUT.51.signal:CPUSS_DW1_TR_OUT_50
TRIGG.GROUP.MUX.12.INPUT.52.signal:CPUSS_DW1_TR_OUT_51
TRIGG.GROUP.MUX.12.INPUT.53.signal:CPUSS_DW1_TR_OUT_52
TRIGG.GROUP.MUX.12.INPUT.54.signal:CPUSS_DW1_TR_OUT_53
TRIGG.GROUP.MUX.12.INPUT.55.signal:CPUSS_DW1_TR_OUT_54
TRIGG.GROUP.MUX.12.INPUT.56.signal:CPUSS_DW1_TR_OUT_55
TRIGG.GROUP.MUX.12.INPUT.57.signal:CPUSS_DW1_TR_OUT_56
TRIGG.GROUP.MUX.12.INPUT.58.signal:CPUSS_DW1_TR_OUT_57
TRIGG.GROUP.MUX.12.INPUT.59.signal:CPUSS_DW1_TR_OUT_58
TRIGG.GROUP.MUX.12.INPUT.60.signal:CPUSS_DW1_TR_OUT_59
TRIGG.GROUP.MUX.12.INPUT.61.signal:CPUSS_DW1_TR_OUT_60
TRIGG.GROUP.MUX.12.INPUT.62.signal:CPUSS_DW1_TR_OUT_61
TRIGG.GROUP.MUX.12.INPUT.63.signal:CPUSS_DW1_TR_OUT_62
TRIGG.GROUP.MUX.12.INPUT.64.signal:CPUSS_DW1_TR_OUT_63
TRIGG.GROUP.MUX.12.INPUT.65.signal:CPUSS_DW1_TR_OUT_64
TRIGG.GROUP.MUX.12.INPUT.66.signal:CPUSS_DMAC_TR_OUT_0
TRIGG.GROUP.MUX.12.INPUT.67.signal:CPUSS_DMAC_TR_OUT_1
TRIGG.GROUP.MUX.12.INPUT.68.signal:CPUSS_DMAC_TR_OUT_2
TRIGG.GROUP.MUX.12.INPUT.69.signal:CPUSS_DMAC_TR_OUT_3
TRIGG.GROUP.MUX.12.INPUT.70.signal:CPUSS_DMAC_TR_OUT_4
TRIGG.GROUP.MUX.12.INPUT.71.signal:CPUSS_DMAC_TR_OUT_5
TRIGG.GROUP.MUX.12.INPUT.72.signal:CPUSS_DMAC_TR_OUT_6
TRIGG.GROUP.MUX.12.INPUT.73.signal:CPUSS_DMAC_TR_OUT_7
TRIGG.GROUP.MUX.12.INPUT.74.signal:TCPWM_0_TR_OUT1_0
TRIGG.GROUP.MUX.12.INPUT.75.signal:TCPWM_0_TR_OUT1_1
TRIGG.GROUP.MUX.12.INPUT.76.signal:TCPWM_0_TR_OUT1_2
TRIGG.GROUP.MUX.12.INPUT.77.signal:TCPWM_0_TR_OUT1_256
TRIGG.GROUP.MUX.12.INPUT.78.signal:TCPWM_0_TR_OUT1_257
TRIGG.GROUP.MUX.12.INPUT.79.signal:TCPWM_0_TR_OUT1_258
TRIGG.GROUP.MUX.12.INPUT.80.signal:TCPWM_0_TR_OUT1_512
TRIGG.GROUP.MUX.12.INPUT.81.signal:TCPWM_0_TR_OUT1_513
TRIGG.GROUP.MUX.12.INPUT.82.signal:TCPWM_0_TR_OUT1_514
TRIGG.GROUP.MUX.12.INPUT.83.signal:TCPWM_1_TR_OUT1_0
TRIGG.GROUP.MUX.12.INPUT.84.signal:TCPWM_1_TR_OUT1_1
TRIGG.GROUP.MUX.12.INPUT.85.signal:TCPWM_1_TR_OUT1_2
TRIGG.GROUP.MUX.12.INPUT.86.signal:TCPWM_1_TR_OUT1_3
TRIGG.GROUP.MUX.12.INPUT.87.signal:TCPWM_1_TR_OUT1_4
TRIGG.GROUP.MUX.12.INPUT.88.signal:TCPWM_1_TR_OUT1_5
TRIGG.GROUP.MUX.12.INPUT.89.signal:TCPWM_1_TR_OUT1_6
TRIGG.GROUP.MUX.12.INPUT.90.signal:TCPWM_1_TR_OUT1_7
TRIGG.GROUP.MUX.12.INPUT.91.signal:TCPWM_1_TR_OUT1_8
TRIGG.GROUP.MUX.12.INPUT.92.signal:TCPWM_1_TR_OUT1_9
TRIGG.GROUP.MUX.12.INPUT.93.signal:TCPWM_1_TR_OUT1_10
TRIGG.GROUP.MUX.12.INPUT.94.signal:TCPWM_1_TR_OUT1_11
TRIGG.GROUP.MUX.12.INPUT.95.signal:TCPWM_1_TR_OUT1_12
TRIGG.GROUP.MUX.12.INPUT.96.signal:TCPWM_1_TR_OUT1_13
TRIGG.GROUP.MUX.12.INPUT.97.signal:TCPWM_1_TR_OUT1_14
TRIGG.GROUP.MUX.12.INPUT.98.signal:TCPWM_1_TR_OUT1_15
TRIGG.GROUP.MUX.12.INPUT.99.signal:TCPWM_1_TR_OUT1_16
TRIGG.GROUP.MUX.12.INPUT.100.signal:TCPWM_1_TR_OUT1_17
TRIGG.GROUP.MUX.12.INPUT.101.signal:TCPWM_1_TR_OUT1_18
TRIGG.GROUP.MUX.12.INPUT.102.signal:TCPWM_1_TR_OUT1_19
TRIGG.GROUP.MUX.12.INPUT.103.signal:TCPWM_1_TR_OUT1_20
TRIGG.GROUP.MUX.12.INPUT.104.signal:TCPWM_1_TR_OUT1_21
TRIGG.GROUP.MUX.12.INPUT.105.signal:TCPWM_1_TR_OUT1_22
TRIGG.GROUP.MUX.12.INPUT.106.signal:TCPWM_1_TR_OUT1_23
TRIGG.GROUP.MUX.12.INPUT.107.signal:TCPWM_1_TR_OUT1_24
TRIGG.GROUP.MUX.12.INPUT.108.signal:TCPWM_1_TR_OUT1_25
TRIGG.GROUP.MUX.12.INPUT.109.signal:TCPWM_1_TR_OUT1_26
TRIGG.GROUP.MUX.12.INPUT.110.signal:TCPWM_1_TR_OUT1_27
TRIGG.GROUP.MUX.12.INPUT.111.signal:TCPWM_1_TR_OUT1_28
TRIGG.GROUP.MUX.12.INPUT.112.signal:TCPWM_1_TR_OUT1_29
TRIGG.GROUP.MUX.12.INPUT.113.signal:TCPWM_1_TR_OUT1_30
TRIGG.GROUP.MUX.12.INPUT.114.signal:TCPWM_1_TR_OUT1_31
TRIGG.GROUP.MUX.12.INPUT.115.signal:TCPWM_1_TR_OUT1_32
TRIGG.GROUP.MUX.12.INPUT.116.signal:TCPWM_1_TR_OUT1_33
TRIGG.GROUP.MUX.12.INPUT.117.signal:TCPWM_1_TR_OUT1_34
TRIGG.GROUP.MUX.12.INPUT.118.signal:TCPWM_1_TR_OUT1_35
TRIGG.GROUP.MUX.12.INPUT.119.signal:TCPWM_1_TR_OUT1_36
TRIGG.GROUP.MUX.12.INPUT.120.signal:TCPWM_1_TR_OUT1_37
TRIGG.GROUP.MUX.12.INPUT.121.signal:TCPWM_1_TR_OUT1_38
TRIGG.GROUP.MUX.12.INPUT.122.signal:TCPWM_1_TR_OUT1_39
TRIGG.GROUP.MUX.12.INPUT.123.signal:TCPWM_1_TR_OUT1_40
TRIGG.GROUP.MUX.12.INPUT.124.signal:TCPWM_1_TR_OUT1_41
TRIGG.GROUP.MUX.12.INPUT.125.signal:TCPWM_1_TR_OUT1_42
TRIGG.GROUP.MUX.12.INPUT.126.signal:TCPWM_1_TR_OUT1_43
TRIGG.GROUP.MUX.12.INPUT.127.signal:TCPWM_1_TR_OUT1_44
TRIGG.GROUP.MUX.12.INPUT.128.signal:TCPWM_1_TR_OUT1_45
TRIGG.GROUP.MUX.12.INPUT.129.signal:TCPWM_1_TR_OUT1_46
TRIGG.GROUP.MUX.12.INPUT.130.signal:TCPWM_1_TR_OUT1_47
TRIGG.GROUP.MUX.12.INPUT.131.signal:TCPWM_1_TR_OUT1_48
TRIGG.GROUP.MUX.12.INPUT.132.signal:TCPWM_1_TR_OUT1_49
TRIGG.GROUP.MUX.12.INPUT.133.signal:TCPWM_1_TR_OUT1_50
TRIGG.GROUP.MUX.12.INPUT.134.signal:TCPWM_1_TR_OUT1_51
TRIGG.GROUP.MUX.12.INPUT.135.signal:TCPWM_1_TR_OUT1_52
TRIGG.GROUP.MUX.12.INPUT.136.signal:TCPWM_1_TR_OUT1_53
TRIGG.GROUP.MUX.12.INPUT.137.signal:TCPWM_1_TR_OUT1_54
TRIGG.GROUP.MUX.12.INPUT.138.signal:TCPWM_1_TR_OUT1_55
TRIGG.GROUP.MUX.12.INPUT.139.signal:TCPWM_1_TR_OUT1_56
TRIGG.GROUP.MUX.12.INPUT.140.signal:TCPWM_1_TR_OUT1_57
TRIGG.GROUP.MUX.12.INPUT.141.signal:TCPWM_1_TR_OUT1_58
TRIGG.GROUP.MUX.12.INPUT.142.signal:TCPWM_1_TR_OUT1_59
TRIGG.GROUP.MUX.12.INPUT.143.signal:TCPWM_1_TR_OUT1_60
TRIGG.GROUP.MUX.12.INPUT.144.signal:TCPWM_1_TR_OUT1_61
TRIGG.GROUP.MUX.12.INPUT.145.signal:TCPWM_1_TR_OUT1_62
TRIGG.GROUP.MUX.12.INPUT.146.signal:TCPWM_1_TR_OUT1_63
TRIGG.GROUP.MUX.12.INPUT.147.signal:TCPWM_1_TR_OUT1_64
TRIGG.GROUP.MUX.12.INPUT.148.signal:TCPWM_1_TR_OUT1_65
TRIGG.GROUP.MUX.12.INPUT.149.signal:TCPWM_1_TR_OUT1_66
TRIGG.GROUP.MUX.12.INPUT.150.signal:TCPWM_1_TR_OUT1_67
TRIGG.GROUP.MUX.12.INPUT.151.signal:TCPWM_1_TR_OUT1_68
TRIGG.GROUP.MUX.12.INPUT.152.signal:TCPWM_1_TR_OUT1_69
TRIGG.GROUP.MUX.12.INPUT.153.signal:TCPWM_1_TR_OUT1_70
TRIGG.GROUP.MUX.12.INPUT.154.signal:TCPWM_1_TR_OUT1_71
TRIGG.GROUP.MUX.12.INPUT.155.signal:TCPWM_1_TR_OUT1_72
TRIGG.GROUP.MUX.12.INPUT.156.signal:TCPWM_1_TR_OUT1_73
TRIGG.GROUP.MUX.12.INPUT.157.signal:TCPWM_1_TR_OUT1_74
TRIGG.GROUP.MUX.12.INPUT.158.signal:TCPWM_1_TR_OUT1_75
TRIGG.GROUP.MUX.12.INPUT.159.signal:TCPWM_1_TR_OUT1_76
TRIGG.GROUP.MUX.12.INPUT.160.signal:TCPWM_1_TR_OUT1_77
TRIGG.GROUP.MUX.12.INPUT.161.signal:TCPWM_1_TR_OUT1_78
TRIGG.GROUP.MUX.12.INPUT.162.signal:TCPWM_1_TR_OUT1_79
TRIGG.GROUP.MUX.12.INPUT.163.signal:TCPWM_1_TR_OUT1_80
TRIGG.GROUP.MUX.12.INPUT.164.signal:TCPWM_1_TR_OUT1_81
TRIGG.GROUP.MUX.12.INPUT.165.signal:TCPWM_1_TR_OUT1_82
TRIGG.GROUP.MUX.12.INPUT.166.signal:TCPWM_1_TR_OUT1_83
TRIGG.GROUP.MUX.12.INPUT.167.signal:TCPWM_1_TR_OUT1_256
TRIGG.GROUP.MUX.12.INPUT.168.signal:TCPWM_1_TR_OUT1_257
TRIGG.GROUP.MUX.12.INPUT.169.signal:TCPWM_1_TR_OUT1_258
TRIGG.GROUP.MUX.12.INPUT.170.signal:TCPWM_1_TR_OUT1_259
TRIGG.GROUP.MUX.12.INPUT.171.signal:TCPWM_1_TR_OUT1_260
TRIGG.GROUP.MUX.12.INPUT.172.signal:TCPWM_1_TR_OUT1_261
TRIGG.GROUP.MUX.12.INPUT.173.signal:TCPWM_1_TR_OUT1_262
TRIGG.GROUP.MUX.12.INPUT.174.signal:TCPWM_1_TR_OUT1_263
TRIGG.GROUP.MUX.12.INPUT.175.signal:TCPWM_1_TR_OUT1_264
TRIGG.GROUP.MUX.12.INPUT.176.signal:TCPWM_1_TR_OUT1_265
TRIGG.GROUP.MUX.12.INPUT.177.signal:TCPWM_1_TR_OUT1_266
TRIGG.GROUP.MUX.12.INPUT.178.signal:TCPWM_1_TR_OUT1_267
TRIGG.GROUP.MUX.12.INPUT.179.signal:TCPWM_1_TR_OUT1_512
TRIGG.GROUP.MUX.12.INPUT.180.signal:TCPWM_1_TR_OUT1_513
TRIGG.GROUP.MUX.12.INPUT.181.signal:TCPWM_1_TR_OUT1_514
TRIGG.GROUP.MUX.12.INPUT.182.signal:TCPWM_1_TR_OUT1_515
TRIGG.GROUP.MUX.12.INPUT.183.signal:TCPWM_1_TR_OUT1_516
TRIGG.GROUP.MUX.12.INPUT.184.signal:TCPWM_1_TR_OUT1_517
TRIGG.GROUP.MUX.12.INPUT.185.signal:TCPWM_1_TR_OUT1_518
TRIGG.GROUP.MUX.12.INPUT.186.signal:TCPWM_1_TR_OUT1_519
TRIGG.GROUP.MUX.12.INPUT.187.signal:TCPWM_1_TR_OUT1_520
TRIGG.GROUP.MUX.12.INPUT.188.signal:TCPWM_1_TR_OUT1_521
TRIGG.GROUP.MUX.12.INPUT.189.signal:TCPWM_1_TR_OUT1_522
TRIGG.GROUP.MUX.12.INPUT.190.signal:TCPWM_1_TR_OUT1_523
TRIGG.GROUP.MUX.12.INPUT.191.signal:TCPWM_1_TR_OUT1_524
TRIGG.GROUP.MUX.12.INPUT.192.signal:PASS_0_TR_SAR_GEN_OUT_0
TRIGG.GROUP.MUX.12.INPUT.193.signal:PASS_0_TR_SAR_GEN_OUT_1
TRIGG.GROUP.MUX.12.INPUT.194.signal:PASS_0_TR_SAR_GEN_OUT_2
TRIGG.GROUP.MUX.12.INPUT.195.signal:PASS_0_TR_SAR_GEN_OUT_3
TRIGG.GROUP.MUX.12.INPUT.196.signal:PASS_0_TR_SAR_GEN_OUT_4
TRIGG.GROUP.MUX.12.INPUT.197.signal:PASS_0_TR_SAR_GEN_OUT_5
TRIGG.GROUP.MUX.12.OUTPUT.0.signal:TR_GROUP_9_INPUT_11
TRIGG.GROUP.MUX.12.OUTPUT.1.signal:TR_GROUP_9_INPUT_12
TRIGG.GROUP.MUX.12.OUTPUT.2.signal:TR_GROUP_9_INPUT_13
TRIGG.GROUP.MUX.12.OUTPUT.3.signal:TR_GROUP_9_INPUT_14
TRIGG.GROUP.MUX.12.OUTPUT.4.signal:TR_GROUP_9_INPUT_15
TRIGG.GROUP.ONETOONE.triggers:0,1,2,3,4,5,6,7,8,9,10,11,12,13
TRIGG.GROUP.ONETOONE.0.description:CAN DW Triggers
TRIGG.GROUP.ONETOONE.0.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14
TRIGG.GROUP.ONETOONE.0.label:CAN0_DW0_TR
TRIGG.GROUP.ONETOONE.0.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14
TRIGG.GROUP.ONETOONE.0.INPUT.0.signal:CANFD_0_TR_DBG_DMA_REQ_0
TRIGG.GROUP.ONETOONE.0.INPUT.1.signal:CANFD_0_TR_FIFO0_0
TRIGG.GROUP.ONETOONE.0.INPUT.2.signal:CANFD_0_TR_FIFO1_0
TRIGG.GROUP.ONETOONE.0.INPUT.3.signal:CANFD_0_TR_DBG_DMA_REQ_1
TRIGG.GROUP.ONETOONE.0.INPUT.4.signal:CANFD_0_TR_FIFO0_1
TRIGG.GROUP.ONETOONE.0.INPUT.5.signal:CANFD_0_TR_FIFO1_1
TRIGG.GROUP.ONETOONE.0.INPUT.6.signal:CANFD_0_TR_DBG_DMA_REQ_2
TRIGG.GROUP.ONETOONE.0.INPUT.7.signal:CANFD_0_TR_FIFO0_2
TRIGG.GROUP.ONETOONE.0.INPUT.8.signal:CANFD_0_TR_FIFO1_2
TRIGG.GROUP.ONETOONE.0.INPUT.9.signal:CANFD_0_TR_DBG_DMA_REQ_3
TRIGG.GROUP.ONETOONE.0.INPUT.10.signal:CANFD_0_TR_FIFO0_3
TRIGG.GROUP.ONETOONE.0.INPUT.11.signal:CANFD_0_TR_FIFO1_3
TRIGG.GROUP.ONETOONE.0.INPUT.12.signal:CANFD_0_TR_DBG_DMA_REQ_4
TRIGG.GROUP.ONETOONE.0.INPUT.13.signal:CANFD_0_TR_FIFO0_4
TRIGG.GROUP.ONETOONE.0.INPUT.14.signal:CANFD_0_TR_FIFO1_4
TRIGG.GROUP.ONETOONE.0.OUTPUT.0.signal:CPUSS_DW0_TR_IN_32
TRIGG.GROUP.ONETOONE.0.OUTPUT.1.signal:CPUSS_DW0_TR_IN_33
TRIGG.GROUP.ONETOONE.0.OUTPUT.2.signal:CPUSS_DW0_TR_IN_34
TRIGG.GROUP.ONETOONE.0.OUTPUT.3.signal:CPUSS_DW0_TR_IN_35
TRIGG.GROUP.ONETOONE.0.OUTPUT.4.signal:CPUSS_DW0_TR_IN_36
TRIGG.GROUP.ONETOONE.0.OUTPUT.5.signal:CPUSS_DW0_TR_IN_37
TRIGG.GROUP.ONETOONE.0.OUTPUT.6.signal:CPUSS_DW0_TR_IN_38
TRIGG.GROUP.ONETOONE.0.OUTPUT.7.signal:CPUSS_DW0_TR_IN_39
TRIGG.GROUP.ONETOONE.0.OUTPUT.8.signal:CPUSS_DW0_TR_IN_40
TRIGG.GROUP.ONETOONE.0.OUTPUT.9.signal:CPUSS_DW0_TR_IN_41
TRIGG.GROUP.ONETOONE.0.OUTPUT.10.signal:CPUSS_DW0_TR_IN_42
TRIGG.GROUP.ONETOONE.0.OUTPUT.11.signal:CPUSS_DW0_TR_IN_43
TRIGG.GROUP.ONETOONE.0.OUTPUT.12.signal:CPUSS_DW0_TR_IN_44
TRIGG.GROUP.ONETOONE.0.OUTPUT.13.signal:CPUSS_DW0_TR_IN_45
TRIGG.GROUP.ONETOONE.0.OUTPUT.14.signal:CPUSS_DW0_TR_IN_46
TRIGG.GROUP.ONETOONE.1.description:PASS to DW0 direct connect
TRIGG.GROUP.ONETOONE.1.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95
TRIGG.GROUP.ONETOONE.1.label:PASS_TO_DW0
TRIGG.GROUP.ONETOONE.1.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95
TRIGG.GROUP.ONETOONE.1.INPUT.0.signal:PASS_0_TR_SAR_CH_DONE_0
TRIGG.GROUP.ONETOONE.1.INPUT.1.signal:PASS_0_TR_SAR_CH_DONE_1
TRIGG.GROUP.ONETOONE.1.INPUT.2.signal:PASS_0_TR_SAR_CH_DONE_2
TRIGG.GROUP.ONETOONE.1.INPUT.3.signal:PASS_0_TR_SAR_CH_DONE_3
TRIGG.GROUP.ONETOONE.1.INPUT.4.signal:PASS_0_TR_SAR_CH_DONE_4
TRIGG.GROUP.ONETOONE.1.INPUT.5.signal:PASS_0_TR_SAR_CH_DONE_5
TRIGG.GROUP.ONETOONE.1.INPUT.6.signal:PASS_0_TR_SAR_CH_DONE_6
TRIGG.GROUP.ONETOONE.1.INPUT.7.signal:PASS_0_TR_SAR_CH_DONE_7
TRIGG.GROUP.ONETOONE.1.INPUT.8.signal:PASS_0_TR_SAR_CH_DONE_8
TRIGG.GROUP.ONETOONE.1.INPUT.9.signal:PASS_0_TR_SAR_CH_DONE_9
TRIGG.GROUP.ONETOONE.1.INPUT.10.signal:PASS_0_TR_SAR_CH_DONE_10
TRIGG.GROUP.ONETOONE.1.INPUT.11.signal:PASS_0_TR_SAR_CH_DONE_11
TRIGG.GROUP.ONETOONE.1.INPUT.12.signal:PASS_0_TR_SAR_CH_DONE_12
TRIGG.GROUP.ONETOONE.1.INPUT.13.signal:PASS_0_TR_SAR_CH_DONE_13
TRIGG.GROUP.ONETOONE.1.INPUT.14.signal:PASS_0_TR_SAR_CH_DONE_14
TRIGG.GROUP.ONETOONE.1.INPUT.15.signal:PASS_0_TR_SAR_CH_DONE_15
TRIGG.GROUP.ONETOONE.1.INPUT.16.signal:PASS_0_TR_SAR_CH_DONE_16
TRIGG.GROUP.ONETOONE.1.INPUT.17.signal:PASS_0_TR_SAR_CH_DONE_17
TRIGG.GROUP.ONETOONE.1.INPUT.18.signal:PASS_0_TR_SAR_CH_DONE_18
TRIGG.GROUP.ONETOONE.1.INPUT.19.signal:PASS_0_TR_SAR_CH_DONE_19
TRIGG.GROUP.ONETOONE.1.INPUT.20.signal:PASS_0_TR_SAR_CH_DONE_20
TRIGG.GROUP.ONETOONE.1.INPUT.21.signal:PASS_0_TR_SAR_CH_DONE_21
TRIGG.GROUP.ONETOONE.1.INPUT.22.signal:PASS_0_TR_SAR_CH_DONE_22
TRIGG.GROUP.ONETOONE.1.INPUT.23.signal:PASS_0_TR_SAR_CH_DONE_23
TRIGG.GROUP.ONETOONE.1.INPUT.24.signal:PASS_0_TR_SAR_CH_DONE_24
TRIGG.GROUP.ONETOONE.1.INPUT.25.signal:PASS_0_TR_SAR_CH_DONE_25
TRIGG.GROUP.ONETOONE.1.INPUT.26.signal:PASS_0_TR_SAR_CH_DONE_26
TRIGG.GROUP.ONETOONE.1.INPUT.27.signal:PASS_0_TR_SAR_CH_DONE_27
TRIGG.GROUP.ONETOONE.1.INPUT.28.signal:PASS_0_TR_SAR_CH_DONE_28
TRIGG.GROUP.ONETOONE.1.INPUT.29.signal:PASS_0_TR_SAR_CH_DONE_29
TRIGG.GROUP.ONETOONE.1.INPUT.30.signal:PASS_0_TR_SAR_CH_DONE_30
TRIGG.GROUP.ONETOONE.1.INPUT.31.signal:PASS_0_TR_SAR_CH_DONE_31
TRIGG.GROUP.ONETOONE.1.INPUT.32.signal:PASS_0_TR_SAR_CH_DONE_32
TRIGG.GROUP.ONETOONE.1.INPUT.33.signal:PASS_0_TR_SAR_CH_DONE_33
TRIGG.GROUP.ONETOONE.1.INPUT.34.signal:PASS_0_TR_SAR_CH_DONE_34
TRIGG.GROUP.ONETOONE.1.INPUT.35.signal:PASS_0_TR_SAR_CH_DONE_35
TRIGG.GROUP.ONETOONE.1.INPUT.36.signal:PASS_0_TR_SAR_CH_DONE_36
TRIGG.GROUP.ONETOONE.1.INPUT.37.signal:PASS_0_TR_SAR_CH_DONE_37
TRIGG.GROUP.ONETOONE.1.INPUT.38.signal:PASS_0_TR_SAR_CH_DONE_38
TRIGG.GROUP.ONETOONE.1.INPUT.39.signal:PASS_0_TR_SAR_CH_DONE_39
TRIGG.GROUP.ONETOONE.1.INPUT.40.signal:PASS_0_TR_SAR_CH_DONE_40
TRIGG.GROUP.ONETOONE.1.INPUT.41.signal:PASS_0_TR_SAR_CH_DONE_41
TRIGG.GROUP.ONETOONE.1.INPUT.42.signal:PASS_0_TR_SAR_CH_DONE_42
TRIGG.GROUP.ONETOONE.1.INPUT.43.signal:PASS_0_TR_SAR_CH_DONE_43
TRIGG.GROUP.ONETOONE.1.INPUT.44.signal:PASS_0_TR_SAR_CH_DONE_44
TRIGG.GROUP.ONETOONE.1.INPUT.45.signal:PASS_0_TR_SAR_CH_DONE_45
TRIGG.GROUP.ONETOONE.1.INPUT.46.signal:PASS_0_TR_SAR_CH_DONE_46
TRIGG.GROUP.ONETOONE.1.INPUT.47.signal:PASS_0_TR_SAR_CH_DONE_47
TRIGG.GROUP.ONETOONE.1.INPUT.48.signal:PASS_0_TR_SAR_CH_DONE_48
TRIGG.GROUP.ONETOONE.1.INPUT.49.signal:PASS_0_TR_SAR_CH_DONE_49
TRIGG.GROUP.ONETOONE.1.INPUT.50.signal:PASS_0_TR_SAR_CH_DONE_50
TRIGG.GROUP.ONETOONE.1.INPUT.51.signal:PASS_0_TR_SAR_CH_DONE_51
TRIGG.GROUP.ONETOONE.1.INPUT.52.signal:PASS_0_TR_SAR_CH_DONE_52
TRIGG.GROUP.ONETOONE.1.INPUT.53.signal:PASS_0_TR_SAR_CH_DONE_53
TRIGG.GROUP.ONETOONE.1.INPUT.54.signal:PASS_0_TR_SAR_CH_DONE_54
TRIGG.GROUP.ONETOONE.1.INPUT.55.signal:PASS_0_TR_SAR_CH_DONE_55
TRIGG.GROUP.ONETOONE.1.INPUT.56.signal:PASS_0_TR_SAR_CH_DONE_56
TRIGG.GROUP.ONETOONE.1.INPUT.57.signal:PASS_0_TR_SAR_CH_DONE_57
TRIGG.GROUP.ONETOONE.1.INPUT.58.signal:PASS_0_TR_SAR_CH_DONE_58
TRIGG.GROUP.ONETOONE.1.INPUT.59.signal:PASS_0_TR_SAR_CH_DONE_59
TRIGG.GROUP.ONETOONE.1.INPUT.60.signal:PASS_0_TR_SAR_CH_DONE_60
TRIGG.GROUP.ONETOONE.1.INPUT.61.signal:PASS_0_TR_SAR_CH_DONE_61
TRIGG.GROUP.ONETOONE.1.INPUT.62.signal:PASS_0_TR_SAR_CH_DONE_62
TRIGG.GROUP.ONETOONE.1.INPUT.63.signal:PASS_0_TR_SAR_CH_DONE_63
TRIGG.GROUP.ONETOONE.1.INPUT.64.signal:PASS_0_TR_SAR_CH_DONE_64
TRIGG.GROUP.ONETOONE.1.INPUT.65.signal:PASS_0_TR_SAR_CH_DONE_65
TRIGG.GROUP.ONETOONE.1.INPUT.66.signal:PASS_0_TR_SAR_CH_DONE_66
TRIGG.GROUP.ONETOONE.1.INPUT.67.signal:PASS_0_TR_SAR_CH_DONE_67
TRIGG.GROUP.ONETOONE.1.INPUT.68.signal:PASS_0_TR_SAR_CH_DONE_68
TRIGG.GROUP.ONETOONE.1.INPUT.69.signal:PASS_0_TR_SAR_CH_DONE_69
TRIGG.GROUP.ONETOONE.1.INPUT.70.signal:PASS_0_TR_SAR_CH_DONE_70
TRIGG.GROUP.ONETOONE.1.INPUT.71.signal:PASS_0_TR_SAR_CH_DONE_71
TRIGG.GROUP.ONETOONE.1.INPUT.72.signal:PASS_0_TR_SAR_CH_DONE_72
TRIGG.GROUP.ONETOONE.1.INPUT.73.signal:PASS_0_TR_SAR_CH_DONE_73
TRIGG.GROUP.ONETOONE.1.INPUT.74.signal:PASS_0_TR_SAR_CH_DONE_74
TRIGG.GROUP.ONETOONE.1.INPUT.75.signal:PASS_0_TR_SAR_CH_DONE_75
TRIGG.GROUP.ONETOONE.1.INPUT.76.signal:PASS_0_TR_SAR_CH_DONE_76
TRIGG.GROUP.ONETOONE.1.INPUT.77.signal:PASS_0_TR_SAR_CH_DONE_77
TRIGG.GROUP.ONETOONE.1.INPUT.78.signal:PASS_0_TR_SAR_CH_DONE_78
TRIGG.GROUP.ONETOONE.1.INPUT.79.signal:PASS_0_TR_SAR_CH_DONE_79
TRIGG.GROUP.ONETOONE.1.INPUT.80.signal:PASS_0_TR_SAR_CH_DONE_80
TRIGG.GROUP.ONETOONE.1.INPUT.81.signal:PASS_0_TR_SAR_CH_DONE_81
TRIGG.GROUP.ONETOONE.1.INPUT.82.signal:PASS_0_TR_SAR_CH_DONE_82
TRIGG.GROUP.ONETOONE.1.INPUT.83.signal:PASS_0_TR_SAR_CH_DONE_83
TRIGG.GROUP.ONETOONE.1.INPUT.84.signal:PASS_0_TR_SAR_CH_DONE_84
TRIGG.GROUP.ONETOONE.1.INPUT.85.signal:PASS_0_TR_SAR_CH_DONE_85
TRIGG.GROUP.ONETOONE.1.INPUT.86.signal:PASS_0_TR_SAR_CH_DONE_86
TRIGG.GROUP.ONETOONE.1.INPUT.87.signal:PASS_0_TR_SAR_CH_DONE_87
TRIGG.GROUP.ONETOONE.1.INPUT.88.signal:PASS_0_TR_SAR_CH_DONE_88
TRIGG.GROUP.ONETOONE.1.INPUT.89.signal:PASS_0_TR_SAR_CH_DONE_89
TRIGG.GROUP.ONETOONE.1.INPUT.90.signal:PASS_0_TR_SAR_CH_DONE_90
TRIGG.GROUP.ONETOONE.1.INPUT.91.signal:PASS_0_TR_SAR_CH_DONE_91
TRIGG.GROUP.ONETOONE.1.INPUT.92.signal:PASS_0_TR_SAR_CH_DONE_92
TRIGG.GROUP.ONETOONE.1.INPUT.93.signal:PASS_0_TR_SAR_CH_DONE_93
TRIGG.GROUP.ONETOONE.1.INPUT.94.signal:PASS_0_TR_SAR_CH_DONE_94
TRIGG.GROUP.ONETOONE.1.INPUT.95.signal:PASS_0_TR_SAR_CH_DONE_95
TRIGG.GROUP.ONETOONE.1.OUTPUT.0.signal:CPUSS_DW0_TR_IN_47
TRIGG.GROUP.ONETOONE.1.OUTPUT.1.signal:CPUSS_DW0_TR_IN_48
TRIGG.GROUP.ONETOONE.1.OUTPUT.2.signal:CPUSS_DW0_TR_IN_49
TRIGG.GROUP.ONETOONE.1.OUTPUT.3.signal:CPUSS_DW0_TR_IN_50
TRIGG.GROUP.ONETOONE.1.OUTPUT.4.signal:CPUSS_DW0_TR_IN_51
TRIGG.GROUP.ONETOONE.1.OUTPUT.5.signal:CPUSS_DW0_TR_IN_52
TRIGG.GROUP.ONETOONE.1.OUTPUT.6.signal:CPUSS_DW0_TR_IN_53
TRIGG.GROUP.ONETOONE.1.OUTPUT.7.signal:CPUSS_DW0_TR_IN_54
TRIGG.GROUP.ONETOONE.1.OUTPUT.8.signal:CPUSS_DW0_TR_IN_55
TRIGG.GROUP.ONETOONE.1.OUTPUT.9.signal:CPUSS_DW0_TR_IN_56
TRIGG.GROUP.ONETOONE.1.OUTPUT.10.signal:CPUSS_DW0_TR_IN_57
TRIGG.GROUP.ONETOONE.1.OUTPUT.11.signal:CPUSS_DW0_TR_IN_58
TRIGG.GROUP.ONETOONE.1.OUTPUT.12.signal:CPUSS_DW0_TR_IN_59
TRIGG.GROUP.ONETOONE.1.OUTPUT.13.signal:CPUSS_DW0_TR_IN_60
TRIGG.GROUP.ONETOONE.1.OUTPUT.14.signal:CPUSS_DW0_TR_IN_61
TRIGG.GROUP.ONETOONE.1.OUTPUT.15.signal:CPUSS_DW0_TR_IN_62
TRIGG.GROUP.ONETOONE.1.OUTPUT.16.signal:CPUSS_DW0_TR_IN_63
TRIGG.GROUP.ONETOONE.1.OUTPUT.17.signal:CPUSS_DW0_TR_IN_64
TRIGG.GROUP.ONETOONE.1.OUTPUT.18.signal:CPUSS_DW0_TR_IN_65
TRIGG.GROUP.ONETOONE.1.OUTPUT.19.signal:CPUSS_DW0_TR_IN_66
TRIGG.GROUP.ONETOONE.1.OUTPUT.20.signal:CPUSS_DW0_TR_IN_67
TRIGG.GROUP.ONETOONE.1.OUTPUT.21.signal:CPUSS_DW0_TR_IN_68
TRIGG.GROUP.ONETOONE.1.OUTPUT.22.signal:CPUSS_DW0_TR_IN_69
TRIGG.GROUP.ONETOONE.1.OUTPUT.23.signal:CPUSS_DW0_TR_IN_70
TRIGG.GROUP.ONETOONE.1.OUTPUT.24.signal:CPUSS_DW0_TR_IN_71
TRIGG.GROUP.ONETOONE.1.OUTPUT.25.signal:CPUSS_DW0_TR_IN_72
TRIGG.GROUP.ONETOONE.1.OUTPUT.26.signal:CPUSS_DW0_TR_IN_73
TRIGG.GROUP.ONETOONE.1.OUTPUT.27.signal:CPUSS_DW0_TR_IN_74
TRIGG.GROUP.ONETOONE.1.OUTPUT.28.signal:CPUSS_DW0_TR_IN_75
TRIGG.GROUP.ONETOONE.1.OUTPUT.29.signal:CPUSS_DW0_TR_IN_76
TRIGG.GROUP.ONETOONE.1.OUTPUT.30.signal:CPUSS_DW0_TR_IN_77
TRIGG.GROUP.ONETOONE.1.OUTPUT.31.signal:CPUSS_DW0_TR_IN_78
TRIGG.GROUP.ONETOONE.1.OUTPUT.32.signal:CPUSS_DW0_TR_IN_79
TRIGG.GROUP.ONETOONE.1.OUTPUT.33.signal:CPUSS_DW0_TR_IN_80
TRIGG.GROUP.ONETOONE.1.OUTPUT.34.signal:CPUSS_DW0_TR_IN_81
TRIGG.GROUP.ONETOONE.1.OUTPUT.35.signal:CPUSS_DW0_TR_IN_82
TRIGG.GROUP.ONETOONE.1.OUTPUT.36.signal:CPUSS_DW0_TR_IN_83
TRIGG.GROUP.ONETOONE.1.OUTPUT.37.signal:CPUSS_DW0_TR_IN_84
TRIGG.GROUP.ONETOONE.1.OUTPUT.38.signal:CPUSS_DW0_TR_IN_85
TRIGG.GROUP.ONETOONE.1.OUTPUT.39.signal:CPUSS_DW0_TR_IN_86
TRIGG.GROUP.ONETOONE.1.OUTPUT.40.signal:CPUSS_DW0_TR_IN_87
TRIGG.GROUP.ONETOONE.1.OUTPUT.41.signal:CPUSS_DW0_TR_IN_88
TRIGG.GROUP.ONETOONE.1.OUTPUT.42.signal:CPUSS_DW0_TR_IN_89
TRIGG.GROUP.ONETOONE.1.OUTPUT.43.signal:CPUSS_DW0_TR_IN_90
TRIGG.GROUP.ONETOONE.1.OUTPUT.44.signal:CPUSS_DW0_TR_IN_91
TRIGG.GROUP.ONETOONE.1.OUTPUT.45.signal:CPUSS_DW0_TR_IN_92
TRIGG.GROUP.ONETOONE.1.OUTPUT.46.signal:CPUSS_DW0_TR_IN_93
TRIGG.GROUP.ONETOONE.1.OUTPUT.47.signal:CPUSS_DW0_TR_IN_94
TRIGG.GROUP.ONETOONE.1.OUTPUT.48.signal:CPUSS_DW0_TR_IN_95
TRIGG.GROUP.ONETOONE.1.OUTPUT.49.signal:CPUSS_DW0_TR_IN_96
TRIGG.GROUP.ONETOONE.1.OUTPUT.50.signal:CPUSS_DW0_TR_IN_97
TRIGG.GROUP.ONETOONE.1.OUTPUT.51.signal:CPUSS_DW0_TR_IN_98
TRIGG.GROUP.ONETOONE.1.OUTPUT.52.signal:CPUSS_DW0_TR_IN_99
TRIGG.GROUP.ONETOONE.1.OUTPUT.53.signal:CPUSS_DW0_TR_IN_100
TRIGG.GROUP.ONETOONE.1.OUTPUT.54.signal:CPUSS_DW0_TR_IN_101
TRIGG.GROUP.ONETOONE.1.OUTPUT.55.signal:CPUSS_DW0_TR_IN_102
TRIGG.GROUP.ONETOONE.1.OUTPUT.56.signal:CPUSS_DW0_TR_IN_103
TRIGG.GROUP.ONETOONE.1.OUTPUT.57.signal:CPUSS_DW0_TR_IN_104
TRIGG.GROUP.ONETOONE.1.OUTPUT.58.signal:CPUSS_DW0_TR_IN_105
TRIGG.GROUP.ONETOONE.1.OUTPUT.59.signal:CPUSS_DW0_TR_IN_106
TRIGG.GROUP.ONETOONE.1.OUTPUT.60.signal:CPUSS_DW0_TR_IN_107
TRIGG.GROUP.ONETOONE.1.OUTPUT.61.signal:CPUSS_DW0_TR_IN_108
TRIGG.GROUP.ONETOONE.1.OUTPUT.62.signal:CPUSS_DW0_TR_IN_109
TRIGG.GROUP.ONETOONE.1.OUTPUT.63.signal:CPUSS_DW0_TR_IN_110
TRIGG.GROUP.ONETOONE.1.OUTPUT.64.signal:CPUSS_DW0_TR_IN_111
TRIGG.GROUP.ONETOONE.1.OUTPUT.65.signal:CPUSS_DW0_TR_IN_112
TRIGG.GROUP.ONETOONE.1.OUTPUT.66.signal:CPUSS_DW0_TR_IN_113
TRIGG.GROUP.ONETOONE.1.OUTPUT.67.signal:CPUSS_DW0_TR_IN_114
TRIGG.GROUP.ONETOONE.1.OUTPUT.68.signal:CPUSS_DW0_TR_IN_115
TRIGG.GROUP.ONETOONE.1.OUTPUT.69.signal:CPUSS_DW0_TR_IN_116
TRIGG.GROUP.ONETOONE.1.OUTPUT.70.signal:CPUSS_DW0_TR_IN_117
TRIGG.GROUP.ONETOONE.1.OUTPUT.71.signal:CPUSS_DW0_TR_IN_118
TRIGG.GROUP.ONETOONE.1.OUTPUT.72.signal:CPUSS_DW0_TR_IN_119
TRIGG.GROUP.ONETOONE.1.OUTPUT.73.signal:CPUSS_DW0_TR_IN_120
TRIGG.GROUP.ONETOONE.1.OUTPUT.74.signal:CPUSS_DW0_TR_IN_121
TRIGG.GROUP.ONETOONE.1.OUTPUT.75.signal:CPUSS_DW0_TR_IN_122
TRIGG.GROUP.ONETOONE.1.OUTPUT.76.signal:CPUSS_DW0_TR_IN_123
TRIGG.GROUP.ONETOONE.1.OUTPUT.77.signal:CPUSS_DW0_TR_IN_124
TRIGG.GROUP.ONETOONE.1.OUTPUT.78.signal:CPUSS_DW0_TR_IN_125
TRIGG.GROUP.ONETOONE.1.OUTPUT.79.signal:CPUSS_DW0_TR_IN_126
TRIGG.GROUP.ONETOONE.1.OUTPUT.80.signal:CPUSS_DW0_TR_IN_127
TRIGG.GROUP.ONETOONE.1.OUTPUT.81.signal:CPUSS_DW0_TR_IN_128
TRIGG.GROUP.ONETOONE.1.OUTPUT.82.signal:CPUSS_DW0_TR_IN_129
TRIGG.GROUP.ONETOONE.1.OUTPUT.83.signal:CPUSS_DW0_TR_IN_130
TRIGG.GROUP.ONETOONE.1.OUTPUT.84.signal:CPUSS_DW0_TR_IN_131
TRIGG.GROUP.ONETOONE.1.OUTPUT.85.signal:CPUSS_DW0_TR_IN_132
TRIGG.GROUP.ONETOONE.1.OUTPUT.86.signal:CPUSS_DW0_TR_IN_133
TRIGG.GROUP.ONETOONE.1.OUTPUT.87.signal:CPUSS_DW0_TR_IN_134
TRIGG.GROUP.ONETOONE.1.OUTPUT.88.signal:CPUSS_DW0_TR_IN_135
TRIGG.GROUP.ONETOONE.1.OUTPUT.89.signal:CPUSS_DW0_TR_IN_136
TRIGG.GROUP.ONETOONE.1.OUTPUT.90.signal:CPUSS_DW0_TR_IN_137
TRIGG.GROUP.ONETOONE.1.OUTPUT.91.signal:CPUSS_DW0_TR_IN_138
TRIGG.GROUP.ONETOONE.1.OUTPUT.92.signal:CPUSS_DW0_TR_IN_139
TRIGG.GROUP.ONETOONE.1.OUTPUT.93.signal:CPUSS_DW0_TR_IN_140
TRIGG.GROUP.ONETOONE.1.OUTPUT.94.signal:CPUSS_DW0_TR_IN_141
TRIGG.GROUP.ONETOONE.1.OUTPUT.95.signal:CPUSS_DW0_TR_IN_142
TRIGG.GROUP.ONETOONE.2.description:SCB DW Triggers
TRIGG.GROUP.ONETOONE.2.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21
TRIGG.GROUP.ONETOONE.2.label:SCB_DW1_TR
TRIGG.GROUP.ONETOONE.2.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21
TRIGG.GROUP.ONETOONE.2.INPUT.0.signal:SCB_0_TR_TX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.1.signal:SCB_0_TR_RX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.2.signal:SCB_1_TR_TX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.3.signal:SCB_1_TR_RX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.4.signal:SCB_2_TR_TX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.5.signal:SCB_2_TR_RX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.6.signal:SCB_3_TR_TX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.7.signal:SCB_3_TR_RX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.8.signal:SCB_4_TR_TX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.9.signal:SCB_4_TR_RX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.10.signal:SCB_5_TR_TX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.11.signal:SCB_5_TR_RX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.12.signal:SCB_6_TR_TX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.13.signal:SCB_6_TR_RX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.14.signal:SCB_7_TR_TX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.15.signal:SCB_7_TR_RX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.16.signal:SCB_8_TR_TX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.17.signal:SCB_8_TR_RX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.18.signal:SCB_9_TR_TX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.19.signal:SCB_9_TR_RX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.20.signal:SCB_10_TR_TX_REQ
TRIGG.GROUP.ONETOONE.2.INPUT.21.signal:SCB_10_TR_RX_REQ
TRIGG.GROUP.ONETOONE.2.OUTPUT.0.signal:CPUSS_DW1_TR_IN_16
TRIGG.GROUP.ONETOONE.2.OUTPUT.1.signal:CPUSS_DW1_TR_IN_17
TRIGG.GROUP.ONETOONE.2.OUTPUT.2.signal:CPUSS_DW1_TR_IN_18
TRIGG.GROUP.ONETOONE.2.OUTPUT.3.signal:CPUSS_DW1_TR_IN_19
TRIGG.GROUP.ONETOONE.2.OUTPUT.4.signal:CPUSS_DW1_TR_IN_20
TRIGG.GROUP.ONETOONE.2.OUTPUT.5.signal:CPUSS_DW1_TR_IN_21
TRIGG.GROUP.ONETOONE.2.OUTPUT.6.signal:CPUSS_DW1_TR_IN_22
TRIGG.GROUP.ONETOONE.2.OUTPUT.7.signal:CPUSS_DW1_TR_IN_23
TRIGG.GROUP.ONETOONE.2.OUTPUT.8.signal:CPUSS_DW1_TR_IN_24
TRIGG.GROUP.ONETOONE.2.OUTPUT.9.signal:CPUSS_DW1_TR_IN_25
TRIGG.GROUP.ONETOONE.2.OUTPUT.10.signal:CPUSS_DW1_TR_IN_26
TRIGG.GROUP.ONETOONE.2.OUTPUT.11.signal:CPUSS_DW1_TR_IN_27
TRIGG.GROUP.ONETOONE.2.OUTPUT.12.signal:CPUSS_DW1_TR_IN_28
TRIGG.GROUP.ONETOONE.2.OUTPUT.13.signal:CPUSS_DW1_TR_IN_29
TRIGG.GROUP.ONETOONE.2.OUTPUT.14.signal:CPUSS_DW1_TR_IN_30
TRIGG.GROUP.ONETOONE.2.OUTPUT.15.signal:CPUSS_DW1_TR_IN_31
TRIGG.GROUP.ONETOONE.2.OUTPUT.16.signal:CPUSS_DW1_TR_IN_32
TRIGG.GROUP.ONETOONE.2.OUTPUT.17.signal:CPUSS_DW1_TR_IN_33
TRIGG.GROUP.ONETOONE.2.OUTPUT.18.signal:CPUSS_DW1_TR_IN_34
TRIGG.GROUP.ONETOONE.2.OUTPUT.19.signal:CPUSS_DW1_TR_IN_35
TRIGG.GROUP.ONETOONE.2.OUTPUT.20.signal:CPUSS_DW1_TR_IN_36
TRIGG.GROUP.ONETOONE.2.OUTPUT.21.signal:CPUSS_DW1_TR_IN_37
TRIGG.GROUP.ONETOONE.3.description:SMIF DW Triggers
TRIGG.GROUP.ONETOONE.3.inputs:0,1
TRIGG.GROUP.ONETOONE.3.label:SMIF_DW1_TR
TRIGG.GROUP.ONETOONE.3.outputs:0,1
TRIGG.GROUP.ONETOONE.3.INPUT.0.signal:SMIF_0_TR_TX_REQ
TRIGG.GROUP.ONETOONE.3.INPUT.1.signal:SMIF_0_TR_RX_REQ
TRIGG.GROUP.ONETOONE.3.OUTPUT.0.signal:CPUSS_DW1_TR_IN_53
TRIGG.GROUP.ONETOONE.3.OUTPUT.1.signal:CPUSS_DW1_TR_IN_54
TRIGG.GROUP.ONETOONE.4.description:More CAN DW triggers (on DW1 for max BW)
TRIGG.GROUP.ONETOONE.4.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14
TRIGG.GROUP.ONETOONE.4.label:CAN1_DW1_TR
TRIGG.GROUP.ONETOONE.4.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14
TRIGG.GROUP.ONETOONE.4.INPUT.0.signal:CANFD_1_TR_DBG_DMA_REQ_0
TRIGG.GROUP.ONETOONE.4.INPUT.1.signal:CANFD_1_TR_FIFO0_0
TRIGG.GROUP.ONETOONE.4.INPUT.2.signal:CANFD_1_TR_FIFO1_0
TRIGG.GROUP.ONETOONE.4.INPUT.3.signal:CANFD_1_TR_DBG_DMA_REQ_1
TRIGG.GROUP.ONETOONE.4.INPUT.4.signal:CANFD_1_TR_FIFO0_1
TRIGG.GROUP.ONETOONE.4.INPUT.5.signal:CANFD_1_TR_FIFO1_1
TRIGG.GROUP.ONETOONE.4.INPUT.6.signal:CANFD_1_TR_DBG_DMA_REQ_2
TRIGG.GROUP.ONETOONE.4.INPUT.7.signal:CANFD_1_TR_FIFO0_2
TRIGG.GROUP.ONETOONE.4.INPUT.8.signal:CANFD_1_TR_FIFO1_2
TRIGG.GROUP.ONETOONE.4.INPUT.9.signal:CANFD_1_TR_DBG_DMA_REQ_3
TRIGG.GROUP.ONETOONE.4.INPUT.10.signal:CANFD_1_TR_FIFO0_3
TRIGG.GROUP.ONETOONE.4.INPUT.11.signal:CANFD_1_TR_FIFO1_3
TRIGG.GROUP.ONETOONE.4.INPUT.12.signal:CANFD_1_TR_DBG_DMA_REQ_4
TRIGG.GROUP.ONETOONE.4.INPUT.13.signal:CANFD_1_TR_FIFO0_4
TRIGG.GROUP.ONETOONE.4.INPUT.14.signal:CANFD_1_TR_FIFO1_4
TRIGG.GROUP.ONETOONE.4.OUTPUT.0.signal:CPUSS_DW1_TR_IN_38
TRIGG.GROUP.ONETOONE.4.OUTPUT.1.signal:CPUSS_DW1_TR_IN_39
TRIGG.GROUP.ONETOONE.4.OUTPUT.2.signal:CPUSS_DW1_TR_IN_40
TRIGG.GROUP.ONETOONE.4.OUTPUT.3.signal:CPUSS_DW1_TR_IN_41
TRIGG.GROUP.ONETOONE.4.OUTPUT.4.signal:CPUSS_DW1_TR_IN_42
TRIGG.GROUP.ONETOONE.4.OUTPUT.5.signal:CPUSS_DW1_TR_IN_43
TRIGG.GROUP.ONETOONE.4.OUTPUT.6.signal:CPUSS_DW1_TR_IN_44
TRIGG.GROUP.ONETOONE.4.OUTPUT.7.signal:CPUSS_DW1_TR_IN_45
TRIGG.GROUP.ONETOONE.4.OUTPUT.8.signal:CPUSS_DW1_TR_IN_46
TRIGG.GROUP.ONETOONE.4.OUTPUT.9.signal:CPUSS_DW1_TR_IN_47
TRIGG.GROUP.ONETOONE.4.OUTPUT.10.signal:CPUSS_DW1_TR_IN_48
TRIGG.GROUP.ONETOONE.4.OUTPUT.11.signal:CPUSS_DW1_TR_IN_49
TRIGG.GROUP.ONETOONE.4.OUTPUT.12.signal:CPUSS_DW1_TR_IN_50
TRIGG.GROUP.ONETOONE.4.OUTPUT.13.signal:CPUSS_DW1_TR_IN_51
TRIGG.GROUP.ONETOONE.4.OUTPUT.14.signal:CPUSS_DW1_TR_IN_52
TRIGG.GROUP.ONETOONE.5.description:I2S DW Triggers
TRIGG.GROUP.ONETOONE.5.inputs:0,1,2,3,4,5
TRIGG.GROUP.ONETOONE.5.label:I2S_DW1_TR
TRIGG.GROUP.ONETOONE.5.outputs:0,1,2,3,4,5
TRIGG.GROUP.ONETOONE.5.INPUT.0.signal:AUDIOSS_0_TR_I2S_TX_REQ
TRIGG.GROUP.ONETOONE.5.INPUT.1.signal:AUDIOSS_0_TR_I2S_RX_REQ
TRIGG.GROUP.ONETOONE.5.INPUT.2.signal:AUDIOSS_1_TR_I2S_TX_REQ
TRIGG.GROUP.ONETOONE.5.INPUT.3.signal:AUDIOSS_1_TR_I2S_RX_REQ
TRIGG.GROUP.ONETOONE.5.INPUT.4.signal:AUDIOSS_2_TR_I2S_TX_REQ
TRIGG.GROUP.ONETOONE.5.INPUT.5.signal:AUDIOSS_2_TR_I2S_RX_REQ
TRIGG.GROUP.ONETOONE.5.OUTPUT.0.signal:CPUSS_DW1_TR_IN_55
TRIGG.GROUP.ONETOONE.5.OUTPUT.1.signal:CPUSS_DW1_TR_IN_56
TRIGG.GROUP.ONETOONE.5.OUTPUT.2.signal:CPUSS_DW1_TR_IN_57
TRIGG.GROUP.ONETOONE.5.OUTPUT.3.signal:CPUSS_DW1_TR_IN_58
TRIGG.GROUP.ONETOONE.5.OUTPUT.4.signal:CPUSS_DW1_TR_IN_59
TRIGG.GROUP.ONETOONE.5.OUTPUT.5.signal:CPUSS_DW1_TR_IN_60
TRIGG.GROUP.ONETOONE.6.description:PASS to PWM direct connect
TRIGG.GROUP.ONETOONE.6.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95
TRIGG.GROUP.ONETOONE.6.label:PASS_TO_PWM
TRIGG.GROUP.ONETOONE.6.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95
TRIGG.GROUP.ONETOONE.6.INPUT.0.signal:PASS_0_TR_SAR_CH_RANGEVIO_0
TRIGG.GROUP.ONETOONE.6.INPUT.1.signal:PASS_0_TR_SAR_CH_RANGEVIO_1
TRIGG.GROUP.ONETOONE.6.INPUT.2.signal:PASS_0_TR_SAR_CH_RANGEVIO_2
TRIGG.GROUP.ONETOONE.6.INPUT.3.signal:PASS_0_TR_SAR_CH_RANGEVIO_3
TRIGG.GROUP.ONETOONE.6.INPUT.4.signal:PASS_0_TR_SAR_CH_RANGEVIO_4
TRIGG.GROUP.ONETOONE.6.INPUT.5.signal:PASS_0_TR_SAR_CH_RANGEVIO_5
TRIGG.GROUP.ONETOONE.6.INPUT.6.signal:PASS_0_TR_SAR_CH_RANGEVIO_6
TRIGG.GROUP.ONETOONE.6.INPUT.7.signal:PASS_0_TR_SAR_CH_RANGEVIO_7
TRIGG.GROUP.ONETOONE.6.INPUT.8.signal:PASS_0_TR_SAR_CH_RANGEVIO_8
TRIGG.GROUP.ONETOONE.6.INPUT.9.signal:PASS_0_TR_SAR_CH_RANGEVIO_9
TRIGG.GROUP.ONETOONE.6.INPUT.10.signal:PASS_0_TR_SAR_CH_RANGEVIO_10
TRIGG.GROUP.ONETOONE.6.INPUT.11.signal:PASS_0_TR_SAR_CH_RANGEVIO_11
TRIGG.GROUP.ONETOONE.6.INPUT.12.signal:PASS_0_TR_SAR_CH_RANGEVIO_12
TRIGG.GROUP.ONETOONE.6.INPUT.13.signal:PASS_0_TR_SAR_CH_RANGEVIO_13
TRIGG.GROUP.ONETOONE.6.INPUT.14.signal:PASS_0_TR_SAR_CH_RANGEVIO_14
TRIGG.GROUP.ONETOONE.6.INPUT.15.signal:PASS_0_TR_SAR_CH_RANGEVIO_15
TRIGG.GROUP.ONETOONE.6.INPUT.16.signal:PASS_0_TR_SAR_CH_RANGEVIO_16
TRIGG.GROUP.ONETOONE.6.INPUT.17.signal:PASS_0_TR_SAR_CH_RANGEVIO_17
TRIGG.GROUP.ONETOONE.6.INPUT.18.signal:PASS_0_TR_SAR_CH_RANGEVIO_18
TRIGG.GROUP.ONETOONE.6.INPUT.19.signal:PASS_0_TR_SAR_CH_RANGEVIO_19
TRIGG.GROUP.ONETOONE.6.INPUT.20.signal:PASS_0_TR_SAR_CH_RANGEVIO_20
TRIGG.GROUP.ONETOONE.6.INPUT.21.signal:PASS_0_TR_SAR_CH_RANGEVIO_21
TRIGG.GROUP.ONETOONE.6.INPUT.22.signal:PASS_0_TR_SAR_CH_RANGEVIO_22
TRIGG.GROUP.ONETOONE.6.INPUT.23.signal:PASS_0_TR_SAR_CH_RANGEVIO_23
TRIGG.GROUP.ONETOONE.6.INPUT.24.signal:PASS_0_TR_SAR_CH_RANGEVIO_24
TRIGG.GROUP.ONETOONE.6.INPUT.25.signal:PASS_0_TR_SAR_CH_RANGEVIO_25
TRIGG.GROUP.ONETOONE.6.INPUT.26.signal:PASS_0_TR_SAR_CH_RANGEVIO_26
TRIGG.GROUP.ONETOONE.6.INPUT.27.signal:PASS_0_TR_SAR_CH_RANGEVIO_27
TRIGG.GROUP.ONETOONE.6.INPUT.28.signal:PASS_0_TR_SAR_CH_RANGEVIO_28
TRIGG.GROUP.ONETOONE.6.INPUT.29.signal:PASS_0_TR_SAR_CH_RANGEVIO_29
TRIGG.GROUP.ONETOONE.6.INPUT.30.signal:PASS_0_TR_SAR_CH_RANGEVIO_30
TRIGG.GROUP.ONETOONE.6.INPUT.31.signal:PASS_0_TR_SAR_CH_RANGEVIO_31
TRIGG.GROUP.ONETOONE.6.INPUT.32.signal:PASS_0_TR_SAR_CH_RANGEVIO_32
TRIGG.GROUP.ONETOONE.6.INPUT.33.signal:PASS_0_TR_SAR_CH_RANGEVIO_33
TRIGG.GROUP.ONETOONE.6.INPUT.34.signal:PASS_0_TR_SAR_CH_RANGEVIO_34
TRIGG.GROUP.ONETOONE.6.INPUT.35.signal:PASS_0_TR_SAR_CH_RANGEVIO_35
TRIGG.GROUP.ONETOONE.6.INPUT.36.signal:PASS_0_TR_SAR_CH_RANGEVIO_36
TRIGG.GROUP.ONETOONE.6.INPUT.37.signal:PASS_0_TR_SAR_CH_RANGEVIO_37
TRIGG.GROUP.ONETOONE.6.INPUT.38.signal:PASS_0_TR_SAR_CH_RANGEVIO_38
TRIGG.GROUP.ONETOONE.6.INPUT.39.signal:PASS_0_TR_SAR_CH_RANGEVIO_39
TRIGG.GROUP.ONETOONE.6.INPUT.40.signal:PASS_0_TR_SAR_CH_RANGEVIO_40
TRIGG.GROUP.ONETOONE.6.INPUT.41.signal:PASS_0_TR_SAR_CH_RANGEVIO_41
TRIGG.GROUP.ONETOONE.6.INPUT.42.signal:PASS_0_TR_SAR_CH_RANGEVIO_42
TRIGG.GROUP.ONETOONE.6.INPUT.43.signal:PASS_0_TR_SAR_CH_RANGEVIO_43
TRIGG.GROUP.ONETOONE.6.INPUT.44.signal:PASS_0_TR_SAR_CH_RANGEVIO_44
TRIGG.GROUP.ONETOONE.6.INPUT.45.signal:PASS_0_TR_SAR_CH_RANGEVIO_45
TRIGG.GROUP.ONETOONE.6.INPUT.46.signal:PASS_0_TR_SAR_CH_RANGEVIO_46
TRIGG.GROUP.ONETOONE.6.INPUT.47.signal:PASS_0_TR_SAR_CH_RANGEVIO_47
TRIGG.GROUP.ONETOONE.6.INPUT.48.signal:PASS_0_TR_SAR_CH_RANGEVIO_48
TRIGG.GROUP.ONETOONE.6.INPUT.49.signal:PASS_0_TR_SAR_CH_RANGEVIO_49
TRIGG.GROUP.ONETOONE.6.INPUT.50.signal:PASS_0_TR_SAR_CH_RANGEVIO_50
TRIGG.GROUP.ONETOONE.6.INPUT.51.signal:PASS_0_TR_SAR_CH_RANGEVIO_51
TRIGG.GROUP.ONETOONE.6.INPUT.52.signal:PASS_0_TR_SAR_CH_RANGEVIO_52
TRIGG.GROUP.ONETOONE.6.INPUT.53.signal:PASS_0_TR_SAR_CH_RANGEVIO_53
TRIGG.GROUP.ONETOONE.6.INPUT.54.signal:PASS_0_TR_SAR_CH_RANGEVIO_54
TRIGG.GROUP.ONETOONE.6.INPUT.55.signal:PASS_0_TR_SAR_CH_RANGEVIO_55
TRIGG.GROUP.ONETOONE.6.INPUT.56.signal:PASS_0_TR_SAR_CH_RANGEVIO_56
TRIGG.GROUP.ONETOONE.6.INPUT.57.signal:PASS_0_TR_SAR_CH_RANGEVIO_57
TRIGG.GROUP.ONETOONE.6.INPUT.58.signal:PASS_0_TR_SAR_CH_RANGEVIO_58
TRIGG.GROUP.ONETOONE.6.INPUT.59.signal:PASS_0_TR_SAR_CH_RANGEVIO_59
TRIGG.GROUP.ONETOONE.6.INPUT.60.signal:PASS_0_TR_SAR_CH_RANGEVIO_60
TRIGG.GROUP.ONETOONE.6.INPUT.61.signal:PASS_0_TR_SAR_CH_RANGEVIO_61
TRIGG.GROUP.ONETOONE.6.INPUT.62.signal:PASS_0_TR_SAR_CH_RANGEVIO_62
TRIGG.GROUP.ONETOONE.6.INPUT.63.signal:PASS_0_TR_SAR_CH_RANGEVIO_63
TRIGG.GROUP.ONETOONE.6.INPUT.64.signal:PASS_0_TR_SAR_CH_RANGEVIO_64
TRIGG.GROUP.ONETOONE.6.INPUT.65.signal:PASS_0_TR_SAR_CH_RANGEVIO_65
TRIGG.GROUP.ONETOONE.6.INPUT.66.signal:PASS_0_TR_SAR_CH_RANGEVIO_66
TRIGG.GROUP.ONETOONE.6.INPUT.67.signal:PASS_0_TR_SAR_CH_RANGEVIO_67
TRIGG.GROUP.ONETOONE.6.INPUT.68.signal:PASS_0_TR_SAR_CH_RANGEVIO_68
TRIGG.GROUP.ONETOONE.6.INPUT.69.signal:PASS_0_TR_SAR_CH_RANGEVIO_69
TRIGG.GROUP.ONETOONE.6.INPUT.70.signal:PASS_0_TR_SAR_CH_RANGEVIO_70
TRIGG.GROUP.ONETOONE.6.INPUT.71.signal:PASS_0_TR_SAR_CH_RANGEVIO_71
TRIGG.GROUP.ONETOONE.6.INPUT.72.signal:PASS_0_TR_SAR_CH_RANGEVIO_72
TRIGG.GROUP.ONETOONE.6.INPUT.73.signal:PASS_0_TR_SAR_CH_RANGEVIO_73
TRIGG.GROUP.ONETOONE.6.INPUT.74.signal:PASS_0_TR_SAR_CH_RANGEVIO_74
TRIGG.GROUP.ONETOONE.6.INPUT.75.signal:PASS_0_TR_SAR_CH_RANGEVIO_75
TRIGG.GROUP.ONETOONE.6.INPUT.76.signal:PASS_0_TR_SAR_CH_RANGEVIO_76
TRIGG.GROUP.ONETOONE.6.INPUT.77.signal:PASS_0_TR_SAR_CH_RANGEVIO_77
TRIGG.GROUP.ONETOONE.6.INPUT.78.signal:PASS_0_TR_SAR_CH_RANGEVIO_78
TRIGG.GROUP.ONETOONE.6.INPUT.79.signal:PASS_0_TR_SAR_CH_RANGEVIO_79
TRIGG.GROUP.ONETOONE.6.INPUT.80.signal:PASS_0_TR_SAR_CH_RANGEVIO_80
TRIGG.GROUP.ONETOONE.6.INPUT.81.signal:PASS_0_TR_SAR_CH_RANGEVIO_81
TRIGG.GROUP.ONETOONE.6.INPUT.82.signal:PASS_0_TR_SAR_CH_RANGEVIO_82
TRIGG.GROUP.ONETOONE.6.INPUT.83.signal:PASS_0_TR_SAR_CH_RANGEVIO_83
TRIGG.GROUP.ONETOONE.6.INPUT.84.signal:PASS_0_TR_SAR_CH_RANGEVIO_84
TRIGG.GROUP.ONETOONE.6.INPUT.85.signal:PASS_0_TR_SAR_CH_RANGEVIO_85
TRIGG.GROUP.ONETOONE.6.INPUT.86.signal:PASS_0_TR_SAR_CH_RANGEVIO_86
TRIGG.GROUP.ONETOONE.6.INPUT.87.signal:PASS_0_TR_SAR_CH_RANGEVIO_87
TRIGG.GROUP.ONETOONE.6.INPUT.88.signal:PASS_0_TR_SAR_CH_RANGEVIO_88
TRIGG.GROUP.ONETOONE.6.INPUT.89.signal:PASS_0_TR_SAR_CH_RANGEVIO_89
TRIGG.GROUP.ONETOONE.6.INPUT.90.signal:PASS_0_TR_SAR_CH_RANGEVIO_90
TRIGG.GROUP.ONETOONE.6.INPUT.91.signal:PASS_0_TR_SAR_CH_RANGEVIO_91
TRIGG.GROUP.ONETOONE.6.INPUT.92.signal:PASS_0_TR_SAR_CH_RANGEVIO_92
TRIGG.GROUP.ONETOONE.6.INPUT.93.signal:PASS_0_TR_SAR_CH_RANGEVIO_93
TRIGG.GROUP.ONETOONE.6.INPUT.94.signal:PASS_0_TR_SAR_CH_RANGEVIO_94
TRIGG.GROUP.ONETOONE.6.INPUT.95.signal:PASS_0_TR_SAR_CH_RANGEVIO_95
TRIGG.GROUP.ONETOONE.6.OUTPUT.0.signal:TCPWM_1_TR_ONE_CNT_IN_770
TRIGG.GROUP.ONETOONE.6.OUTPUT.1.signal:TCPWM_1_TR_ONE_CNT_IN_779
TRIGG.GROUP.ONETOONE.6.OUTPUT.2.signal:TCPWM_1_TR_ONE_CNT_IN_788
TRIGG.GROUP.ONETOONE.6.OUTPUT.3.signal:TCPWM_1_TR_ONE_CNT_IN_797
TRIGG.GROUP.ONETOONE.6.OUTPUT.4.signal:TCPWM_1_TR_ONE_CNT_IN_2
TRIGG.GROUP.ONETOONE.6.OUTPUT.5.signal:TCPWM_1_TR_ONE_CNT_IN_5
TRIGG.GROUP.ONETOONE.6.OUTPUT.6.signal:TCPWM_1_TR_ONE_CNT_IN_8
TRIGG.GROUP.ONETOONE.6.OUTPUT.7.signal:TCPWM_1_TR_ONE_CNT_IN_11
TRIGG.GROUP.ONETOONE.6.OUTPUT.8.signal:TCPWM_1_TR_ONE_CNT_IN_14
TRIGG.GROUP.ONETOONE.6.OUTPUT.9.signal:TCPWM_1_TR_ONE_CNT_IN_17
TRIGG.GROUP.ONETOONE.6.OUTPUT.10.signal:TCPWM_1_TR_ONE_CNT_IN_20
TRIGG.GROUP.ONETOONE.6.OUTPUT.11.signal:TCPWM_1_TR_ONE_CNT_IN_23
TRIGG.GROUP.ONETOONE.6.OUTPUT.12.signal:TCPWM_1_TR_ONE_CNT_IN_26
TRIGG.GROUP.ONETOONE.6.OUTPUT.13.signal:TCPWM_1_TR_ONE_CNT_IN_29
TRIGG.GROUP.ONETOONE.6.OUTPUT.14.signal:TCPWM_1_TR_ONE_CNT_IN_32
TRIGG.GROUP.ONETOONE.6.OUTPUT.15.signal:TCPWM_1_TR_ONE_CNT_IN_35
TRIGG.GROUP.ONETOONE.6.OUTPUT.16.signal:TCPWM_1_TR_ONE_CNT_IN_38
TRIGG.GROUP.ONETOONE.6.OUTPUT.17.signal:TCPWM_1_TR_ONE_CNT_IN_41
TRIGG.GROUP.ONETOONE.6.OUTPUT.18.signal:TCPWM_1_TR_ONE_CNT_IN_44
TRIGG.GROUP.ONETOONE.6.OUTPUT.19.signal:TCPWM_1_TR_ONE_CNT_IN_47
TRIGG.GROUP.ONETOONE.6.OUTPUT.20.signal:TCPWM_1_TR_ONE_CNT_IN_50
TRIGG.GROUP.ONETOONE.6.OUTPUT.21.signal:TCPWM_1_TR_ONE_CNT_IN_53
TRIGG.GROUP.ONETOONE.6.OUTPUT.22.signal:TCPWM_1_TR_ONE_CNT_IN_56
TRIGG.GROUP.ONETOONE.6.OUTPUT.23.signal:TCPWM_1_TR_ONE_CNT_IN_59
TRIGG.GROUP.ONETOONE.6.OUTPUT.24.signal:TCPWM_1_TR_ONE_CNT_IN_62
TRIGG.GROUP.ONETOONE.6.OUTPUT.25.signal:TCPWM_1_TR_ONE_CNT_IN_65
TRIGG.GROUP.ONETOONE.6.OUTPUT.26.signal:TCPWM_1_TR_ONE_CNT_IN_68
TRIGG.GROUP.ONETOONE.6.OUTPUT.27.signal:TCPWM_1_TR_ONE_CNT_IN_71
TRIGG.GROUP.ONETOONE.6.OUTPUT.28.signal:TCPWM_1_TR_ONE_CNT_IN_74
TRIGG.GROUP.ONETOONE.6.OUTPUT.29.signal:TCPWM_1_TR_ONE_CNT_IN_77
TRIGG.GROUP.ONETOONE.6.OUTPUT.30.signal:TCPWM_1_TR_ONE_CNT_IN_80
TRIGG.GROUP.ONETOONE.6.OUTPUT.31.signal:TCPWM_1_TR_ONE_CNT_IN_83
TRIGG.GROUP.ONETOONE.6.OUTPUT.32.signal:TCPWM_1_TR_ONE_CNT_IN_773
TRIGG.GROUP.ONETOONE.6.OUTPUT.33.signal:TCPWM_1_TR_ONE_CNT_IN_782
TRIGG.GROUP.ONETOONE.6.OUTPUT.34.signal:TCPWM_1_TR_ONE_CNT_IN_791
TRIGG.GROUP.ONETOONE.6.OUTPUT.35.signal:TCPWM_1_TR_ONE_CNT_IN_800
TRIGG.GROUP.ONETOONE.6.OUTPUT.36.signal:TCPWM_1_TR_ONE_CNT_IN_86
TRIGG.GROUP.ONETOONE.6.OUTPUT.37.signal:TCPWM_1_TR_ONE_CNT_IN_89
TRIGG.GROUP.ONETOONE.6.OUTPUT.38.signal:TCPWM_1_TR_ONE_CNT_IN_92
TRIGG.GROUP.ONETOONE.6.OUTPUT.39.signal:TCPWM_1_TR_ONE_CNT_IN_95
TRIGG.GROUP.ONETOONE.6.OUTPUT.40.signal:TCPWM_1_TR_ONE_CNT_IN_98
TRIGG.GROUP.ONETOONE.6.OUTPUT.41.signal:TCPWM_1_TR_ONE_CNT_IN_101
TRIGG.GROUP.ONETOONE.6.OUTPUT.42.signal:TCPWM_1_TR_ONE_CNT_IN_104
TRIGG.GROUP.ONETOONE.6.OUTPUT.43.signal:TCPWM_1_TR_ONE_CNT_IN_107
TRIGG.GROUP.ONETOONE.6.OUTPUT.44.signal:TCPWM_1_TR_ONE_CNT_IN_110
TRIGG.GROUP.ONETOONE.6.OUTPUT.45.signal:TCPWM_1_TR_ONE_CNT_IN_113
TRIGG.GROUP.ONETOONE.6.OUTPUT.46.signal:TCPWM_1_TR_ONE_CNT_IN_116
TRIGG.GROUP.ONETOONE.6.OUTPUT.47.signal:TCPWM_1_TR_ONE_CNT_IN_119
TRIGG.GROUP.ONETOONE.6.OUTPUT.48.signal:TCPWM_1_TR_ONE_CNT_IN_122
TRIGG.GROUP.ONETOONE.6.OUTPUT.49.signal:TCPWM_1_TR_ONE_CNT_IN_125
TRIGG.GROUP.ONETOONE.6.OUTPUT.50.signal:TCPWM_1_TR_ONE_CNT_IN_128
TRIGG.GROUP.ONETOONE.6.OUTPUT.51.signal:TCPWM_1_TR_ONE_CNT_IN_131
TRIGG.GROUP.ONETOONE.6.OUTPUT.52.signal:TCPWM_1_TR_ONE_CNT_IN_134
TRIGG.GROUP.ONETOONE.6.OUTPUT.53.signal:TCPWM_1_TR_ONE_CNT_IN_137
TRIGG.GROUP.ONETOONE.6.OUTPUT.54.signal:TCPWM_1_TR_ONE_CNT_IN_140
TRIGG.GROUP.ONETOONE.6.OUTPUT.55.signal:TCPWM_1_TR_ONE_CNT_IN_143
TRIGG.GROUP.ONETOONE.6.OUTPUT.56.signal:TCPWM_1_TR_ONE_CNT_IN_146
TRIGG.GROUP.ONETOONE.6.OUTPUT.57.signal:TCPWM_1_TR_ONE_CNT_IN_149
TRIGG.GROUP.ONETOONE.6.OUTPUT.58.signal:TCPWM_1_TR_ONE_CNT_IN_152
TRIGG.GROUP.ONETOONE.6.OUTPUT.59.signal:TCPWM_1_TR_ONE_CNT_IN_155
TRIGG.GROUP.ONETOONE.6.OUTPUT.60.signal:TCPWM_1_TR_ONE_CNT_IN_158
TRIGG.GROUP.ONETOONE.6.OUTPUT.61.signal:TCPWM_1_TR_ONE_CNT_IN_161
TRIGG.GROUP.ONETOONE.6.OUTPUT.62.signal:TCPWM_1_TR_ONE_CNT_IN_164
TRIGG.GROUP.ONETOONE.6.OUTPUT.63.signal:TCPWM_1_TR_ONE_CNT_IN_167
TRIGG.GROUP.ONETOONE.6.OUTPUT.64.signal:TCPWM_1_TR_ONE_CNT_IN_776
TRIGG.GROUP.ONETOONE.6.OUTPUT.65.signal:TCPWM_1_TR_ONE_CNT_IN_785
TRIGG.GROUP.ONETOONE.6.OUTPUT.66.signal:TCPWM_1_TR_ONE_CNT_IN_794
TRIGG.GROUP.ONETOONE.6.OUTPUT.67.signal:TCPWM_1_TR_ONE_CNT_IN_803
TRIGG.GROUP.ONETOONE.6.OUTPUT.68.signal:TCPWM_1_TR_ONE_CNT_IN_170
TRIGG.GROUP.ONETOONE.6.OUTPUT.69.signal:TCPWM_1_TR_ONE_CNT_IN_173
TRIGG.GROUP.ONETOONE.6.OUTPUT.70.signal:TCPWM_1_TR_ONE_CNT_IN_176
TRIGG.GROUP.ONETOONE.6.OUTPUT.71.signal:TCPWM_1_TR_ONE_CNT_IN_179
TRIGG.GROUP.ONETOONE.6.OUTPUT.72.signal:TCPWM_1_TR_ONE_CNT_IN_182
TRIGG.GROUP.ONETOONE.6.OUTPUT.73.signal:TCPWM_1_TR_ONE_CNT_IN_185
TRIGG.GROUP.ONETOONE.6.OUTPUT.74.signal:TCPWM_1_TR_ONE_CNT_IN_188
TRIGG.GROUP.ONETOONE.6.OUTPUT.75.signal:TCPWM_1_TR_ONE_CNT_IN_191
TRIGG.GROUP.ONETOONE.6.OUTPUT.76.signal:TCPWM_1_TR_ONE_CNT_IN_194
TRIGG.GROUP.ONETOONE.6.OUTPUT.77.signal:TCPWM_1_TR_ONE_CNT_IN_197
TRIGG.GROUP.ONETOONE.6.OUTPUT.78.signal:TCPWM_1_TR_ONE_CNT_IN_200
TRIGG.GROUP.ONETOONE.6.OUTPUT.79.signal:TCPWM_1_TR_ONE_CNT_IN_203
TRIGG.GROUP.ONETOONE.6.OUTPUT.80.signal:TCPWM_1_TR_ONE_CNT_IN_206
TRIGG.GROUP.ONETOONE.6.OUTPUT.81.signal:TCPWM_1_TR_ONE_CNT_IN_209
TRIGG.GROUP.ONETOONE.6.OUTPUT.82.signal:TCPWM_1_TR_ONE_CNT_IN_212
TRIGG.GROUP.ONETOONE.6.OUTPUT.83.signal:TCPWM_1_TR_ONE_CNT_IN_215
TRIGG.GROUP.ONETOONE.6.OUTPUT.84.signal:TCPWM_1_TR_ONE_CNT_IN_218
TRIGG.GROUP.ONETOONE.6.OUTPUT.85.signal:TCPWM_1_TR_ONE_CNT_IN_221
TRIGG.GROUP.ONETOONE.6.OUTPUT.86.signal:TCPWM_1_TR_ONE_CNT_IN_224
TRIGG.GROUP.ONETOONE.6.OUTPUT.87.signal:TCPWM_1_TR_ONE_CNT_IN_227
TRIGG.GROUP.ONETOONE.6.OUTPUT.88.signal:TCPWM_1_TR_ONE_CNT_IN_230
TRIGG.GROUP.ONETOONE.6.OUTPUT.89.signal:TCPWM_1_TR_ONE_CNT_IN_233
TRIGG.GROUP.ONETOONE.6.OUTPUT.90.signal:TCPWM_1_TR_ONE_CNT_IN_236
TRIGG.GROUP.ONETOONE.6.OUTPUT.91.signal:TCPWM_1_TR_ONE_CNT_IN_239
TRIGG.GROUP.ONETOONE.6.OUTPUT.92.signal:TCPWM_1_TR_ONE_CNT_IN_242
TRIGG.GROUP.ONETOONE.6.OUTPUT.93.signal:TCPWM_1_TR_ONE_CNT_IN_245
TRIGG.GROUP.ONETOONE.6.OUTPUT.94.signal:TCPWM_1_TR_ONE_CNT_IN_248
TRIGG.GROUP.ONETOONE.6.OUTPUT.95.signal:TCPWM_1_TR_ONE_CNT_IN_251
TRIGG.GROUP.ONETOONE.7.description:
TRIGG.GROUP.ONETOONE.7.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95
TRIGG.GROUP.ONETOONE.7.label:PWM_TO_PASS
TRIGG.GROUP.ONETOONE.7.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95
TRIGG.GROUP.ONETOONE.7.INPUT.0.signal:TCPWM_1_TR_OUT1_256
TRIGG.GROUP.ONETOONE.7.INPUT.1.signal:TCPWM_1_TR_OUT1_259
TRIGG.GROUP.ONETOONE.7.INPUT.2.signal:TCPWM_1_TR_OUT1_262
TRIGG.GROUP.ONETOONE.7.INPUT.3.signal:TCPWM_1_TR_OUT1_265
TRIGG.GROUP.ONETOONE.7.INPUT.4.signal:TCPWM_1_TR_OUT1_0
TRIGG.GROUP.ONETOONE.7.INPUT.5.signal:TCPWM_1_TR_OUT1_1
TRIGG.GROUP.ONETOONE.7.INPUT.6.signal:TCPWM_1_TR_OUT1_2
TRIGG.GROUP.ONETOONE.7.INPUT.7.signal:TCPWM_1_TR_OUT1_3
TRIGG.GROUP.ONETOONE.7.INPUT.8.signal:TCPWM_1_TR_OUT1_4
TRIGG.GROUP.ONETOONE.7.INPUT.9.signal:TCPWM_1_TR_OUT1_5
TRIGG.GROUP.ONETOONE.7.INPUT.10.signal:TCPWM_1_TR_OUT1_6
TRIGG.GROUP.ONETOONE.7.INPUT.11.signal:TCPWM_1_TR_OUT1_7
TRIGG.GROUP.ONETOONE.7.INPUT.12.signal:TCPWM_1_TR_OUT1_8
TRIGG.GROUP.ONETOONE.7.INPUT.13.signal:TCPWM_1_TR_OUT1_9
TRIGG.GROUP.ONETOONE.7.INPUT.14.signal:TCPWM_1_TR_OUT1_10
TRIGG.GROUP.ONETOONE.7.INPUT.15.signal:TCPWM_1_TR_OUT1_11
TRIGG.GROUP.ONETOONE.7.INPUT.16.signal:TCPWM_1_TR_OUT1_12
TRIGG.GROUP.ONETOONE.7.INPUT.17.signal:TCPWM_1_TR_OUT1_13
TRIGG.GROUP.ONETOONE.7.INPUT.18.signal:TCPWM_1_TR_OUT1_14
TRIGG.GROUP.ONETOONE.7.INPUT.19.signal:TCPWM_1_TR_OUT1_15
TRIGG.GROUP.ONETOONE.7.INPUT.20.signal:TCPWM_1_TR_OUT1_16
TRIGG.GROUP.ONETOONE.7.INPUT.21.signal:TCPWM_1_TR_OUT1_17
TRIGG.GROUP.ONETOONE.7.INPUT.22.signal:TCPWM_1_TR_OUT1_18
TRIGG.GROUP.ONETOONE.7.INPUT.23.signal:TCPWM_1_TR_OUT1_19
TRIGG.GROUP.ONETOONE.7.INPUT.24.signal:TCPWM_1_TR_OUT1_20
TRIGG.GROUP.ONETOONE.7.INPUT.25.signal:TCPWM_1_TR_OUT1_21
TRIGG.GROUP.ONETOONE.7.INPUT.26.signal:TCPWM_1_TR_OUT1_22
TRIGG.GROUP.ONETOONE.7.INPUT.27.signal:TCPWM_1_TR_OUT1_23
TRIGG.GROUP.ONETOONE.7.INPUT.28.signal:TCPWM_1_TR_OUT1_24
TRIGG.GROUP.ONETOONE.7.INPUT.29.signal:TCPWM_1_TR_OUT1_25
TRIGG.GROUP.ONETOONE.7.INPUT.30.signal:TCPWM_1_TR_OUT1_26
TRIGG.GROUP.ONETOONE.7.INPUT.31.signal:TCPWM_1_TR_OUT1_27
TRIGG.GROUP.ONETOONE.7.INPUT.32.signal:TCPWM_1_TR_OUT1_257
TRIGG.GROUP.ONETOONE.7.INPUT.33.signal:TCPWM_1_TR_OUT1_260
TRIGG.GROUP.ONETOONE.7.INPUT.34.signal:TCPWM_1_TR_OUT1_263
TRIGG.GROUP.ONETOONE.7.INPUT.35.signal:TCPWM_1_TR_OUT1_266
TRIGG.GROUP.ONETOONE.7.INPUT.36.signal:TCPWM_1_TR_OUT1_28
TRIGG.GROUP.ONETOONE.7.INPUT.37.signal:TCPWM_1_TR_OUT1_29
TRIGG.GROUP.ONETOONE.7.INPUT.38.signal:TCPWM_1_TR_OUT1_30
TRIGG.GROUP.ONETOONE.7.INPUT.39.signal:TCPWM_1_TR_OUT1_31
TRIGG.GROUP.ONETOONE.7.INPUT.40.signal:TCPWM_1_TR_OUT1_32
TRIGG.GROUP.ONETOONE.7.INPUT.41.signal:TCPWM_1_TR_OUT1_33
TRIGG.GROUP.ONETOONE.7.INPUT.42.signal:TCPWM_1_TR_OUT1_34
TRIGG.GROUP.ONETOONE.7.INPUT.43.signal:TCPWM_1_TR_OUT1_35
TRIGG.GROUP.ONETOONE.7.INPUT.44.signal:TCPWM_1_TR_OUT1_36
TRIGG.GROUP.ONETOONE.7.INPUT.45.signal:TCPWM_1_TR_OUT1_37
TRIGG.GROUP.ONETOONE.7.INPUT.46.signal:TCPWM_1_TR_OUT1_38
TRIGG.GROUP.ONETOONE.7.INPUT.47.signal:TCPWM_1_TR_OUT1_39
TRIGG.GROUP.ONETOONE.7.INPUT.48.signal:TCPWM_1_TR_OUT1_40
TRIGG.GROUP.ONETOONE.7.INPUT.49.signal:TCPWM_1_TR_OUT1_41
TRIGG.GROUP.ONETOONE.7.INPUT.50.signal:TCPWM_1_TR_OUT1_42
TRIGG.GROUP.ONETOONE.7.INPUT.51.signal:TCPWM_1_TR_OUT1_43
TRIGG.GROUP.ONETOONE.7.INPUT.52.signal:TCPWM_1_TR_OUT1_44
TRIGG.GROUP.ONETOONE.7.INPUT.53.signal:TCPWM_1_TR_OUT1_45
TRIGG.GROUP.ONETOONE.7.INPUT.54.signal:TCPWM_1_TR_OUT1_46
TRIGG.GROUP.ONETOONE.7.INPUT.55.signal:TCPWM_1_TR_OUT1_47
TRIGG.GROUP.ONETOONE.7.INPUT.56.signal:TCPWM_1_TR_OUT1_48
TRIGG.GROUP.ONETOONE.7.INPUT.57.signal:TCPWM_1_TR_OUT1_49
TRIGG.GROUP.ONETOONE.7.INPUT.58.signal:TCPWM_1_TR_OUT1_50
TRIGG.GROUP.ONETOONE.7.INPUT.59.signal:TCPWM_1_TR_OUT1_51
TRIGG.GROUP.ONETOONE.7.INPUT.60.signal:TCPWM_1_TR_OUT1_52
TRIGG.GROUP.ONETOONE.7.INPUT.61.signal:TCPWM_1_TR_OUT1_53
TRIGG.GROUP.ONETOONE.7.INPUT.62.signal:TCPWM_1_TR_OUT1_54
TRIGG.GROUP.ONETOONE.7.INPUT.63.signal:TCPWM_1_TR_OUT1_55
TRIGG.GROUP.ONETOONE.7.INPUT.64.signal:TCPWM_1_TR_OUT1_258
TRIGG.GROUP.ONETOONE.7.INPUT.65.signal:TCPWM_1_TR_OUT1_261
TRIGG.GROUP.ONETOONE.7.INPUT.66.signal:TCPWM_1_TR_OUT1_264
TRIGG.GROUP.ONETOONE.7.INPUT.67.signal:TCPWM_1_TR_OUT1_267
TRIGG.GROUP.ONETOONE.7.INPUT.68.signal:TCPWM_1_TR_OUT1_56
TRIGG.GROUP.ONETOONE.7.INPUT.69.signal:TCPWM_1_TR_OUT1_57
TRIGG.GROUP.ONETOONE.7.INPUT.70.signal:TCPWM_1_TR_OUT1_58
TRIGG.GROUP.ONETOONE.7.INPUT.71.signal:TCPWM_1_TR_OUT1_59
TRIGG.GROUP.ONETOONE.7.INPUT.72.signal:TCPWM_1_TR_OUT1_60
TRIGG.GROUP.ONETOONE.7.INPUT.73.signal:TCPWM_1_TR_OUT1_61
TRIGG.GROUP.ONETOONE.7.INPUT.74.signal:TCPWM_1_TR_OUT1_62
TRIGG.GROUP.ONETOONE.7.INPUT.75.signal:TCPWM_1_TR_OUT1_63
TRIGG.GROUP.ONETOONE.7.INPUT.76.signal:TCPWM_1_TR_OUT1_64
TRIGG.GROUP.ONETOONE.7.INPUT.77.signal:TCPWM_1_TR_OUT1_65
TRIGG.GROUP.ONETOONE.7.INPUT.78.signal:TCPWM_1_TR_OUT1_66
TRIGG.GROUP.ONETOONE.7.INPUT.79.signal:TCPWM_1_TR_OUT1_67
TRIGG.GROUP.ONETOONE.7.INPUT.80.signal:TCPWM_1_TR_OUT1_68
TRIGG.GROUP.ONETOONE.7.INPUT.81.signal:TCPWM_1_TR_OUT1_69
TRIGG.GROUP.ONETOONE.7.INPUT.82.signal:TCPWM_1_TR_OUT1_70
TRIGG.GROUP.ONETOONE.7.INPUT.83.signal:TCPWM_1_TR_OUT1_71
TRIGG.GROUP.ONETOONE.7.INPUT.84.signal:TCPWM_1_TR_OUT1_72
TRIGG.GROUP.ONETOONE.7.INPUT.85.signal:TCPWM_1_TR_OUT1_73
TRIGG.GROUP.ONETOONE.7.INPUT.86.signal:TCPWM_1_TR_OUT1_74
TRIGG.GROUP.ONETOONE.7.INPUT.87.signal:TCPWM_1_TR_OUT1_75
TRIGG.GROUP.ONETOONE.7.INPUT.88.signal:TCPWM_1_TR_OUT1_76
TRIGG.GROUP.ONETOONE.7.INPUT.89.signal:TCPWM_1_TR_OUT1_77
TRIGG.GROUP.ONETOONE.7.INPUT.90.signal:TCPWM_1_TR_OUT1_78
TRIGG.GROUP.ONETOONE.7.INPUT.91.signal:TCPWM_1_TR_OUT1_79
TRIGG.GROUP.ONETOONE.7.INPUT.92.signal:TCPWM_1_TR_OUT1_80
TRIGG.GROUP.ONETOONE.7.INPUT.93.signal:TCPWM_1_TR_OUT1_81
TRIGG.GROUP.ONETOONE.7.INPUT.94.signal:TCPWM_1_TR_OUT1_82
TRIGG.GROUP.ONETOONE.7.INPUT.95.signal:TCPWM_1_TR_OUT1_83
TRIGG.GROUP.ONETOONE.7.OUTPUT.0.signal:PASS_0_TR_SAR_CH_IN_0
TRIGG.GROUP.ONETOONE.7.OUTPUT.1.signal:PASS_0_TR_SAR_CH_IN_1
TRIGG.GROUP.ONETOONE.7.OUTPUT.2.signal:PASS_0_TR_SAR_CH_IN_2
TRIGG.GROUP.ONETOONE.7.OUTPUT.3.signal:PASS_0_TR_SAR_CH_IN_3
TRIGG.GROUP.ONETOONE.7.OUTPUT.4.signal:PASS_0_TR_SAR_CH_IN_4
TRIGG.GROUP.ONETOONE.7.OUTPUT.5.signal:PASS_0_TR_SAR_CH_IN_5
TRIGG.GROUP.ONETOONE.7.OUTPUT.6.signal:PASS_0_TR_SAR_CH_IN_6
TRIGG.GROUP.ONETOONE.7.OUTPUT.7.signal:PASS_0_TR_SAR_CH_IN_7
TRIGG.GROUP.ONETOONE.7.OUTPUT.8.signal:PASS_0_TR_SAR_CH_IN_8
TRIGG.GROUP.ONETOONE.7.OUTPUT.9.signal:PASS_0_TR_SAR_CH_IN_9
TRIGG.GROUP.ONETOONE.7.OUTPUT.10.signal:PASS_0_TR_SAR_CH_IN_10
TRIGG.GROUP.ONETOONE.7.OUTPUT.11.signal:PASS_0_TR_SAR_CH_IN_11
TRIGG.GROUP.ONETOONE.7.OUTPUT.12.signal:PASS_0_TR_SAR_CH_IN_12
TRIGG.GROUP.ONETOONE.7.OUTPUT.13.signal:PASS_0_TR_SAR_CH_IN_13
TRIGG.GROUP.ONETOONE.7.OUTPUT.14.signal:PASS_0_TR_SAR_CH_IN_14
TRIGG.GROUP.ONETOONE.7.OUTPUT.15.signal:PASS_0_TR_SAR_CH_IN_15
TRIGG.GROUP.ONETOONE.7.OUTPUT.16.signal:PASS_0_TR_SAR_CH_IN_16
TRIGG.GROUP.ONETOONE.7.OUTPUT.17.signal:PASS_0_TR_SAR_CH_IN_17
TRIGG.GROUP.ONETOONE.7.OUTPUT.18.signal:PASS_0_TR_SAR_CH_IN_18
TRIGG.GROUP.ONETOONE.7.OUTPUT.19.signal:PASS_0_TR_SAR_CH_IN_19
TRIGG.GROUP.ONETOONE.7.OUTPUT.20.signal:PASS_0_TR_SAR_CH_IN_20
TRIGG.GROUP.ONETOONE.7.OUTPUT.21.signal:PASS_0_TR_SAR_CH_IN_21
TRIGG.GROUP.ONETOONE.7.OUTPUT.22.signal:PASS_0_TR_SAR_CH_IN_22
TRIGG.GROUP.ONETOONE.7.OUTPUT.23.signal:PASS_0_TR_SAR_CH_IN_23
TRIGG.GROUP.ONETOONE.7.OUTPUT.24.signal:PASS_0_TR_SAR_CH_IN_24
TRIGG.GROUP.ONETOONE.7.OUTPUT.25.signal:PASS_0_TR_SAR_CH_IN_25
TRIGG.GROUP.ONETOONE.7.OUTPUT.26.signal:PASS_0_TR_SAR_CH_IN_26
TRIGG.GROUP.ONETOONE.7.OUTPUT.27.signal:PASS_0_TR_SAR_CH_IN_27
TRIGG.GROUP.ONETOONE.7.OUTPUT.28.signal:PASS_0_TR_SAR_CH_IN_28
TRIGG.GROUP.ONETOONE.7.OUTPUT.29.signal:PASS_0_TR_SAR_CH_IN_29
TRIGG.GROUP.ONETOONE.7.OUTPUT.30.signal:PASS_0_TR_SAR_CH_IN_30
TRIGG.GROUP.ONETOONE.7.OUTPUT.31.signal:PASS_0_TR_SAR_CH_IN_31
TRIGG.GROUP.ONETOONE.7.OUTPUT.32.signal:PASS_0_TR_SAR_CH_IN_32
TRIGG.GROUP.ONETOONE.7.OUTPUT.33.signal:PASS_0_TR_SAR_CH_IN_33
TRIGG.GROUP.ONETOONE.7.OUTPUT.34.signal:PASS_0_TR_SAR_CH_IN_34
TRIGG.GROUP.ONETOONE.7.OUTPUT.35.signal:PASS_0_TR_SAR_CH_IN_35
TRIGG.GROUP.ONETOONE.7.OUTPUT.36.signal:PASS_0_TR_SAR_CH_IN_36
TRIGG.GROUP.ONETOONE.7.OUTPUT.37.signal:PASS_0_TR_SAR_CH_IN_37
TRIGG.GROUP.ONETOONE.7.OUTPUT.38.signal:PASS_0_TR_SAR_CH_IN_38
TRIGG.GROUP.ONETOONE.7.OUTPUT.39.signal:PASS_0_TR_SAR_CH_IN_39
TRIGG.GROUP.ONETOONE.7.OUTPUT.40.signal:PASS_0_TR_SAR_CH_IN_40
TRIGG.GROUP.ONETOONE.7.OUTPUT.41.signal:PASS_0_TR_SAR_CH_IN_41
TRIGG.GROUP.ONETOONE.7.OUTPUT.42.signal:PASS_0_TR_SAR_CH_IN_42
TRIGG.GROUP.ONETOONE.7.OUTPUT.43.signal:PASS_0_TR_SAR_CH_IN_43
TRIGG.GROUP.ONETOONE.7.OUTPUT.44.signal:PASS_0_TR_SAR_CH_IN_44
TRIGG.GROUP.ONETOONE.7.OUTPUT.45.signal:PASS_0_TR_SAR_CH_IN_45
TRIGG.GROUP.ONETOONE.7.OUTPUT.46.signal:PASS_0_TR_SAR_CH_IN_46
TRIGG.GROUP.ONETOONE.7.OUTPUT.47.signal:PASS_0_TR_SAR_CH_IN_47
TRIGG.GROUP.ONETOONE.7.OUTPUT.48.signal:PASS_0_TR_SAR_CH_IN_48
TRIGG.GROUP.ONETOONE.7.OUTPUT.49.signal:PASS_0_TR_SAR_CH_IN_49
TRIGG.GROUP.ONETOONE.7.OUTPUT.50.signal:PASS_0_TR_SAR_CH_IN_50
TRIGG.GROUP.ONETOONE.7.OUTPUT.51.signal:PASS_0_TR_SAR_CH_IN_51
TRIGG.GROUP.ONETOONE.7.OUTPUT.52.signal:PASS_0_TR_SAR_CH_IN_52
TRIGG.GROUP.ONETOONE.7.OUTPUT.53.signal:PASS_0_TR_SAR_CH_IN_53
TRIGG.GROUP.ONETOONE.7.OUTPUT.54.signal:PASS_0_TR_SAR_CH_IN_54
TRIGG.GROUP.ONETOONE.7.OUTPUT.55.signal:PASS_0_TR_SAR_CH_IN_55
TRIGG.GROUP.ONETOONE.7.OUTPUT.56.signal:PASS_0_TR_SAR_CH_IN_56
TRIGG.GROUP.ONETOONE.7.OUTPUT.57.signal:PASS_0_TR_SAR_CH_IN_57
TRIGG.GROUP.ONETOONE.7.OUTPUT.58.signal:PASS_0_TR_SAR_CH_IN_58
TRIGG.GROUP.ONETOONE.7.OUTPUT.59.signal:PASS_0_TR_SAR_CH_IN_59
TRIGG.GROUP.ONETOONE.7.OUTPUT.60.signal:PASS_0_TR_SAR_CH_IN_60
TRIGG.GROUP.ONETOONE.7.OUTPUT.61.signal:PASS_0_TR_SAR_CH_IN_61
TRIGG.GROUP.ONETOONE.7.OUTPUT.62.signal:PASS_0_TR_SAR_CH_IN_62
TRIGG.GROUP.ONETOONE.7.OUTPUT.63.signal:PASS_0_TR_SAR_CH_IN_63
TRIGG.GROUP.ONETOONE.7.OUTPUT.64.signal:PASS_0_TR_SAR_CH_IN_64
TRIGG.GROUP.ONETOONE.7.OUTPUT.65.signal:PASS_0_TR_SAR_CH_IN_65
TRIGG.GROUP.ONETOONE.7.OUTPUT.66.signal:PASS_0_TR_SAR_CH_IN_66
TRIGG.GROUP.ONETOONE.7.OUTPUT.67.signal:PASS_0_TR_SAR_CH_IN_67
TRIGG.GROUP.ONETOONE.7.OUTPUT.68.signal:PASS_0_TR_SAR_CH_IN_68
TRIGG.GROUP.ONETOONE.7.OUTPUT.69.signal:PASS_0_TR_SAR_CH_IN_69
TRIGG.GROUP.ONETOONE.7.OUTPUT.70.signal:PASS_0_TR_SAR_CH_IN_70
TRIGG.GROUP.ONETOONE.7.OUTPUT.71.signal:PASS_0_TR_SAR_CH_IN_71
TRIGG.GROUP.ONETOONE.7.OUTPUT.72.signal:PASS_0_TR_SAR_CH_IN_72
TRIGG.GROUP.ONETOONE.7.OUTPUT.73.signal:PASS_0_TR_SAR_CH_IN_73
TRIGG.GROUP.ONETOONE.7.OUTPUT.74.signal:PASS_0_TR_SAR_CH_IN_74
TRIGG.GROUP.ONETOONE.7.OUTPUT.75.signal:PASS_0_TR_SAR_CH_IN_75
TRIGG.GROUP.ONETOONE.7.OUTPUT.76.signal:PASS_0_TR_SAR_CH_IN_76
TRIGG.GROUP.ONETOONE.7.OUTPUT.77.signal:PASS_0_TR_SAR_CH_IN_77
TRIGG.GROUP.ONETOONE.7.OUTPUT.78.signal:PASS_0_TR_SAR_CH_IN_78
TRIGG.GROUP.ONETOONE.7.OUTPUT.79.signal:PASS_0_TR_SAR_CH_IN_79
TRIGG.GROUP.ONETOONE.7.OUTPUT.80.signal:PASS_0_TR_SAR_CH_IN_80
TRIGG.GROUP.ONETOONE.7.OUTPUT.81.signal:PASS_0_TR_SAR_CH_IN_81
TRIGG.GROUP.ONETOONE.7.OUTPUT.82.signal:PASS_0_TR_SAR_CH_IN_82
TRIGG.GROUP.ONETOONE.7.OUTPUT.83.signal:PASS_0_TR_SAR_CH_IN_83
TRIGG.GROUP.ONETOONE.7.OUTPUT.84.signal:PASS_0_TR_SAR_CH_IN_84
TRIGG.GROUP.ONETOONE.7.OUTPUT.85.signal:PASS_0_TR_SAR_CH_IN_85
TRIGG.GROUP.ONETOONE.7.OUTPUT.86.signal:PASS_0_TR_SAR_CH_IN_86
TRIGG.GROUP.ONETOONE.7.OUTPUT.87.signal:PASS_0_TR_SAR_CH_IN_87
TRIGG.GROUP.ONETOONE.7.OUTPUT.88.signal:PASS_0_TR_SAR_CH_IN_88
TRIGG.GROUP.ONETOONE.7.OUTPUT.89.signal:PASS_0_TR_SAR_CH_IN_89
TRIGG.GROUP.ONETOONE.7.OUTPUT.90.signal:PASS_0_TR_SAR_CH_IN_90
TRIGG.GROUP.ONETOONE.7.OUTPUT.91.signal:PASS_0_TR_SAR_CH_IN_91
TRIGG.GROUP.ONETOONE.7.OUTPUT.92.signal:PASS_0_TR_SAR_CH_IN_92
TRIGG.GROUP.ONETOONE.7.OUTPUT.93.signal:PASS_0_TR_SAR_CH_IN_93
TRIGG.GROUP.ONETOONE.7.OUTPUT.94.signal:PASS_0_TR_SAR_CH_IN_94
TRIGG.GROUP.ONETOONE.7.OUTPUT.95.signal:PASS_0_TR_SAR_CH_IN_95
TRIGG.GROUP.ONETOONE.8.description:Acknowledge triggers from DW1 to CAN
TRIGG.GROUP.ONETOONE.8.inputs:0,1,2,3,4
TRIGG.GROUP.ONETOONE.8.label:CAN1_DW1_ACK
TRIGG.GROUP.ONETOONE.8.outputs:0,1,2,3,4
TRIGG.GROUP.ONETOONE.8.INPUT.0.signal:CPUSS_DW1_TR_OUT_38
TRIGG.GROUP.ONETOONE.8.INPUT.1.signal:CPUSS_DW1_TR_OUT_41
TRIGG.GROUP.ONETOONE.8.INPUT.2.signal:CPUSS_DW1_TR_OUT_44
TRIGG.GROUP.ONETOONE.8.INPUT.3.signal:CPUSS_DW1_TR_OUT_47
TRIGG.GROUP.ONETOONE.8.INPUT.4.signal:CPUSS_DW1_TR_OUT_50
TRIGG.GROUP.ONETOONE.8.OUTPUT.0.signal:CANFD_1_TR_DBG_DMA_ACK_0
TRIGG.GROUP.ONETOONE.8.OUTPUT.1.signal:CANFD_1_TR_DBG_DMA_ACK_1
TRIGG.GROUP.ONETOONE.8.OUTPUT.2.signal:CANFD_1_TR_DBG_DMA_ACK_2
TRIGG.GROUP.ONETOONE.8.OUTPUT.3.signal:CANFD_1_TR_DBG_DMA_ACK_3
TRIGG.GROUP.ONETOONE.8.OUTPUT.4.signal:CANFD_1_TR_DBG_DMA_ACK_4
TRIGG.GROUP.ONETOONE.9.description:Acknowledge triggers from DW0 to CAN
TRIGG.GROUP.ONETOONE.9.inputs:0,1,2,3,4
TRIGG.GROUP.ONETOONE.9.label:CAN0_DW0_ACK
TRIGG.GROUP.ONETOONE.9.outputs:0,1,2,3,4
TRIGG.GROUP.ONETOONE.9.INPUT.0.signal:CPUSS_DW0_TR_OUT_32
TRIGG.GROUP.ONETOONE.9.INPUT.1.signal:CPUSS_DW0_TR_OUT_35
TRIGG.GROUP.ONETOONE.9.INPUT.2.signal:CPUSS_DW0_TR_OUT_38
TRIGG.GROUP.ONETOONE.9.INPUT.3.signal:CPUSS_DW0_TR_OUT_41
TRIGG.GROUP.ONETOONE.9.INPUT.4.signal:CPUSS_DW0_TR_OUT_44
TRIGG.GROUP.ONETOONE.9.OUTPUT.0.signal:CANFD_0_TR_DBG_DMA_ACK_0
TRIGG.GROUP.ONETOONE.9.OUTPUT.1.signal:CANFD_0_TR_DBG_DMA_ACK_1
TRIGG.GROUP.ONETOONE.9.OUTPUT.2.signal:CANFD_0_TR_DBG_DMA_ACK_2
TRIGG.GROUP.ONETOONE.9.OUTPUT.3.signal:CANFD_0_TR_DBG_DMA_ACK_3
TRIGG.GROUP.ONETOONE.9.OUTPUT.4.signal:CANFD_0_TR_DBG_DMA_ACK_4
TRIGG.GROUP.ONETOONE.10.description:
TRIGG.GROUP.ONETOONE.10.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19
TRIGG.GROUP.ONETOONE.10.label:TCPWM_TO_LIN
TRIGG.GROUP.ONETOONE.10.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19
TRIGG.GROUP.ONETOONE.10.INPUT.0.signal:TCPWM_1_TR_OUT0_0
TRIGG.GROUP.ONETOONE.10.INPUT.1.signal:TCPWM_1_TR_OUT0_1
TRIGG.GROUP.ONETOONE.10.INPUT.2.signal:TCPWM_1_TR_OUT0_2
TRIGG.GROUP.ONETOONE.10.INPUT.3.signal:TCPWM_1_TR_OUT0_3
TRIGG.GROUP.ONETOONE.10.INPUT.4.signal:TCPWM_1_TR_OUT0_4
TRIGG.GROUP.ONETOONE.10.INPUT.5.signal:TCPWM_1_TR_OUT0_5
TRIGG.GROUP.ONETOONE.10.INPUT.6.signal:TCPWM_1_TR_OUT0_6
TRIGG.GROUP.ONETOONE.10.INPUT.7.signal:TCPWM_1_TR_OUT0_7
TRIGG.GROUP.ONETOONE.10.INPUT.8.signal:TCPWM_1_TR_OUT0_8
TRIGG.GROUP.ONETOONE.10.INPUT.9.signal:TCPWM_1_TR_OUT0_9
TRIGG.GROUP.ONETOONE.10.INPUT.10.signal:TCPWM_1_TR_OUT0_10
TRIGG.GROUP.ONETOONE.10.INPUT.11.signal:TCPWM_1_TR_OUT0_11
TRIGG.GROUP.ONETOONE.10.INPUT.12.signal:TCPWM_1_TR_OUT0_12
TRIGG.GROUP.ONETOONE.10.INPUT.13.signal:TCPWM_1_TR_OUT0_13
TRIGG.GROUP.ONETOONE.10.INPUT.14.signal:TCPWM_1_TR_OUT0_14
TRIGG.GROUP.ONETOONE.10.INPUT.15.signal:TCPWM_1_TR_OUT0_15
TRIGG.GROUP.ONETOONE.10.INPUT.16.signal:TCPWM_1_TR_OUT0_16
TRIGG.GROUP.ONETOONE.10.INPUT.17.signal:TCPWM_1_TR_OUT0_17
TRIGG.GROUP.ONETOONE.10.INPUT.18.signal:TCPWM_1_TR_OUT0_18
TRIGG.GROUP.ONETOONE.10.INPUT.19.signal:TCPWM_1_TR_OUT0_19
TRIGG.GROUP.ONETOONE.10.OUTPUT.0.signal:LIN_0_TR_CMD_TX_HEADER_0
TRIGG.GROUP.ONETOONE.10.OUTPUT.1.signal:LIN_0_TR_CMD_TX_HEADER_1
TRIGG.GROUP.ONETOONE.10.OUTPUT.2.signal:LIN_0_TR_CMD_TX_HEADER_2
TRIGG.GROUP.ONETOONE.10.OUTPUT.3.signal:LIN_0_TR_CMD_TX_HEADER_3
TRIGG.GROUP.ONETOONE.10.OUTPUT.4.signal:LIN_0_TR_CMD_TX_HEADER_4
TRIGG.GROUP.ONETOONE.10.OUTPUT.5.signal:LIN_0_TR_CMD_TX_HEADER_5
TRIGG.GROUP.ONETOONE.10.OUTPUT.6.signal:LIN_0_TR_CMD_TX_HEADER_6
TRIGG.GROUP.ONETOONE.10.OUTPUT.7.signal:LIN_0_TR_CMD_TX_HEADER_7
TRIGG.GROUP.ONETOONE.10.OUTPUT.8.signal:LIN_0_TR_CMD_TX_HEADER_8
TRIGG.GROUP.ONETOONE.10.OUTPUT.9.signal:LIN_0_TR_CMD_TX_HEADER_9
TRIGG.GROUP.ONETOONE.10.OUTPUT.10.signal:LIN_0_TR_CMD_TX_HEADER_10
TRIGG.GROUP.ONETOONE.10.OUTPUT.11.signal:LIN_0_TR_CMD_TX_HEADER_11
TRIGG.GROUP.ONETOONE.10.OUTPUT.12.signal:LIN_0_TR_CMD_TX_HEADER_12
TRIGG.GROUP.ONETOONE.10.OUTPUT.13.signal:LIN_0_TR_CMD_TX_HEADER_13
TRIGG.GROUP.ONETOONE.10.OUTPUT.14.signal:LIN_0_TR_CMD_TX_HEADER_14
TRIGG.GROUP.ONETOONE.10.OUTPUT.15.signal:LIN_0_TR_CMD_TX_HEADER_15
TRIGG.GROUP.ONETOONE.10.OUTPUT.16.signal:LIN_0_TR_CMD_TX_HEADER_16
TRIGG.GROUP.ONETOONE.10.OUTPUT.17.signal:LIN_0_TR_CMD_TX_HEADER_17
TRIGG.GROUP.ONETOONE.10.OUTPUT.18.signal:LIN_0_TR_CMD_TX_HEADER_18
TRIGG.GROUP.ONETOONE.10.OUTPUT.19.signal:LIN_0_TR_CMD_TX_HEADER_19
TRIGG.GROUP.ONETOONE.11.description:
TRIGG.GROUP.ONETOONE.11.inputs:0,1
TRIGG.GROUP.ONETOONE.11.label:FLEXYRAY_DW1_TR
TRIGG.GROUP.ONETOONE.11.outputs:0,1
TRIGG.GROUP.ONETOONE.11.INPUT.0.signal:FLEXRAY_0_TR_IBF_OUT
TRIGG.GROUP.ONETOONE.11.INPUT.1.signal:FLEXRAY_0_TR_OBF_OUT
TRIGG.GROUP.ONETOONE.11.OUTPUT.0.signal:CPUSS_DW1_TR_IN_61
TRIGG.GROUP.ONETOONE.11.OUTPUT.1.signal:CPUSS_DW1_TR_IN_62
TRIGG.GROUP.ONETOONE.12.description:
TRIGG.GROUP.ONETOONE.12.inputs:0,1
TRIGG.GROUP.ONETOONE.12.label:DW1_DW1_TR
TRIGG.GROUP.ONETOONE.12.outputs:0,1
TRIGG.GROUP.ONETOONE.12.INPUT.0.signal:CPUSS_DW1_TR_OUT_61
TRIGG.GROUP.ONETOONE.12.INPUT.1.signal:CPUSS_DW1_TR_OUT_62
TRIGG.GROUP.ONETOONE.12.OUTPUT.0.signal:CPUSS_DW1_TR_IN_63
TRIGG.GROUP.ONETOONE.12.OUTPUT.1.signal:CPUSS_DW1_TR_IN_64
TRIGG.GROUP.ONETOONE.13.description:
TRIGG.GROUP.ONETOONE.13.inputs:0,1
TRIGG.GROUP.ONETOONE.13.label:DW1_FLEXRAY_TR
TRIGG.GROUP.ONETOONE.13.outputs:0,1
TRIGG.GROUP.ONETOONE.13.INPUT.0.signal:CPUSS_DW1_TR_OUT_63
TRIGG.GROUP.ONETOONE.13.INPUT.1.signal:CPUSS_DW1_TR_OUT_64
TRIGG.GROUP.ONETOONE.13.OUTPUT.0.signal:FLEXRAY_0_TR_IBF_IN
TRIGG.GROUP.ONETOONE.13.OUTPUT.1.signal:FLEXRAY_0_TR_OBF_IN
TRIGG.SIGNAL.AUDIOSS_0_TR_I2S_RX_REQ.destinations:TRIGG.GROUP.MUX.4.INPUT.98,TRIGG.GROUP.MUX.11.INPUT.125,TRIGG.GROUP.ONETOONE.5.INPUT.1
TRIGG.SIGNAL.AUDIOSS_0_TR_I2S_TX_REQ.destinations:TRIGG.GROUP.MUX.4.INPUT.97,TRIGG.GROUP.MUX.11.INPUT.124,TRIGG.GROUP.ONETOONE.5.INPUT.0
TRIGG.SIGNAL.AUDIOSS_1_TR_I2S_RX_REQ.destinations:TRIGG.GROUP.MUX.4.INPUT.100,TRIGG.GROUP.MUX.11.INPUT.127,TRIGG.GROUP.ONETOONE.5.INPUT.3
TRIGG.SIGNAL.AUDIOSS_1_TR_I2S_TX_REQ.destinations:TRIGG.GROUP.MUX.4.INPUT.99,TRIGG.GROUP.MUX.11.INPUT.126,TRIGG.GROUP.ONETOONE.5.INPUT.2
TRIGG.SIGNAL.AUDIOSS_2_TR_I2S_RX_REQ.destinations:TRIGG.GROUP.MUX.4.INPUT.102,TRIGG.GROUP.MUX.11.INPUT.129,TRIGG.GROUP.ONETOONE.5.INPUT.5
TRIGG.SIGNAL.AUDIOSS_2_TR_I2S_TX_REQ.destinations:TRIGG.GROUP.MUX.4.INPUT.101,TRIGG.GROUP.MUX.11.INPUT.128,TRIGG.GROUP.ONETOONE.5.INPUT.4
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_ACK_0.source:TRIGG.GROUP.ONETOONE.9.OUTPUT.0
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_ACK_1.source:TRIGG.GROUP.ONETOONE.9.OUTPUT.1
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_ACK_2.source:TRIGG.GROUP.ONETOONE.9.OUTPUT.2
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_ACK_3.source:TRIGG.GROUP.ONETOONE.9.OUTPUT.3
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_ACK_4.source:TRIGG.GROUP.ONETOONE.9.OUTPUT.4
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_REQ_0.destinations:TRIGG.GROUP.MUX.5.INPUT.119,TRIGG.GROUP.MUX.10.INPUT.177,TRIGG.GROUP.ONETOONE.0.INPUT.0
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_REQ_1.destinations:TRIGG.GROUP.MUX.5.INPUT.120,TRIGG.GROUP.MUX.10.INPUT.178,TRIGG.GROUP.ONETOONE.0.INPUT.3
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_REQ_2.destinations:TRIGG.GROUP.MUX.5.INPUT.121,TRIGG.GROUP.MUX.10.INPUT.179,TRIGG.GROUP.ONETOONE.0.INPUT.6
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_REQ_3.destinations:TRIGG.GROUP.MUX.5.INPUT.122,TRIGG.GROUP.MUX.10.INPUT.180,TRIGG.GROUP.ONETOONE.0.INPUT.9
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_REQ_4.destinations:TRIGG.GROUP.MUX.5.INPUT.123,TRIGG.GROUP.MUX.10.INPUT.181,TRIGG.GROUP.ONETOONE.0.INPUT.12
TRIGG.SIGNAL.CANFD_0_TR_EVT_SWT_IN_0.source:TRIGG.GROUP.MUX.8.OUTPUT.0
TRIGG.SIGNAL.CANFD_0_TR_EVT_SWT_IN_1.source:TRIGG.GROUP.MUX.8.OUTPUT.1
TRIGG.SIGNAL.CANFD_0_TR_EVT_SWT_IN_2.source:TRIGG.GROUP.MUX.8.OUTPUT.2
TRIGG.SIGNAL.CANFD_0_TR_EVT_SWT_IN_3.source:TRIGG.GROUP.MUX.8.OUTPUT.3
TRIGG.SIGNAL.CANFD_0_TR_EVT_SWT_IN_4.source:TRIGG.GROUP.MUX.8.OUTPUT.4
TRIGG.SIGNAL.CANFD_0_TR_FIFO0_0.destinations:TRIGG.GROUP.MUX.5.INPUT.124,TRIGG.GROUP.MUX.10.INPUT.182,TRIGG.GROUP.ONETOONE.0.INPUT.1
TRIGG.SIGNAL.CANFD_0_TR_FIFO0_1.destinations:TRIGG.GROUP.MUX.5.INPUT.125,TRIGG.GROUP.MUX.10.INPUT.183,TRIGG.GROUP.ONETOONE.0.INPUT.4
TRIGG.SIGNAL.CANFD_0_TR_FIFO0_2.destinations:TRIGG.GROUP.MUX.5.INPUT.126,TRIGG.GROUP.MUX.10.INPUT.184,TRIGG.GROUP.ONETOONE.0.INPUT.7
TRIGG.SIGNAL.CANFD_0_TR_FIFO0_3.destinations:TRIGG.GROUP.MUX.5.INPUT.127,TRIGG.GROUP.MUX.10.INPUT.185,TRIGG.GROUP.ONETOONE.0.INPUT.10
TRIGG.SIGNAL.CANFD_0_TR_FIFO0_4.destinations:TRIGG.GROUP.MUX.5.INPUT.128,TRIGG.GROUP.MUX.10.INPUT.186,TRIGG.GROUP.ONETOONE.0.INPUT.13
TRIGG.SIGNAL.CANFD_0_TR_FIFO1_0.destinations:TRIGG.GROUP.MUX.5.INPUT.129,TRIGG.GROUP.MUX.10.INPUT.187,TRIGG.GROUP.ONETOONE.0.INPUT.2
TRIGG.SIGNAL.CANFD_0_TR_FIFO1_1.destinations:TRIGG.GROUP.MUX.5.INPUT.130,TRIGG.GROUP.MUX.10.INPUT.188,TRIGG.GROUP.ONETOONE.0.INPUT.5
TRIGG.SIGNAL.CANFD_0_TR_FIFO1_2.destinations:TRIGG.GROUP.MUX.5.INPUT.131,TRIGG.GROUP.MUX.10.INPUT.189,TRIGG.GROUP.ONETOONE.0.INPUT.8
TRIGG.SIGNAL.CANFD_0_TR_FIFO1_3.destinations:TRIGG.GROUP.MUX.5.INPUT.132,TRIGG.GROUP.MUX.10.INPUT.190,TRIGG.GROUP.ONETOONE.0.INPUT.11
TRIGG.SIGNAL.CANFD_0_TR_FIFO1_4.destinations:TRIGG.GROUP.MUX.5.INPUT.133,TRIGG.GROUP.MUX.10.INPUT.191,TRIGG.GROUP.ONETOONE.0.INPUT.14
TRIGG.SIGNAL.CANFD_0_TR_TMP_RTP_OUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.57,TRIGG.GROUP.MUX.5.INPUT.149,TRIGG.GROUP.MUX.8.INPUT.1,TRIGG.GROUP.MUX.10.INPUT.192
TRIGG.SIGNAL.CANFD_0_TR_TMP_RTP_OUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.58,TRIGG.GROUP.MUX.5.INPUT.150,TRIGG.GROUP.MUX.8.INPUT.2,TRIGG.GROUP.MUX.10.INPUT.193
TRIGG.SIGNAL.CANFD_0_TR_TMP_RTP_OUT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.59,TRIGG.GROUP.MUX.5.INPUT.151,TRIGG.GROUP.MUX.8.INPUT.3,TRIGG.GROUP.MUX.10.INPUT.194
TRIGG.SIGNAL.CANFD_0_TR_TMP_RTP_OUT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.60,TRIGG.GROUP.MUX.5.INPUT.152,TRIGG.GROUP.MUX.8.INPUT.4,TRIGG.GROUP.MUX.10.INPUT.195
TRIGG.SIGNAL.CANFD_0_TR_TMP_RTP_OUT_4.destinations:TRIGG.GROUP.MUX.0.INPUT.61,TRIGG.GROUP.MUX.5.INPUT.153,TRIGG.GROUP.MUX.8.INPUT.5,TRIGG.GROUP.MUX.10.INPUT.196
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_ACK_0.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.0
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_ACK_1.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.1
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_ACK_2.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.2
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_ACK_3.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.3
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_ACK_4.source:TRIGG.GROUP.ONETOONE.8.OUTPUT.4
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_REQ_0.destinations:TRIGG.GROUP.MUX.5.INPUT.134,TRIGG.GROUP.MUX.10.INPUT.197,TRIGG.GROUP.ONETOONE.4.INPUT.0
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_REQ_1.destinations:TRIGG.GROUP.MUX.5.INPUT.135,TRIGG.GROUP.MUX.10.INPUT.198,TRIGG.GROUP.ONETOONE.4.INPUT.3
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_REQ_2.destinations:TRIGG.GROUP.MUX.5.INPUT.136,TRIGG.GROUP.MUX.10.INPUT.199,TRIGG.GROUP.ONETOONE.4.INPUT.6
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_REQ_3.destinations:TRIGG.GROUP.MUX.5.INPUT.137,TRIGG.GROUP.MUX.10.INPUT.200,TRIGG.GROUP.ONETOONE.4.INPUT.9
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_REQ_4.destinations:TRIGG.GROUP.MUX.5.INPUT.138,TRIGG.GROUP.MUX.10.INPUT.201,TRIGG.GROUP.ONETOONE.4.INPUT.12
TRIGG.SIGNAL.CANFD_1_TR_EVT_SWT_IN_0.source:TRIGG.GROUP.MUX.8.OUTPUT.5
TRIGG.SIGNAL.CANFD_1_TR_EVT_SWT_IN_1.source:TRIGG.GROUP.MUX.8.OUTPUT.6
TRIGG.SIGNAL.CANFD_1_TR_EVT_SWT_IN_2.source:TRIGG.GROUP.MUX.8.OUTPUT.7
TRIGG.SIGNAL.CANFD_1_TR_EVT_SWT_IN_3.source:TRIGG.GROUP.MUX.8.OUTPUT.8
TRIGG.SIGNAL.CANFD_1_TR_EVT_SWT_IN_4.source:TRIGG.GROUP.MUX.8.OUTPUT.9
TRIGG.SIGNAL.CANFD_1_TR_FIFO0_0.destinations:TRIGG.GROUP.MUX.5.INPUT.139,TRIGG.GROUP.MUX.10.INPUT.202,TRIGG.GROUP.ONETOONE.4.INPUT.1
TRIGG.SIGNAL.CANFD_1_TR_FIFO0_1.destinations:TRIGG.GROUP.MUX.5.INPUT.140,TRIGG.GROUP.MUX.10.INPUT.203,TRIGG.GROUP.ONETOONE.4.INPUT.4
TRIGG.SIGNAL.CANFD_1_TR_FIFO0_2.destinations:TRIGG.GROUP.MUX.5.INPUT.141,TRIGG.GROUP.MUX.10.INPUT.204,TRIGG.GROUP.ONETOONE.4.INPUT.7
TRIGG.SIGNAL.CANFD_1_TR_FIFO0_3.destinations:TRIGG.GROUP.MUX.5.INPUT.142,TRIGG.GROUP.MUX.10.INPUT.205,TRIGG.GROUP.ONETOONE.4.INPUT.10
TRIGG.SIGNAL.CANFD_1_TR_FIFO0_4.destinations:TRIGG.GROUP.MUX.5.INPUT.143,TRIGG.GROUP.MUX.10.INPUT.206,TRIGG.GROUP.ONETOONE.4.INPUT.13
TRIGG.SIGNAL.CANFD_1_TR_FIFO1_0.destinations:TRIGG.GROUP.MUX.5.INPUT.144,TRIGG.GROUP.MUX.10.INPUT.207,TRIGG.GROUP.ONETOONE.4.INPUT.2
TRIGG.SIGNAL.CANFD_1_TR_FIFO1_1.destinations:TRIGG.GROUP.MUX.5.INPUT.145,TRIGG.GROUP.MUX.10.INPUT.208,TRIGG.GROUP.ONETOONE.4.INPUT.5
TRIGG.SIGNAL.CANFD_1_TR_FIFO1_2.destinations:TRIGG.GROUP.MUX.5.INPUT.146,TRIGG.GROUP.MUX.10.INPUT.209,TRIGG.GROUP.ONETOONE.4.INPUT.8
TRIGG.SIGNAL.CANFD_1_TR_FIFO1_3.destinations:TRIGG.GROUP.MUX.5.INPUT.147,TRIGG.GROUP.MUX.10.INPUT.210,TRIGG.GROUP.ONETOONE.4.INPUT.11
TRIGG.SIGNAL.CANFD_1_TR_FIFO1_4.destinations:TRIGG.GROUP.MUX.5.INPUT.148,TRIGG.GROUP.MUX.10.INPUT.211,TRIGG.GROUP.ONETOONE.4.INPUT.14
TRIGG.SIGNAL.CANFD_1_TR_TMP_RTP_OUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.62,TRIGG.GROUP.MUX.5.INPUT.154,TRIGG.GROUP.MUX.8.INPUT.6,TRIGG.GROUP.MUX.10.INPUT.212
TRIGG.SIGNAL.CANFD_1_TR_TMP_RTP_OUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.63,TRIGG.GROUP.MUX.5.INPUT.155,TRIGG.GROUP.MUX.8.INPUT.7,TRIGG.GROUP.MUX.10.INPUT.213
TRIGG.SIGNAL.CANFD_1_TR_TMP_RTP_OUT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.64,TRIGG.GROUP.MUX.5.INPUT.156,TRIGG.GROUP.MUX.8.INPUT.8,TRIGG.GROUP.MUX.10.INPUT.214
TRIGG.SIGNAL.CANFD_1_TR_TMP_RTP_OUT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.65,TRIGG.GROUP.MUX.5.INPUT.157,TRIGG.GROUP.MUX.8.INPUT.9,TRIGG.GROUP.MUX.10.INPUT.215
TRIGG.SIGNAL.CANFD_1_TR_TMP_RTP_OUT_4.destinations:TRIGG.GROUP.MUX.0.INPUT.66,TRIGG.GROUP.MUX.5.INPUT.158,TRIGG.GROUP.MUX.8.INPUT.10,TRIGG.GROUP.MUX.10.INPUT.216
TRIGG.SIGNAL.CPUSS_CTI_TR_IN_0.source:TRIGG.GROUP.MUX.9.OUTPUT.2
TRIGG.SIGNAL.CPUSS_CTI_TR_IN_1.source:TRIGG.GROUP.MUX.9.OUTPUT.3
TRIGG.SIGNAL.CPUSS_CTI_TR_OUT_0.destinations:TRIGG.GROUP.MUX.1.INPUT.71,TRIGG.GROUP.MUX.6.INPUT.106,TRIGG.GROUP.MUX.10.INPUT.217
TRIGG.SIGNAL.CPUSS_CTI_TR_OUT_1.destinations:TRIGG.GROUP.MUX.1.INPUT.72,TRIGG.GROUP.MUX.6.INPUT.107,TRIGG.GROUP.MUX.10.INPUT.218
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_0.source:TRIGG.GROUP.MUX.3.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_1.source:TRIGG.GROUP.MUX.3.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_2.source:TRIGG.GROUP.MUX.3.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_3.source:TRIGG.GROUP.MUX.3.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_4.source:TRIGG.GROUP.MUX.3.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_5.source:TRIGG.GROUP.MUX.3.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_6.source:TRIGG.GROUP.MUX.3.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_7.source:TRIGG.GROUP.MUX.3.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.49,TRIGG.GROUP.MUX.4.INPUT.49,TRIGG.GROUP.MUX.12.INPUT.66
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.50,TRIGG.GROUP.MUX.4.INPUT.50,TRIGG.GROUP.MUX.12.INPUT.67
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.51,TRIGG.GROUP.MUX.4.INPUT.51,TRIGG.GROUP.MUX.12.INPUT.68
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.52,TRIGG.GROUP.MUX.4.INPUT.52,TRIGG.GROUP.MUX.12.INPUT.69
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_4.destinations:TRIGG.GROUP.MUX.0.INPUT.53,TRIGG.GROUP.MUX.4.INPUT.53,TRIGG.GROUP.MUX.12.INPUT.70
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_5.destinations:TRIGG.GROUP.MUX.0.INPUT.54,TRIGG.GROUP.MUX.4.INPUT.54,TRIGG.GROUP.MUX.12.INPUT.71
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_6.destinations:TRIGG.GROUP.MUX.0.INPUT.55,TRIGG.GROUP.MUX.4.INPUT.55,TRIGG.GROUP.MUX.12.INPUT.72
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_7.destinations:TRIGG.GROUP.MUX.0.INPUT.56,TRIGG.GROUP.MUX.4.INPUT.56,TRIGG.GROUP.MUX.12.INPUT.73
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_0.source:TRIGG.GROUP.MUX.0.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_1.source:TRIGG.GROUP.MUX.0.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_10.source:TRIGG.GROUP.MUX.0.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_100.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.53
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_101.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.54
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_102.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.55
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_103.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.56
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_104.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.57
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_105.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.58
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_106.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.59
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_107.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.60
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_108.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.61
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_109.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.62
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_11.source:TRIGG.GROUP.MUX.0.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_110.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.63
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_111.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.64
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_112.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.65
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_113.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.66
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_114.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.67
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_115.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.68
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_116.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.69
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_117.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.70
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_118.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.71
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_119.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.72
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_12.source:TRIGG.GROUP.MUX.0.OUTPUT.12
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_120.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.73
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_121.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.74
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_122.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.75
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_123.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.76
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_124.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.77
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_125.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.78
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_126.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.79
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_127.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.80
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_128.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.81
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_129.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.82
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_13.source:TRIGG.GROUP.MUX.0.OUTPUT.13
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_130.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.83
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_131.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.84
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_132.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.85
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_133.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.86
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_134.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.87
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_135.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.88
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_136.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.89
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_137.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.90
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_138.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.91
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_139.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.92
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_14.source:TRIGG.GROUP.MUX.0.OUTPUT.14
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_140.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.93
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_141.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.94
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_142.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.95
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_15.source:TRIGG.GROUP.MUX.0.OUTPUT.15
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_16.source:TRIGG.GROUP.MUX.1.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_17.source:TRIGG.GROUP.MUX.1.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_18.source:TRIGG.GROUP.MUX.1.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_19.source:TRIGG.GROUP.MUX.1.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_2.source:TRIGG.GROUP.MUX.0.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_20.source:TRIGG.GROUP.MUX.1.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_21.source:TRIGG.GROUP.MUX.1.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_22.source:TRIGG.GROUP.MUX.1.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_23.source:TRIGG.GROUP.MUX.1.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_24.source:TRIGG.GROUP.MUX.1.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_25.source:TRIGG.GROUP.MUX.1.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_26.source:TRIGG.GROUP.MUX.1.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_27.source:TRIGG.GROUP.MUX.1.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_28.source:TRIGG.GROUP.MUX.1.OUTPUT.12
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_29.source:TRIGG.GROUP.MUX.1.OUTPUT.13
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_3.source:TRIGG.GROUP.MUX.0.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_30.source:TRIGG.GROUP.MUX.1.OUTPUT.14
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_31.source:TRIGG.GROUP.MUX.1.OUTPUT.15
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_32.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_33.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_34.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_35.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_36.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_37.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_38.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_39.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_4.source:TRIGG.GROUP.MUX.0.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_40.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_41.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_42.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_43.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_44.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.12
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_45.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.13
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_46.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.14
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_47.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_48.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_49.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_5.source:TRIGG.GROUP.MUX.0.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_50.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_51.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_52.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_53.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_54.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_55.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_56.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_57.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_58.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_59.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.12
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_6.source:TRIGG.GROUP.MUX.0.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_60.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.13
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_61.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.14
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_62.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.15
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_63.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.16
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_64.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.17
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_65.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.18
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_66.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.19
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_67.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.20
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_68.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.21
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_69.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.22
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_7.source:TRIGG.GROUP.MUX.0.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_70.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.23
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_71.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.24
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_72.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.25
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_73.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.26
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_74.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.27
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_75.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.28
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_76.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.29
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_77.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.30
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_78.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.31
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_79.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.32
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_8.source:TRIGG.GROUP.MUX.0.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_80.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.33
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_81.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.34
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_82.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.35
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_83.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.36
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_84.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.37
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_85.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.38
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_86.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.39
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_87.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.40
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_88.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.41
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_89.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.42
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_9.source:TRIGG.GROUP.MUX.0.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_90.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.43
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_91.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.44
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_92.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.45
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_93.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.46
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_94.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.47
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_95.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.48
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_96.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.49
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_97.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.50
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_98.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.51
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_99.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.52
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.1,TRIGG.GROUP.MUX.2.INPUT.17,TRIGG.GROUP.MUX.4.INPUT.1,TRIGG.GROUP.MUX.7.INPUT.1,TRIGG.GROUP.MUX.10.INPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.2,TRIGG.GROUP.MUX.2.INPUT.18,TRIGG.GROUP.MUX.4.INPUT.2,TRIGG.GROUP.MUX.7.INPUT.2,TRIGG.GROUP.MUX.10.INPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_10.destinations:TRIGG.GROUP.MUX.0.INPUT.11,TRIGG.GROUP.MUX.2.INPUT.27,TRIGG.GROUP.MUX.4.INPUT.11,TRIGG.GROUP.MUX.7.INPUT.11,TRIGG.GROUP.MUX.10.INPUT.11
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_100.destinations:TRIGG.GROUP.MUX.10.INPUT.101
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_101.destinations:TRIGG.GROUP.MUX.10.INPUT.102
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_102.destinations:TRIGG.GROUP.MUX.10.INPUT.103
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_103.destinations:TRIGG.GROUP.MUX.10.INPUT.104
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_104.destinations:TRIGG.GROUP.MUX.10.INPUT.105
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_105.destinations:TRIGG.GROUP.MUX.10.INPUT.106
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_106.destinations:TRIGG.GROUP.MUX.10.INPUT.107
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_107.destinations:TRIGG.GROUP.MUX.10.INPUT.108
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_108.destinations:TRIGG.GROUP.MUX.10.INPUT.109
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_109.destinations:TRIGG.GROUP.MUX.10.INPUT.110
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_11.destinations:TRIGG.GROUP.MUX.0.INPUT.12,TRIGG.GROUP.MUX.2.INPUT.28,TRIGG.GROUP.MUX.4.INPUT.12,TRIGG.GROUP.MUX.7.INPUT.12,TRIGG.GROUP.MUX.10.INPUT.12
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_110.destinations:TRIGG.GROUP.MUX.10.INPUT.111
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_111.destinations:TRIGG.GROUP.MUX.10.INPUT.112
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_112.destinations:TRIGG.GROUP.MUX.10.INPUT.113
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_113.destinations:TRIGG.GROUP.MUX.10.INPUT.114
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_114.destinations:TRIGG.GROUP.MUX.10.INPUT.115
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_115.destinations:TRIGG.GROUP.MUX.10.INPUT.116
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_116.destinations:TRIGG.GROUP.MUX.10.INPUT.117
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_117.destinations:TRIGG.GROUP.MUX.10.INPUT.118
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_118.destinations:TRIGG.GROUP.MUX.10.INPUT.119
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_119.destinations:TRIGG.GROUP.MUX.10.INPUT.120
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_12.destinations:TRIGG.GROUP.MUX.0.INPUT.13,TRIGG.GROUP.MUX.2.INPUT.29,TRIGG.GROUP.MUX.4.INPUT.13,TRIGG.GROUP.MUX.7.INPUT.13,TRIGG.GROUP.MUX.10.INPUT.13
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_120.destinations:TRIGG.GROUP.MUX.10.INPUT.121
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_121.destinations:TRIGG.GROUP.MUX.10.INPUT.122
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_122.destinations:TRIGG.GROUP.MUX.10.INPUT.123
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_123.destinations:TRIGG.GROUP.MUX.10.INPUT.124
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_124.destinations:TRIGG.GROUP.MUX.10.INPUT.125
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_125.destinations:TRIGG.GROUP.MUX.10.INPUT.126
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_126.destinations:TRIGG.GROUP.MUX.10.INPUT.127
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_127.destinations:TRIGG.GROUP.MUX.10.INPUT.128
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_128.destinations:TRIGG.GROUP.MUX.10.INPUT.129
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_129.destinations:TRIGG.GROUP.MUX.10.INPUT.130
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_13.destinations:TRIGG.GROUP.MUX.0.INPUT.14,TRIGG.GROUP.MUX.2.INPUT.30,TRIGG.GROUP.MUX.4.INPUT.14,TRIGG.GROUP.MUX.7.INPUT.14,TRIGG.GROUP.MUX.10.INPUT.14
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_130.destinations:TRIGG.GROUP.MUX.10.INPUT.131
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_131.destinations:TRIGG.GROUP.MUX.10.INPUT.132
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_132.destinations:TRIGG.GROUP.MUX.10.INPUT.133
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_133.destinations:TRIGG.GROUP.MUX.10.INPUT.134
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_134.destinations:TRIGG.GROUP.MUX.10.INPUT.135
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_135.destinations:TRIGG.GROUP.MUX.10.INPUT.136
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_136.destinations:TRIGG.GROUP.MUX.10.INPUT.137
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_137.destinations:TRIGG.GROUP.MUX.10.INPUT.138
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_138.destinations:TRIGG.GROUP.MUX.10.INPUT.139
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_139.destinations:TRIGG.GROUP.MUX.10.INPUT.140
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_14.destinations:TRIGG.GROUP.MUX.0.INPUT.15,TRIGG.GROUP.MUX.2.INPUT.31,TRIGG.GROUP.MUX.4.INPUT.15,TRIGG.GROUP.MUX.7.INPUT.15,TRIGG.GROUP.MUX.10.INPUT.15
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_140.destinations:TRIGG.GROUP.MUX.10.INPUT.141
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_141.destinations:TRIGG.GROUP.MUX.10.INPUT.142
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_142.destinations:TRIGG.GROUP.MUX.10.INPUT.143
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_15.destinations:TRIGG.GROUP.MUX.0.INPUT.16,TRIGG.GROUP.MUX.2.INPUT.32,TRIGG.GROUP.MUX.4.INPUT.16,TRIGG.GROUP.MUX.7.INPUT.16,TRIGG.GROUP.MUX.10.INPUT.16
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_16.destinations:TRIGG.GROUP.MUX.0.INPUT.17,TRIGG.GROUP.MUX.2.INPUT.33,TRIGG.GROUP.MUX.4.INPUT.17,TRIGG.GROUP.MUX.7.INPUT.17,TRIGG.GROUP.MUX.10.INPUT.17
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_17.destinations:TRIGG.GROUP.MUX.0.INPUT.18,TRIGG.GROUP.MUX.2.INPUT.34,TRIGG.GROUP.MUX.4.INPUT.18,TRIGG.GROUP.MUX.7.INPUT.18,TRIGG.GROUP.MUX.10.INPUT.18
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_18.destinations:TRIGG.GROUP.MUX.0.INPUT.19,TRIGG.GROUP.MUX.2.INPUT.35,TRIGG.GROUP.MUX.4.INPUT.19,TRIGG.GROUP.MUX.7.INPUT.19,TRIGG.GROUP.MUX.10.INPUT.19
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_19.destinations:TRIGG.GROUP.MUX.0.INPUT.20,TRIGG.GROUP.MUX.2.INPUT.36,TRIGG.GROUP.MUX.4.INPUT.20,TRIGG.GROUP.MUX.7.INPUT.20,TRIGG.GROUP.MUX.10.INPUT.20
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.3,TRIGG.GROUP.MUX.2.INPUT.19,TRIGG.GROUP.MUX.4.INPUT.3,TRIGG.GROUP.MUX.7.INPUT.3,TRIGG.GROUP.MUX.10.INPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_20.destinations:TRIGG.GROUP.MUX.0.INPUT.21,TRIGG.GROUP.MUX.2.INPUT.37,TRIGG.GROUP.MUX.4.INPUT.21,TRIGG.GROUP.MUX.7.INPUT.21,TRIGG.GROUP.MUX.10.INPUT.21
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_21.destinations:TRIGG.GROUP.MUX.0.INPUT.22,TRIGG.GROUP.MUX.2.INPUT.38,TRIGG.GROUP.MUX.4.INPUT.22,TRIGG.GROUP.MUX.7.INPUT.22,TRIGG.GROUP.MUX.10.INPUT.22
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_22.destinations:TRIGG.GROUP.MUX.0.INPUT.23,TRIGG.GROUP.MUX.2.INPUT.39,TRIGG.GROUP.MUX.4.INPUT.23,TRIGG.GROUP.MUX.7.INPUT.23,TRIGG.GROUP.MUX.10.INPUT.23
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_23.destinations:TRIGG.GROUP.MUX.0.INPUT.24,TRIGG.GROUP.MUX.2.INPUT.40,TRIGG.GROUP.MUX.4.INPUT.24,TRIGG.GROUP.MUX.7.INPUT.24,TRIGG.GROUP.MUX.10.INPUT.24
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_24.destinations:TRIGG.GROUP.MUX.0.INPUT.25,TRIGG.GROUP.MUX.2.INPUT.41,TRIGG.GROUP.MUX.4.INPUT.25,TRIGG.GROUP.MUX.7.INPUT.25,TRIGG.GROUP.MUX.10.INPUT.25
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_25.destinations:TRIGG.GROUP.MUX.0.INPUT.26,TRIGG.GROUP.MUX.2.INPUT.42,TRIGG.GROUP.MUX.4.INPUT.26,TRIGG.GROUP.MUX.7.INPUT.26,TRIGG.GROUP.MUX.10.INPUT.26
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_26.destinations:TRIGG.GROUP.MUX.0.INPUT.27,TRIGG.GROUP.MUX.2.INPUT.43,TRIGG.GROUP.MUX.4.INPUT.27,TRIGG.GROUP.MUX.7.INPUT.27,TRIGG.GROUP.MUX.10.INPUT.27
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_27.destinations:TRIGG.GROUP.MUX.0.INPUT.28,TRIGG.GROUP.MUX.2.INPUT.44,TRIGG.GROUP.MUX.4.INPUT.28,TRIGG.GROUP.MUX.7.INPUT.28,TRIGG.GROUP.MUX.10.INPUT.28
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_28.destinations:TRIGG.GROUP.MUX.0.INPUT.29,TRIGG.GROUP.MUX.2.INPUT.45,TRIGG.GROUP.MUX.4.INPUT.29,TRIGG.GROUP.MUX.7.INPUT.29,TRIGG.GROUP.MUX.10.INPUT.29
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_29.destinations:TRIGG.GROUP.MUX.0.INPUT.30,TRIGG.GROUP.MUX.2.INPUT.46,TRIGG.GROUP.MUX.4.INPUT.30,TRIGG.GROUP.MUX.7.INPUT.30,TRIGG.GROUP.MUX.10.INPUT.30
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.4,TRIGG.GROUP.MUX.2.INPUT.20,TRIGG.GROUP.MUX.4.INPUT.4,TRIGG.GROUP.MUX.7.INPUT.4,TRIGG.GROUP.MUX.10.INPUT.4
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_30.destinations:TRIGG.GROUP.MUX.0.INPUT.31,TRIGG.GROUP.MUX.2.INPUT.47,TRIGG.GROUP.MUX.4.INPUT.31,TRIGG.GROUP.MUX.7.INPUT.31,TRIGG.GROUP.MUX.10.INPUT.31
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_31.destinations:TRIGG.GROUP.MUX.0.INPUT.32,TRIGG.GROUP.MUX.2.INPUT.48,TRIGG.GROUP.MUX.4.INPUT.32,TRIGG.GROUP.MUX.7.INPUT.32,TRIGG.GROUP.MUX.10.INPUT.32
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_32.destinations:TRIGG.GROUP.MUX.10.INPUT.33,TRIGG.GROUP.ONETOONE.9.INPUT.0
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_33.destinations:TRIGG.GROUP.MUX.10.INPUT.34
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_34.destinations:TRIGG.GROUP.MUX.10.INPUT.35
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_35.destinations:TRIGG.GROUP.MUX.10.INPUT.36,TRIGG.GROUP.ONETOONE.9.INPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_36.destinations:TRIGG.GROUP.MUX.10.INPUT.37
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_37.destinations:TRIGG.GROUP.MUX.10.INPUT.38
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_38.destinations:TRIGG.GROUP.MUX.10.INPUT.39,TRIGG.GROUP.ONETOONE.9.INPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_39.destinations:TRIGG.GROUP.MUX.10.INPUT.40
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_4.destinations:TRIGG.GROUP.MUX.0.INPUT.5,TRIGG.GROUP.MUX.2.INPUT.21,TRIGG.GROUP.MUX.4.INPUT.5,TRIGG.GROUP.MUX.7.INPUT.5,TRIGG.GROUP.MUX.10.INPUT.5
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_40.destinations:TRIGG.GROUP.MUX.10.INPUT.41
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_41.destinations:TRIGG.GROUP.MUX.10.INPUT.42,TRIGG.GROUP.ONETOONE.9.INPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_42.destinations:TRIGG.GROUP.MUX.10.INPUT.43
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_43.destinations:TRIGG.GROUP.MUX.10.INPUT.44
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_44.destinations:TRIGG.GROUP.MUX.10.INPUT.45,TRIGG.GROUP.ONETOONE.9.INPUT.4
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_45.destinations:TRIGG.GROUP.MUX.10.INPUT.46
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_46.destinations:TRIGG.GROUP.MUX.10.INPUT.47
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_47.destinations:TRIGG.GROUP.MUX.10.INPUT.48
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_48.destinations:TRIGG.GROUP.MUX.10.INPUT.49
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_49.destinations:TRIGG.GROUP.MUX.10.INPUT.50
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_5.destinations:TRIGG.GROUP.MUX.0.INPUT.6,TRIGG.GROUP.MUX.2.INPUT.22,TRIGG.GROUP.MUX.4.INPUT.6,TRIGG.GROUP.MUX.7.INPUT.6,TRIGG.GROUP.MUX.10.INPUT.6
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_50.destinations:TRIGG.GROUP.MUX.10.INPUT.51
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_51.destinations:TRIGG.GROUP.MUX.10.INPUT.52
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_52.destinations:TRIGG.GROUP.MUX.10.INPUT.53
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_53.destinations:TRIGG.GROUP.MUX.10.INPUT.54
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_54.destinations:TRIGG.GROUP.MUX.10.INPUT.55
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_55.destinations:TRIGG.GROUP.MUX.10.INPUT.56
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_56.destinations:TRIGG.GROUP.MUX.10.INPUT.57
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_57.destinations:TRIGG.GROUP.MUX.10.INPUT.58
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_58.destinations:TRIGG.GROUP.MUX.10.INPUT.59
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_59.destinations:TRIGG.GROUP.MUX.10.INPUT.60
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_6.destinations:TRIGG.GROUP.MUX.0.INPUT.7,TRIGG.GROUP.MUX.2.INPUT.23,TRIGG.GROUP.MUX.4.INPUT.7,TRIGG.GROUP.MUX.7.INPUT.7,TRIGG.GROUP.MUX.10.INPUT.7
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_60.destinations:TRIGG.GROUP.MUX.10.INPUT.61
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_61.destinations:TRIGG.GROUP.MUX.10.INPUT.62
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_62.destinations:TRIGG.GROUP.MUX.10.INPUT.63
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_63.destinations:TRIGG.GROUP.MUX.10.INPUT.64
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_64.destinations:TRIGG.GROUP.MUX.10.INPUT.65
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_65.destinations:TRIGG.GROUP.MUX.10.INPUT.66
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_66.destinations:TRIGG.GROUP.MUX.10.INPUT.67
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_67.destinations:TRIGG.GROUP.MUX.10.INPUT.68
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_68.destinations:TRIGG.GROUP.MUX.10.INPUT.69
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_69.destinations:TRIGG.GROUP.MUX.10.INPUT.70
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_7.destinations:TRIGG.GROUP.MUX.0.INPUT.8,TRIGG.GROUP.MUX.2.INPUT.24,TRIGG.GROUP.MUX.4.INPUT.8,TRIGG.GROUP.MUX.7.INPUT.8,TRIGG.GROUP.MUX.10.INPUT.8
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_70.destinations:TRIGG.GROUP.MUX.10.INPUT.71
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_71.destinations:TRIGG.GROUP.MUX.10.INPUT.72
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_72.destinations:TRIGG.GROUP.MUX.10.INPUT.73
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_73.destinations:TRIGG.GROUP.MUX.10.INPUT.74
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_74.destinations:TRIGG.GROUP.MUX.10.INPUT.75
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_75.destinations:TRIGG.GROUP.MUX.10.INPUT.76
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_76.destinations:TRIGG.GROUP.MUX.10.INPUT.77
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_77.destinations:TRIGG.GROUP.MUX.10.INPUT.78
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_78.destinations:TRIGG.GROUP.MUX.10.INPUT.79
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_79.destinations:TRIGG.GROUP.MUX.10.INPUT.80
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_8.destinations:TRIGG.GROUP.MUX.0.INPUT.9,TRIGG.GROUP.MUX.2.INPUT.25,TRIGG.GROUP.MUX.4.INPUT.9,TRIGG.GROUP.MUX.7.INPUT.9,TRIGG.GROUP.MUX.10.INPUT.9
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_80.destinations:TRIGG.GROUP.MUX.10.INPUT.81
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_81.destinations:TRIGG.GROUP.MUX.10.INPUT.82
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_82.destinations:TRIGG.GROUP.MUX.10.INPUT.83
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_83.destinations:TRIGG.GROUP.MUX.10.INPUT.84
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_84.destinations:TRIGG.GROUP.MUX.10.INPUT.85
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_85.destinations:TRIGG.GROUP.MUX.10.INPUT.86
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_86.destinations:TRIGG.GROUP.MUX.10.INPUT.87
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_87.destinations:TRIGG.GROUP.MUX.10.INPUT.88
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_88.destinations:TRIGG.GROUP.MUX.10.INPUT.89
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_89.destinations:TRIGG.GROUP.MUX.10.INPUT.90
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_9.destinations:TRIGG.GROUP.MUX.0.INPUT.10,TRIGG.GROUP.MUX.2.INPUT.26,TRIGG.GROUP.MUX.4.INPUT.10,TRIGG.GROUP.MUX.7.INPUT.10,TRIGG.GROUP.MUX.10.INPUT.10
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_90.destinations:TRIGG.GROUP.MUX.10.INPUT.91
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_91.destinations:TRIGG.GROUP.MUX.10.INPUT.92
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_92.destinations:TRIGG.GROUP.MUX.10.INPUT.93
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_93.destinations:TRIGG.GROUP.MUX.10.INPUT.94
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_94.destinations:TRIGG.GROUP.MUX.10.INPUT.95
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_95.destinations:TRIGG.GROUP.MUX.10.INPUT.96
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_96.destinations:TRIGG.GROUP.MUX.10.INPUT.97
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_97.destinations:TRIGG.GROUP.MUX.10.INPUT.98
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_98.destinations:TRIGG.GROUP.MUX.10.INPUT.99
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_99.destinations:TRIGG.GROUP.MUX.10.INPUT.100
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_0.source:TRIGG.GROUP.MUX.2.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_1.source:TRIGG.GROUP.MUX.2.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_10.source:TRIGG.GROUP.MUX.2.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_11.source:TRIGG.GROUP.MUX.2.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_12.source:TRIGG.GROUP.MUX.2.OUTPUT.12
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_13.source:TRIGG.GROUP.MUX.2.OUTPUT.13
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_14.source:TRIGG.GROUP.MUX.2.OUTPUT.14
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_15.source:TRIGG.GROUP.MUX.2.OUTPUT.15
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_16.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_17.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_18.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_19.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_2.source:TRIGG.GROUP.MUX.2.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_20.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_21.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_22.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_23.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_24.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_25.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_26.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_27.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_28.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.12
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_29.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.13
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_3.source:TRIGG.GROUP.MUX.2.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_30.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.14
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_31.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.15
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_32.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.16
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_33.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.17
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_34.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.18
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_35.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.19
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_36.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.20
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_37.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.21
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_38.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_39.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_4.source:TRIGG.GROUP.MUX.2.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_40.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_41.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_42.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_43.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_44.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_45.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_46.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_47.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_48.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_49.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_5.source:TRIGG.GROUP.MUX.2.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_50.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.12
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_51.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.13
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_52.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.14
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_53.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_54.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_55.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_56.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_57.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_58.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_59.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_6.source:TRIGG.GROUP.MUX.2.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_60.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_61.source:TRIGG.GROUP.ONETOONE.11.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_62.source:TRIGG.GROUP.ONETOONE.11.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_63.source:TRIGG.GROUP.ONETOONE.12.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_64.source:TRIGG.GROUP.ONETOONE.12.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_7.source:TRIGG.GROUP.MUX.2.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_8.source:TRIGG.GROUP.MUX.2.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_9.source:TRIGG.GROUP.MUX.2.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.33,TRIGG.GROUP.MUX.2.INPUT.1,TRIGG.GROUP.MUX.4.INPUT.33,TRIGG.GROUP.MUX.12.INPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.34,TRIGG.GROUP.MUX.2.INPUT.2,TRIGG.GROUP.MUX.4.INPUT.34,TRIGG.GROUP.MUX.12.INPUT.2
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_10.destinations:TRIGG.GROUP.MUX.0.INPUT.43,TRIGG.GROUP.MUX.2.INPUT.11,TRIGG.GROUP.MUX.4.INPUT.43,TRIGG.GROUP.MUX.12.INPUT.11
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_11.destinations:TRIGG.GROUP.MUX.0.INPUT.44,TRIGG.GROUP.MUX.2.INPUT.12,TRIGG.GROUP.MUX.4.INPUT.44,TRIGG.GROUP.MUX.12.INPUT.12
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_12.destinations:TRIGG.GROUP.MUX.0.INPUT.45,TRIGG.GROUP.MUX.2.INPUT.13,TRIGG.GROUP.MUX.4.INPUT.45,TRIGG.GROUP.MUX.12.INPUT.13
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_13.destinations:TRIGG.GROUP.MUX.0.INPUT.46,TRIGG.GROUP.MUX.2.INPUT.14,TRIGG.GROUP.MUX.4.INPUT.46,TRIGG.GROUP.MUX.12.INPUT.14
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_14.destinations:TRIGG.GROUP.MUX.0.INPUT.47,TRIGG.GROUP.MUX.2.INPUT.15,TRIGG.GROUP.MUX.4.INPUT.47,TRIGG.GROUP.MUX.12.INPUT.15
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_15.destinations:TRIGG.GROUP.MUX.0.INPUT.48,TRIGG.GROUP.MUX.2.INPUT.16,TRIGG.GROUP.MUX.4.INPUT.48,TRIGG.GROUP.MUX.12.INPUT.16
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_16.destinations:TRIGG.GROUP.MUX.12.INPUT.17
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_17.destinations:TRIGG.GROUP.MUX.12.INPUT.18
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_18.destinations:TRIGG.GROUP.MUX.12.INPUT.19
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_19.destinations:TRIGG.GROUP.MUX.12.INPUT.20
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.35,TRIGG.GROUP.MUX.2.INPUT.3,TRIGG.GROUP.MUX.4.INPUT.35,TRIGG.GROUP.MUX.12.INPUT.3
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_20.destinations:TRIGG.GROUP.MUX.12.INPUT.21
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_21.destinations:TRIGG.GROUP.MUX.12.INPUT.22
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_22.destinations:TRIGG.GROUP.MUX.12.INPUT.23
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_23.destinations:TRIGG.GROUP.MUX.12.INPUT.24
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_24.destinations:TRIGG.GROUP.MUX.12.INPUT.25
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_25.destinations:TRIGG.GROUP.MUX.12.INPUT.26
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_26.destinations:TRIGG.GROUP.MUX.12.INPUT.27
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_27.destinations:TRIGG.GROUP.MUX.12.INPUT.28
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_28.destinations:TRIGG.GROUP.MUX.12.INPUT.29
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_29.destinations:TRIGG.GROUP.MUX.12.INPUT.30
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.36,TRIGG.GROUP.MUX.2.INPUT.4,TRIGG.GROUP.MUX.4.INPUT.36,TRIGG.GROUP.MUX.12.INPUT.4
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_30.destinations:TRIGG.GROUP.MUX.12.INPUT.31
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_31.destinations:TRIGG.GROUP.MUX.12.INPUT.32
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_32.destinations:TRIGG.GROUP.MUX.12.INPUT.33
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_33.destinations:TRIGG.GROUP.MUX.12.INPUT.34
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_34.destinations:TRIGG.GROUP.MUX.12.INPUT.35
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_35.destinations:TRIGG.GROUP.MUX.12.INPUT.36
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_36.destinations:TRIGG.GROUP.MUX.12.INPUT.37
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_37.destinations:TRIGG.GROUP.MUX.12.INPUT.38
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_38.destinations:TRIGG.GROUP.MUX.12.INPUT.39,TRIGG.GROUP.ONETOONE.8.INPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_39.destinations:TRIGG.GROUP.MUX.12.INPUT.40
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_4.destinations:TRIGG.GROUP.MUX.0.INPUT.37,TRIGG.GROUP.MUX.2.INPUT.5,TRIGG.GROUP.MUX.4.INPUT.37,TRIGG.GROUP.MUX.12.INPUT.5
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_40.destinations:TRIGG.GROUP.MUX.12.INPUT.41
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_41.destinations:TRIGG.GROUP.MUX.12.INPUT.42,TRIGG.GROUP.ONETOONE.8.INPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_42.destinations:TRIGG.GROUP.MUX.12.INPUT.43
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_43.destinations:TRIGG.GROUP.MUX.12.INPUT.44
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_44.destinations:TRIGG.GROUP.MUX.12.INPUT.45,TRIGG.GROUP.ONETOONE.8.INPUT.2
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_45.destinations:TRIGG.GROUP.MUX.12.INPUT.46
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_46.destinations:TRIGG.GROUP.MUX.12.INPUT.47
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_47.destinations:TRIGG.GROUP.MUX.12.INPUT.48,TRIGG.GROUP.ONETOONE.8.INPUT.3
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_48.destinations:TRIGG.GROUP.MUX.12.INPUT.49
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_49.destinations:TRIGG.GROUP.MUX.12.INPUT.50
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_5.destinations:TRIGG.GROUP.MUX.0.INPUT.38,TRIGG.GROUP.MUX.2.INPUT.6,TRIGG.GROUP.MUX.4.INPUT.38,TRIGG.GROUP.MUX.12.INPUT.6
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_50.destinations:TRIGG.GROUP.MUX.12.INPUT.51,TRIGG.GROUP.ONETOONE.8.INPUT.4
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_51.destinations:TRIGG.GROUP.MUX.12.INPUT.52
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_52.destinations:TRIGG.GROUP.MUX.12.INPUT.53
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_53.destinations:TRIGG.GROUP.MUX.12.INPUT.54
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_54.destinations:TRIGG.GROUP.MUX.12.INPUT.55
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_55.destinations:TRIGG.GROUP.MUX.12.INPUT.56
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_56.destinations:TRIGG.GROUP.MUX.12.INPUT.57
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_57.destinations:TRIGG.GROUP.MUX.12.INPUT.58
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_58.destinations:TRIGG.GROUP.MUX.12.INPUT.59
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_59.destinations:TRIGG.GROUP.MUX.12.INPUT.60
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_6.destinations:TRIGG.GROUP.MUX.0.INPUT.39,TRIGG.GROUP.MUX.2.INPUT.7,TRIGG.GROUP.MUX.4.INPUT.39,TRIGG.GROUP.MUX.12.INPUT.7
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_60.destinations:TRIGG.GROUP.MUX.12.INPUT.61
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_61.destinations:TRIGG.GROUP.MUX.12.INPUT.62,TRIGG.GROUP.ONETOONE.12.INPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_62.destinations:TRIGG.GROUP.MUX.12.INPUT.63,TRIGG.GROUP.ONETOONE.12.INPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_63.destinations:TRIGG.GROUP.MUX.12.INPUT.64,TRIGG.GROUP.ONETOONE.13.INPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_64.destinations:TRIGG.GROUP.MUX.12.INPUT.65,TRIGG.GROUP.ONETOONE.13.INPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_7.destinations:TRIGG.GROUP.MUX.0.INPUT.40,TRIGG.GROUP.MUX.2.INPUT.8,TRIGG.GROUP.MUX.4.INPUT.40,TRIGG.GROUP.MUX.12.INPUT.8
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_8.destinations:TRIGG.GROUP.MUX.0.INPUT.41,TRIGG.GROUP.MUX.2.INPUT.9,TRIGG.GROUP.MUX.4.INPUT.41,TRIGG.GROUP.MUX.12.INPUT.9
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_9.destinations:TRIGG.GROUP.MUX.0.INPUT.42,TRIGG.GROUP.MUX.2.INPUT.10,TRIGG.GROUP.MUX.4.INPUT.42,TRIGG.GROUP.MUX.12.INPUT.10
TRIGG.SIGNAL.CPUSS_TR_FAULT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.92,TRIGG.GROUP.MUX.6.INPUT.108,TRIGG.GROUP.MUX.10.INPUT.219
TRIGG.SIGNAL.CPUSS_TR_FAULT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.93,TRIGG.GROUP.MUX.6.INPUT.109,TRIGG.GROUP.MUX.10.INPUT.220
TRIGG.SIGNAL.CPUSS_TR_FAULT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.94,TRIGG.GROUP.MUX.6.INPUT.110,TRIGG.GROUP.MUX.10.INPUT.221
TRIGG.SIGNAL.CPUSS_TR_FAULT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.95,TRIGG.GROUP.MUX.6.INPUT.111,TRIGG.GROUP.MUX.10.INPUT.222
TRIGG.SIGNAL.CPUSS_ZERO.destinations:TRIGG.GROUP.MUX.0.INPUT.0,TRIGG.GROUP.MUX.1.INPUT.0,TRIGG.GROUP.MUX.2.INPUT.0,TRIGG.GROUP.MUX.3.INPUT.0,TRIGG.GROUP.MUX.4.INPUT.0,TRIGG.GROUP.MUX.5.INPUT.0,TRIGG.GROUP.MUX.6.INPUT.0,TRIGG.GROUP.MUX.7.INPUT.0,TRIGG.GROUP.MUX.8.INPUT.0,TRIGG.GROUP.MUX.9.INPUT.0,TRIGG.GROUP.MUX.10.INPUT.0,TRIGG.GROUP.MUX.11.INPUT.0,TRIGG.GROUP.MUX.12.INPUT.0
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_0.destinations:TRIGG.GROUP.MUX.1.INPUT.73,TRIGG.GROUP.MUX.10.INPUT.223
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_1.destinations:TRIGG.GROUP.MUX.1.INPUT.74,TRIGG.GROUP.MUX.10.INPUT.224
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_10.destinations:TRIGG.GROUP.MUX.5.INPUT.166,TRIGG.GROUP.MUX.10.INPUT.233
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_11.destinations:TRIGG.GROUP.MUX.5.INPUT.167,TRIGG.GROUP.MUX.10.INPUT.234
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_12.destinations:TRIGG.GROUP.MUX.7.INPUT.66,TRIGG.GROUP.MUX.10.INPUT.235
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_13.destinations:TRIGG.GROUP.MUX.7.INPUT.67,TRIGG.GROUP.MUX.10.INPUT.236
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_14.destinations:TRIGG.GROUP.MUX.7.INPUT.68,TRIGG.GROUP.MUX.10.INPUT.237
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_15.destinations:TRIGG.GROUP.MUX.10.INPUT.238
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_2.destinations:TRIGG.GROUP.MUX.1.INPUT.75,TRIGG.GROUP.MUX.10.INPUT.225
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_3.destinations:TRIGG.GROUP.MUX.1.INPUT.76,TRIGG.GROUP.MUX.10.INPUT.226
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_4.destinations:TRIGG.GROUP.MUX.5.INPUT.160,TRIGG.GROUP.MUX.10.INPUT.227
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_5.destinations:TRIGG.GROUP.MUX.5.INPUT.161,TRIGG.GROUP.MUX.10.INPUT.228
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_6.destinations:TRIGG.GROUP.MUX.5.INPUT.162,TRIGG.GROUP.MUX.10.INPUT.229
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_7.destinations:TRIGG.GROUP.MUX.5.INPUT.163,TRIGG.GROUP.MUX.10.INPUT.230
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_8.destinations:TRIGG.GROUP.MUX.5.INPUT.164,TRIGG.GROUP.MUX.10.INPUT.231
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_9.destinations:TRIGG.GROUP.MUX.5.INPUT.165,TRIGG.GROUP.MUX.10.INPUT.232
TRIGG.SIGNAL.FLEXRAY_0_TR_IBF_IN.source:TRIGG.GROUP.ONETOONE.13.OUTPUT.0
TRIGG.SIGNAL.FLEXRAY_0_TR_IBF_OUT.destinations:TRIGG.GROUP.MUX.6.INPUT.50,TRIGG.GROUP.MUX.11.INPUT.122,TRIGG.GROUP.ONETOONE.11.INPUT.0
TRIGG.SIGNAL.FLEXRAY_0_TR_OBF_IN.source:TRIGG.GROUP.ONETOONE.13.OUTPUT.1
TRIGG.SIGNAL.FLEXRAY_0_TR_OBF_OUT.destinations:TRIGG.GROUP.MUX.6.INPUT.51,TRIGG.GROUP.MUX.11.INPUT.123,TRIGG.GROUP.ONETOONE.11.INPUT.1
TRIGG.SIGNAL.FLEXRAY_0_TR_STPWT_IN.source:TRIGG.GROUP.MUX.8.OUTPUT.10
TRIGG.SIGNAL.FLEXRAY_0_TR_TINT0_OUT.destinations:TRIGG.GROUP.MUX.0.INPUT.67,TRIGG.GROUP.MUX.5.INPUT.159,TRIGG.GROUP.MUX.8.INPUT.11,TRIGG.GROUP.MUX.11.INPUT.121
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_0.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.0
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_1.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.1
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_10.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.10
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_11.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.11
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_12.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.12
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_13.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.13
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_14.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.14
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_15.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.15
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_16.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.16
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_17.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.17
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_18.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.18
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_19.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.19
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_2.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.2
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_3.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.3
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_4.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.4
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_5.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.5
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_6.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.6
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_7.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.7
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_8.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.8
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_9.source:TRIGG.GROUP.ONETOONE.10.OUTPUT.9
TRIGG.SIGNAL.PASS_0_TR_DEBUG_FREEZE.source:TRIGG.GROUP.MUX.9.OUTPUT.5
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_0.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.0
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_1.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.1
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_10.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.10
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_11.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.11
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_12.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.12
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_13.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.13
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_14.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.14
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_15.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.15
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_16.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.16
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_17.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.17
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_18.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.18
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_19.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.19
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_2.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.2
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_20.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.20
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_21.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.21
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_22.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.22
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_23.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.23
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_24.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.24
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_25.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.25
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_26.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.26
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_27.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.27
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_28.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.28
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_29.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.29
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_3.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.3
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_30.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.30
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_31.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.31
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_32.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.32
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_33.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.33
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_34.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.34
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_35.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.35
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_36.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.36
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_37.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.37
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_38.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.38
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_39.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.39
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_4.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.4
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_40.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.40
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_41.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.41
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_42.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.42
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_43.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.43
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_44.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.44
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_45.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.45
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_46.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.46
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_47.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.47
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_48.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.48
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_49.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.49
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_5.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.5
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_50.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.50
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_51.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.51
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_52.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.52
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_53.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.53
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_54.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.54
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_55.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.55
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_56.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.56
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_57.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.57
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_58.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.58
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_59.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.59
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_6.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.6
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_60.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.60
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_61.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.61
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_62.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.62
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_63.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.63
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_64.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.64
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_65.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.65
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_66.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.66
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_67.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.67
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_68.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.68
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_69.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.69
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_7.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.7
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_70.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.70
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_71.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.71
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_72.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.72
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_73.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.73
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_74.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.74
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_75.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.75
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_76.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.76
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_77.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.77
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_78.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.78
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_79.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.79
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_8.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.8
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_80.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.80
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_81.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.81
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_82.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.82
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_83.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.83
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_84.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.84
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_85.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.85
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_86.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.86
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_87.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.87
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_88.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.88
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_89.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.89
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_9.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.9
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_90.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.90
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_91.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.91
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_92.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.92
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_93.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.93
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_94.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.94
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_95.destinations:TRIGG.GROUP.ONETOONE.1.INPUT.95
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_0.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.0
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_1.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.1
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_10.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.10
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_11.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.11
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_12.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.12
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_13.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.13
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_14.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.14
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_15.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.15
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_16.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.16
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_17.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.17
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_18.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.18
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_19.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.19
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_2.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.2
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_20.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.20
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_21.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.21
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_22.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.22
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_23.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.23
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_24.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.24
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_25.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.25
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_26.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.26
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_27.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.27
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_28.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.28
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_29.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.29
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_3.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.3
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_30.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.30
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_31.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.31
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_32.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.32
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_33.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.33
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_34.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.34
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_35.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.35
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_36.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.36
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_37.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.37
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_38.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.38
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_39.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.39
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_4.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.4
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_40.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.40
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_41.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.41
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_42.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.42
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_43.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.43
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_44.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.44
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_45.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.45
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_46.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.46
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_47.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.47
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_48.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.48
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_49.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.49
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_5.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.5
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_50.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.50
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_51.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.51
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_52.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.52
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_53.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.53
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_54.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.54
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_55.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.55
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_56.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.56
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_57.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.57
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_58.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.58
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_59.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.59
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_6.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.6
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_60.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.60
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_61.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.61
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_62.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.62
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_63.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.63
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_64.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.64
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_65.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.65
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_66.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.66
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_67.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.67
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_68.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.68
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_69.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.69
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_7.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.7
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_70.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.70
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_71.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.71
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_72.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.72
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_73.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.73
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_74.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.74
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_75.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.75
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_76.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.76
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_77.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.77
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_78.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.78
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_79.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.79
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_8.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.8
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_80.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.80
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_81.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.81
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_82.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.82
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_83.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.83
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_84.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.84
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_85.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.85
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_86.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.86
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_87.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.87
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_88.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.88
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_89.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.89
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_9.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.9
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_90.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.90
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_91.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.91
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_92.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.92
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_93.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.93
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_94.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.94
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_95.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.95
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_0.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.0
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_1.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.1
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_10.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.10
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_11.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.11
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_12.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.12
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_13.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.13
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_14.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.14
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_15.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.15
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_16.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.16
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_17.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.17
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_18.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.18
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_19.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.19
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_2.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.2
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_20.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.20
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_21.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.21
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_22.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.22
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_23.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.23
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_24.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.24
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_25.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.25
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_26.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.26
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_27.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.27
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_28.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.28
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_29.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.29
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_3.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.3
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_30.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.30
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_31.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.31
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_32.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.32
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_33.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.33
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_34.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.34
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_35.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.35
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_36.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.36
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_37.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.37
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_38.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.38
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_39.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.39
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_4.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.4
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_40.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.40
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_41.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.41
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_42.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.42
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_43.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.43
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_44.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.44
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_45.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.45
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_46.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.46
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_47.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.47
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_48.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.48
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_49.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.49
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_5.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.5
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_50.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.50
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_51.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.51
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_52.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.52
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_53.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.53
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_54.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.54
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_55.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.55
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_56.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.56
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_57.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.57
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_58.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.58
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_59.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.59
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_6.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.6
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_60.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.60
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_61.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.61
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_62.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.62
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_63.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.63
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_64.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.64
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_65.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.65
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_66.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.66
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_67.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.67
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_68.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.68
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_69.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.69
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_7.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.7
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_70.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.70
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_71.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.71
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_72.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.72
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_73.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.73
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_74.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.74
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_75.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.75
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_76.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.76
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_77.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.77
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_78.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.78
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_79.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.79
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_8.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.8
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_80.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.80
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_81.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.81
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_82.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.82
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_83.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.83
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_84.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.84
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_85.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.85
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_86.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.86
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_87.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.87
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_88.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.88
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_89.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.89
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_9.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.9
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_90.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.90
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_91.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.91
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_92.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.92
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_93.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.93
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_94.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.94
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_95.destinations:TRIGG.GROUP.ONETOONE.6.INPUT.95
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_0.source:TRIGG.GROUP.MUX.7.OUTPUT.0
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_1.source:TRIGG.GROUP.MUX.7.OUTPUT.1
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_10.source:TRIGG.GROUP.MUX.7.OUTPUT.10
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_11.source:TRIGG.GROUP.MUX.7.OUTPUT.11
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_2.source:TRIGG.GROUP.MUX.7.OUTPUT.2
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_3.source:TRIGG.GROUP.MUX.7.OUTPUT.3
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_4.source:TRIGG.GROUP.MUX.7.OUTPUT.4
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_5.source:TRIGG.GROUP.MUX.7.OUTPUT.5
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_6.source:TRIGG.GROUP.MUX.7.OUTPUT.6
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_7.source:TRIGG.GROUP.MUX.7.OUTPUT.7
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_8.source:TRIGG.GROUP.MUX.7.OUTPUT.8
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_9.source:TRIGG.GROUP.MUX.7.OUTPUT.9
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_OUT_0.destinations:TRIGG.GROUP.MUX.1.INPUT.65,TRIGG.GROUP.MUX.6.INPUT.52,TRIGG.GROUP.MUX.12.INPUT.192
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_OUT_1.destinations:TRIGG.GROUP.MUX.1.INPUT.66,TRIGG.GROUP.MUX.6.INPUT.53,TRIGG.GROUP.MUX.12.INPUT.193
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_OUT_2.destinations:TRIGG.GROUP.MUX.1.INPUT.67,TRIGG.GROUP.MUX.6.INPUT.54,TRIGG.GROUP.MUX.12.INPUT.194
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_OUT_3.destinations:TRIGG.GROUP.MUX.1.INPUT.68,TRIGG.GROUP.MUX.6.INPUT.55,TRIGG.GROUP.MUX.12.INPUT.195
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_OUT_4.destinations:TRIGG.GROUP.MUX.1.INPUT.69,TRIGG.GROUP.MUX.6.INPUT.56,TRIGG.GROUP.MUX.12.INPUT.196
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_OUT_5.destinations:TRIGG.GROUP.MUX.1.INPUT.70,TRIGG.GROUP.MUX.6.INPUT.57,TRIGG.GROUP.MUX.12.INPUT.197
TRIGG.SIGNAL.PERI_TR_DBG_FREEZE.source:TRIGG.GROUP.MUX.9.OUTPUT.4
TRIGG.SIGNAL.PERI_TR_IO_INPUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.68,TRIGG.GROUP.MUX.6.INPUT.58,TRIGG.GROUP.MUX.7.INPUT.58,TRIGG.GROUP.MUX.11.INPUT.130
TRIGG.SIGNAL.PERI_TR_IO_INPUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.69,TRIGG.GROUP.MUX.6.INPUT.59,TRIGG.GROUP.MUX.7.INPUT.59,TRIGG.GROUP.MUX.11.INPUT.131
TRIGG.SIGNAL.PERI_TR_IO_INPUT_10.destinations:TRIGG.GROUP.MUX.0.INPUT.78,TRIGG.GROUP.MUX.6.INPUT.68,TRIGG.GROUP.MUX.11.INPUT.140
TRIGG.SIGNAL.PERI_TR_IO_INPUT_11.destinations:TRIGG.GROUP.MUX.0.INPUT.79,TRIGG.GROUP.MUX.6.INPUT.69,TRIGG.GROUP.MUX.11.INPUT.141
TRIGG.SIGNAL.PERI_TR_IO_INPUT_12.destinations:TRIGG.GROUP.MUX.0.INPUT.80,TRIGG.GROUP.MUX.6.INPUT.70,TRIGG.GROUP.MUX.11.INPUT.142
TRIGG.SIGNAL.PERI_TR_IO_INPUT_13.destinations:TRIGG.GROUP.MUX.0.INPUT.81,TRIGG.GROUP.MUX.6.INPUT.71,TRIGG.GROUP.MUX.11.INPUT.143
TRIGG.SIGNAL.PERI_TR_IO_INPUT_14.destinations:TRIGG.GROUP.MUX.0.INPUT.82,TRIGG.GROUP.MUX.6.INPUT.72,TRIGG.GROUP.MUX.11.INPUT.144
TRIGG.SIGNAL.PERI_TR_IO_INPUT_15.destinations:TRIGG.GROUP.MUX.0.INPUT.83,TRIGG.GROUP.MUX.6.INPUT.73,TRIGG.GROUP.MUX.11.INPUT.145
TRIGG.SIGNAL.PERI_TR_IO_INPUT_16.destinations:TRIGG.GROUP.MUX.0.INPUT.84,TRIGG.GROUP.MUX.6.INPUT.74,TRIGG.GROUP.MUX.11.INPUT.146
TRIGG.SIGNAL.PERI_TR_IO_INPUT_17.destinations:TRIGG.GROUP.MUX.0.INPUT.85,TRIGG.GROUP.MUX.6.INPUT.75,TRIGG.GROUP.MUX.11.INPUT.147
TRIGG.SIGNAL.PERI_TR_IO_INPUT_18.destinations:TRIGG.GROUP.MUX.0.INPUT.86,TRIGG.GROUP.MUX.6.INPUT.76,TRIGG.GROUP.MUX.11.INPUT.148
TRIGG.SIGNAL.PERI_TR_IO_INPUT_19.destinations:TRIGG.GROUP.MUX.0.INPUT.87,TRIGG.GROUP.MUX.6.INPUT.77,TRIGG.GROUP.MUX.11.INPUT.149
TRIGG.SIGNAL.PERI_TR_IO_INPUT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.70,TRIGG.GROUP.MUX.6.INPUT.60,TRIGG.GROUP.MUX.7.INPUT.60,TRIGG.GROUP.MUX.11.INPUT.132
TRIGG.SIGNAL.PERI_TR_IO_INPUT_20.destinations:TRIGG.GROUP.MUX.0.INPUT.88,TRIGG.GROUP.MUX.6.INPUT.78,TRIGG.GROUP.MUX.11.INPUT.150
TRIGG.SIGNAL.PERI_TR_IO_INPUT_21.destinations:TRIGG.GROUP.MUX.0.INPUT.89,TRIGG.GROUP.MUX.6.INPUT.79,TRIGG.GROUP.MUX.11.INPUT.151
TRIGG.SIGNAL.PERI_TR_IO_INPUT_22.destinations:TRIGG.GROUP.MUX.0.INPUT.90,TRIGG.GROUP.MUX.6.INPUT.80,TRIGG.GROUP.MUX.11.INPUT.152
TRIGG.SIGNAL.PERI_TR_IO_INPUT_23.destinations:TRIGG.GROUP.MUX.0.INPUT.91,TRIGG.GROUP.MUX.6.INPUT.81,TRIGG.GROUP.MUX.11.INPUT.153
TRIGG.SIGNAL.PERI_TR_IO_INPUT_24.destinations:TRIGG.GROUP.MUX.2.INPUT.103,TRIGG.GROUP.MUX.6.INPUT.82,TRIGG.GROUP.MUX.11.INPUT.154
TRIGG.SIGNAL.PERI_TR_IO_INPUT_25.destinations:TRIGG.GROUP.MUX.2.INPUT.104,TRIGG.GROUP.MUX.6.INPUT.83,TRIGG.GROUP.MUX.11.INPUT.155
TRIGG.SIGNAL.PERI_TR_IO_INPUT_26.destinations:TRIGG.GROUP.MUX.2.INPUT.105,TRIGG.GROUP.MUX.6.INPUT.84,TRIGG.GROUP.MUX.11.INPUT.156
TRIGG.SIGNAL.PERI_TR_IO_INPUT_27.destinations:TRIGG.GROUP.MUX.2.INPUT.106,TRIGG.GROUP.MUX.6.INPUT.85,TRIGG.GROUP.MUX.11.INPUT.157
TRIGG.SIGNAL.PERI_TR_IO_INPUT_28.destinations:TRIGG.GROUP.MUX.2.INPUT.107,TRIGG.GROUP.MUX.6.INPUT.86,TRIGG.GROUP.MUX.11.INPUT.158
TRIGG.SIGNAL.PERI_TR_IO_INPUT_29.destinations:TRIGG.GROUP.MUX.2.INPUT.108,TRIGG.GROUP.MUX.6.INPUT.87,TRIGG.GROUP.MUX.11.INPUT.159
TRIGG.SIGNAL.PERI_TR_IO_INPUT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.71,TRIGG.GROUP.MUX.6.INPUT.61,TRIGG.GROUP.MUX.7.INPUT.61,TRIGG.GROUP.MUX.11.INPUT.133
TRIGG.SIGNAL.PERI_TR_IO_INPUT_30.destinations:TRIGG.GROUP.MUX.2.INPUT.109,TRIGG.GROUP.MUX.6.INPUT.88,TRIGG.GROUP.MUX.11.INPUT.160
TRIGG.SIGNAL.PERI_TR_IO_INPUT_31.destinations:TRIGG.GROUP.MUX.2.INPUT.110,TRIGG.GROUP.MUX.6.INPUT.89,TRIGG.GROUP.MUX.11.INPUT.161
TRIGG.SIGNAL.PERI_TR_IO_INPUT_32.destinations:TRIGG.GROUP.MUX.2.INPUT.111,TRIGG.GROUP.MUX.6.INPUT.90,TRIGG.GROUP.MUX.11.INPUT.162
TRIGG.SIGNAL.PERI_TR_IO_INPUT_33.destinations:TRIGG.GROUP.MUX.2.INPUT.112,TRIGG.GROUP.MUX.6.INPUT.91,TRIGG.GROUP.MUX.11.INPUT.163
TRIGG.SIGNAL.PERI_TR_IO_INPUT_34.destinations:TRIGG.GROUP.MUX.2.INPUT.113,TRIGG.GROUP.MUX.6.INPUT.92,TRIGG.GROUP.MUX.11.INPUT.164
TRIGG.SIGNAL.PERI_TR_IO_INPUT_35.destinations:TRIGG.GROUP.MUX.2.INPUT.114,TRIGG.GROUP.MUX.6.INPUT.93,TRIGG.GROUP.MUX.11.INPUT.165
TRIGG.SIGNAL.PERI_TR_IO_INPUT_36.destinations:TRIGG.GROUP.MUX.2.INPUT.115,TRIGG.GROUP.MUX.6.INPUT.94,TRIGG.GROUP.MUX.11.INPUT.166
TRIGG.SIGNAL.PERI_TR_IO_INPUT_37.destinations:TRIGG.GROUP.MUX.2.INPUT.116,TRIGG.GROUP.MUX.6.INPUT.95,TRIGG.GROUP.MUX.11.INPUT.167
TRIGG.SIGNAL.PERI_TR_IO_INPUT_38.destinations:TRIGG.GROUP.MUX.2.INPUT.117,TRIGG.GROUP.MUX.6.INPUT.96,TRIGG.GROUP.MUX.11.INPUT.168
TRIGG.SIGNAL.PERI_TR_IO_INPUT_39.destinations:TRIGG.GROUP.MUX.2.INPUT.118,TRIGG.GROUP.MUX.6.INPUT.97,TRIGG.GROUP.MUX.11.INPUT.169
TRIGG.SIGNAL.PERI_TR_IO_INPUT_4.destinations:TRIGG.GROUP.MUX.0.INPUT.72,TRIGG.GROUP.MUX.6.INPUT.62,TRIGG.GROUP.MUX.7.INPUT.62,TRIGG.GROUP.MUX.11.INPUT.134
TRIGG.SIGNAL.PERI_TR_IO_INPUT_40.destinations:TRIGG.GROUP.MUX.2.INPUT.119,TRIGG.GROUP.MUX.6.INPUT.98,TRIGG.GROUP.MUX.11.INPUT.170
TRIGG.SIGNAL.PERI_TR_IO_INPUT_41.destinations:TRIGG.GROUP.MUX.2.INPUT.120,TRIGG.GROUP.MUX.6.INPUT.99,TRIGG.GROUP.MUX.11.INPUT.171
TRIGG.SIGNAL.PERI_TR_IO_INPUT_42.destinations:TRIGG.GROUP.MUX.2.INPUT.121,TRIGG.GROUP.MUX.6.INPUT.100,TRIGG.GROUP.MUX.11.INPUT.172
TRIGG.SIGNAL.PERI_TR_IO_INPUT_43.destinations:TRIGG.GROUP.MUX.2.INPUT.122,TRIGG.GROUP.MUX.6.INPUT.101,TRIGG.GROUP.MUX.11.INPUT.173
TRIGG.SIGNAL.PERI_TR_IO_INPUT_44.destinations:TRIGG.GROUP.MUX.2.INPUT.123,TRIGG.GROUP.MUX.6.INPUT.102,TRIGG.GROUP.MUX.11.INPUT.174
TRIGG.SIGNAL.PERI_TR_IO_INPUT_45.destinations:TRIGG.GROUP.MUX.2.INPUT.124,TRIGG.GROUP.MUX.6.INPUT.103,TRIGG.GROUP.MUX.11.INPUT.175
TRIGG.SIGNAL.PERI_TR_IO_INPUT_46.destinations:TRIGG.GROUP.MUX.2.INPUT.125,TRIGG.GROUP.MUX.6.INPUT.104,TRIGG.GROUP.MUX.11.INPUT.176
TRIGG.SIGNAL.PERI_TR_IO_INPUT_47.destinations:TRIGG.GROUP.MUX.2.INPUT.126,TRIGG.GROUP.MUX.6.INPUT.105,TRIGG.GROUP.MUX.11.INPUT.177
TRIGG.SIGNAL.PERI_TR_IO_INPUT_5.destinations:TRIGG.GROUP.MUX.0.INPUT.73,TRIGG.GROUP.MUX.6.INPUT.63,TRIGG.GROUP.MUX.7.INPUT.63,TRIGG.GROUP.MUX.11.INPUT.135
TRIGG.SIGNAL.PERI_TR_IO_INPUT_6.destinations:TRIGG.GROUP.MUX.0.INPUT.74,TRIGG.GROUP.MUX.6.INPUT.64,TRIGG.GROUP.MUX.7.INPUT.64,TRIGG.GROUP.MUX.11.INPUT.136
TRIGG.SIGNAL.PERI_TR_IO_INPUT_7.destinations:TRIGG.GROUP.MUX.0.INPUT.75,TRIGG.GROUP.MUX.6.INPUT.65,TRIGG.GROUP.MUX.7.INPUT.65,TRIGG.GROUP.MUX.11.INPUT.137
TRIGG.SIGNAL.PERI_TR_IO_INPUT_8.destinations:TRIGG.GROUP.MUX.0.INPUT.76,TRIGG.GROUP.MUX.6.INPUT.66,TRIGG.GROUP.MUX.11.INPUT.138
TRIGG.SIGNAL.PERI_TR_IO_INPUT_9.destinations:TRIGG.GROUP.MUX.0.INPUT.77,TRIGG.GROUP.MUX.6.INPUT.67,TRIGG.GROUP.MUX.11.INPUT.139
TRIGG.SIGNAL.PERI_TR_IO_OUTPUT_0.source:TRIGG.GROUP.MUX.9.OUTPUT.0
TRIGG.SIGNAL.PERI_TR_IO_OUTPUT_1.source:TRIGG.GROUP.MUX.9.OUTPUT.1
TRIGG.SIGNAL.SCB_0_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.19,TRIGG.GROUP.MUX.10.INPUT.166
TRIGG.SIGNAL.SCB_0_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.18,TRIGG.GROUP.MUX.10.INPUT.155,TRIGG.GROUP.ONETOONE.2.INPUT.1
TRIGG.SIGNAL.SCB_0_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.17,TRIGG.GROUP.MUX.10.INPUT.144,TRIGG.GROUP.ONETOONE.2.INPUT.0
TRIGG.SIGNAL.SCB_1_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.22,TRIGG.GROUP.MUX.10.INPUT.167
TRIGG.SIGNAL.SCB_1_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.21,TRIGG.GROUP.MUX.10.INPUT.156,TRIGG.GROUP.ONETOONE.2.INPUT.3
TRIGG.SIGNAL.SCB_1_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.20,TRIGG.GROUP.MUX.10.INPUT.145,TRIGG.GROUP.ONETOONE.2.INPUT.2
TRIGG.SIGNAL.SCB_10_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.49,TRIGG.GROUP.MUX.10.INPUT.176
TRIGG.SIGNAL.SCB_10_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.48,TRIGG.GROUP.MUX.10.INPUT.165,TRIGG.GROUP.ONETOONE.2.INPUT.21
TRIGG.SIGNAL.SCB_10_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.47,TRIGG.GROUP.MUX.10.INPUT.154,TRIGG.GROUP.ONETOONE.2.INPUT.20
TRIGG.SIGNAL.SCB_2_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.25,TRIGG.GROUP.MUX.10.INPUT.168
TRIGG.SIGNAL.SCB_2_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.24,TRIGG.GROUP.MUX.10.INPUT.157,TRIGG.GROUP.ONETOONE.2.INPUT.5
TRIGG.SIGNAL.SCB_2_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.23,TRIGG.GROUP.MUX.10.INPUT.146,TRIGG.GROUP.ONETOONE.2.INPUT.4
TRIGG.SIGNAL.SCB_3_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.28,TRIGG.GROUP.MUX.10.INPUT.169
TRIGG.SIGNAL.SCB_3_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.27,TRIGG.GROUP.MUX.10.INPUT.158,TRIGG.GROUP.ONETOONE.2.INPUT.7
TRIGG.SIGNAL.SCB_3_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.26,TRIGG.GROUP.MUX.10.INPUT.147,TRIGG.GROUP.ONETOONE.2.INPUT.6
TRIGG.SIGNAL.SCB_4_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.31,TRIGG.GROUP.MUX.10.INPUT.170
TRIGG.SIGNAL.SCB_4_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.30,TRIGG.GROUP.MUX.10.INPUT.159,TRIGG.GROUP.ONETOONE.2.INPUT.9
TRIGG.SIGNAL.SCB_4_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.29,TRIGG.GROUP.MUX.10.INPUT.148,TRIGG.GROUP.ONETOONE.2.INPUT.8
TRIGG.SIGNAL.SCB_5_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.34,TRIGG.GROUP.MUX.10.INPUT.171
TRIGG.SIGNAL.SCB_5_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.33,TRIGG.GROUP.MUX.10.INPUT.160,TRIGG.GROUP.ONETOONE.2.INPUT.11
TRIGG.SIGNAL.SCB_5_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.32,TRIGG.GROUP.MUX.10.INPUT.149,TRIGG.GROUP.ONETOONE.2.INPUT.10
TRIGG.SIGNAL.SCB_6_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.37,TRIGG.GROUP.MUX.10.INPUT.172
TRIGG.SIGNAL.SCB_6_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.36,TRIGG.GROUP.MUX.10.INPUT.161,TRIGG.GROUP.ONETOONE.2.INPUT.13
TRIGG.SIGNAL.SCB_6_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.35,TRIGG.GROUP.MUX.10.INPUT.150,TRIGG.GROUP.ONETOONE.2.INPUT.12
TRIGG.SIGNAL.SCB_7_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.40,TRIGG.GROUP.MUX.10.INPUT.173
TRIGG.SIGNAL.SCB_7_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.39,TRIGG.GROUP.MUX.10.INPUT.162,TRIGG.GROUP.ONETOONE.2.INPUT.15
TRIGG.SIGNAL.SCB_7_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.38,TRIGG.GROUP.MUX.10.INPUT.151,TRIGG.GROUP.ONETOONE.2.INPUT.14
TRIGG.SIGNAL.SCB_8_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.43,TRIGG.GROUP.MUX.10.INPUT.174
TRIGG.SIGNAL.SCB_8_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.42,TRIGG.GROUP.MUX.10.INPUT.163,TRIGG.GROUP.ONETOONE.2.INPUT.17
TRIGG.SIGNAL.SCB_8_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.41,TRIGG.GROUP.MUX.10.INPUT.152,TRIGG.GROUP.ONETOONE.2.INPUT.16
TRIGG.SIGNAL.SCB_9_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.46,TRIGG.GROUP.MUX.10.INPUT.175
TRIGG.SIGNAL.SCB_9_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.45,TRIGG.GROUP.MUX.10.INPUT.164,TRIGG.GROUP.ONETOONE.2.INPUT.19
TRIGG.SIGNAL.SCB_9_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.44,TRIGG.GROUP.MUX.10.INPUT.153,TRIGG.GROUP.ONETOONE.2.INPUT.18
TRIGG.SIGNAL.SMIF_0_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.4.INPUT.96,TRIGG.GROUP.MUX.11.INPUT.120,TRIGG.GROUP.ONETOONE.3.INPUT.1
TRIGG.SIGNAL.SMIF_0_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.4.INPUT.95,TRIGG.GROUP.MUX.11.INPUT.119,TRIGG.GROUP.ONETOONE.3.INPUT.0
TRIGG.SIGNAL.SRSS_TR_DEBUG_FREEZE_MCWDT_0.source:TRIGG.GROUP.MUX.9.OUTPUT.9
TRIGG.SIGNAL.SRSS_TR_DEBUG_FREEZE_MCWDT_1.source:TRIGG.GROUP.MUX.9.OUTPUT.8
TRIGG.SIGNAL.SRSS_TR_DEBUG_FREEZE_MCWDT_2.source:TRIGG.GROUP.MUX.9.OUTPUT.7
TRIGG.SIGNAL.SRSS_TR_DEBUG_FREEZE_WDT.source:TRIGG.GROUP.MUX.9.OUTPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_0.source:TRIGG.GROUP.MUX.4.OUTPUT.0
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_1.source:TRIGG.GROUP.MUX.4.OUTPUT.1
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_10.source:TRIGG.GROUP.MUX.4.OUTPUT.10
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_11.source:TRIGG.GROUP.MUX.4.OUTPUT.11
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_2.source:TRIGG.GROUP.MUX.4.OUTPUT.2
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_3.source:TRIGG.GROUP.MUX.4.OUTPUT.3
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_4.source:TRIGG.GROUP.MUX.4.OUTPUT.4
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_5.source:TRIGG.GROUP.MUX.4.OUTPUT.5
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_6.source:TRIGG.GROUP.MUX.4.OUTPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_7.source:TRIGG.GROUP.MUX.4.OUTPUT.7
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_8.source:TRIGG.GROUP.MUX.4.OUTPUT.8
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_9.source:TRIGG.GROUP.MUX.4.OUTPUT.9
TRIGG.SIGNAL.TCPWM_0_TR_DEBUG_FREEZE.source:TRIGG.GROUP.MUX.9.OUTPUT.10
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_0.destinations:TRIGG.GROUP.MUX.1.INPUT.1,TRIGG.GROUP.MUX.3.INPUT.1,TRIGG.GROUP.MUX.4.INPUT.57,TRIGG.GROUP.MUX.5.INPUT.1,TRIGG.GROUP.MUX.11.INPUT.116
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_1.destinations:TRIGG.GROUP.MUX.1.INPUT.2,TRIGG.GROUP.MUX.3.INPUT.2,TRIGG.GROUP.MUX.4.INPUT.58,TRIGG.GROUP.MUX.5.INPUT.2,TRIGG.GROUP.MUX.11.INPUT.117
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_2.destinations:TRIGG.GROUP.MUX.1.INPUT.3,TRIGG.GROUP.MUX.3.INPUT.3,TRIGG.GROUP.MUX.4.INPUT.59,TRIGG.GROUP.MUX.5.INPUT.3,TRIGG.GROUP.MUX.11.INPUT.118
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_256.destinations:TRIGG.GROUP.MUX.1.INPUT.4,TRIGG.GROUP.MUX.3.INPUT.4,TRIGG.GROUP.MUX.4.INPUT.60,TRIGG.GROUP.MUX.5.INPUT.4,TRIGG.GROUP.MUX.11.INPUT.29
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_257.destinations:TRIGG.GROUP.MUX.1.INPUT.5,TRIGG.GROUP.MUX.3.INPUT.5,TRIGG.GROUP.MUX.4.INPUT.61,TRIGG.GROUP.MUX.5.INPUT.5,TRIGG.GROUP.MUX.11.INPUT.30
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_258.destinations:TRIGG.GROUP.MUX.1.INPUT.6,TRIGG.GROUP.MUX.3.INPUT.6,TRIGG.GROUP.MUX.4.INPUT.62,TRIGG.GROUP.MUX.5.INPUT.6,TRIGG.GROUP.MUX.11.INPUT.31
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_512.destinations:TRIGG.GROUP.MUX.1.INPUT.7,TRIGG.GROUP.MUX.4.INPUT.63,TRIGG.GROUP.MUX.5.INPUT.7,TRIGG.GROUP.MUX.11.INPUT.14
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_513.destinations:TRIGG.GROUP.MUX.1.INPUT.8,TRIGG.GROUP.MUX.4.INPUT.64,TRIGG.GROUP.MUX.5.INPUT.8,TRIGG.GROUP.MUX.11.INPUT.15
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_514.destinations:TRIGG.GROUP.MUX.1.INPUT.9,TRIGG.GROUP.MUX.4.INPUT.65,TRIGG.GROUP.MUX.5.INPUT.9,TRIGG.GROUP.MUX.11.INPUT.16
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_0.destinations:TRIGG.GROUP.MUX.12.INPUT.74
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_1.destinations:TRIGG.GROUP.MUX.12.INPUT.75
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_2.destinations:TRIGG.GROUP.MUX.12.INPUT.76
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_256.destinations:TRIGG.GROUP.MUX.12.INPUT.77
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_257.destinations:TRIGG.GROUP.MUX.12.INPUT.78
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_258.destinations:TRIGG.GROUP.MUX.12.INPUT.79
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_512.destinations:TRIGG.GROUP.MUX.12.INPUT.80
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_513.destinations:TRIGG.GROUP.MUX.12.INPUT.81
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_514.destinations:TRIGG.GROUP.MUX.12.INPUT.82
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_0.source:TRIGG.GROUP.MUX.5.OUTPUT.0
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_1.source:TRIGG.GROUP.MUX.5.OUTPUT.1
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_10.source:TRIGG.GROUP.MUX.5.OUTPUT.10
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_11.source:TRIGG.GROUP.MUX.5.OUTPUT.11
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_12.source:TRIGG.GROUP.MUX.6.OUTPUT.0
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_13.source:TRIGG.GROUP.MUX.6.OUTPUT.1
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_14.source:TRIGG.GROUP.MUX.6.OUTPUT.2
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_15.source:TRIGG.GROUP.MUX.6.OUTPUT.3
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_16.source:TRIGG.GROUP.MUX.6.OUTPUT.4
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_17.source:TRIGG.GROUP.MUX.6.OUTPUT.5
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_18.source:TRIGG.GROUP.MUX.6.OUTPUT.6
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_19.source:TRIGG.GROUP.MUX.6.OUTPUT.7
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_2.source:TRIGG.GROUP.MUX.5.OUTPUT.2
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_20.source:TRIGG.GROUP.MUX.6.OUTPUT.8
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_21.source:TRIGG.GROUP.MUX.6.OUTPUT.9
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_22.source:TRIGG.GROUP.MUX.6.OUTPUT.10
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_23.source:TRIGG.GROUP.MUX.6.OUTPUT.11
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_24.source:TRIGG.GROUP.MUX.6.OUTPUT.12
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_25.source:TRIGG.GROUP.MUX.6.OUTPUT.13
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_26.source:TRIGG.GROUP.MUX.6.OUTPUT.14
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_27.source:TRIGG.GROUP.MUX.6.OUTPUT.15
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_28.source:TRIGG.GROUP.MUX.6.OUTPUT.16
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_29.source:TRIGG.GROUP.MUX.6.OUTPUT.17
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_3.source:TRIGG.GROUP.MUX.5.OUTPUT.3
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_30.source:TRIGG.GROUP.MUX.6.OUTPUT.18
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_31.source:TRIGG.GROUP.MUX.6.OUTPUT.19
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_32.source:TRIGG.GROUP.MUX.6.OUTPUT.20
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_33.source:TRIGG.GROUP.MUX.6.OUTPUT.21
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_34.source:TRIGG.GROUP.MUX.6.OUTPUT.22
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_35.source:TRIGG.GROUP.MUX.6.OUTPUT.23
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_36.source:TRIGG.GROUP.MUX.6.OUTPUT.24
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_37.source:TRIGG.GROUP.MUX.6.OUTPUT.25
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_38.source:TRIGG.GROUP.MUX.6.OUTPUT.26
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_39.source:TRIGG.GROUP.MUX.6.OUTPUT.27
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_4.source:TRIGG.GROUP.MUX.5.OUTPUT.4
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_40.source:TRIGG.GROUP.MUX.6.OUTPUT.28
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_5.source:TRIGG.GROUP.MUX.5.OUTPUT.5
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_6.source:TRIGG.GROUP.MUX.5.OUTPUT.6
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_7.source:TRIGG.GROUP.MUX.5.OUTPUT.7
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_8.source:TRIGG.GROUP.MUX.5.OUTPUT.8
TRIGG.SIGNAL.TCPWM_1_TR_ALL_CNT_IN_9.source:TRIGG.GROUP.MUX.5.OUTPUT.9
TRIGG.SIGNAL.TCPWM_1_TR_DEBUG_FREEZE.source:TRIGG.GROUP.MUX.9.OUTPUT.11
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_101.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.41
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_104.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.42
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_107.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.43
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_11.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.7
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_110.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.44
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_113.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.45
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_116.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.46
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_119.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.47
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_122.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.48
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_125.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.49
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_128.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.50
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_131.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.51
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_134.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.52
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_137.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.53
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_14.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.8
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_140.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.54
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_143.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.55
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_146.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.56
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_149.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.57
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_152.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.58
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_155.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.59
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_158.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.60
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_161.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.61
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_164.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.62
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_167.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.63
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_17.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.9
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_170.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.68
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_173.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.69
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_176.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.70
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_179.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.71
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_182.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.72
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_185.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.73
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_188.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.74
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_191.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.75
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_194.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.76
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_197.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.77
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_2.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.4
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_20.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.10
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_200.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.78
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_203.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.79
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_206.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.80
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_209.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.81
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_212.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.82
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_215.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.83
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_218.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.84
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_221.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.85
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_224.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.86
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_227.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.87
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_23.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.11
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_230.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.88
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_233.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.89
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_236.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.90
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_239.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.91
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_242.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.92
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_245.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.93
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_248.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.94
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_251.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.95
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_26.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.12
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_29.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.13
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_32.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.14
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_35.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.15
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_38.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.16
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_41.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.17
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_44.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.18
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_47.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.19
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_5.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.5
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_50.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.20
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_53.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.21
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_56.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.22
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_59.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.23
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_62.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.24
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_65.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.25
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_68.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.26
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_71.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.27
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_74.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.28
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_77.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.29
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_770.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.0
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_773.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.32
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_776.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.64
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_779.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.1
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_782.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.33
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_785.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.65
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_788.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.2
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_791.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.34
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_794.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.66
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_797.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.3
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_8.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.6
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_80.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.30
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_800.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.35
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_803.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.67
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_83.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.31
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_86.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.36
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_89.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.37
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_92.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.38
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_95.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.39
TRIGG.SIGNAL.TCPWM_1_TR_ONE_CNT_IN_98.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.40
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_0.destinations:TRIGG.GROUP.MUX.1.INPUT.10,TRIGG.GROUP.MUX.4.INPUT.66,TRIGG.GROUP.MUX.5.INPUT.10,TRIGG.GROUP.MUX.11.INPUT.32,TRIGG.GROUP.ONETOONE.10.INPUT.0
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_1.destinations:TRIGG.GROUP.MUX.1.INPUT.11,TRIGG.GROUP.MUX.4.INPUT.67,TRIGG.GROUP.MUX.5.INPUT.11,TRIGG.GROUP.MUX.11.INPUT.33,TRIGG.GROUP.ONETOONE.10.INPUT.1
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_10.destinations:TRIGG.GROUP.MUX.1.INPUT.20,TRIGG.GROUP.MUX.4.INPUT.76,TRIGG.GROUP.MUX.5.INPUT.20,TRIGG.GROUP.MUX.11.INPUT.42,TRIGG.GROUP.ONETOONE.10.INPUT.10
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_11.destinations:TRIGG.GROUP.MUX.1.INPUT.21,TRIGG.GROUP.MUX.4.INPUT.77,TRIGG.GROUP.MUX.5.INPUT.21,TRIGG.GROUP.MUX.11.INPUT.43,TRIGG.GROUP.ONETOONE.10.INPUT.11
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_12.destinations:TRIGG.GROUP.MUX.1.INPUT.22,TRIGG.GROUP.MUX.4.INPUT.78,TRIGG.GROUP.MUX.5.INPUT.22,TRIGG.GROUP.MUX.11.INPUT.44,TRIGG.GROUP.ONETOONE.10.INPUT.12
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_13.destinations:TRIGG.GROUP.MUX.1.INPUT.23,TRIGG.GROUP.MUX.4.INPUT.79,TRIGG.GROUP.MUX.5.INPUT.23,TRIGG.GROUP.MUX.11.INPUT.45,TRIGG.GROUP.ONETOONE.10.INPUT.13
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_14.destinations:TRIGG.GROUP.MUX.1.INPUT.24,TRIGG.GROUP.MUX.4.INPUT.80,TRIGG.GROUP.MUX.5.INPUT.24,TRIGG.GROUP.MUX.11.INPUT.46,TRIGG.GROUP.ONETOONE.10.INPUT.14
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_15.destinations:TRIGG.GROUP.MUX.1.INPUT.25,TRIGG.GROUP.MUX.4.INPUT.81,TRIGG.GROUP.MUX.5.INPUT.25,TRIGG.GROUP.MUX.11.INPUT.47,TRIGG.GROUP.ONETOONE.10.INPUT.15
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_16.destinations:TRIGG.GROUP.MUX.1.INPUT.26,TRIGG.GROUP.MUX.5.INPUT.26,TRIGG.GROUP.MUX.11.INPUT.48,TRIGG.GROUP.ONETOONE.10.INPUT.16
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_17.destinations:TRIGG.GROUP.MUX.1.INPUT.27,TRIGG.GROUP.MUX.5.INPUT.27,TRIGG.GROUP.MUX.11.INPUT.49,TRIGG.GROUP.ONETOONE.10.INPUT.17
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_18.destinations:TRIGG.GROUP.MUX.1.INPUT.28,TRIGG.GROUP.MUX.5.INPUT.28,TRIGG.GROUP.MUX.11.INPUT.50,TRIGG.GROUP.ONETOONE.10.INPUT.18
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_19.destinations:TRIGG.GROUP.MUX.1.INPUT.29,TRIGG.GROUP.MUX.5.INPUT.29,TRIGG.GROUP.MUX.11.INPUT.51,TRIGG.GROUP.ONETOONE.10.INPUT.19
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_2.destinations:TRIGG.GROUP.MUX.1.INPUT.12,TRIGG.GROUP.MUX.4.INPUT.68,TRIGG.GROUP.MUX.5.INPUT.12,TRIGG.GROUP.MUX.11.INPUT.34,TRIGG.GROUP.ONETOONE.10.INPUT.2
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_20.destinations:TRIGG.GROUP.MUX.1.INPUT.30,TRIGG.GROUP.MUX.5.INPUT.30,TRIGG.GROUP.MUX.11.INPUT.52
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_21.destinations:TRIGG.GROUP.MUX.1.INPUT.31,TRIGG.GROUP.MUX.5.INPUT.31,TRIGG.GROUP.MUX.11.INPUT.53
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_22.destinations:TRIGG.GROUP.MUX.1.INPUT.32,TRIGG.GROUP.MUX.5.INPUT.32,TRIGG.GROUP.MUX.11.INPUT.54
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_23.destinations:TRIGG.GROUP.MUX.1.INPUT.33,TRIGG.GROUP.MUX.5.INPUT.33,TRIGG.GROUP.MUX.11.INPUT.55
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_24.destinations:TRIGG.GROUP.MUX.1.INPUT.34,TRIGG.GROUP.MUX.5.INPUT.34,TRIGG.GROUP.MUX.11.INPUT.56
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_25.destinations:TRIGG.GROUP.MUX.1.INPUT.35,TRIGG.GROUP.MUX.5.INPUT.35,TRIGG.GROUP.MUX.11.INPUT.57
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_256.destinations:TRIGG.GROUP.MUX.1.INPUT.40,TRIGG.GROUP.MUX.4.INPUT.82,TRIGG.GROUP.MUX.5.INPUT.94,TRIGG.GROUP.MUX.7.INPUT.33,TRIGG.GROUP.MUX.11.INPUT.17
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_257.destinations:TRIGG.GROUP.MUX.1.INPUT.41,TRIGG.GROUP.MUX.4.INPUT.83,TRIGG.GROUP.MUX.5.INPUT.95,TRIGG.GROUP.MUX.7.INPUT.34,TRIGG.GROUP.MUX.11.INPUT.18
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_258.destinations:TRIGG.GROUP.MUX.1.INPUT.42,TRIGG.GROUP.MUX.4.INPUT.84,TRIGG.GROUP.MUX.5.INPUT.96,TRIGG.GROUP.MUX.7.INPUT.35,TRIGG.GROUP.MUX.11.INPUT.19
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_259.destinations:TRIGG.GROUP.MUX.1.INPUT.43,TRIGG.GROUP.MUX.4.INPUT.85,TRIGG.GROUP.MUX.5.INPUT.97,TRIGG.GROUP.MUX.7.INPUT.36,TRIGG.GROUP.MUX.11.INPUT.20
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_26.destinations:TRIGG.GROUP.MUX.1.INPUT.36,TRIGG.GROUP.MUX.5.INPUT.36,TRIGG.GROUP.MUX.11.INPUT.58
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_260.destinations:TRIGG.GROUP.MUX.1.INPUT.44,TRIGG.GROUP.MUX.4.INPUT.86,TRIGG.GROUP.MUX.5.INPUT.98,TRIGG.GROUP.MUX.7.INPUT.37,TRIGG.GROUP.MUX.11.INPUT.21
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_261.destinations:TRIGG.GROUP.MUX.1.INPUT.45,TRIGG.GROUP.MUX.4.INPUT.87,TRIGG.GROUP.MUX.5.INPUT.99,TRIGG.GROUP.MUX.7.INPUT.38,TRIGG.GROUP.MUX.11.INPUT.22
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_262.destinations:TRIGG.GROUP.MUX.1.INPUT.46,TRIGG.GROUP.MUX.5.INPUT.100,TRIGG.GROUP.MUX.7.INPUT.39,TRIGG.GROUP.MUX.11.INPUT.23
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_263.destinations:TRIGG.GROUP.MUX.1.INPUT.47,TRIGG.GROUP.MUX.5.INPUT.101,TRIGG.GROUP.MUX.7.INPUT.40,TRIGG.GROUP.MUX.11.INPUT.24
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_264.destinations:TRIGG.GROUP.MUX.1.INPUT.48,TRIGG.GROUP.MUX.5.INPUT.102,TRIGG.GROUP.MUX.7.INPUT.41,TRIGG.GROUP.MUX.11.INPUT.25
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_265.destinations:TRIGG.GROUP.MUX.1.INPUT.49,TRIGG.GROUP.MUX.5.INPUT.103,TRIGG.GROUP.MUX.7.INPUT.42,TRIGG.GROUP.MUX.11.INPUT.26
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_266.destinations:TRIGG.GROUP.MUX.1.INPUT.50,TRIGG.GROUP.MUX.5.INPUT.104,TRIGG.GROUP.MUX.7.INPUT.43,TRIGG.GROUP.MUX.11.INPUT.27
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_267.destinations:TRIGG.GROUP.MUX.1.INPUT.51,TRIGG.GROUP.MUX.5.INPUT.105,TRIGG.GROUP.MUX.7.INPUT.44,TRIGG.GROUP.MUX.11.INPUT.28
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_27.destinations:TRIGG.GROUP.MUX.1.INPUT.37,TRIGG.GROUP.MUX.5.INPUT.37,TRIGG.GROUP.MUX.11.INPUT.59
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_28.destinations:TRIGG.GROUP.MUX.1.INPUT.38,TRIGG.GROUP.MUX.5.INPUT.38,TRIGG.GROUP.MUX.11.INPUT.60
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_29.destinations:TRIGG.GROUP.MUX.1.INPUT.39,TRIGG.GROUP.MUX.5.INPUT.39,TRIGG.GROUP.MUX.11.INPUT.61
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_3.destinations:TRIGG.GROUP.MUX.1.INPUT.13,TRIGG.GROUP.MUX.4.INPUT.69,TRIGG.GROUP.MUX.5.INPUT.13,TRIGG.GROUP.MUX.11.INPUT.35,TRIGG.GROUP.ONETOONE.10.INPUT.3
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_30.destinations:TRIGG.GROUP.MUX.2.INPUT.49,TRIGG.GROUP.MUX.5.INPUT.40,TRIGG.GROUP.MUX.11.INPUT.62
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_31.destinations:TRIGG.GROUP.MUX.2.INPUT.50,TRIGG.GROUP.MUX.5.INPUT.41,TRIGG.GROUP.MUX.11.INPUT.63
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_32.destinations:TRIGG.GROUP.MUX.2.INPUT.51,TRIGG.GROUP.MUX.5.INPUT.42,TRIGG.GROUP.MUX.11.INPUT.64
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_33.destinations:TRIGG.GROUP.MUX.2.INPUT.52,TRIGG.GROUP.MUX.5.INPUT.43,TRIGG.GROUP.MUX.11.INPUT.65
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_34.destinations:TRIGG.GROUP.MUX.2.INPUT.53,TRIGG.GROUP.MUX.5.INPUT.44,TRIGG.GROUP.MUX.11.INPUT.66
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_35.destinations:TRIGG.GROUP.MUX.2.INPUT.54,TRIGG.GROUP.MUX.5.INPUT.45,TRIGG.GROUP.MUX.11.INPUT.67
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_36.destinations:TRIGG.GROUP.MUX.2.INPUT.55,TRIGG.GROUP.MUX.5.INPUT.46,TRIGG.GROUP.MUX.11.INPUT.68
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_37.destinations:TRIGG.GROUP.MUX.2.INPUT.56,TRIGG.GROUP.MUX.5.INPUT.47,TRIGG.GROUP.MUX.11.INPUT.69
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_38.destinations:TRIGG.GROUP.MUX.2.INPUT.57,TRIGG.GROUP.MUX.5.INPUT.48,TRIGG.GROUP.MUX.11.INPUT.70
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_39.destinations:TRIGG.GROUP.MUX.2.INPUT.58,TRIGG.GROUP.MUX.5.INPUT.49,TRIGG.GROUP.MUX.11.INPUT.71
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_4.destinations:TRIGG.GROUP.MUX.1.INPUT.14,TRIGG.GROUP.MUX.4.INPUT.70,TRIGG.GROUP.MUX.5.INPUT.14,TRIGG.GROUP.MUX.11.INPUT.36,TRIGG.GROUP.ONETOONE.10.INPUT.4
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_40.destinations:TRIGG.GROUP.MUX.2.INPUT.59,TRIGG.GROUP.MUX.5.INPUT.50,TRIGG.GROUP.MUX.11.INPUT.72
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_41.destinations:TRIGG.GROUP.MUX.2.INPUT.60,TRIGG.GROUP.MUX.5.INPUT.51,TRIGG.GROUP.MUX.11.INPUT.73
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_42.destinations:TRIGG.GROUP.MUX.2.INPUT.61,TRIGG.GROUP.MUX.5.INPUT.52,TRIGG.GROUP.MUX.11.INPUT.74
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_43.destinations:TRIGG.GROUP.MUX.2.INPUT.62,TRIGG.GROUP.MUX.5.INPUT.53,TRIGG.GROUP.MUX.11.INPUT.75
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_44.destinations:TRIGG.GROUP.MUX.2.INPUT.63,TRIGG.GROUP.MUX.5.INPUT.54,TRIGG.GROUP.MUX.11.INPUT.76
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_45.destinations:TRIGG.GROUP.MUX.2.INPUT.64,TRIGG.GROUP.MUX.5.INPUT.55,TRIGG.GROUP.MUX.11.INPUT.77
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_46.destinations:TRIGG.GROUP.MUX.2.INPUT.65,TRIGG.GROUP.MUX.5.INPUT.56,TRIGG.GROUP.MUX.11.INPUT.78
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_47.destinations:TRIGG.GROUP.MUX.2.INPUT.66,TRIGG.GROUP.MUX.5.INPUT.57,TRIGG.GROUP.MUX.11.INPUT.79
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_48.destinations:TRIGG.GROUP.MUX.2.INPUT.67,TRIGG.GROUP.MUX.5.INPUT.58,TRIGG.GROUP.MUX.11.INPUT.80
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_49.destinations:TRIGG.GROUP.MUX.2.INPUT.68,TRIGG.GROUP.MUX.5.INPUT.59,TRIGG.GROUP.MUX.11.INPUT.81
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_5.destinations:TRIGG.GROUP.MUX.1.INPUT.15,TRIGG.GROUP.MUX.4.INPUT.71,TRIGG.GROUP.MUX.5.INPUT.15,TRIGG.GROUP.MUX.11.INPUT.37,TRIGG.GROUP.ONETOONE.10.INPUT.5
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_50.destinations:TRIGG.GROUP.MUX.2.INPUT.69,TRIGG.GROUP.MUX.5.INPUT.60,TRIGG.GROUP.MUX.11.INPUT.82
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_51.destinations:TRIGG.GROUP.MUX.2.INPUT.70,TRIGG.GROUP.MUX.5.INPUT.61,TRIGG.GROUP.MUX.11.INPUT.83
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_512.destinations:TRIGG.GROUP.MUX.1.INPUT.52,TRIGG.GROUP.MUX.4.INPUT.88,TRIGG.GROUP.MUX.5.INPUT.106,TRIGG.GROUP.MUX.7.INPUT.45,TRIGG.GROUP.MUX.11.INPUT.1
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_513.destinations:TRIGG.GROUP.MUX.1.INPUT.53,TRIGG.GROUP.MUX.4.INPUT.89,TRIGG.GROUP.MUX.5.INPUT.107,TRIGG.GROUP.MUX.7.INPUT.46,TRIGG.GROUP.MUX.11.INPUT.2
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_514.destinations:TRIGG.GROUP.MUX.1.INPUT.54,TRIGG.GROUP.MUX.4.INPUT.90,TRIGG.GROUP.MUX.5.INPUT.108,TRIGG.GROUP.MUX.7.INPUT.47,TRIGG.GROUP.MUX.11.INPUT.3
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_515.destinations:TRIGG.GROUP.MUX.1.INPUT.55,TRIGG.GROUP.MUX.4.INPUT.91,TRIGG.GROUP.MUX.5.INPUT.109,TRIGG.GROUP.MUX.7.INPUT.48,TRIGG.GROUP.MUX.11.INPUT.4
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_516.destinations:TRIGG.GROUP.MUX.1.INPUT.56,TRIGG.GROUP.MUX.4.INPUT.92,TRIGG.GROUP.MUX.5.INPUT.110,TRIGG.GROUP.MUX.7.INPUT.49,TRIGG.GROUP.MUX.11.INPUT.5
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_517.destinations:TRIGG.GROUP.MUX.1.INPUT.57,TRIGG.GROUP.MUX.4.INPUT.93,TRIGG.GROUP.MUX.5.INPUT.111,TRIGG.GROUP.MUX.7.INPUT.50,TRIGG.GROUP.MUX.11.INPUT.6
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_518.destinations:TRIGG.GROUP.MUX.1.INPUT.58,TRIGG.GROUP.MUX.4.INPUT.94,TRIGG.GROUP.MUX.5.INPUT.112,TRIGG.GROUP.MUX.7.INPUT.51,TRIGG.GROUP.MUX.11.INPUT.7
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_519.destinations:TRIGG.GROUP.MUX.1.INPUT.59,TRIGG.GROUP.MUX.5.INPUT.113,TRIGG.GROUP.MUX.7.INPUT.52,TRIGG.GROUP.MUX.11.INPUT.8
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_52.destinations:TRIGG.GROUP.MUX.2.INPUT.71,TRIGG.GROUP.MUX.5.INPUT.62,TRIGG.GROUP.MUX.11.INPUT.84
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_520.destinations:TRIGG.GROUP.MUX.1.INPUT.60,TRIGG.GROUP.MUX.5.INPUT.114,TRIGG.GROUP.MUX.7.INPUT.53,TRIGG.GROUP.MUX.11.INPUT.9
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_521.destinations:TRIGG.GROUP.MUX.1.INPUT.61,TRIGG.GROUP.MUX.5.INPUT.115,TRIGG.GROUP.MUX.7.INPUT.54,TRIGG.GROUP.MUX.11.INPUT.10
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_522.destinations:TRIGG.GROUP.MUX.1.INPUT.62,TRIGG.GROUP.MUX.5.INPUT.116,TRIGG.GROUP.MUX.7.INPUT.55,TRIGG.GROUP.MUX.11.INPUT.11
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_523.destinations:TRIGG.GROUP.MUX.1.INPUT.63,TRIGG.GROUP.MUX.5.INPUT.117,TRIGG.GROUP.MUX.7.INPUT.56,TRIGG.GROUP.MUX.11.INPUT.12
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_524.destinations:TRIGG.GROUP.MUX.1.INPUT.64,TRIGG.GROUP.MUX.5.INPUT.118,TRIGG.GROUP.MUX.7.INPUT.57,TRIGG.GROUP.MUX.11.INPUT.13
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_53.destinations:TRIGG.GROUP.MUX.2.INPUT.72,TRIGG.GROUP.MUX.5.INPUT.63,TRIGG.GROUP.MUX.11.INPUT.85
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_54.destinations:TRIGG.GROUP.MUX.2.INPUT.73,TRIGG.GROUP.MUX.5.INPUT.64,TRIGG.GROUP.MUX.11.INPUT.86
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_55.destinations:TRIGG.GROUP.MUX.2.INPUT.74,TRIGG.GROUP.MUX.5.INPUT.65,TRIGG.GROUP.MUX.11.INPUT.87
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_56.destinations:TRIGG.GROUP.MUX.2.INPUT.75,TRIGG.GROUP.MUX.5.INPUT.66,TRIGG.GROUP.MUX.11.INPUT.88
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_57.destinations:TRIGG.GROUP.MUX.2.INPUT.76,TRIGG.GROUP.MUX.5.INPUT.67,TRIGG.GROUP.MUX.11.INPUT.89
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_58.destinations:TRIGG.GROUP.MUX.2.INPUT.77,TRIGG.GROUP.MUX.5.INPUT.68,TRIGG.GROUP.MUX.11.INPUT.90
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_59.destinations:TRIGG.GROUP.MUX.2.INPUT.78,TRIGG.GROUP.MUX.5.INPUT.69,TRIGG.GROUP.MUX.11.INPUT.91
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_6.destinations:TRIGG.GROUP.MUX.1.INPUT.16,TRIGG.GROUP.MUX.4.INPUT.72,TRIGG.GROUP.MUX.5.INPUT.16,TRIGG.GROUP.MUX.11.INPUT.38,TRIGG.GROUP.ONETOONE.10.INPUT.6
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_60.destinations:TRIGG.GROUP.MUX.2.INPUT.79,TRIGG.GROUP.MUX.5.INPUT.70,TRIGG.GROUP.MUX.11.INPUT.92
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_61.destinations:TRIGG.GROUP.MUX.2.INPUT.80,TRIGG.GROUP.MUX.5.INPUT.71,TRIGG.GROUP.MUX.11.INPUT.93
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_62.destinations:TRIGG.GROUP.MUX.2.INPUT.81,TRIGG.GROUP.MUX.5.INPUT.72,TRIGG.GROUP.MUX.11.INPUT.94
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_63.destinations:TRIGG.GROUP.MUX.2.INPUT.82,TRIGG.GROUP.MUX.5.INPUT.73,TRIGG.GROUP.MUX.11.INPUT.95
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_64.destinations:TRIGG.GROUP.MUX.2.INPUT.83,TRIGG.GROUP.MUX.5.INPUT.74,TRIGG.GROUP.MUX.11.INPUT.96
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_65.destinations:TRIGG.GROUP.MUX.2.INPUT.84,TRIGG.GROUP.MUX.5.INPUT.75,TRIGG.GROUP.MUX.11.INPUT.97
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_66.destinations:TRIGG.GROUP.MUX.2.INPUT.85,TRIGG.GROUP.MUX.5.INPUT.76,TRIGG.GROUP.MUX.11.INPUT.98
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_67.destinations:TRIGG.GROUP.MUX.2.INPUT.86,TRIGG.GROUP.MUX.5.INPUT.77,TRIGG.GROUP.MUX.11.INPUT.99
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_68.destinations:TRIGG.GROUP.MUX.2.INPUT.87,TRIGG.GROUP.MUX.5.INPUT.78,TRIGG.GROUP.MUX.11.INPUT.100
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_69.destinations:TRIGG.GROUP.MUX.2.INPUT.88,TRIGG.GROUP.MUX.5.INPUT.79,TRIGG.GROUP.MUX.11.INPUT.101
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_7.destinations:TRIGG.GROUP.MUX.1.INPUT.17,TRIGG.GROUP.MUX.4.INPUT.73,TRIGG.GROUP.MUX.5.INPUT.17,TRIGG.GROUP.MUX.11.INPUT.39,TRIGG.GROUP.ONETOONE.10.INPUT.7
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_70.destinations:TRIGG.GROUP.MUX.2.INPUT.89,TRIGG.GROUP.MUX.5.INPUT.80,TRIGG.GROUP.MUX.11.INPUT.102
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_71.destinations:TRIGG.GROUP.MUX.2.INPUT.90,TRIGG.GROUP.MUX.5.INPUT.81,TRIGG.GROUP.MUX.11.INPUT.103
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_72.destinations:TRIGG.GROUP.MUX.2.INPUT.91,TRIGG.GROUP.MUX.5.INPUT.82,TRIGG.GROUP.MUX.11.INPUT.104
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_73.destinations:TRIGG.GROUP.MUX.2.INPUT.92,TRIGG.GROUP.MUX.5.INPUT.83,TRIGG.GROUP.MUX.11.INPUT.105
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_74.destinations:TRIGG.GROUP.MUX.2.INPUT.93,TRIGG.GROUP.MUX.5.INPUT.84,TRIGG.GROUP.MUX.11.INPUT.106
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_75.destinations:TRIGG.GROUP.MUX.2.INPUT.94,TRIGG.GROUP.MUX.5.INPUT.85,TRIGG.GROUP.MUX.11.INPUT.107
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_76.destinations:TRIGG.GROUP.MUX.2.INPUT.95,TRIGG.GROUP.MUX.5.INPUT.86,TRIGG.GROUP.MUX.11.INPUT.108
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_77.destinations:TRIGG.GROUP.MUX.2.INPUT.96,TRIGG.GROUP.MUX.5.INPUT.87,TRIGG.GROUP.MUX.11.INPUT.109
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_78.destinations:TRIGG.GROUP.MUX.2.INPUT.97,TRIGG.GROUP.MUX.5.INPUT.88,TRIGG.GROUP.MUX.11.INPUT.110
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_79.destinations:TRIGG.GROUP.MUX.2.INPUT.98,TRIGG.GROUP.MUX.5.INPUT.89,TRIGG.GROUP.MUX.11.INPUT.111
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_8.destinations:TRIGG.GROUP.MUX.1.INPUT.18,TRIGG.GROUP.MUX.4.INPUT.74,TRIGG.GROUP.MUX.5.INPUT.18,TRIGG.GROUP.MUX.11.INPUT.40,TRIGG.GROUP.ONETOONE.10.INPUT.8
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_80.destinations:TRIGG.GROUP.MUX.2.INPUT.99,TRIGG.GROUP.MUX.5.INPUT.90,TRIGG.GROUP.MUX.11.INPUT.112
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_81.destinations:TRIGG.GROUP.MUX.2.INPUT.100,TRIGG.GROUP.MUX.5.INPUT.91,TRIGG.GROUP.MUX.11.INPUT.113
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_82.destinations:TRIGG.GROUP.MUX.2.INPUT.101,TRIGG.GROUP.MUX.5.INPUT.92,TRIGG.GROUP.MUX.11.INPUT.114
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_83.destinations:TRIGG.GROUP.MUX.2.INPUT.102,TRIGG.GROUP.MUX.5.INPUT.93,TRIGG.GROUP.MUX.11.INPUT.115
TRIGG.SIGNAL.TCPWM_1_TR_OUT0_9.destinations:TRIGG.GROUP.MUX.1.INPUT.19,TRIGG.GROUP.MUX.4.INPUT.75,TRIGG.GROUP.MUX.5.INPUT.19,TRIGG.GROUP.MUX.11.INPUT.41,TRIGG.GROUP.ONETOONE.10.INPUT.9
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_0.destinations:TRIGG.GROUP.MUX.6.INPUT.1,TRIGG.GROUP.MUX.12.INPUT.83,TRIGG.GROUP.ONETOONE.7.INPUT.4
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_1.destinations:TRIGG.GROUP.MUX.6.INPUT.2,TRIGG.GROUP.MUX.12.INPUT.84,TRIGG.GROUP.ONETOONE.7.INPUT.5
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_10.destinations:TRIGG.GROUP.MUX.6.INPUT.11,TRIGG.GROUP.MUX.12.INPUT.93,TRIGG.GROUP.ONETOONE.7.INPUT.14
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_11.destinations:TRIGG.GROUP.MUX.6.INPUT.12,TRIGG.GROUP.MUX.12.INPUT.94,TRIGG.GROUP.ONETOONE.7.INPUT.15
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_12.destinations:TRIGG.GROUP.MUX.6.INPUT.13,TRIGG.GROUP.MUX.12.INPUT.95,TRIGG.GROUP.ONETOONE.7.INPUT.16
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_13.destinations:TRIGG.GROUP.MUX.6.INPUT.14,TRIGG.GROUP.MUX.12.INPUT.96,TRIGG.GROUP.ONETOONE.7.INPUT.17
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_14.destinations:TRIGG.GROUP.MUX.6.INPUT.15,TRIGG.GROUP.MUX.12.INPUT.97,TRIGG.GROUP.ONETOONE.7.INPUT.18
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_15.destinations:TRIGG.GROUP.MUX.6.INPUT.16,TRIGG.GROUP.MUX.12.INPUT.98,TRIGG.GROUP.ONETOONE.7.INPUT.19
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_16.destinations:TRIGG.GROUP.MUX.12.INPUT.99,TRIGG.GROUP.ONETOONE.7.INPUT.20
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_17.destinations:TRIGG.GROUP.MUX.12.INPUT.100,TRIGG.GROUP.ONETOONE.7.INPUT.21
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_18.destinations:TRIGG.GROUP.MUX.12.INPUT.101,TRIGG.GROUP.ONETOONE.7.INPUT.22
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_19.destinations:TRIGG.GROUP.MUX.12.INPUT.102,TRIGG.GROUP.ONETOONE.7.INPUT.23
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_2.destinations:TRIGG.GROUP.MUX.6.INPUT.3,TRIGG.GROUP.MUX.12.INPUT.85,TRIGG.GROUP.ONETOONE.7.INPUT.6
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_20.destinations:TRIGG.GROUP.MUX.12.INPUT.103,TRIGG.GROUP.ONETOONE.7.INPUT.24
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_21.destinations:TRIGG.GROUP.MUX.12.INPUT.104,TRIGG.GROUP.ONETOONE.7.INPUT.25
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_22.destinations:TRIGG.GROUP.MUX.12.INPUT.105,TRIGG.GROUP.ONETOONE.7.INPUT.26
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_23.destinations:TRIGG.GROUP.MUX.12.INPUT.106,TRIGG.GROUP.ONETOONE.7.INPUT.27
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_24.destinations:TRIGG.GROUP.MUX.12.INPUT.107,TRIGG.GROUP.ONETOONE.7.INPUT.28
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_25.destinations:TRIGG.GROUP.MUX.12.INPUT.108,TRIGG.GROUP.ONETOONE.7.INPUT.29
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_256.destinations:TRIGG.GROUP.MUX.12.INPUT.167,TRIGG.GROUP.ONETOONE.7.INPUT.0
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_257.destinations:TRIGG.GROUP.MUX.12.INPUT.168,TRIGG.GROUP.ONETOONE.7.INPUT.32
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_258.destinations:TRIGG.GROUP.MUX.12.INPUT.169,TRIGG.GROUP.ONETOONE.7.INPUT.64
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_259.destinations:TRIGG.GROUP.MUX.12.INPUT.170,TRIGG.GROUP.ONETOONE.7.INPUT.1
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_26.destinations:TRIGG.GROUP.MUX.12.INPUT.109,TRIGG.GROUP.ONETOONE.7.INPUT.30
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_260.destinations:TRIGG.GROUP.MUX.12.INPUT.171,TRIGG.GROUP.ONETOONE.7.INPUT.33
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_261.destinations:TRIGG.GROUP.MUX.12.INPUT.172,TRIGG.GROUP.ONETOONE.7.INPUT.65
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_262.destinations:TRIGG.GROUP.MUX.12.INPUT.173,TRIGG.GROUP.ONETOONE.7.INPUT.2
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_263.destinations:TRIGG.GROUP.MUX.12.INPUT.174,TRIGG.GROUP.ONETOONE.7.INPUT.34
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_264.destinations:TRIGG.GROUP.MUX.12.INPUT.175,TRIGG.GROUP.ONETOONE.7.INPUT.66
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_265.destinations:TRIGG.GROUP.MUX.12.INPUT.176,TRIGG.GROUP.ONETOONE.7.INPUT.3
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_266.destinations:TRIGG.GROUP.MUX.12.INPUT.177,TRIGG.GROUP.ONETOONE.7.INPUT.35
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_267.destinations:TRIGG.GROUP.MUX.12.INPUT.178,TRIGG.GROUP.ONETOONE.7.INPUT.67
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_27.destinations:TRIGG.GROUP.MUX.12.INPUT.110,TRIGG.GROUP.ONETOONE.7.INPUT.31
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_28.destinations:TRIGG.GROUP.MUX.12.INPUT.111,TRIGG.GROUP.ONETOONE.7.INPUT.36
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_29.destinations:TRIGG.GROUP.MUX.12.INPUT.112,TRIGG.GROUP.ONETOONE.7.INPUT.37
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_3.destinations:TRIGG.GROUP.MUX.6.INPUT.4,TRIGG.GROUP.MUX.12.INPUT.86,TRIGG.GROUP.ONETOONE.7.INPUT.7
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_30.destinations:TRIGG.GROUP.MUX.12.INPUT.113,TRIGG.GROUP.ONETOONE.7.INPUT.38
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_31.destinations:TRIGG.GROUP.MUX.12.INPUT.114,TRIGG.GROUP.ONETOONE.7.INPUT.39
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_32.destinations:TRIGG.GROUP.MUX.12.INPUT.115,TRIGG.GROUP.ONETOONE.7.INPUT.40
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_33.destinations:TRIGG.GROUP.MUX.12.INPUT.116,TRIGG.GROUP.ONETOONE.7.INPUT.41
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_34.destinations:TRIGG.GROUP.MUX.12.INPUT.117,TRIGG.GROUP.ONETOONE.7.INPUT.42
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_35.destinations:TRIGG.GROUP.MUX.12.INPUT.118,TRIGG.GROUP.ONETOONE.7.INPUT.43
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_36.destinations:TRIGG.GROUP.MUX.12.INPUT.119,TRIGG.GROUP.ONETOONE.7.INPUT.44
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_37.destinations:TRIGG.GROUP.MUX.12.INPUT.120,TRIGG.GROUP.ONETOONE.7.INPUT.45
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_38.destinations:TRIGG.GROUP.MUX.12.INPUT.121,TRIGG.GROUP.ONETOONE.7.INPUT.46
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_39.destinations:TRIGG.GROUP.MUX.12.INPUT.122,TRIGG.GROUP.ONETOONE.7.INPUT.47
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_4.destinations:TRIGG.GROUP.MUX.6.INPUT.5,TRIGG.GROUP.MUX.12.INPUT.87,TRIGG.GROUP.ONETOONE.7.INPUT.8
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_40.destinations:TRIGG.GROUP.MUX.12.INPUT.123,TRIGG.GROUP.ONETOONE.7.INPUT.48
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_41.destinations:TRIGG.GROUP.MUX.12.INPUT.124,TRIGG.GROUP.ONETOONE.7.INPUT.49
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_42.destinations:TRIGG.GROUP.MUX.12.INPUT.125,TRIGG.GROUP.ONETOONE.7.INPUT.50
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_43.destinations:TRIGG.GROUP.MUX.12.INPUT.126,TRIGG.GROUP.ONETOONE.7.INPUT.51
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_44.destinations:TRIGG.GROUP.MUX.12.INPUT.127,TRIGG.GROUP.ONETOONE.7.INPUT.52
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_45.destinations:TRIGG.GROUP.MUX.12.INPUT.128,TRIGG.GROUP.ONETOONE.7.INPUT.53
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_46.destinations:TRIGG.GROUP.MUX.12.INPUT.129,TRIGG.GROUP.ONETOONE.7.INPUT.54
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_47.destinations:TRIGG.GROUP.MUX.12.INPUT.130,TRIGG.GROUP.ONETOONE.7.INPUT.55
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_48.destinations:TRIGG.GROUP.MUX.12.INPUT.131,TRIGG.GROUP.ONETOONE.7.INPUT.56
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_49.destinations:TRIGG.GROUP.MUX.12.INPUT.132,TRIGG.GROUP.ONETOONE.7.INPUT.57
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_5.destinations:TRIGG.GROUP.MUX.6.INPUT.6,TRIGG.GROUP.MUX.12.INPUT.88,TRIGG.GROUP.ONETOONE.7.INPUT.9
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_50.destinations:TRIGG.GROUP.MUX.12.INPUT.133,TRIGG.GROUP.ONETOONE.7.INPUT.58
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_51.destinations:TRIGG.GROUP.MUX.12.INPUT.134,TRIGG.GROUP.ONETOONE.7.INPUT.59
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_512.destinations:TRIGG.GROUP.MUX.12.INPUT.179
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_513.destinations:TRIGG.GROUP.MUX.12.INPUT.180
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_514.destinations:TRIGG.GROUP.MUX.12.INPUT.181
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_515.destinations:TRIGG.GROUP.MUX.12.INPUT.182
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_516.destinations:TRIGG.GROUP.MUX.12.INPUT.183
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_517.destinations:TRIGG.GROUP.MUX.12.INPUT.184
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_518.destinations:TRIGG.GROUP.MUX.12.INPUT.185
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_519.destinations:TRIGG.GROUP.MUX.12.INPUT.186
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_52.destinations:TRIGG.GROUP.MUX.12.INPUT.135,TRIGG.GROUP.ONETOONE.7.INPUT.60
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_520.destinations:TRIGG.GROUP.MUX.12.INPUT.187
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_521.destinations:TRIGG.GROUP.MUX.12.INPUT.188
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_522.destinations:TRIGG.GROUP.MUX.12.INPUT.189
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_523.destinations:TRIGG.GROUP.MUX.12.INPUT.190
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_524.destinations:TRIGG.GROUP.MUX.12.INPUT.191
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_53.destinations:TRIGG.GROUP.MUX.12.INPUT.136,TRIGG.GROUP.ONETOONE.7.INPUT.61
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_54.destinations:TRIGG.GROUP.MUX.12.INPUT.137,TRIGG.GROUP.ONETOONE.7.INPUT.62
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_55.destinations:TRIGG.GROUP.MUX.12.INPUT.138,TRIGG.GROUP.ONETOONE.7.INPUT.63
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_56.destinations:TRIGG.GROUP.MUX.12.INPUT.139,TRIGG.GROUP.ONETOONE.7.INPUT.68
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_57.destinations:TRIGG.GROUP.MUX.12.INPUT.140,TRIGG.GROUP.ONETOONE.7.INPUT.69
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_58.destinations:TRIGG.GROUP.MUX.12.INPUT.141,TRIGG.GROUP.ONETOONE.7.INPUT.70
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_59.destinations:TRIGG.GROUP.MUX.12.INPUT.142,TRIGG.GROUP.ONETOONE.7.INPUT.71
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_6.destinations:TRIGG.GROUP.MUX.6.INPUT.7,TRIGG.GROUP.MUX.12.INPUT.89,TRIGG.GROUP.ONETOONE.7.INPUT.10
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_60.destinations:TRIGG.GROUP.MUX.12.INPUT.143,TRIGG.GROUP.ONETOONE.7.INPUT.72
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_61.destinations:TRIGG.GROUP.MUX.12.INPUT.144,TRIGG.GROUP.ONETOONE.7.INPUT.73
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_62.destinations:TRIGG.GROUP.MUX.12.INPUT.145,TRIGG.GROUP.ONETOONE.7.INPUT.74
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_63.destinations:TRIGG.GROUP.MUX.12.INPUT.146,TRIGG.GROUP.ONETOONE.7.INPUT.75
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_64.destinations:TRIGG.GROUP.MUX.12.INPUT.147,TRIGG.GROUP.ONETOONE.7.INPUT.76
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_65.destinations:TRIGG.GROUP.MUX.12.INPUT.148,TRIGG.GROUP.ONETOONE.7.INPUT.77
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_66.destinations:TRIGG.GROUP.MUX.12.INPUT.149,TRIGG.GROUP.ONETOONE.7.INPUT.78
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_67.destinations:TRIGG.GROUP.MUX.12.INPUT.150,TRIGG.GROUP.ONETOONE.7.INPUT.79
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_68.destinations:TRIGG.GROUP.MUX.12.INPUT.151,TRIGG.GROUP.ONETOONE.7.INPUT.80
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_69.destinations:TRIGG.GROUP.MUX.12.INPUT.152,TRIGG.GROUP.ONETOONE.7.INPUT.81
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_7.destinations:TRIGG.GROUP.MUX.6.INPUT.8,TRIGG.GROUP.MUX.12.INPUT.90,TRIGG.GROUP.ONETOONE.7.INPUT.11
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_70.destinations:TRIGG.GROUP.MUX.12.INPUT.153,TRIGG.GROUP.ONETOONE.7.INPUT.82
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_71.destinations:TRIGG.GROUP.MUX.12.INPUT.154,TRIGG.GROUP.ONETOONE.7.INPUT.83
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_72.destinations:TRIGG.GROUP.MUX.12.INPUT.155,TRIGG.GROUP.ONETOONE.7.INPUT.84
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_73.destinations:TRIGG.GROUP.MUX.12.INPUT.156,TRIGG.GROUP.ONETOONE.7.INPUT.85
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_74.destinations:TRIGG.GROUP.MUX.12.INPUT.157,TRIGG.GROUP.ONETOONE.7.INPUT.86
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_75.destinations:TRIGG.GROUP.MUX.12.INPUT.158,TRIGG.GROUP.ONETOONE.7.INPUT.87
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_76.destinations:TRIGG.GROUP.MUX.12.INPUT.159,TRIGG.GROUP.ONETOONE.7.INPUT.88
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_77.destinations:TRIGG.GROUP.MUX.12.INPUT.160,TRIGG.GROUP.ONETOONE.7.INPUT.89
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_78.destinations:TRIGG.GROUP.MUX.12.INPUT.161,TRIGG.GROUP.ONETOONE.7.INPUT.90
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_79.destinations:TRIGG.GROUP.MUX.12.INPUT.162,TRIGG.GROUP.ONETOONE.7.INPUT.91
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_8.destinations:TRIGG.GROUP.MUX.6.INPUT.9,TRIGG.GROUP.MUX.12.INPUT.91,TRIGG.GROUP.ONETOONE.7.INPUT.12
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_80.destinations:TRIGG.GROUP.MUX.12.INPUT.163,TRIGG.GROUP.ONETOONE.7.INPUT.92
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_81.destinations:TRIGG.GROUP.MUX.12.INPUT.164,TRIGG.GROUP.ONETOONE.7.INPUT.93
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_82.destinations:TRIGG.GROUP.MUX.12.INPUT.165,TRIGG.GROUP.ONETOONE.7.INPUT.94
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_83.destinations:TRIGG.GROUP.MUX.12.INPUT.166,TRIGG.GROUP.ONETOONE.7.INPUT.95
TRIGG.SIGNAL.TCPWM_1_TR_OUT1_9.destinations:TRIGG.GROUP.MUX.6.INPUT.10,TRIGG.GROUP.MUX.12.INPUT.92,TRIGG.GROUP.ONETOONE.7.INPUT.13
TRIGG.SIGNAL.TR_GROUP_10_OUTPUT_0.destinations:TRIGG.GROUP.MUX.9.INPUT.1
TRIGG.SIGNAL.TR_GROUP_10_OUTPUT_1.destinations:TRIGG.GROUP.MUX.9.INPUT.2
TRIGG.SIGNAL.TR_GROUP_10_OUTPUT_2.destinations:TRIGG.GROUP.MUX.9.INPUT.3
TRIGG.SIGNAL.TR_GROUP_10_OUTPUT_3.destinations:TRIGG.GROUP.MUX.9.INPUT.4
TRIGG.SIGNAL.TR_GROUP_10_OUTPUT_4.destinations:TRIGG.GROUP.MUX.9.INPUT.5
TRIGG.SIGNAL.TR_GROUP_11_OUTPUT_0.destinations:TRIGG.GROUP.MUX.9.INPUT.6
TRIGG.SIGNAL.TR_GROUP_11_OUTPUT_1.destinations:TRIGG.GROUP.MUX.9.INPUT.7
TRIGG.SIGNAL.TR_GROUP_11_OUTPUT_2.destinations:TRIGG.GROUP.MUX.9.INPUT.8
TRIGG.SIGNAL.TR_GROUP_11_OUTPUT_3.destinations:TRIGG.GROUP.MUX.9.INPUT.9
TRIGG.SIGNAL.TR_GROUP_11_OUTPUT_4.destinations:TRIGG.GROUP.MUX.9.INPUT.10
TRIGG.SIGNAL.TR_GROUP_12_OUTPUT_0.destinations:TRIGG.GROUP.MUX.9.INPUT.11
TRIGG.SIGNAL.TR_GROUP_12_OUTPUT_1.destinations:TRIGG.GROUP.MUX.9.INPUT.12
TRIGG.SIGNAL.TR_GROUP_12_OUTPUT_2.destinations:TRIGG.GROUP.MUX.9.INPUT.13
TRIGG.SIGNAL.TR_GROUP_12_OUTPUT_3.destinations:TRIGG.GROUP.MUX.9.INPUT.14
TRIGG.SIGNAL.TR_GROUP_12_OUTPUT_4.destinations:TRIGG.GROUP.MUX.9.INPUT.15
TRIGG.SIGNAL.TR_GROUP_9_INPUT_1.source:TRIGG.GROUP.MUX.10.OUTPUT.0
TRIGG.SIGNAL.TR_GROUP_9_INPUT_10.source:TRIGG.GROUP.MUX.11.OUTPUT.4
TRIGG.SIGNAL.TR_GROUP_9_INPUT_11.source:TRIGG.GROUP.MUX.12.OUTPUT.0
TRIGG.SIGNAL.TR_GROUP_9_INPUT_12.source:TRIGG.GROUP.MUX.12.OUTPUT.1
TRIGG.SIGNAL.TR_GROUP_9_INPUT_13.source:TRIGG.GROUP.MUX.12.OUTPUT.2
TRIGG.SIGNAL.TR_GROUP_9_INPUT_14.source:TRIGG.GROUP.MUX.12.OUTPUT.3
TRIGG.SIGNAL.TR_GROUP_9_INPUT_15.source:TRIGG.GROUP.MUX.12.OUTPUT.4
TRIGG.SIGNAL.TR_GROUP_9_INPUT_2.source:TRIGG.GROUP.MUX.10.OUTPUT.1
TRIGG.SIGNAL.TR_GROUP_9_INPUT_3.source:TRIGG.GROUP.MUX.10.OUTPUT.2
TRIGG.SIGNAL.TR_GROUP_9_INPUT_4.source:TRIGG.GROUP.MUX.10.OUTPUT.3
TRIGG.SIGNAL.TR_GROUP_9_INPUT_5.source:TRIGG.GROUP.MUX.10.OUTPUT.4
TRIGG.SIGNAL.TR_GROUP_9_INPUT_6.source:TRIGG.GROUP.MUX.11.OUTPUT.0
TRIGG.SIGNAL.TR_GROUP_9_INPUT_7.source:TRIGG.GROUP.MUX.11.OUTPUT.1
TRIGG.SIGNAL.TR_GROUP_9_INPUT_8.source:TRIGG.GROUP.MUX.11.OUTPUT.2
TRIGG.SIGNAL.TR_GROUP_9_INPUT_9.source:TRIGG.GROUP.MUX.11.OUTPUT.3
