<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v<br>
/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 11 20:26:42 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>sipeed_tang_mega_138k_pro</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 203.660MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 203.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.38s, Elapsed time = 0h 0m 0.38s, Peak memory usage = 203.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 204.160MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 204.660MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.077s, Elapsed time = 0h 0m 0.077s, Peak memory usage = 204.785MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.083s, Elapsed time = 0h 0m 0.083s, Peak memory usage = 204.785MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.043s, Elapsed time = 0h 0m 0.043s, Peak memory usage = 204.910MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 204.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.233s, Elapsed time = 0h 0m 0.233s, Peak memory usage = 204.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.334s, Elapsed time = 0h 0m 0.334s, Peak memory usage = 204.910MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 32s, Elapsed time = 0h 0m 32s, Peak memory usage = 229.430MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.979s, Elapsed time = 0h 0m 0.979s, Peak memory usage = 229.430MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 229.430MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 40s, Elapsed time = 0h 0m 40s, Peak memory usage = 229.430MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>80</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>80</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>59</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>4019</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>242</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>3771</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>6539</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>658</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2032</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3849</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>996</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>996</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>33</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>38</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspODDR</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU27X18</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>82</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>7771(6577 LUT, 996 ALU, 33 RAM16) / 138240</td>
<td>6%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>4019 / 139140</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>4019 / 139140</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>82 / 340</td>
<td>25%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk50</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk50_ibuf/I </td>
</tr>
<tr>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>PLL/CLKOUT0 </td>
</tr>
<tr>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.3</td>
<td>0.000</td>
<td>15.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>PLL/CLKOUT1 </td>
</tr>
<tr>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>PLL/CLKOUT3 </td>
</tr>
<tr>
<td>PLL/CLKOUT4.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>5.000</td>
<td>0.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>PLL/CLKOUT4 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50</td>
<td>50.0(MHz)</td>
<td>404.9(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>50.0(MHz)</td>
<td>99.8(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>33.3(MHz)</td>
<td>220.0(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>PLL/CLKOUT3.default_gen_clk</td>
<td>100.0(MHz)</td>
<td>379.5(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_full_rate_phy_rddata_en_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>2.236</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>2.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>2.286</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>2.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>2.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>2.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>2.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>2.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>2.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>2.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/COUT</td>
</tr>
<tr>
<td>2.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/CIN</td>
</tr>
<tr>
<td>2.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/COUT</td>
</tr>
<tr>
<td>2.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/CIN</td>
</tr>
<tr>
<td>2.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/COUT</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/CIN</td>
</tr>
<tr>
<td>2.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/COUT</td>
</tr>
<tr>
<td>2.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/CIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/COUT</td>
</tr>
<tr>
<td>2.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/CIN</td>
</tr>
<tr>
<td>2.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/COUT</td>
</tr>
<tr>
<td>2.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/CIN</td>
</tr>
<tr>
<td>2.786</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/COUT</td>
</tr>
<tr>
<td>2.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_14_s/CIN</td>
</tr>
<tr>
<td>2.836</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_14_s/COUT</td>
</tr>
<tr>
<td>2.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_15_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_15_s/SUM</td>
</tr>
<tr>
<td>3.286</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>builder_csr_bankarray_sel_s5/I0</td>
</tr>
<tr>
<td>3.865</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>builder_csr_bankarray_sel_s5/F</td>
</tr>
<tr>
<td>4.071</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n23283_s3/I1</td>
</tr>
<tr>
<td>4.638</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>n23283_s3/F</td>
</tr>
<tr>
<td>4.845</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n23283_s4/I0</td>
</tr>
<tr>
<td>5.423</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>n23283_s4/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s4/I2</td>
</tr>
<tr>
<td>6.137</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s4/F</td>
</tr>
<tr>
<td>6.343</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s3/I1</td>
</tr>
<tr>
<td>6.911</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_rddata_en_s0/I0</td>
</tr>
<tr>
<td>7.696</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_rddata_en_s0/F</td>
</tr>
<tr>
<td>7.902</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_rddata_en_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>10.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_rddata_en_0_s0/CLK</td>
</tr>
<tr>
<td>11.012</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>main_full_rate_phy_rddata_en_0_s0</td>
</tr>
<tr>
<td>10.948</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>main_full_rate_phy_rddata_en_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.822, 70.350%; route: 1.650, 24.070%; tC2Q: 0.382, 5.580%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>2.236</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>2.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>2.286</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>2.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>2.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>2.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>2.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>2.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>2.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>2.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/COUT</td>
</tr>
<tr>
<td>2.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/CIN</td>
</tr>
<tr>
<td>2.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/COUT</td>
</tr>
<tr>
<td>2.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/CIN</td>
</tr>
<tr>
<td>2.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/COUT</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/CIN</td>
</tr>
<tr>
<td>2.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/COUT</td>
</tr>
<tr>
<td>2.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/CIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/COUT</td>
</tr>
<tr>
<td>2.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/CIN</td>
</tr>
<tr>
<td>2.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/COUT</td>
</tr>
<tr>
<td>2.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/CIN</td>
</tr>
<tr>
<td>2.786</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/COUT</td>
</tr>
<tr>
<td>2.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_14_s/CIN</td>
</tr>
<tr>
<td>2.836</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_14_s/COUT</td>
</tr>
<tr>
<td>2.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_15_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_15_s/SUM</td>
</tr>
<tr>
<td>3.286</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>builder_csr_bankarray_sel_s5/I0</td>
</tr>
<tr>
<td>3.865</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>builder_csr_bankarray_sel_s5/F</td>
</tr>
<tr>
<td>4.071</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n23283_s3/I1</td>
</tr>
<tr>
<td>4.638</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>n23283_s3/F</td>
</tr>
<tr>
<td>4.845</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n23283_s4/I0</td>
</tr>
<tr>
<td>5.423</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>n23283_s4/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s4/I2</td>
</tr>
<tr>
<td>6.137</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s4/F</td>
</tr>
<tr>
<td>6.343</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s3/I1</td>
</tr>
<tr>
<td>6.911</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_cs_n_s1/I1</td>
</tr>
<tr>
<td>7.685</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_cs_n_s1/F</td>
</tr>
<tr>
<td>7.891</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DFFSE/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>10.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DFFSE/CLK</td>
</tr>
<tr>
<td>11.012</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DFFSE</td>
</tr>
<tr>
<td>10.948</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DFFSE</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.811, 70.301%; route: 1.650, 24.110%; tC2Q: 0.382, 5.589%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>2.236</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>2.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>2.286</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>2.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>2.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>2.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>2.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>2.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>2.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>2.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/COUT</td>
</tr>
<tr>
<td>2.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/CIN</td>
</tr>
<tr>
<td>2.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/COUT</td>
</tr>
<tr>
<td>2.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/CIN</td>
</tr>
<tr>
<td>2.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/COUT</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/CIN</td>
</tr>
<tr>
<td>2.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/COUT</td>
</tr>
<tr>
<td>2.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/CIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/COUT</td>
</tr>
<tr>
<td>2.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/CIN</td>
</tr>
<tr>
<td>2.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/COUT</td>
</tr>
<tr>
<td>2.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/CIN</td>
</tr>
<tr>
<td>2.786</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/COUT</td>
</tr>
<tr>
<td>2.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_14_s/CIN</td>
</tr>
<tr>
<td>2.836</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_14_s/COUT</td>
</tr>
<tr>
<td>2.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_15_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_15_s/SUM</td>
</tr>
<tr>
<td>3.286</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>builder_csr_bankarray_sel_s5/I0</td>
</tr>
<tr>
<td>3.865</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>builder_csr_bankarray_sel_s5/F</td>
</tr>
<tr>
<td>4.071</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n23283_s3/I1</td>
</tr>
<tr>
<td>4.638</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>n23283_s3/F</td>
</tr>
<tr>
<td>4.845</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n23283_s4/I0</td>
</tr>
<tr>
<td>5.423</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>n23283_s4/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s4/I2</td>
</tr>
<tr>
<td>6.137</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s4/F</td>
</tr>
<tr>
<td>6.343</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s3/I1</td>
</tr>
<tr>
<td>6.911</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_we_n_s0/I3</td>
</tr>
<tr>
<td>7.406</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_we_n_s0/F</td>
</tr>
<tr>
<td>7.612</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DFFSE_18/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>10.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DFFSE_18/CLK</td>
</tr>
<tr>
<td>11.012</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DFFSE_18</td>
</tr>
<tr>
<td>10.948</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DFFSE_18</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.532, 69.041%; route: 1.650, 25.133%; tC2Q: 0.382, 5.826%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>2.236</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>2.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>2.286</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>2.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>2.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>2.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>2.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>2.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>2.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>2.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/COUT</td>
</tr>
<tr>
<td>2.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/CIN</td>
</tr>
<tr>
<td>2.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/COUT</td>
</tr>
<tr>
<td>2.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/CIN</td>
</tr>
<tr>
<td>2.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/COUT</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/CIN</td>
</tr>
<tr>
<td>2.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/COUT</td>
</tr>
<tr>
<td>2.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/CIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/COUT</td>
</tr>
<tr>
<td>2.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/CIN</td>
</tr>
<tr>
<td>2.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/COUT</td>
</tr>
<tr>
<td>2.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/CIN</td>
</tr>
<tr>
<td>2.786</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/COUT</td>
</tr>
<tr>
<td>2.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_14_s/CIN</td>
</tr>
<tr>
<td>2.836</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_14_s/COUT</td>
</tr>
<tr>
<td>2.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_15_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_15_s/SUM</td>
</tr>
<tr>
<td>3.286</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>builder_csr_bankarray_sel_s5/I0</td>
</tr>
<tr>
<td>3.865</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>builder_csr_bankarray_sel_s5/F</td>
</tr>
<tr>
<td>4.071</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n23283_s3/I1</td>
</tr>
<tr>
<td>4.638</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>n23283_s3/F</td>
</tr>
<tr>
<td>4.845</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n23283_s4/I0</td>
</tr>
<tr>
<td>5.423</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>n23283_s4/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s4/I2</td>
</tr>
<tr>
<td>6.137</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s4/F</td>
</tr>
<tr>
<td>6.343</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s3/I1</td>
</tr>
<tr>
<td>6.911</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s0/I3</td>
</tr>
<tr>
<td>7.406</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s0/F</td>
</tr>
<tr>
<td>7.612</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DFFSE_17/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>10.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DFFSE_17/CLK</td>
</tr>
<tr>
<td>11.012</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DFFSE_17</td>
</tr>
<tr>
<td>10.948</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DFFSE_17</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.532, 69.041%; route: 1.650, 25.133%; tC2Q: 0.382, 5.826%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFSE_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT3.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>3775</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>1.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_beat_offset_2_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/I1</td>
</tr>
<tr>
<td>2.236</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_2_s/COUT</td>
</tr>
<tr>
<td>2.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/CIN</td>
</tr>
<tr>
<td>2.286</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_3_s/COUT</td>
</tr>
<tr>
<td>2.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/CIN</td>
</tr>
<tr>
<td>2.336</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_4_s/COUT</td>
</tr>
<tr>
<td>2.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/CIN</td>
</tr>
<tr>
<td>2.386</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_5_s/COUT</td>
</tr>
<tr>
<td>2.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/CIN</td>
</tr>
<tr>
<td>2.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_6_s/COUT</td>
</tr>
<tr>
<td>2.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/CIN</td>
</tr>
<tr>
<td>2.486</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_7_s/COUT</td>
</tr>
<tr>
<td>2.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/CIN</td>
</tr>
<tr>
<td>2.536</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_8_s/COUT</td>
</tr>
<tr>
<td>2.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/CIN</td>
</tr>
<tr>
<td>2.586</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_9_s/COUT</td>
</tr>
<tr>
<td>2.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/CIN</td>
</tr>
<tr>
<td>2.636</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_10_s/COUT</td>
</tr>
<tr>
<td>2.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/CIN</td>
</tr>
<tr>
<td>2.686</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_11_s/COUT</td>
</tr>
<tr>
<td>2.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/CIN</td>
</tr>
<tr>
<td>2.736</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_12_s/COUT</td>
</tr>
<tr>
<td>2.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/CIN</td>
</tr>
<tr>
<td>2.786</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_13_s/COUT</td>
</tr>
<tr>
<td>2.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_14_s/CIN</td>
</tr>
<tr>
<td>2.836</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_14_s/COUT</td>
</tr>
<tr>
<td>2.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_15_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>builder_basesoc_socbushandler_ax_beat_payload_addr_15_s/SUM</td>
</tr>
<tr>
<td>3.286</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>builder_csr_bankarray_sel_s5/I0</td>
</tr>
<tr>
<td>3.865</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>builder_csr_bankarray_sel_s5/F</td>
</tr>
<tr>
<td>4.071</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n23283_s3/I1</td>
</tr>
<tr>
<td>4.638</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>n23283_s3/F</td>
</tr>
<tr>
<td>4.845</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>n23283_s4/I0</td>
</tr>
<tr>
<td>5.423</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>n23283_s4/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s4/I2</td>
</tr>
<tr>
<td>6.137</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s4/F</td>
</tr>
<tr>
<td>6.343</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s3/I1</td>
</tr>
<tr>
<td>6.911</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>main_full_rate_phy_dfi_p0_cas_n_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_ras_n_s0/I3</td>
</tr>
<tr>
<td>7.406</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>main_full_rate_phy_dfi_p0_ras_n_s0/F</td>
</tr>
<tr>
<td>7.612</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DFFSE_16/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT3.default_gen_clk</td>
</tr>
<tr>
<td>10.841</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL/CLKOUT3</td>
</tr>
<tr>
<td>11.047</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DFFSE_16/CLK</td>
</tr>
<tr>
<td>11.012</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DFFSE_16</td>
</tr>
<tr>
<td>10.948</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DFFSE_16</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.532, 69.041%; route: 1.650, 25.133%; tC2Q: 0.382, 5.826%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
