// Seed: 898868678
module module_0 #(
    parameter id_3 = 32'd62
) (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic _id_3;
  logic id_4, id_5;
  assign id_3 = 1 ^ (1'b0) - 1;
  type_7(
      1, 1, id_2, id_4[id_3==(1'b0)][1], id_1, id_4
  );
endmodule
module module_1 #(
    parameter id_6 = 32'd56
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  type_11(
      1'h0
  ); defparam id_5 = 1;
  logic _id_6;
  assign id_3 = {id_3{(1)}};
  defparam id_7[1||1] = id_5, id_8[id_6-1 : 1] = 1'd0;
  initial
    if (1 - 1) id_2 <= 1;
    else
      @(negedge 1)
        @(1'b0) begin
          begin
            id_5 <= id_5;
            id_1 = id_7;
          end
          begin
            if (id_6 & id_2#(
                    .id_6(1),
                    .id_3(1),
                    .id_1(1),
                    .id_7("" | id_8)
                )) begin
              @(posedge id_5[1'h0] or negedge id_6 or(1) or posedge 1) @(*) id_3 <= 1;
            end else id_3 = (id_3);
            begin
              @(id_1.id_8[1] or id_7) id_2 = id_4;
            end
            id_5 <= id_6;
            if (id_3) begin
              id_2 = 1 ^ 1;
            end
          end
        end
  integer id_9 (
      id_8,
      1,
      id_1
  );
  logic id_10;
endmodule
