

================================================================
== Vivado HLS Report for 'Res_layer'
================================================================
* Date:           Thu Aug 24 04:13:38 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9225|     9225| 92.250 us | 92.250 us |  9225|  9225|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i6_l_j9  |     9223|     9223|         9|          1|          1|  9216|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:251]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.18>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %0 ], [ %add_ln251, %l_j9 ]" [kernel.cpp:251]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i6_0 = phi i4 [ 0, %0 ], [ %select_ln254_1, %l_j9 ]" [kernel.cpp:254]   --->   Operation 14 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%j9_0 = phi i10 [ 0, %0 ], [ %j9, %l_j9 ]"   --->   Operation 15 'phi' 'j9_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.20ns)   --->   "%icmp_ln251 = icmp eq i14 %indvar_flatten, -7168" [kernel.cpp:251]   --->   Operation 16 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.81ns)   --->   "%add_ln251 = add i14 %indvar_flatten, 1" [kernel.cpp:251]   --->   Operation 17 'add' 'add_ln251' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln251, label %2, label %l_j9" [kernel.cpp:251]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%i6 = add i4 %i6_0, 1" [kernel.cpp:251]   --->   Operation 19 'add' 'i6' <Predicate = (!icmp_ln251)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.77ns)   --->   "%icmp_ln252 = icmp eq i10 %j9_0, -256" [kernel.cpp:252]   --->   Operation 20 'icmp' 'icmp_ln252' <Predicate = (!icmp_ln251)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.68ns)   --->   "%select_ln254 = select i1 %icmp_ln252, i10 0, i10 %j9_0" [kernel.cpp:254]   --->   Operation 21 'select' 'select_ln254' <Predicate = (!icmp_ln251)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.02ns)   --->   "%select_ln254_1 = select i1 %icmp_ln252, i4 %i6, i4 %i6_0" [kernel.cpp:254]   --->   Operation 22 'select' 'select_ln254_1' <Predicate = (!icmp_ln251)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%j9 = add i10 %select_ln254, 1" [kernel.cpp:252]   --->   Operation 23 'add' 'j9' <Predicate = (!icmp_ln251)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.12>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %select_ln254_1, i10 0)" [kernel.cpp:254]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i14 %tmp to i15" [kernel.cpp:254]   --->   Operation 25 'zext' 'zext_ln254' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_20 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %select_ln254_1, i8 0)" [kernel.cpp:254]   --->   Operation 26 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln254_1 = zext i12 %tmp_20 to i15" [kernel.cpp:254]   --->   Operation 27 'zext' 'zext_ln254_1' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln254 = sub i15 %zext_ln254, %zext_ln254_1" [kernel.cpp:254]   --->   Operation 28 'sub' 'sub_ln254' <Predicate = (!icmp_ln251)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln254_2 = zext i10 %select_ln254 to i15" [kernel.cpp:254]   --->   Operation 29 'zext' 'zext_ln254_2' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln254 = add i15 %sub_ln254, %zext_ln254_2" [kernel.cpp:254]   --->   Operation 30 'add' 'add_ln254' <Predicate = (!icmp_ln251)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln254 = sext i15 %add_ln254 to i64" [kernel.cpp:254]   --->   Operation 31 'sext' 'sext_ln254' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%v116_addr = getelementptr [9216 x float]* %v116, i64 0, i64 %sext_ln254" [kernel.cpp:254]   --->   Operation 32 'getelementptr' 'v116_addr' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%v117_addr = getelementptr [9216 x float]* %v117, i64 0, i64 %sext_ln254" [kernel.cpp:255]   --->   Operation 33 'getelementptr' 'v117_addr' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%v121 = load float* %v116_addr, align 4" [kernel.cpp:254]   --->   Operation 34 'load' 'v121' <Predicate = (!icmp_ln251)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%v122 = load float* %v117_addr, align 4" [kernel.cpp:255]   --->   Operation 35 'load' 'v122' <Predicate = (!icmp_ln251)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 36 [1/2] (3.25ns)   --->   "%v121 = load float* %v116_addr, align 4" [kernel.cpp:254]   --->   Operation 36 'load' 'v121' <Predicate = (!icmp_ln251)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 37 [1/2] (3.25ns)   --->   "%v122 = load float* %v117_addr, align 4" [kernel.cpp:255]   --->   Operation 37 'load' 'v122' <Predicate = (!icmp_ln251)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 38 [5/5] (7.25ns)   --->   "%v123 = fadd float %v121, %v122" [kernel.cpp:256]   --->   Operation 38 'fadd' 'v123' <Predicate = (!icmp_ln251)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 39 [4/5] (7.25ns)   --->   "%v123 = fadd float %v121, %v122" [kernel.cpp:256]   --->   Operation 39 'fadd' 'v123' <Predicate = (!icmp_ln251)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 40 [3/5] (7.25ns)   --->   "%v123 = fadd float %v121, %v122" [kernel.cpp:256]   --->   Operation 40 'fadd' 'v123' <Predicate = (!icmp_ln251)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 41 [2/5] (7.25ns)   --->   "%v123 = fadd float %v121, %v122" [kernel.cpp:256]   --->   Operation 41 'fadd' 'v123' <Predicate = (!icmp_ln251)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 42 [1/5] (7.25ns)   --->   "%v123 = fadd float %v121, %v122" [kernel.cpp:256]   --->   Operation 42 'fadd' 'v123' <Predicate = (!icmp_ln251)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @l_S_i_j_0_i6_l_j9_st)"   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9216, i64 9216, i64 9216)"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str34) nounwind" [kernel.cpp:252]   --->   Operation 45 'specloopname' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str34)" [kernel.cpp:252]   --->   Operation 46 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:253]   --->   Operation 47 'specpipeline' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%v118_addr = getelementptr [9216 x float]* %v118, i64 0, i64 %sext_ln254" [kernel.cpp:257]   --->   Operation 48 'getelementptr' 'v118_addr' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (3.25ns)   --->   "store float %v123, float* %v118_addr, align 4" [kernel.cpp:257]   --->   Operation 49 'store' <Predicate = (!icmp_ln251)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%empty_341 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str34, i32 %tmp_s)" [kernel.cpp:258]   --->   Operation 50 'specregionend' 'empty_341' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 51 'br' <Predicate = (!icmp_ln251)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:260]   --->   Operation 52 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v116]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v117]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v118]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln251           (br               ) [ 011111111110]
indvar_flatten     (phi              ) [ 001000000000]
i6_0               (phi              ) [ 001000000000]
j9_0               (phi              ) [ 001000000000]
icmp_ln251         (icmp             ) [ 001111111110]
add_ln251          (add              ) [ 011111111110]
br_ln251           (br               ) [ 000000000000]
i6                 (add              ) [ 000000000000]
icmp_ln252         (icmp             ) [ 000000000000]
select_ln254       (select           ) [ 001100000000]
select_ln254_1     (select           ) [ 011111111110]
j9                 (add              ) [ 011111111110]
tmp                (bitconcatenate   ) [ 000000000000]
zext_ln254         (zext             ) [ 000000000000]
tmp_20             (bitconcatenate   ) [ 000000000000]
zext_ln254_1       (zext             ) [ 000000000000]
sub_ln254          (sub              ) [ 000000000000]
zext_ln254_2       (zext             ) [ 000000000000]
add_ln254          (add              ) [ 000000000000]
sext_ln254         (sext             ) [ 001011111110]
v116_addr          (getelementptr    ) [ 001010000000]
v117_addr          (getelementptr    ) [ 001010000000]
v121               (load             ) [ 001001111100]
v122               (load             ) [ 001001111100]
v123               (fadd             ) [ 001000000010]
specloopname_ln0   (specloopname     ) [ 000000000000]
empty              (speclooptripcount) [ 000000000000]
specloopname_ln252 (specloopname     ) [ 000000000000]
tmp_s              (specregionbegin  ) [ 000000000000]
specpipeline_ln253 (specpipeline     ) [ 000000000000]
v118_addr          (getelementptr    ) [ 000000000000]
store_ln257        (store            ) [ 000000000000]
empty_341          (specregionend    ) [ 000000000000]
br_ln0             (br               ) [ 011111111110]
ret_ln260          (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v116">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v116"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v117">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v117"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v118">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v118"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_i_j_0_i6_l_j9_st"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="v116_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="15" slack="0"/>
<pin id="56" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v116_addr/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="v117_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="15" slack="0"/>
<pin id="63" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v117_addr/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="14" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v121/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="14" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v122/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="v118_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="15" slack="7"/>
<pin id="82" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v118_addr/10 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln257_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="14" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="1"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/10 "/>
</bind>
</comp>

<comp id="91" class="1005" name="indvar_flatten_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="14" slack="1"/>
<pin id="93" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="indvar_flatten_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="14" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i6_0_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="1"/>
<pin id="104" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i6_0 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="i6_0_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6_0/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="j9_0_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="1"/>
<pin id="115" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j9_0 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="j9_0_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="10" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j9_0/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v123/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln251_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="14" slack="0"/>
<pin id="130" dir="0" index="1" bw="14" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln251/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln251_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln251/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i6_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i6/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln252_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="9" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln254_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="10" slack="0"/>
<pin id="156" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln254/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="select_ln254_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln254_1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="j9_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j9/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="14" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="1"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln254_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="14" slack="0"/>
<pin id="183" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_20_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="12" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="1"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln254_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254_1/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sub_ln254_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="0"/>
<pin id="198" dir="0" index="1" bw="12" slack="0"/>
<pin id="199" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln254/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln254_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="1"/>
<pin id="204" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254_2/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln254_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="15" slack="0"/>
<pin id="207" dir="0" index="1" bw="10" slack="0"/>
<pin id="208" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln254/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sext_ln254_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="15" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln254/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="icmp_ln251_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln251 "/>
</bind>
</comp>

<comp id="221" class="1005" name="add_ln251_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="14" slack="0"/>
<pin id="223" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln251 "/>
</bind>
</comp>

<comp id="226" class="1005" name="select_ln254_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="1"/>
<pin id="228" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln254 "/>
</bind>
</comp>

<comp id="231" class="1005" name="select_ln254_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln254_1 "/>
</bind>
</comp>

<comp id="238" class="1005" name="j9_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j9 "/>
</bind>
</comp>

<comp id="243" class="1005" name="sext_ln254_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="7"/>
<pin id="245" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln254 "/>
</bind>
</comp>

<comp id="248" class="1005" name="v116_addr_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="1"/>
<pin id="250" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v116_addr "/>
</bind>
</comp>

<comp id="253" class="1005" name="v117_addr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="14" slack="1"/>
<pin id="255" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v117_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="v121_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v121 "/>
</bind>
</comp>

<comp id="263" class="1005" name="v122_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v122 "/>
</bind>
</comp>

<comp id="268" class="1005" name="v123_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v123 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="28" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="52" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="59" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="132"><net_src comp="95" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="95" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="106" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="117" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="117" pin="4"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="146" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="140" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="106" pin="4"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="152" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="195"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="181" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="209"><net_src comp="196" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="220"><net_src comp="128" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="134" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="229"><net_src comp="152" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="234"><net_src comp="160" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="241"><net_src comp="168" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="246"><net_src comp="211" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="251"><net_src comp="52" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="256"><net_src comp="59" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="261"><net_src comp="66" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="266"><net_src comp="72" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="271"><net_src comp="124" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="85" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v118 | {10 }
 - Input state : 
	Port: Res_layer : v116 | {3 4 }
	Port: Res_layer : v117 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln251 : 1
		add_ln251 : 1
		br_ln251 : 2
		i6 : 1
		icmp_ln252 : 1
		select_ln254 : 2
		select_ln254_1 : 2
		j9 : 3
	State 3
		zext_ln254 : 1
		zext_ln254_1 : 1
		sub_ln254 : 2
		add_ln254 : 3
		sext_ln254 : 4
		v116_addr : 5
		v117_addr : 5
		v121 : 6
		v122 : 6
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		store_ln257 : 1
		empty_341 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_124      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln251_fu_134   |    0    |    0    |    19   |
|    add   |       i6_fu_140       |    0    |    0    |    13   |
|          |       j9_fu_168       |    0    |    0    |    14   |
|          |    add_ln254_fu_205   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln251_fu_128   |    0    |    0    |    13   |
|          |   icmp_ln252_fu_146   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln254_fu_196   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln254_fu_152  |    0    |    0    |    10   |
|          | select_ln254_1_fu_160 |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|       tmp_fu_174      |    0    |    0    |    0    |
|          |     tmp_20_fu_185     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln254_fu_181   |    0    |    0    |    0    |
|   zext   |  zext_ln254_1_fu_192  |    0    |    0    |    0    |
|          |  zext_ln254_2_fu_202  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln254_fu_211   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   205   |   506   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln251_reg_221  |   14   |
|     i6_0_reg_102     |    4   |
|  icmp_ln251_reg_217  |    1   |
| indvar_flatten_reg_91|   14   |
|     j9_0_reg_113     |   10   |
|      j9_reg_238      |   10   |
|select_ln254_1_reg_231|    4   |
| select_ln254_reg_226 |   10   |
|  sext_ln254_reg_243  |   64   |
|   v116_addr_reg_248  |   14   |
|   v117_addr_reg_253  |   14   |
|     v121_reg_258     |   32   |
|     v122_reg_263     |   32   |
|     v123_reg_268     |   32   |
+----------------------+--------+
|         Total        |   255  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_66 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_72 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   506  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   255  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   460  |   524  |
+-----------+--------+--------+--------+--------+
