// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/05/2019 10:45:46"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	DIN,
	Resetn,
	Clock,
	Run,
	Done,
	BusWires);
input 	[8:0] DIN;
input 	Resetn;
input 	Clock;
input 	Run;
output 	Done;
output 	[8:0] BusWires;

// Design Ports Information
// Done	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Resetn	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \Done~output_o ;
wire \BusWires[0]~output_o ;
wire \BusWires[1]~output_o ;
wire \BusWires[2]~output_o ;
wire \BusWires[3]~output_o ;
wire \BusWires[4]~output_o ;
wire \BusWires[5]~output_o ;
wire \BusWires[6]~output_o ;
wire \BusWires[7]~output_o ;
wire \BusWires[8]~output_o ;
wire \Clock~input_o ;
wire \Run~input_o ;
wire \DIN[8]~input_o ;
wire \DIN[7]~input_o ;
wire \Tstep_D.T2~0_combout ;
wire \Resetn~input_o ;
wire \Tstep_Q.T2~q ;
wire \Tstep_Q.T3~q ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \Tstep_Q.T0~q ;
wire \Tstep_D.T1~0_combout ;
wire \Tstep_Q.T1~q ;
wire \Selector1~0_combout ;
wire \DIN[3]~input_o ;
wire \DIN[4]~input_o ;
wire \ir_reg|Q[4]~feeder_combout ;
wire \DIN[5]~input_o ;
wire \Selector10~3_combout ;
wire \DIN[6]~input_o ;
wire \mux_define|Q[0]~2_combout ;
wire \DIN[1]~input_o ;
wire \DIN[0]~input_o ;
wire \DIN[2]~input_o ;
wire \mux_define|Q[0]~3_combout ;
wire \Selector10~2_combout ;
wire \mux_define|Q[0]~4_combout ;
wire \mux_define|Q[0]~5_combout ;
wire \Mux28~0_combout ;
wire \mux_define|Q[0]~21_combout ;
wire \mux_define|Q[0]~22_combout ;
wire \reg_5|Q[0]~feeder_combout ;
wire \Selector12~3_combout ;
wire \Selector3~3_combout ;
wire \Selector3~2_combout ;
wire \Selector3~4_combout ;
wire \Gin~0_combout ;
wire \Selector3~1_combout ;
wire \Selector6~0_combout ;
wire \Selector4~1_combout ;
wire \Selector3~0_combout ;
wire \Selector12~2_combout ;
wire \Selector4~0_combout ;
wire \Selector4~2_combout ;
wire \mux_define|Q[0]~6_combout ;
wire \Selector11~2_combout ;
wire \mux_define|Q[0]~7_combout ;
wire \mux_define|Q[0]~8_combout ;
wire \Selector3~5_combout ;
wire \mux_define|Q[0]~9_combout ;
wire \Selector13~2_combout ;
wire \reg_1|Q[0]~feeder_combout ;
wire \Selector16~0_combout ;
wire \Selector6~2_combout ;
wire \Selector6~1_combout ;
wire \mux_define|Q[0]~10_combout ;
wire \mux_define|Q[0]~11_combout ;
wire \mux_define|Q[0]~12_combout ;
wire \mux_define|Q[0]~13_combout ;
wire \Selector7~1_combout ;
wire \Selector7~0_combout ;
wire \mux_define|Q[0]~14_combout ;
wire \Selector7~2_combout ;
wire \mux_define|Q[0]~15_combout ;
wire \Selector17~0_combout ;
wire \reg_3|Q[0]~feeder_combout ;
wire \Selector14~0_combout ;
wire \mux_define|Q[0]~73_combout ;
wire \Selector15~0_combout ;
wire \mux_define|Q[0]~16_combout ;
wire \mux_define|Q[0]~17_combout ;
wire \mux_define|Q[0]~18_combout ;
wire \mux_define|Q[0]~19_combout ;
wire \mux_define|Q[0]~20_combout ;
wire \mux_define|Q[0]~23_combout ;
wire \a_plus_bus|Add0~0_combout ;
wire \a_plus_bus|Add0~1_combout ;
wire \Ain~0_combout ;
wire \reg_G|Q[0]~10_cout ;
wire \reg_G|Q[0]~11_combout ;
wire \mux_define|Q[0]~24_combout ;
wire \a_plus_bus|Add0~2_combout ;
wire \reg_A|Q[1]~feeder_combout ;
wire \reg_G|Q[0]~12 ;
wire \reg_G|Q[1]~13_combout ;
wire \mux_define|Q[1]~29_combout ;
wire \reg_6|Q[1]~feeder_combout ;
wire \reg_4|Q[1]~feeder_combout ;
wire \reg_1|Q[1]~feeder_combout ;
wire \reg_2|Q[1]~feeder_combout ;
wire \reg_3|Q[1]~feeder_combout ;
wire \mux_define|Q[1]~25_combout ;
wire \mux_define|Q[1]~26_combout ;
wire \mux_define|Q[1]~27_combout ;
wire \mux_define|Q[1]~28_combout ;
wire \mux_define|Q[1]~30_combout ;
wire \a_plus_bus|Add0~3_combout ;
wire \reg_G|Q[1]~14 ;
wire \reg_G|Q[2]~15_combout ;
wire \reg_5|Q[2]~feeder_combout ;
wire \reg_1|Q[2]~feeder_combout ;
wire \reg_3|Q[2]~feeder_combout ;
wire \mux_define|Q[2]~31_combout ;
wire \mux_define|Q[2]~32_combout ;
wire \mux_define|Q[2]~33_combout ;
wire \mux_define|Q[2]~34_combout ;
wire \mux_define|Q[2]~35_combout ;
wire \mux_define|Q[2]~36_combout ;
wire \a_plus_bus|Add0~4_combout ;
wire \reg_G|Q[2]~16 ;
wire \reg_G|Q[3]~17_combout ;
wire \mux_define|Q[3]~41_combout ;
wire \reg_4|Q[3]~feeder_combout ;
wire \reg_6|Q[3]~feeder_combout ;
wire \reg_1|Q[3]~feeder_combout ;
wire \reg_3|Q[3]~feeder_combout ;
wire \reg_2|Q[3]~feeder_combout ;
wire \mux_define|Q[3]~37_combout ;
wire \mux_define|Q[3]~38_combout ;
wire \mux_define|Q[3]~39_combout ;
wire \mux_define|Q[3]~40_combout ;
wire \mux_define|Q[3]~42_combout ;
wire \a_plus_bus|Add0~5_combout ;
wire \reg_A|Q[4]~feeder_combout ;
wire \reg_G|Q[3]~18 ;
wire \reg_G|Q[4]~19_combout ;
wire \reg_5|Q[4]~feeder_combout ;
wire \reg_1|Q[4]~feeder_combout ;
wire \reg_3|Q[4]~feeder_combout ;
wire \mux_define|Q[4]~43_combout ;
wire \mux_define|Q[4]~44_combout ;
wire \mux_define|Q[4]~45_combout ;
wire \mux_define|Q[4]~46_combout ;
wire \mux_define|Q[4]~47_combout ;
wire \mux_define|Q[4]~48_combout ;
wire \a_plus_bus|Add0~6_combout ;
wire \reg_A|Q[5]~feeder_combout ;
wire \reg_G|Q[4]~20 ;
wire \reg_G|Q[5]~21_combout ;
wire \mux_define|Q[5]~53_combout ;
wire \reg_6|Q[5]~feeder_combout ;
wire \reg_1|Q[5]~feeder_combout ;
wire \reg_2|Q[5]~feeder_combout ;
wire \reg_3|Q[5]~feeder_combout ;
wire \mux_define|Q[5]~49_combout ;
wire \mux_define|Q[5]~50_combout ;
wire \mux_define|Q[5]~51_combout ;
wire \mux_define|Q[5]~52_combout ;
wire \mux_define|Q[5]~54_combout ;
wire \a_plus_bus|Add0~7_combout ;
wire \reg_G|Q[5]~22 ;
wire \reg_G|Q[6]~23_combout ;
wire \reg_5|Q[6]~feeder_combout ;
wire \reg_1|Q[6]~feeder_combout ;
wire \reg_3|Q[6]~feeder_combout ;
wire \mux_define|Q[6]~55_combout ;
wire \mux_define|Q[6]~56_combout ;
wire \mux_define|Q[6]~57_combout ;
wire \mux_define|Q[6]~58_combout ;
wire \mux_define|Q[6]~59_combout ;
wire \mux_define|Q[6]~60_combout ;
wire \reg_6|Q[7]~feeder_combout ;
wire \reg_2|Q[7]~feeder_combout ;
wire \reg_3|Q[7]~feeder_combout ;
wire \mux_define|Q[7]~61_combout ;
wire \reg_1|Q[7]~feeder_combout ;
wire \mux_define|Q[7]~62_combout ;
wire \mux_define|Q[7]~63_combout ;
wire \mux_define|Q[7]~64_combout ;
wire \reg_A|Q[7]~feeder_combout ;
wire \a_plus_bus|Add0~8_combout ;
wire \reg_G|Q[6]~24 ;
wire \reg_G|Q[7]~25_combout ;
wire \mux_define|Q[7]~65_combout ;
wire \mux_define|Q[7]~66_combout ;
wire \reg_A|Q[8]~feeder_combout ;
wire \a_plus_bus|Add0~9_combout ;
wire \reg_G|Q[7]~26 ;
wire \reg_G|Q[8]~27_combout ;
wire \reg_5|Q[8]~feeder_combout ;
wire \reg_1|Q[8]~feeder_combout ;
wire \reg_3|Q[8]~feeder_combout ;
wire \mux_define|Q[8]~67_combout ;
wire \mux_define|Q[8]~68_combout ;
wire \mux_define|Q[8]~69_combout ;
wire \mux_define|Q[8]~70_combout ;
wire \mux_define|Q[8]~71_combout ;
wire \mux_define|Q[8]~72_combout ;
wire [8:0] \reg_1|Q ;
wire [8:0] \reg_5|Q ;
wire [8:0] \reg_G|Q ;
wire [8:0] \reg_6|Q ;
wire [8:0] \reg_2|Q ;
wire [8:0] \ir_reg|Q ;
wire [8:0] \reg_4|Q ;
wire [8:0] \reg_3|Q ;
wire [8:0] \reg_7|Q ;
wire [8:0] \reg_0|Q ;
wire [8:0] \reg_A|Q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y43_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \Done~output (
	.i(!\Selector1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Done~output_o ),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \BusWires[0]~output (
	.i(\mux_define|Q[0]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[0]~output .bus_hold = "false";
defparam \BusWires[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \BusWires[1]~output (
	.i(\mux_define|Q[1]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[1]~output .bus_hold = "false";
defparam \BusWires[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \BusWires[2]~output (
	.i(\mux_define|Q[2]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[2]~output .bus_hold = "false";
defparam \BusWires[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \BusWires[3]~output (
	.i(\mux_define|Q[3]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[3]~output .bus_hold = "false";
defparam \BusWires[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \BusWires[4]~output (
	.i(\mux_define|Q[4]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[4]~output .bus_hold = "false";
defparam \BusWires[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \BusWires[5]~output (
	.i(\mux_define|Q[5]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[5]~output .bus_hold = "false";
defparam \BusWires[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \BusWires[6]~output (
	.i(\mux_define|Q[6]~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[6]~output .bus_hold = "false";
defparam \BusWires[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \BusWires[7]~output (
	.i(\mux_define|Q[7]~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[7]~output .bus_hold = "false";
defparam \BusWires[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \BusWires[8]~output (
	.i(\mux_define|Q[8]~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[8]~output .bus_hold = "false";
defparam \BusWires[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .listen_to_nsleep_signal = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .listen_to_nsleep_signal = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \DIN[8]~input (
	.i(DIN[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[8]~input_o ));
// synopsys translate_off
defparam \DIN[8]~input .bus_hold = "false";
defparam \DIN[8]~input .listen_to_nsleep_signal = "false";
defparam \DIN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y52_N27
dffeas \ir_reg|Q[8] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Tstep_Q.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_reg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_reg|Q[8] .is_wysiwyg = "true";
defparam \ir_reg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \DIN[7]~input (
	.i(DIN[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[7]~input_o ));
// synopsys translate_off
defparam \DIN[7]~input .bus_hold = "false";
defparam \DIN[7]~input .listen_to_nsleep_signal = "false";
defparam \DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y52_N17
dffeas \ir_reg|Q[7] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Tstep_Q.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_reg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_reg|Q[7] .is_wysiwyg = "true";
defparam \ir_reg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N22
fiftyfivenm_lcell_comb \Tstep_D.T2~0 (
// Equation(s):
// \Tstep_D.T2~0_combout  = (\Tstep_Q.T1~q  & ((\ir_reg|Q [8]) # ((\ir_reg|Q [7] & !\Tstep_Q.T3~q ))))

	.dataa(\ir_reg|Q [8]),
	.datab(\ir_reg|Q [7]),
	.datac(\Tstep_Q.T1~q ),
	.datad(\Tstep_Q.T3~q ),
	.cin(gnd),
	.combout(\Tstep_D.T2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep_D.T2~0 .lut_mask = 16'hA0E0;
defparam \Tstep_D.T2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .listen_to_nsleep_signal = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y52_N23
dffeas \Tstep_Q.T2 (
	.clk(\Clock~input_o ),
	.d(\Tstep_D.T2~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T2 .is_wysiwyg = "true";
defparam \Tstep_Q.T2 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N31
dffeas \Tstep_Q.T3 (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\Tstep_Q.T2~q ),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T3 .is_wysiwyg = "true";
defparam \Tstep_Q.T3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N2
fiftyfivenm_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (!\ir_reg|Q [8] & (\Tstep_Q.T1~q  & ((\Tstep_Q.T3~q ) # (!\ir_reg|Q [7]))))

	.dataa(\ir_reg|Q [8]),
	.datab(\ir_reg|Q [7]),
	.datac(\Tstep_Q.T1~q ),
	.datad(\Tstep_Q.T3~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h5010;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N20
fiftyfivenm_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (!\Selector0~0_combout  & (!\Tstep_Q.T3~q  & ((\Run~input_o ) # (\Tstep_Q.T0~q ))))

	.dataa(\Run~input_o ),
	.datab(\Selector0~0_combout ),
	.datac(\Tstep_Q.T0~q ),
	.datad(\Tstep_Q.T3~q ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h0032;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N21
dffeas \Tstep_Q.T0 (
	.clk(\Clock~input_o ),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T0 .is_wysiwyg = "true";
defparam \Tstep_Q.T0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N18
fiftyfivenm_lcell_comb \Tstep_D.T1~0 (
// Equation(s):
// \Tstep_D.T1~0_combout  = (\Run~input_o  & !\Tstep_Q.T0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Run~input_o ),
	.datad(\Tstep_Q.T0~q ),
	.cin(gnd),
	.combout(\Tstep_D.T1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Tstep_D.T1~0 .lut_mask = 16'h00F0;
defparam \Tstep_D.T1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N19
dffeas \Tstep_Q.T1 (
	.clk(\Clock~input_o ),
	.d(\Tstep_D.T1~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T1 .is_wysiwyg = "true";
defparam \Tstep_Q.T1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N26
fiftyfivenm_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\ir_reg|Q [8]) # ((\ir_reg|Q [7] & ((!\Tstep_Q.T3~q ))) # (!\ir_reg|Q [7] & (!\Tstep_Q.T1~q )))

	.dataa(\Tstep_Q.T1~q ),
	.datab(\Tstep_Q.T3~q ),
	.datac(\ir_reg|Q [8]),
	.datad(\ir_reg|Q [7]),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hF3F5;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \DIN[3]~input (
	.i(DIN[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[3]~input_o ));
// synopsys translate_off
defparam \DIN[3]~input .bus_hold = "false";
defparam \DIN[3]~input .listen_to_nsleep_signal = "false";
defparam \DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y52_N5
dffeas \ir_reg|Q[3] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Tstep_Q.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_reg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_reg|Q[3] .is_wysiwyg = "true";
defparam \ir_reg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \DIN[4]~input (
	.i(DIN[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[4]~input_o ));
// synopsys translate_off
defparam \DIN[4]~input .bus_hold = "false";
defparam \DIN[4]~input .listen_to_nsleep_signal = "false";
defparam \DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N4
fiftyfivenm_lcell_comb \ir_reg|Q[4]~feeder (
// Equation(s):
// \ir_reg|Q[4]~feeder_combout  = \DIN[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\DIN[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ir_reg|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir_reg|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \ir_reg|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N5
dffeas \ir_reg|Q[4] (
	.clk(\Clock~input_o ),
	.d(\ir_reg|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Tstep_Q.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_reg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_reg|Q[4] .is_wysiwyg = "true";
defparam \ir_reg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \DIN[5]~input (
	.i(DIN[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[5]~input_o ));
// synopsys translate_off
defparam \DIN[5]~input .bus_hold = "false";
defparam \DIN[5]~input .listen_to_nsleep_signal = "false";
defparam \DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y52_N27
dffeas \ir_reg|Q[5] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Tstep_Q.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_reg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_reg|Q[5] .is_wysiwyg = "true";
defparam \ir_reg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N8
fiftyfivenm_lcell_comb \Selector10~3 (
// Equation(s):
// \Selector10~3_combout  = (!\Selector1~0_combout  & (\ir_reg|Q [3] & (\ir_reg|Q [4] & \ir_reg|Q [5])))

	.dataa(\Selector1~0_combout ),
	.datab(\ir_reg|Q [3]),
	.datac(\ir_reg|Q [4]),
	.datad(\ir_reg|Q [5]),
	.cin(gnd),
	.combout(\Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~3 .lut_mask = 16'h4000;
defparam \Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y53_N1
dffeas \reg_7|Q[0] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[0]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[0] .is_wysiwyg = "true";
defparam \reg_7|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \DIN[6]~input (
	.i(DIN[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[6]~input_o ));
// synopsys translate_off
defparam \DIN[6]~input .bus_hold = "false";
defparam \DIN[6]~input .listen_to_nsleep_signal = "false";
defparam \DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y52_N15
dffeas \ir_reg|Q[6] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Tstep_Q.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_reg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_reg|Q[6] .is_wysiwyg = "true";
defparam \ir_reg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N10
fiftyfivenm_lcell_comb \mux_define|Q[0]~2 (
// Equation(s):
// \mux_define|Q[0]~2_combout  = (\ir_reg|Q [7] & (((\Tstep_Q.T2~q )))) # (!\ir_reg|Q [7] & (!\ir_reg|Q [6] & ((\Tstep_Q.T1~q ))))

	.dataa(\ir_reg|Q [6]),
	.datab(\Tstep_Q.T2~q ),
	.datac(\Tstep_Q.T1~q ),
	.datad(\ir_reg|Q [7]),
	.cin(gnd),
	.combout(\mux_define|Q[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~2 .lut_mask = 16'hCC50;
defparam \mux_define|Q[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \DIN[1]~input (
	.i(DIN[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[1]~input_o ));
// synopsys translate_off
defparam \DIN[1]~input .bus_hold = "false";
defparam \DIN[1]~input .listen_to_nsleep_signal = "false";
defparam \DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y52_N29
dffeas \ir_reg|Q[1] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Tstep_Q.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_reg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_reg|Q[1] .is_wysiwyg = "true";
defparam \ir_reg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \DIN[0]~input (
	.i(DIN[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[0]~input_o ));
// synopsys translate_off
defparam \DIN[0]~input .bus_hold = "false";
defparam \DIN[0]~input .listen_to_nsleep_signal = "false";
defparam \DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y52_N11
dffeas \ir_reg|Q[0] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Tstep_Q.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_reg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_reg|Q[0] .is_wysiwyg = "true";
defparam \ir_reg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \DIN[2]~input (
	.i(DIN[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DIN[2]~input_o ));
// synopsys translate_off
defparam \DIN[2]~input .bus_hold = "false";
defparam \DIN[2]~input .listen_to_nsleep_signal = "false";
defparam \DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y52_N25
dffeas \ir_reg|Q[2] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\DIN[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Tstep_Q.T1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir_reg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ir_reg|Q[2] .is_wysiwyg = "true";
defparam \ir_reg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N4
fiftyfivenm_lcell_comb \mux_define|Q[0]~3 (
// Equation(s):
// \mux_define|Q[0]~3_combout  = (\mux_define|Q[0]~2_combout  & (\ir_reg|Q [1] & (\ir_reg|Q [0] & \ir_reg|Q [2])))

	.dataa(\mux_define|Q[0]~2_combout ),
	.datab(\ir_reg|Q [1]),
	.datac(\ir_reg|Q [0]),
	.datad(\ir_reg|Q [2]),
	.cin(gnd),
	.combout(\mux_define|Q[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~3 .lut_mask = 16'h8000;
defparam \mux_define|Q[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N26
fiftyfivenm_lcell_comb \Selector10~2 (
// Equation(s):
// \Selector10~2_combout  = (\ir_reg|Q [5] & \ir_reg|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir_reg|Q [5]),
	.datad(\ir_reg|Q [4]),
	.cin(gnd),
	.combout(\Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~2 .lut_mask = 16'hF000;
defparam \Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N6
fiftyfivenm_lcell_comb \mux_define|Q[0]~4 (
// Equation(s):
// \mux_define|Q[0]~4_combout  = (\Tstep_Q.T3~q ) # ((\Tstep_Q.T1~q  & (\Selector10~2_combout  & \ir_reg|Q [3])))

	.dataa(\Tstep_Q.T1~q ),
	.datab(\Tstep_Q.T3~q ),
	.datac(\Selector10~2_combout ),
	.datad(\ir_reg|Q [3]),
	.cin(gnd),
	.combout(\mux_define|Q[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~4 .lut_mask = 16'hECCC;
defparam \mux_define|Q[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N28
fiftyfivenm_lcell_comb \mux_define|Q[0]~5 (
// Equation(s):
// \mux_define|Q[0]~5_combout  = (!\ir_reg|Q [8] & ((\mux_define|Q[0]~3_combout ) # ((\ir_reg|Q [7] & \mux_define|Q[0]~4_combout ))))

	.dataa(\ir_reg|Q [8]),
	.datab(\ir_reg|Q [7]),
	.datac(\mux_define|Q[0]~3_combout ),
	.datad(\mux_define|Q[0]~4_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~5 .lut_mask = 16'h5450;
defparam \mux_define|Q[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N30
fiftyfivenm_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (!\ir_reg|Q [8] & (\ir_reg|Q [7] & \ir_reg|Q [6]))

	.dataa(\ir_reg|Q [8]),
	.datab(\ir_reg|Q [7]),
	.datac(gnd),
	.datad(\ir_reg|Q [6]),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'h4400;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N14
fiftyfivenm_lcell_comb \mux_define|Q[0]~21 (
// Equation(s):
// \mux_define|Q[0]~21_combout  = (!\ir_reg|Q [7] & ((!\Tstep_Q.T1~q ) # (!\ir_reg|Q [6])))

	.dataa(\ir_reg|Q [6]),
	.datab(gnd),
	.datac(\Tstep_Q.T1~q ),
	.datad(\ir_reg|Q [7]),
	.cin(gnd),
	.combout(\mux_define|Q[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~21 .lut_mask = 16'h005F;
defparam \mux_define|Q[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N8
fiftyfivenm_lcell_comb \mux_define|Q[0]~22 (
// Equation(s):
// \mux_define|Q[0]~22_combout  = (\ir_reg|Q [8]) # ((\mux_define|Q[0]~21_combout ) # ((\ir_reg|Q [7] & !\Tstep_Q.T3~q )))

	.dataa(\ir_reg|Q [8]),
	.datab(\ir_reg|Q [7]),
	.datac(\mux_define|Q[0]~21_combout ),
	.datad(\Tstep_Q.T3~q ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~22 .lut_mask = 16'hFAFE;
defparam \mux_define|Q[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N12
fiftyfivenm_lcell_comb \reg_5|Q[0]~feeder (
// Equation(s):
// \reg_5|Q[0]~feeder_combout  = \mux_define|Q[0]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[0]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_5|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_5|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N14
fiftyfivenm_lcell_comb \Selector12~3 (
// Equation(s):
// \Selector12~3_combout  = (!\Selector1~0_combout  & (\ir_reg|Q [3] & (!\ir_reg|Q [4] & \ir_reg|Q [5])))

	.dataa(\Selector1~0_combout ),
	.datab(\ir_reg|Q [3]),
	.datac(\ir_reg|Q [4]),
	.datad(\ir_reg|Q [5]),
	.cin(gnd),
	.combout(\Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~3 .lut_mask = 16'h0400;
defparam \Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y53_N13
dffeas \reg_5|Q[0] (
	.clk(\Clock~input_o ),
	.d(\reg_5|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[0] .is_wysiwyg = "true";
defparam \reg_5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N14
fiftyfivenm_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (!\ir_reg|Q [3] & \ir_reg|Q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir_reg|Q [3]),
	.datad(\ir_reg|Q [7]),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'h0F00;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N16
fiftyfivenm_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\ir_reg|Q [2] & (!\ir_reg|Q [0] & (!\ir_reg|Q [7] & !\ir_reg|Q [6])))

	.dataa(\ir_reg|Q [2]),
	.datab(\ir_reg|Q [0]),
	.datac(\ir_reg|Q [7]),
	.datad(\ir_reg|Q [6]),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'h0002;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N30
fiftyfivenm_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = (\Selector3~3_combout  & ((\Selector10~2_combout ) # ((\ir_reg|Q [1] & \Selector3~2_combout )))) # (!\Selector3~3_combout  & (\ir_reg|Q [1] & (\Selector3~2_combout )))

	.dataa(\Selector3~3_combout ),
	.datab(\ir_reg|Q [1]),
	.datac(\Selector3~2_combout ),
	.datad(\Selector10~2_combout ),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~4 .lut_mask = 16'hEAC0;
defparam \Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N24
fiftyfivenm_lcell_comb \Gin~0 (
// Equation(s):
// \Gin~0_combout  = (\Tstep_Q.T2~q  & (!\ir_reg|Q [8] & \ir_reg|Q [7]))

	.dataa(\Tstep_Q.T2~q ),
	.datab(gnd),
	.datac(\ir_reg|Q [8]),
	.datad(\ir_reg|Q [7]),
	.cin(gnd),
	.combout(\Gin~0_combout ),
	.cout());
// synopsys translate_off
defparam \Gin~0 .lut_mask = 16'h0A00;
defparam \Gin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N20
fiftyfivenm_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\ir_reg|Q [1] & (\ir_reg|Q [2] & (!\ir_reg|Q [0] & \Gin~0_combout )))

	.dataa(\ir_reg|Q [1]),
	.datab(\ir_reg|Q [2]),
	.datac(\ir_reg|Q [0]),
	.datad(\Gin~0_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'h0800;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N14
fiftyfivenm_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (!\ir_reg|Q [8] & (!\ir_reg|Q [7] & (!\ir_reg|Q [6] & \Tstep_Q.T1~q )))

	.dataa(\ir_reg|Q [8]),
	.datab(\ir_reg|Q [7]),
	.datac(\ir_reg|Q [6]),
	.datad(\Tstep_Q.T1~q ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h0100;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N0
fiftyfivenm_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\ir_reg|Q [2] & (\ir_reg|Q [0] & !\ir_reg|Q [1]))

	.dataa(gnd),
	.datab(\ir_reg|Q [2]),
	.datac(\ir_reg|Q [0]),
	.datad(\ir_reg|Q [1]),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'h00C0;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N12
fiftyfivenm_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (!\ir_reg|Q [8] & \Tstep_Q.T1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir_reg|Q [8]),
	.datad(\Tstep_Q.T1~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h0F00;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N0
fiftyfivenm_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = (\ir_reg|Q [5] & !\ir_reg|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir_reg|Q [5]),
	.datad(\ir_reg|Q [4]),
	.cin(gnd),
	.combout(\Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~2 .lut_mask = 16'h00F0;
defparam \Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N0
fiftyfivenm_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\ir_reg|Q [3] & (\ir_reg|Q [7] & (\Selector3~0_combout  & \Selector12~2_combout )))

	.dataa(\ir_reg|Q [3]),
	.datab(\ir_reg|Q [7]),
	.datac(\Selector3~0_combout ),
	.datad(\Selector12~2_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h8000;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N14
fiftyfivenm_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\Selector4~0_combout ) # ((\Selector4~1_combout  & ((\Selector6~0_combout ) # (\Gin~0_combout ))))

	.dataa(\Selector6~0_combout ),
	.datab(\Selector4~1_combout ),
	.datac(\Gin~0_combout ),
	.datad(\Selector4~0_combout ),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hFFC8;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N12
fiftyfivenm_lcell_comb \mux_define|Q[0]~6 (
// Equation(s):
// \mux_define|Q[0]~6_combout  = (\Selector3~1_combout ) # ((\Selector4~2_combout ) # ((\Selector3~4_combout  & \Selector3~0_combout )))

	.dataa(\Selector3~4_combout ),
	.datab(\Selector3~1_combout ),
	.datac(\Selector4~2_combout ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~6 .lut_mask = 16'hFEFC;
defparam \mux_define|Q[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N18
fiftyfivenm_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = (!\Selector1~0_combout  & (!\ir_reg|Q [3] & (\ir_reg|Q [4] & \ir_reg|Q [5])))

	.dataa(\Selector1~0_combout ),
	.datab(\ir_reg|Q [3]),
	.datac(\ir_reg|Q [4]),
	.datad(\ir_reg|Q [5]),
	.cin(gnd),
	.combout(\Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~2 .lut_mask = 16'h1000;
defparam \Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y53_N17
dffeas \reg_6|Q[0] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[0]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[0] .is_wysiwyg = "true";
defparam \reg_6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N8
fiftyfivenm_lcell_comb \mux_define|Q[0]~7 (
// Equation(s):
// \mux_define|Q[0]~7_combout  = (\ir_reg|Q [1] & (\Selector12~2_combout  & ((\Selector3~3_combout )))) # (!\ir_reg|Q [1] & ((\Selector3~2_combout ) # ((\Selector12~2_combout  & \Selector3~3_combout ))))

	.dataa(\ir_reg|Q [1]),
	.datab(\Selector12~2_combout ),
	.datac(\Selector3~2_combout ),
	.datad(\Selector3~3_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~7 .lut_mask = 16'hDC50;
defparam \mux_define|Q[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N26
fiftyfivenm_lcell_comb \mux_define|Q[0]~8 (
// Equation(s):
// \mux_define|Q[0]~8_combout  = (\Selector3~0_combout  & ((\Selector3~4_combout ) # ((\mux_define|Q[0]~7_combout  & !\Selector4~2_combout ))))

	.dataa(\Selector3~4_combout ),
	.datab(\mux_define|Q[0]~7_combout ),
	.datac(\Selector4~2_combout ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~8 .lut_mask = 16'hAE00;
defparam \mux_define|Q[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N0
fiftyfivenm_lcell_comb \Selector3~5 (
// Equation(s):
// \Selector3~5_combout  = (!\ir_reg|Q [0] & (\Gin~0_combout  & \ir_reg|Q [2]))

	.dataa(gnd),
	.datab(\ir_reg|Q [0]),
	.datac(\Gin~0_combout ),
	.datad(\ir_reg|Q [2]),
	.cin(gnd),
	.combout(\Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~5 .lut_mask = 16'h3000;
defparam \Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N28
fiftyfivenm_lcell_comb \mux_define|Q[0]~9 (
// Equation(s):
// \mux_define|Q[0]~9_combout  = (\mux_define|Q[0]~8_combout ) # ((\Selector3~5_combout  & ((\ir_reg|Q [1]) # (!\Selector4~2_combout ))))

	.dataa(\ir_reg|Q [1]),
	.datab(\Selector4~2_combout ),
	.datac(\mux_define|Q[0]~8_combout ),
	.datad(\Selector3~5_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~9 .lut_mask = 16'hFBF0;
defparam \mux_define|Q[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N28
fiftyfivenm_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = (!\Selector1~0_combout  & (!\ir_reg|Q [3] & (!\ir_reg|Q [4] & \ir_reg|Q [5])))

	.dataa(\Selector1~0_combout ),
	.datab(\ir_reg|Q [3]),
	.datac(\ir_reg|Q [4]),
	.datad(\ir_reg|Q [5]),
	.cin(gnd),
	.combout(\Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~2 .lut_mask = 16'h0100;
defparam \Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N23
dffeas \reg_4|Q[0] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[0]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[0] .is_wysiwyg = "true";
defparam \reg_4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N24
fiftyfivenm_lcell_comb \reg_1|Q[0]~feeder (
// Equation(s):
// \reg_1|Q[0]~feeder_combout  = \mux_define|Q[0]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[0]~24_combout ),
	.cin(gnd),
	.combout(\reg_1|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \reg_1|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N20
fiftyfivenm_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (!\Selector1~0_combout  & (\ir_reg|Q [3] & (!\ir_reg|Q [4] & !\ir_reg|Q [5])))

	.dataa(\Selector1~0_combout ),
	.datab(\ir_reg|Q [3]),
	.datac(\ir_reg|Q [4]),
	.datad(\ir_reg|Q [5]),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'h0004;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N25
dffeas \reg_1|Q[0] (
	.clk(\Clock~input_o ),
	.d(\reg_1|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[0] .is_wysiwyg = "true";
defparam \reg_1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N26
fiftyfivenm_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\ir_reg|Q [3] & (\ir_reg|Q [7] & (!\ir_reg|Q [5] & \Selector3~0_combout )))

	.dataa(\ir_reg|Q [3]),
	.datab(\ir_reg|Q [7]),
	.datac(\ir_reg|Q [5]),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'h0800;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N24
fiftyfivenm_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\ir_reg|Q [0] & !\ir_reg|Q [2])

	.dataa(gnd),
	.datab(\ir_reg|Q [0]),
	.datac(\ir_reg|Q [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'h0C0C;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N28
fiftyfivenm_lcell_comb \mux_define|Q[0]~10 (
// Equation(s):
// \mux_define|Q[0]~10_combout  = (((!\Selector6~0_combout  & !\Gin~0_combout )) # (!\ir_reg|Q [1])) # (!\Selector6~1_combout )

	.dataa(\Selector6~0_combout ),
	.datab(\Selector6~1_combout ),
	.datac(\ir_reg|Q [1]),
	.datad(\Gin~0_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~10 .lut_mask = 16'h3F7F;
defparam \mux_define|Q[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N22
fiftyfivenm_lcell_comb \mux_define|Q[0]~11 (
// Equation(s):
// \mux_define|Q[0]~11_combout  = (\mux_define|Q[0]~10_combout  & ((!\Selector6~2_combout ) # (!\ir_reg|Q [4])))

	.dataa(\ir_reg|Q [4]),
	.datab(gnd),
	.datac(\Selector6~2_combout ),
	.datad(\mux_define|Q[0]~10_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~11 .lut_mask = 16'h5F00;
defparam \mux_define|Q[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N20
fiftyfivenm_lcell_comb \mux_define|Q[0]~12 (
// Equation(s):
// \mux_define|Q[0]~12_combout  = (\Selector6~1_combout  & ((\Gin~0_combout ) # ((!\ir_reg|Q [1] & \Selector6~0_combout ))))

	.dataa(\ir_reg|Q [1]),
	.datab(\Selector6~1_combout ),
	.datac(\Selector6~0_combout ),
	.datad(\Gin~0_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~12 .lut_mask = 16'hCC40;
defparam \mux_define|Q[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N18
fiftyfivenm_lcell_comb \mux_define|Q[0]~13 (
// Equation(s):
// \mux_define|Q[0]~13_combout  = (\mux_define|Q[0]~12_combout ) # ((!\ir_reg|Q [4] & \Selector6~2_combout ))

	.dataa(\ir_reg|Q [4]),
	.datab(gnd),
	.datac(\Selector6~2_combout ),
	.datad(\mux_define|Q[0]~12_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~13 .lut_mask = 16'hFF50;
defparam \mux_define|Q[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N10
fiftyfivenm_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (!\ir_reg|Q [2] & (!\ir_reg|Q [0] & ((\Selector6~0_combout ) # (\Gin~0_combout ))))

	.dataa(\ir_reg|Q [2]),
	.datab(\Selector6~0_combout ),
	.datac(\ir_reg|Q [0]),
	.datad(\Gin~0_combout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'h0504;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N4
fiftyfivenm_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\ir_reg|Q [7] & (!\ir_reg|Q [5] & (!\ir_reg|Q [3] & \Selector3~0_combout )))

	.dataa(\ir_reg|Q [7]),
	.datab(\ir_reg|Q [5]),
	.datac(\ir_reg|Q [3]),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h0200;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N8
fiftyfivenm_lcell_comb \mux_define|Q[0]~14 (
// Equation(s):
// \mux_define|Q[0]~14_combout  = (\Selector7~1_combout  & (((\Selector7~0_combout  & !\ir_reg|Q [4])) # (!\ir_reg|Q [1]))) # (!\Selector7~1_combout  & (\Selector7~0_combout  & (!\ir_reg|Q [4])))

	.dataa(\Selector7~1_combout ),
	.datab(\Selector7~0_combout ),
	.datac(\ir_reg|Q [4]),
	.datad(\ir_reg|Q [1]),
	.cin(gnd),
	.combout(\mux_define|Q[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~14 .lut_mask = 16'h0CAE;
defparam \mux_define|Q[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N6
fiftyfivenm_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = (\ir_reg|Q [4] & ((\Selector7~0_combout ) # ((\ir_reg|Q [1] & \Selector7~1_combout )))) # (!\ir_reg|Q [4] & (\ir_reg|Q [1] & ((\Selector7~1_combout ))))

	.dataa(\ir_reg|Q [4]),
	.datab(\ir_reg|Q [1]),
	.datac(\Selector7~0_combout ),
	.datad(\Selector7~1_combout ),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~2 .lut_mask = 16'hECA0;
defparam \Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N0
fiftyfivenm_lcell_comb \mux_define|Q[0]~15 (
// Equation(s):
// \mux_define|Q[0]~15_combout  = (\mux_define|Q[0]~11_combout  & (!\Selector7~2_combout  & ((\mux_define|Q[0]~13_combout ) # (\mux_define|Q[0]~14_combout ))))

	.dataa(\mux_define|Q[0]~11_combout ),
	.datab(\mux_define|Q[0]~13_combout ),
	.datac(\mux_define|Q[0]~14_combout ),
	.datad(\Selector7~2_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~15 .lut_mask = 16'h00A8;
defparam \mux_define|Q[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N30
fiftyfivenm_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (!\Selector1~0_combout  & (!\ir_reg|Q [3] & (!\ir_reg|Q [4] & !\ir_reg|Q [5])))

	.dataa(\Selector1~0_combout ),
	.datab(\ir_reg|Q [3]),
	.datac(\ir_reg|Q [4]),
	.datad(\ir_reg|Q [5]),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'h0001;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N19
dffeas \reg_0|Q[0] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[0]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[0] .is_wysiwyg = "true";
defparam \reg_0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N24
fiftyfivenm_lcell_comb \reg_3|Q[0]~feeder (
// Equation(s):
// \reg_3|Q[0]~feeder_combout  = \mux_define|Q[0]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[0]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N24
fiftyfivenm_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (!\Selector1~0_combout  & (\ir_reg|Q [3] & (\ir_reg|Q [4] & !\ir_reg|Q [5])))

	.dataa(\Selector1~0_combout ),
	.datab(\ir_reg|Q [3]),
	.datac(\ir_reg|Q [4]),
	.datad(\ir_reg|Q [5]),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'h0040;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N25
dffeas \reg_3|Q[0] (
	.clk(\Clock~input_o ),
	.d(\reg_3|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[0] .is_wysiwyg = "true";
defparam \reg_3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N2
fiftyfivenm_lcell_comb \mux_define|Q[0]~73 (
// Equation(s):
// \mux_define|Q[0]~73_combout  = ((\Selector7~2_combout ) # ((\ir_reg|Q [4] & \Selector6~2_combout ))) # (!\mux_define|Q[0]~10_combout )

	.dataa(\ir_reg|Q [4]),
	.datab(\mux_define|Q[0]~10_combout ),
	.datac(\Selector6~2_combout ),
	.datad(\Selector7~2_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~73 .lut_mask = 16'hFFB3;
defparam \mux_define|Q[0]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N22
fiftyfivenm_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (!\Selector1~0_combout  & (!\ir_reg|Q [3] & (\ir_reg|Q [4] & !\ir_reg|Q [5])))

	.dataa(\Selector1~0_combout ),
	.datab(\ir_reg|Q [3]),
	.datac(\ir_reg|Q [4]),
	.datad(\ir_reg|Q [5]),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'h0010;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N31
dffeas \reg_2|Q[0] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[0]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[0] .is_wysiwyg = "true";
defparam \reg_2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N12
fiftyfivenm_lcell_comb \mux_define|Q[0]~16 (
// Equation(s):
// \mux_define|Q[0]~16_combout  = ((\mux_define|Q[0]~13_combout  & !\Selector7~2_combout )) # (!\mux_define|Q[0]~11_combout )

	.dataa(gnd),
	.datab(\mux_define|Q[0]~13_combout ),
	.datac(\mux_define|Q[0]~11_combout ),
	.datad(\Selector7~2_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~16 .lut_mask = 16'h0FCF;
defparam \mux_define|Q[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N30
fiftyfivenm_lcell_comb \mux_define|Q[0]~17 (
// Equation(s):
// \mux_define|Q[0]~17_combout  = (\mux_define|Q[0]~73_combout  & ((\mux_define|Q[0]~16_combout  & (\reg_3|Q [0])) # (!\mux_define|Q[0]~16_combout  & ((\reg_2|Q [0]))))) # (!\mux_define|Q[0]~73_combout  & (((\mux_define|Q[0]~16_combout ))))

	.dataa(\reg_3|Q [0]),
	.datab(\mux_define|Q[0]~73_combout ),
	.datac(\reg_2|Q [0]),
	.datad(\mux_define|Q[0]~16_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~17 .lut_mask = 16'hBBC0;
defparam \mux_define|Q[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N18
fiftyfivenm_lcell_comb \mux_define|Q[0]~18 (
// Equation(s):
// \mux_define|Q[0]~18_combout  = (\mux_define|Q[0]~15_combout  & ((\mux_define|Q[0]~17_combout  & (\reg_1|Q [0])) # (!\mux_define|Q[0]~17_combout  & ((\reg_0|Q [0]))))) # (!\mux_define|Q[0]~15_combout  & (((\mux_define|Q[0]~17_combout ))))

	.dataa(\reg_1|Q [0]),
	.datab(\mux_define|Q[0]~15_combout ),
	.datac(\reg_0|Q [0]),
	.datad(\mux_define|Q[0]~17_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~18 .lut_mask = 16'hBBC0;
defparam \mux_define|Q[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N22
fiftyfivenm_lcell_comb \mux_define|Q[0]~19 (
// Equation(s):
// \mux_define|Q[0]~19_combout  = (\mux_define|Q[0]~6_combout  & (\mux_define|Q[0]~9_combout )) # (!\mux_define|Q[0]~6_combout  & ((\mux_define|Q[0]~9_combout  & (\reg_4|Q [0])) # (!\mux_define|Q[0]~9_combout  & ((\mux_define|Q[0]~18_combout )))))

	.dataa(\mux_define|Q[0]~6_combout ),
	.datab(\mux_define|Q[0]~9_combout ),
	.datac(\reg_4|Q [0]),
	.datad(\mux_define|Q[0]~18_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~19 .lut_mask = 16'hD9C8;
defparam \mux_define|Q[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N16
fiftyfivenm_lcell_comb \mux_define|Q[0]~20 (
// Equation(s):
// \mux_define|Q[0]~20_combout  = (\mux_define|Q[0]~6_combout  & ((\mux_define|Q[0]~19_combout  & ((\reg_6|Q [0]))) # (!\mux_define|Q[0]~19_combout  & (\reg_5|Q [0])))) # (!\mux_define|Q[0]~6_combout  & (((\mux_define|Q[0]~19_combout ))))

	.dataa(\reg_5|Q [0]),
	.datab(\mux_define|Q[0]~6_combout ),
	.datac(\reg_6|Q [0]),
	.datad(\mux_define|Q[0]~19_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~20 .lut_mask = 16'hF388;
defparam \mux_define|Q[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N24
fiftyfivenm_lcell_comb \mux_define|Q[0]~23 (
// Equation(s):
// \mux_define|Q[0]~23_combout  = (\mux_define|Q[0]~5_combout  & (((\mux_define|Q[0]~22_combout )))) # (!\mux_define|Q[0]~5_combout  & ((\mux_define|Q[0]~22_combout  & ((\mux_define|Q[0]~20_combout ))) # (!\mux_define|Q[0]~22_combout  & (\DIN[0]~input_o ))))

	.dataa(\mux_define|Q[0]~5_combout ),
	.datab(\DIN[0]~input_o ),
	.datac(\mux_define|Q[0]~22_combout ),
	.datad(\mux_define|Q[0]~20_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~23 .lut_mask = 16'hF4A4;
defparam \mux_define|Q[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N0
fiftyfivenm_lcell_comb \a_plus_bus|Add0~0 (
// Equation(s):
// \a_plus_bus|Add0~0_combout  = (\mux_define|Q[0]~5_combout  & ((\mux_define|Q[0]~23_combout  & ((\reg_7|Q [0]))) # (!\mux_define|Q[0]~23_combout  & (\reg_G|Q [0])))) # (!\mux_define|Q[0]~5_combout  & (((\mux_define|Q[0]~23_combout ))))

	.dataa(\reg_G|Q [0]),
	.datab(\mux_define|Q[0]~5_combout ),
	.datac(\reg_7|Q [0]),
	.datad(\mux_define|Q[0]~23_combout ),
	.cin(gnd),
	.combout(\a_plus_bus|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \a_plus_bus|Add0~0 .lut_mask = 16'hF388;
defparam \a_plus_bus|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N6
fiftyfivenm_lcell_comb \a_plus_bus|Add0~1 (
// Equation(s):
// \a_plus_bus|Add0~1_combout  = \a_plus_bus|Add0~0_combout  $ (((\Mux28~0_combout  & \Tstep_Q.T2~q )))

	.dataa(gnd),
	.datab(\Mux28~0_combout ),
	.datac(\Tstep_Q.T2~q ),
	.datad(\a_plus_bus|Add0~0_combout ),
	.cin(gnd),
	.combout(\a_plus_bus|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \a_plus_bus|Add0~1 .lut_mask = 16'h3FC0;
defparam \a_plus_bus|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N16
fiftyfivenm_lcell_comb \Ain~0 (
// Equation(s):
// \Ain~0_combout  = (!\ir_reg|Q [8] & (\Tstep_Q.T1~q  & \ir_reg|Q [7]))

	.dataa(\ir_reg|Q [8]),
	.datab(gnd),
	.datac(\Tstep_Q.T1~q ),
	.datad(\ir_reg|Q [7]),
	.cin(gnd),
	.combout(\Ain~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ain~0 .lut_mask = 16'h5000;
defparam \Ain~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N27
dffeas \reg_A|Q[0] (
	.clk(\Clock~input_o ),
	.d(\mux_define|Q[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[0] .is_wysiwyg = "true";
defparam \reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N8
fiftyfivenm_lcell_comb \reg_G|Q[0]~10 (
// Equation(s):
// \reg_G|Q[0]~10_cout  = CARRY((\Tstep_Q.T2~q  & \Mux28~0_combout ))

	.dataa(\Tstep_Q.T2~q ),
	.datab(\Mux28~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\reg_G|Q[0]~10_cout ));
// synopsys translate_off
defparam \reg_G|Q[0]~10 .lut_mask = 16'h0088;
defparam \reg_G|Q[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N10
fiftyfivenm_lcell_comb \reg_G|Q[0]~11 (
// Equation(s):
// \reg_G|Q[0]~11_combout  = (\a_plus_bus|Add0~1_combout  & ((\reg_A|Q [0] & (\reg_G|Q[0]~10_cout  & VCC)) # (!\reg_A|Q [0] & (!\reg_G|Q[0]~10_cout )))) # (!\a_plus_bus|Add0~1_combout  & ((\reg_A|Q [0] & (!\reg_G|Q[0]~10_cout )) # (!\reg_A|Q [0] & 
// ((\reg_G|Q[0]~10_cout ) # (GND)))))
// \reg_G|Q[0]~12  = CARRY((\a_plus_bus|Add0~1_combout  & (!\reg_A|Q [0] & !\reg_G|Q[0]~10_cout )) # (!\a_plus_bus|Add0~1_combout  & ((!\reg_G|Q[0]~10_cout ) # (!\reg_A|Q [0]))))

	.dataa(\a_plus_bus|Add0~1_combout ),
	.datab(\reg_A|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[0]~10_cout ),
	.combout(\reg_G|Q[0]~11_combout ),
	.cout(\reg_G|Q[0]~12 ));
// synopsys translate_off
defparam \reg_G|Q[0]~11 .lut_mask = 16'h9617;
defparam \reg_G|Q[0]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N11
dffeas \reg_G|Q[0] (
	.clk(\Clock~input_o ),
	.d(\reg_G|Q[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[0] .is_wysiwyg = "true";
defparam \reg_G|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N26
fiftyfivenm_lcell_comb \mux_define|Q[0]~24 (
// Equation(s):
// \mux_define|Q[0]~24_combout  = (\mux_define|Q[0]~5_combout  & ((\mux_define|Q[0]~23_combout  & (\reg_7|Q [0])) # (!\mux_define|Q[0]~23_combout  & ((\reg_G|Q [0]))))) # (!\mux_define|Q[0]~5_combout  & (((\mux_define|Q[0]~23_combout ))))

	.dataa(\reg_7|Q [0]),
	.datab(\mux_define|Q[0]~5_combout ),
	.datac(\reg_G|Q [0]),
	.datad(\mux_define|Q[0]~23_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[0]~24 .lut_mask = 16'hBBC0;
defparam \mux_define|Q[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N20
fiftyfivenm_lcell_comb \a_plus_bus|Add0~2 (
// Equation(s):
// \a_plus_bus|Add0~2_combout  = \mux_define|Q[1]~30_combout  $ (((\Mux28~0_combout  & \Tstep_Q.T2~q )))

	.dataa(\Mux28~0_combout ),
	.datab(gnd),
	.datac(\Tstep_Q.T2~q ),
	.datad(\mux_define|Q[1]~30_combout ),
	.cin(gnd),
	.combout(\a_plus_bus|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \a_plus_bus|Add0~2 .lut_mask = 16'h5FA0;
defparam \a_plus_bus|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N30
fiftyfivenm_lcell_comb \reg_A|Q[1]~feeder (
// Equation(s):
// \reg_A|Q[1]~feeder_combout  = \mux_define|Q[1]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[1]~30_combout ),
	.cin(gnd),
	.combout(\reg_A|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \reg_A|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N31
dffeas \reg_A|Q[1] (
	.clk(\Clock~input_o ),
	.d(\reg_A|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[1] .is_wysiwyg = "true";
defparam \reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N12
fiftyfivenm_lcell_comb \reg_G|Q[1]~13 (
// Equation(s):
// \reg_G|Q[1]~13_combout  = ((\a_plus_bus|Add0~2_combout  $ (\reg_A|Q [1] $ (!\reg_G|Q[0]~12 )))) # (GND)
// \reg_G|Q[1]~14  = CARRY((\a_plus_bus|Add0~2_combout  & ((\reg_A|Q [1]) # (!\reg_G|Q[0]~12 ))) # (!\a_plus_bus|Add0~2_combout  & (\reg_A|Q [1] & !\reg_G|Q[0]~12 )))

	.dataa(\a_plus_bus|Add0~2_combout ),
	.datab(\reg_A|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[0]~12 ),
	.combout(\reg_G|Q[1]~13_combout ),
	.cout(\reg_G|Q[1]~14 ));
// synopsys translate_off
defparam \reg_G|Q[1]~13 .lut_mask = 16'h698E;
defparam \reg_G|Q[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N13
dffeas \reg_G|Q[1] (
	.clk(\Clock~input_o ),
	.d(\reg_G|Q[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[1] .is_wysiwyg = "true";
defparam \reg_G|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N26
fiftyfivenm_lcell_comb \mux_define|Q[1]~29 (
// Equation(s):
// \mux_define|Q[1]~29_combout  = (\mux_define|Q[0]~22_combout  & (((\mux_define|Q[0]~5_combout )))) # (!\mux_define|Q[0]~22_combout  & ((\mux_define|Q[0]~5_combout  & (\reg_G|Q [1])) # (!\mux_define|Q[0]~5_combout  & ((\DIN[1]~input_o )))))

	.dataa(\reg_G|Q [1]),
	.datab(\DIN[1]~input_o ),
	.datac(\mux_define|Q[0]~22_combout ),
	.datad(\mux_define|Q[0]~5_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[1]~29 .lut_mask = 16'hFA0C;
defparam \mux_define|Q[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N13
dffeas \reg_7|Q[1] (
	.clk(\Clock~input_o ),
	.d(\mux_define|Q[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[1] .is_wysiwyg = "true";
defparam \reg_7|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N14
fiftyfivenm_lcell_comb \reg_6|Q[1]~feeder (
// Equation(s):
// \reg_6|Q[1]~feeder_combout  = \mux_define|Q[1]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[1]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N15
dffeas \reg_6|Q[1] (
	.clk(\Clock~input_o ),
	.d(\reg_6|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[1] .is_wysiwyg = "true";
defparam \reg_6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N28
fiftyfivenm_lcell_comb \reg_4|Q[1]~feeder (
// Equation(s):
// \reg_4|Q[1]~feeder_combout  = \mux_define|Q[1]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[1]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_4|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \reg_4|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N29
dffeas \reg_4|Q[1] (
	.clk(\Clock~input_o ),
	.d(\reg_4|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[1] .is_wysiwyg = "true";
defparam \reg_4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y52_N17
dffeas \reg_5|Q[1] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[1] .is_wysiwyg = "true";
defparam \reg_5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N2
fiftyfivenm_lcell_comb \reg_1|Q[1]~feeder (
// Equation(s):
// \reg_1|Q[1]~feeder_combout  = \mux_define|Q[1]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[1]~30_combout ),
	.cin(gnd),
	.combout(\reg_1|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \reg_1|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N3
dffeas \reg_1|Q[1] (
	.clk(\Clock~input_o ),
	.d(\reg_1|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[1] .is_wysiwyg = "true";
defparam \reg_1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y52_N15
dffeas \reg_0|Q[1] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[1]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[1] .is_wysiwyg = "true";
defparam \reg_0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N4
fiftyfivenm_lcell_comb \reg_2|Q[1]~feeder (
// Equation(s):
// \reg_2|Q[1]~feeder_combout  = \mux_define|Q[1]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[1]~30_combout ),
	.cin(gnd),
	.combout(\reg_2|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_2|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \reg_2|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N5
dffeas \reg_2|Q[1] (
	.clk(\Clock~input_o ),
	.d(\reg_2|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[1] .is_wysiwyg = "true";
defparam \reg_2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N20
fiftyfivenm_lcell_comb \reg_3|Q[1]~feeder (
// Equation(s):
// \reg_3|Q[1]~feeder_combout  = \mux_define|Q[1]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[1]~30_combout ),
	.cin(gnd),
	.combout(\reg_3|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N21
dffeas \reg_3|Q[1] (
	.clk(\Clock~input_o ),
	.d(\reg_3|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[1] .is_wysiwyg = "true";
defparam \reg_3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N12
fiftyfivenm_lcell_comb \mux_define|Q[1]~25 (
// Equation(s):
// \mux_define|Q[1]~25_combout  = (\mux_define|Q[0]~16_combout  & (((\reg_3|Q [1]) # (!\mux_define|Q[0]~73_combout )))) # (!\mux_define|Q[0]~16_combout  & (\reg_2|Q [1] & ((\mux_define|Q[0]~73_combout ))))

	.dataa(\reg_2|Q [1]),
	.datab(\reg_3|Q [1]),
	.datac(\mux_define|Q[0]~16_combout ),
	.datad(\mux_define|Q[0]~73_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[1]~25 .lut_mask = 16'hCAF0;
defparam \mux_define|Q[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N14
fiftyfivenm_lcell_comb \mux_define|Q[1]~26 (
// Equation(s):
// \mux_define|Q[1]~26_combout  = (\mux_define|Q[0]~15_combout  & ((\mux_define|Q[1]~25_combout  & (\reg_1|Q [1])) # (!\mux_define|Q[1]~25_combout  & ((\reg_0|Q [1]))))) # (!\mux_define|Q[0]~15_combout  & (((\mux_define|Q[1]~25_combout ))))

	.dataa(\mux_define|Q[0]~15_combout ),
	.datab(\reg_1|Q [1]),
	.datac(\reg_0|Q [1]),
	.datad(\mux_define|Q[1]~25_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[1]~26 .lut_mask = 16'hDDA0;
defparam \mux_define|Q[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N16
fiftyfivenm_lcell_comb \mux_define|Q[1]~27 (
// Equation(s):
// \mux_define|Q[1]~27_combout  = (\mux_define|Q[0]~9_combout  & (\mux_define|Q[0]~6_combout )) # (!\mux_define|Q[0]~9_combout  & ((\mux_define|Q[0]~6_combout  & (\reg_5|Q [1])) # (!\mux_define|Q[0]~6_combout  & ((\mux_define|Q[1]~26_combout )))))

	.dataa(\mux_define|Q[0]~9_combout ),
	.datab(\mux_define|Q[0]~6_combout ),
	.datac(\reg_5|Q [1]),
	.datad(\mux_define|Q[1]~26_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[1]~27 .lut_mask = 16'hD9C8;
defparam \mux_define|Q[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N6
fiftyfivenm_lcell_comb \mux_define|Q[1]~28 (
// Equation(s):
// \mux_define|Q[1]~28_combout  = (\mux_define|Q[0]~9_combout  & ((\mux_define|Q[1]~27_combout  & (\reg_6|Q [1])) # (!\mux_define|Q[1]~27_combout  & ((\reg_4|Q [1]))))) # (!\mux_define|Q[0]~9_combout  & (((\mux_define|Q[1]~27_combout ))))

	.dataa(\reg_6|Q [1]),
	.datab(\reg_4|Q [1]),
	.datac(\mux_define|Q[0]~9_combout ),
	.datad(\mux_define|Q[1]~27_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[1]~28 .lut_mask = 16'hAFC0;
defparam \mux_define|Q[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N12
fiftyfivenm_lcell_comb \mux_define|Q[1]~30 (
// Equation(s):
// \mux_define|Q[1]~30_combout  = (\mux_define|Q[1]~29_combout  & (((\reg_7|Q [1])) # (!\mux_define|Q[0]~22_combout ))) # (!\mux_define|Q[1]~29_combout  & (\mux_define|Q[0]~22_combout  & ((\mux_define|Q[1]~28_combout ))))

	.dataa(\mux_define|Q[1]~29_combout ),
	.datab(\mux_define|Q[0]~22_combout ),
	.datac(\reg_7|Q [1]),
	.datad(\mux_define|Q[1]~28_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[1]~30 .lut_mask = 16'hE6A2;
defparam \mux_define|Q[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N29
dffeas \reg_A|Q[2] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[2]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[2] .is_wysiwyg = "true";
defparam \reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N4
fiftyfivenm_lcell_comb \a_plus_bus|Add0~3 (
// Equation(s):
// \a_plus_bus|Add0~3_combout  = \mux_define|Q[2]~36_combout  $ (((\Mux28~0_combout  & \Tstep_Q.T2~q )))

	.dataa(gnd),
	.datab(\Mux28~0_combout ),
	.datac(\Tstep_Q.T2~q ),
	.datad(\mux_define|Q[2]~36_combout ),
	.cin(gnd),
	.combout(\a_plus_bus|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \a_plus_bus|Add0~3 .lut_mask = 16'h3FC0;
defparam \a_plus_bus|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N14
fiftyfivenm_lcell_comb \reg_G|Q[2]~15 (
// Equation(s):
// \reg_G|Q[2]~15_combout  = (\reg_A|Q [2] & ((\a_plus_bus|Add0~3_combout  & (\reg_G|Q[1]~14  & VCC)) # (!\a_plus_bus|Add0~3_combout  & (!\reg_G|Q[1]~14 )))) # (!\reg_A|Q [2] & ((\a_plus_bus|Add0~3_combout  & (!\reg_G|Q[1]~14 )) # 
// (!\a_plus_bus|Add0~3_combout  & ((\reg_G|Q[1]~14 ) # (GND)))))
// \reg_G|Q[2]~16  = CARRY((\reg_A|Q [2] & (!\a_plus_bus|Add0~3_combout  & !\reg_G|Q[1]~14 )) # (!\reg_A|Q [2] & ((!\reg_G|Q[1]~14 ) # (!\a_plus_bus|Add0~3_combout ))))

	.dataa(\reg_A|Q [2]),
	.datab(\a_plus_bus|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[1]~14 ),
	.combout(\reg_G|Q[2]~15_combout ),
	.cout(\reg_G|Q[2]~16 ));
// synopsys translate_off
defparam \reg_G|Q[2]~15 .lut_mask = 16'h9617;
defparam \reg_G|Q[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N15
dffeas \reg_G|Q[2] (
	.clk(\Clock~input_o ),
	.d(\reg_G|Q[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[2] .is_wysiwyg = "true";
defparam \reg_G|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y53_N29
dffeas \reg_7|Q[2] (
	.clk(\Clock~input_o ),
	.d(\mux_define|Q[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[2] .is_wysiwyg = "true";
defparam \reg_7|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N6
fiftyfivenm_lcell_comb \reg_5|Q[2]~feeder (
// Equation(s):
// \reg_5|Q[2]~feeder_combout  = \mux_define|Q[2]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[2]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_5|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \reg_5|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y53_N7
dffeas \reg_5|Q[2] (
	.clk(\Clock~input_o ),
	.d(\reg_5|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[2] .is_wysiwyg = "true";
defparam \reg_5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y53_N5
dffeas \reg_6|Q[2] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[2]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[2] .is_wysiwyg = "true";
defparam \reg_6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y53_N5
dffeas \reg_4|Q[2] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[2]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[2] .is_wysiwyg = "true";
defparam \reg_4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N16
fiftyfivenm_lcell_comb \reg_1|Q[2]~feeder (
// Equation(s):
// \reg_1|Q[2]~feeder_combout  = \mux_define|Q[2]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[2]~36_combout ),
	.cin(gnd),
	.combout(\reg_1|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \reg_1|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N17
dffeas \reg_1|Q[2] (
	.clk(\Clock~input_o ),
	.d(\reg_1|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[2] .is_wysiwyg = "true";
defparam \reg_1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y53_N3
dffeas \reg_0|Q[2] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[2]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[2] .is_wysiwyg = "true";
defparam \reg_0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N20
fiftyfivenm_lcell_comb \reg_3|Q[2]~feeder (
// Equation(s):
// \reg_3|Q[2]~feeder_combout  = \mux_define|Q[2]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[2]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N21
dffeas \reg_3|Q[2] (
	.clk(\Clock~input_o ),
	.d(\reg_3|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[2] .is_wysiwyg = "true";
defparam \reg_3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N7
dffeas \reg_2|Q[2] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[2]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[2] .is_wysiwyg = "true";
defparam \reg_2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N6
fiftyfivenm_lcell_comb \mux_define|Q[2]~31 (
// Equation(s):
// \mux_define|Q[2]~31_combout  = (\mux_define|Q[0]~73_combout  & ((\mux_define|Q[0]~16_combout  & (\reg_3|Q [2])) # (!\mux_define|Q[0]~16_combout  & ((\reg_2|Q [2]))))) # (!\mux_define|Q[0]~73_combout  & (((\mux_define|Q[0]~16_combout ))))

	.dataa(\mux_define|Q[0]~73_combout ),
	.datab(\reg_3|Q [2]),
	.datac(\reg_2|Q [2]),
	.datad(\mux_define|Q[0]~16_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[2]~31 .lut_mask = 16'hDDA0;
defparam \mux_define|Q[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N2
fiftyfivenm_lcell_comb \mux_define|Q[2]~32 (
// Equation(s):
// \mux_define|Q[2]~32_combout  = (\mux_define|Q[0]~15_combout  & ((\mux_define|Q[2]~31_combout  & (\reg_1|Q [2])) # (!\mux_define|Q[2]~31_combout  & ((\reg_0|Q [2]))))) # (!\mux_define|Q[0]~15_combout  & (((\mux_define|Q[2]~31_combout ))))

	.dataa(\reg_1|Q [2]),
	.datab(\mux_define|Q[0]~15_combout ),
	.datac(\reg_0|Q [2]),
	.datad(\mux_define|Q[2]~31_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[2]~32 .lut_mask = 16'hBBC0;
defparam \mux_define|Q[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N4
fiftyfivenm_lcell_comb \mux_define|Q[2]~33 (
// Equation(s):
// \mux_define|Q[2]~33_combout  = (\mux_define|Q[0]~6_combout  & (\mux_define|Q[0]~9_combout )) # (!\mux_define|Q[0]~6_combout  & ((\mux_define|Q[0]~9_combout  & (\reg_4|Q [2])) # (!\mux_define|Q[0]~9_combout  & ((\mux_define|Q[2]~32_combout )))))

	.dataa(\mux_define|Q[0]~6_combout ),
	.datab(\mux_define|Q[0]~9_combout ),
	.datac(\reg_4|Q [2]),
	.datad(\mux_define|Q[2]~32_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[2]~33 .lut_mask = 16'hD9C8;
defparam \mux_define|Q[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N4
fiftyfivenm_lcell_comb \mux_define|Q[2]~34 (
// Equation(s):
// \mux_define|Q[2]~34_combout  = (\mux_define|Q[0]~6_combout  & ((\mux_define|Q[2]~33_combout  & ((\reg_6|Q [2]))) # (!\mux_define|Q[2]~33_combout  & (\reg_5|Q [2])))) # (!\mux_define|Q[0]~6_combout  & (((\mux_define|Q[2]~33_combout ))))

	.dataa(\reg_5|Q [2]),
	.datab(\mux_define|Q[0]~6_combout ),
	.datac(\reg_6|Q [2]),
	.datad(\mux_define|Q[2]~33_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[2]~34 .lut_mask = 16'hF388;
defparam \mux_define|Q[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N2
fiftyfivenm_lcell_comb \mux_define|Q[2]~35 (
// Equation(s):
// \mux_define|Q[2]~35_combout  = (\mux_define|Q[0]~22_combout  & (((\mux_define|Q[0]~5_combout ) # (\mux_define|Q[2]~34_combout )))) # (!\mux_define|Q[0]~22_combout  & (\DIN[2]~input_o  & (!\mux_define|Q[0]~5_combout )))

	.dataa(\DIN[2]~input_o ),
	.datab(\mux_define|Q[0]~22_combout ),
	.datac(\mux_define|Q[0]~5_combout ),
	.datad(\mux_define|Q[2]~34_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[2]~35 .lut_mask = 16'hCEC2;
defparam \mux_define|Q[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N28
fiftyfivenm_lcell_comb \mux_define|Q[2]~36 (
// Equation(s):
// \mux_define|Q[2]~36_combout  = (\mux_define|Q[0]~5_combout  & ((\mux_define|Q[2]~35_combout  & ((\reg_7|Q [2]))) # (!\mux_define|Q[2]~35_combout  & (\reg_G|Q [2])))) # (!\mux_define|Q[0]~5_combout  & (((\mux_define|Q[2]~35_combout ))))

	.dataa(\reg_G|Q [2]),
	.datab(\mux_define|Q[0]~5_combout ),
	.datac(\reg_7|Q [2]),
	.datad(\mux_define|Q[2]~35_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[2]~36 .lut_mask = 16'hF388;
defparam \mux_define|Q[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N19
dffeas \reg_A|Q[3] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[3]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[3] .is_wysiwyg = "true";
defparam \reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N18
fiftyfivenm_lcell_comb \a_plus_bus|Add0~4 (
// Equation(s):
// \a_plus_bus|Add0~4_combout  = \mux_define|Q[3]~42_combout  $ (((\Mux28~0_combout  & \Tstep_Q.T2~q )))

	.dataa(\Mux28~0_combout ),
	.datab(\Tstep_Q.T2~q ),
	.datac(gnd),
	.datad(\mux_define|Q[3]~42_combout ),
	.cin(gnd),
	.combout(\a_plus_bus|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \a_plus_bus|Add0~4 .lut_mask = 16'h7788;
defparam \a_plus_bus|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N16
fiftyfivenm_lcell_comb \reg_G|Q[3]~17 (
// Equation(s):
// \reg_G|Q[3]~17_combout  = ((\reg_A|Q [3] $ (\a_plus_bus|Add0~4_combout  $ (!\reg_G|Q[2]~16 )))) # (GND)
// \reg_G|Q[3]~18  = CARRY((\reg_A|Q [3] & ((\a_plus_bus|Add0~4_combout ) # (!\reg_G|Q[2]~16 ))) # (!\reg_A|Q [3] & (\a_plus_bus|Add0~4_combout  & !\reg_G|Q[2]~16 )))

	.dataa(\reg_A|Q [3]),
	.datab(\a_plus_bus|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[2]~16 ),
	.combout(\reg_G|Q[3]~17_combout ),
	.cout(\reg_G|Q[3]~18 ));
// synopsys translate_off
defparam \reg_G|Q[3]~17 .lut_mask = 16'h698E;
defparam \reg_G|Q[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N17
dffeas \reg_G|Q[3] (
	.clk(\Clock~input_o ),
	.d(\reg_G|Q[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[3] .is_wysiwyg = "true";
defparam \reg_G|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N6
fiftyfivenm_lcell_comb \mux_define|Q[3]~41 (
// Equation(s):
// \mux_define|Q[3]~41_combout  = (\mux_define|Q[0]~22_combout  & (((\mux_define|Q[0]~5_combout )))) # (!\mux_define|Q[0]~22_combout  & ((\mux_define|Q[0]~5_combout  & (\reg_G|Q [3])) # (!\mux_define|Q[0]~5_combout  & ((\DIN[3]~input_o )))))

	.dataa(\reg_G|Q [3]),
	.datab(\DIN[3]~input_o ),
	.datac(\mux_define|Q[0]~22_combout ),
	.datad(\mux_define|Q[0]~5_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[3]~41 .lut_mask = 16'hFA0C;
defparam \mux_define|Q[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N17
dffeas \reg_7|Q[3] (
	.clk(\Clock~input_o ),
	.d(\mux_define|Q[3]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[3] .is_wysiwyg = "true";
defparam \reg_7|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N8
fiftyfivenm_lcell_comb \reg_4|Q[3]~feeder (
// Equation(s):
// \reg_4|Q[3]~feeder_combout  = \mux_define|Q[3]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[3]~42_combout ),
	.cin(gnd),
	.combout(\reg_4|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_4|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \reg_4|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N9
dffeas \reg_4|Q[3] (
	.clk(\Clock~input_o ),
	.d(\reg_4|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[3] .is_wysiwyg = "true";
defparam \reg_4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N22
fiftyfivenm_lcell_comb \reg_6|Q[3]~feeder (
// Equation(s):
// \reg_6|Q[3]~feeder_combout  = \mux_define|Q[3]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[3]~42_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N23
dffeas \reg_6|Q[3] (
	.clk(\Clock~input_o ),
	.d(\reg_6|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[3] .is_wysiwyg = "true";
defparam \reg_6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y52_N25
dffeas \reg_5|Q[3] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[3]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[3] .is_wysiwyg = "true";
defparam \reg_5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N22
fiftyfivenm_lcell_comb \reg_1|Q[3]~feeder (
// Equation(s):
// \reg_1|Q[3]~feeder_combout  = \mux_define|Q[3]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[3]~42_combout ),
	.cin(gnd),
	.combout(\reg_1|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \reg_1|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N23
dffeas \reg_1|Q[3] (
	.clk(\Clock~input_o ),
	.d(\reg_1|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[3] .is_wysiwyg = "true";
defparam \reg_1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y52_N11
dffeas \reg_0|Q[3] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[3]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[3] .is_wysiwyg = "true";
defparam \reg_0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N14
fiftyfivenm_lcell_comb \reg_3|Q[3]~feeder (
// Equation(s):
// \reg_3|Q[3]~feeder_combout  = \mux_define|Q[3]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[3]~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N15
dffeas \reg_3|Q[3] (
	.clk(\Clock~input_o ),
	.d(\reg_3|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[3] .is_wysiwyg = "true";
defparam \reg_3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N10
fiftyfivenm_lcell_comb \reg_2|Q[3]~feeder (
// Equation(s):
// \reg_2|Q[3]~feeder_combout  = \mux_define|Q[3]~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[3]~42_combout ),
	.cin(gnd),
	.combout(\reg_2|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_2|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \reg_2|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N11
dffeas \reg_2|Q[3] (
	.clk(\Clock~input_o ),
	.d(\reg_2|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[3] .is_wysiwyg = "true";
defparam \reg_2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N0
fiftyfivenm_lcell_comb \mux_define|Q[3]~37 (
// Equation(s):
// \mux_define|Q[3]~37_combout  = (\mux_define|Q[0]~16_combout  & ((\reg_3|Q [3]) # ((!\mux_define|Q[0]~73_combout )))) # (!\mux_define|Q[0]~16_combout  & (((\reg_2|Q [3] & \mux_define|Q[0]~73_combout ))))

	.dataa(\reg_3|Q [3]),
	.datab(\reg_2|Q [3]),
	.datac(\mux_define|Q[0]~16_combout ),
	.datad(\mux_define|Q[0]~73_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[3]~37 .lut_mask = 16'hACF0;
defparam \mux_define|Q[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N10
fiftyfivenm_lcell_comb \mux_define|Q[3]~38 (
// Equation(s):
// \mux_define|Q[3]~38_combout  = (\mux_define|Q[0]~15_combout  & ((\mux_define|Q[3]~37_combout  & (\reg_1|Q [3])) # (!\mux_define|Q[3]~37_combout  & ((\reg_0|Q [3]))))) # (!\mux_define|Q[0]~15_combout  & (((\mux_define|Q[3]~37_combout ))))

	.dataa(\mux_define|Q[0]~15_combout ),
	.datab(\reg_1|Q [3]),
	.datac(\reg_0|Q [3]),
	.datad(\mux_define|Q[3]~37_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[3]~38 .lut_mask = 16'hDDA0;
defparam \mux_define|Q[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N24
fiftyfivenm_lcell_comb \mux_define|Q[3]~39 (
// Equation(s):
// \mux_define|Q[3]~39_combout  = (\mux_define|Q[0]~9_combout  & (\mux_define|Q[0]~6_combout )) # (!\mux_define|Q[0]~9_combout  & ((\mux_define|Q[0]~6_combout  & (\reg_5|Q [3])) # (!\mux_define|Q[0]~6_combout  & ((\mux_define|Q[3]~38_combout )))))

	.dataa(\mux_define|Q[0]~9_combout ),
	.datab(\mux_define|Q[0]~6_combout ),
	.datac(\reg_5|Q [3]),
	.datad(\mux_define|Q[3]~38_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[3]~39 .lut_mask = 16'hD9C8;
defparam \mux_define|Q[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N2
fiftyfivenm_lcell_comb \mux_define|Q[3]~40 (
// Equation(s):
// \mux_define|Q[3]~40_combout  = (\mux_define|Q[0]~9_combout  & ((\mux_define|Q[3]~39_combout  & ((\reg_6|Q [3]))) # (!\mux_define|Q[3]~39_combout  & (\reg_4|Q [3])))) # (!\mux_define|Q[0]~9_combout  & (((\mux_define|Q[3]~39_combout ))))

	.dataa(\reg_4|Q [3]),
	.datab(\reg_6|Q [3]),
	.datac(\mux_define|Q[0]~9_combout ),
	.datad(\mux_define|Q[3]~39_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[3]~40 .lut_mask = 16'hCFA0;
defparam \mux_define|Q[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N16
fiftyfivenm_lcell_comb \mux_define|Q[3]~42 (
// Equation(s):
// \mux_define|Q[3]~42_combout  = (\mux_define|Q[3]~41_combout  & (((\reg_7|Q [3])) # (!\mux_define|Q[0]~22_combout ))) # (!\mux_define|Q[3]~41_combout  & (\mux_define|Q[0]~22_combout  & ((\mux_define|Q[3]~40_combout ))))

	.dataa(\mux_define|Q[3]~41_combout ),
	.datab(\mux_define|Q[0]~22_combout ),
	.datac(\reg_7|Q [3]),
	.datad(\mux_define|Q[3]~40_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[3]~42 .lut_mask = 16'hE6A2;
defparam \mux_define|Q[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N30
fiftyfivenm_lcell_comb \a_plus_bus|Add0~5 (
// Equation(s):
// \a_plus_bus|Add0~5_combout  = \mux_define|Q[4]~48_combout  $ (((\Mux28~0_combout  & \Tstep_Q.T2~q )))

	.dataa(gnd),
	.datab(\Mux28~0_combout ),
	.datac(\Tstep_Q.T2~q ),
	.datad(\mux_define|Q[4]~48_combout ),
	.cin(gnd),
	.combout(\a_plus_bus|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \a_plus_bus|Add0~5 .lut_mask = 16'h3FC0;
defparam \a_plus_bus|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N8
fiftyfivenm_lcell_comb \reg_A|Q[4]~feeder (
// Equation(s):
// \reg_A|Q[4]~feeder_combout  = \mux_define|Q[4]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[4]~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_A|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \reg_A|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N9
dffeas \reg_A|Q[4] (
	.clk(\Clock~input_o ),
	.d(\reg_A|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[4] .is_wysiwyg = "true";
defparam \reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N18
fiftyfivenm_lcell_comb \reg_G|Q[4]~19 (
// Equation(s):
// \reg_G|Q[4]~19_combout  = (\a_plus_bus|Add0~5_combout  & ((\reg_A|Q [4] & (\reg_G|Q[3]~18  & VCC)) # (!\reg_A|Q [4] & (!\reg_G|Q[3]~18 )))) # (!\a_plus_bus|Add0~5_combout  & ((\reg_A|Q [4] & (!\reg_G|Q[3]~18 )) # (!\reg_A|Q [4] & ((\reg_G|Q[3]~18 ) # 
// (GND)))))
// \reg_G|Q[4]~20  = CARRY((\a_plus_bus|Add0~5_combout  & (!\reg_A|Q [4] & !\reg_G|Q[3]~18 )) # (!\a_plus_bus|Add0~5_combout  & ((!\reg_G|Q[3]~18 ) # (!\reg_A|Q [4]))))

	.dataa(\a_plus_bus|Add0~5_combout ),
	.datab(\reg_A|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[3]~18 ),
	.combout(\reg_G|Q[4]~19_combout ),
	.cout(\reg_G|Q[4]~20 ));
// synopsys translate_off
defparam \reg_G|Q[4]~19 .lut_mask = 16'h9617;
defparam \reg_G|Q[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N19
dffeas \reg_G|Q[4] (
	.clk(\Clock~input_o ),
	.d(\reg_G|Q[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[4] .is_wysiwyg = "true";
defparam \reg_G|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y53_N23
dffeas \reg_7|Q[4] (
	.clk(\Clock~input_o ),
	.d(\mux_define|Q[4]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[4] .is_wysiwyg = "true";
defparam \reg_7|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N26
fiftyfivenm_lcell_comb \reg_5|Q[4]~feeder (
// Equation(s):
// \reg_5|Q[4]~feeder_combout  = \mux_define|Q[4]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[4]~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_5|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \reg_5|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y53_N27
dffeas \reg_5|Q[4] (
	.clk(\Clock~input_o ),
	.d(\reg_5|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[4] .is_wysiwyg = "true";
defparam \reg_5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y53_N25
dffeas \reg_6|Q[4] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[4]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[4] .is_wysiwyg = "true";
defparam \reg_6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y53_N17
dffeas \reg_4|Q[4] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[4]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[4] .is_wysiwyg = "true";
defparam \reg_4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N20
fiftyfivenm_lcell_comb \reg_1|Q[4]~feeder (
// Equation(s):
// \reg_1|Q[4]~feeder_combout  = \mux_define|Q[4]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[4]~48_combout ),
	.cin(gnd),
	.combout(\reg_1|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \reg_1|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N21
dffeas \reg_1|Q[4] (
	.clk(\Clock~input_o ),
	.d(\reg_1|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[4] .is_wysiwyg = "true";
defparam \reg_1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y53_N7
dffeas \reg_0|Q[4] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[4]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[4] .is_wysiwyg = "true";
defparam \reg_0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N22
fiftyfivenm_lcell_comb \reg_3|Q[4]~feeder (
// Equation(s):
// \reg_3|Q[4]~feeder_combout  = \mux_define|Q[4]~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[4]~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N23
dffeas \reg_3|Q[4] (
	.clk(\Clock~input_o ),
	.d(\reg_3|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[4] .is_wysiwyg = "true";
defparam \reg_3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N1
dffeas \reg_2|Q[4] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[4]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[4] .is_wysiwyg = "true";
defparam \reg_2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N0
fiftyfivenm_lcell_comb \mux_define|Q[4]~43 (
// Equation(s):
// \mux_define|Q[4]~43_combout  = (\mux_define|Q[0]~16_combout  & ((\reg_3|Q [4]) # ((!\mux_define|Q[0]~73_combout )))) # (!\mux_define|Q[0]~16_combout  & (((\reg_2|Q [4] & \mux_define|Q[0]~73_combout ))))

	.dataa(\reg_3|Q [4]),
	.datab(\mux_define|Q[0]~16_combout ),
	.datac(\reg_2|Q [4]),
	.datad(\mux_define|Q[0]~73_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[4]~43 .lut_mask = 16'hB8CC;
defparam \mux_define|Q[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N6
fiftyfivenm_lcell_comb \mux_define|Q[4]~44 (
// Equation(s):
// \mux_define|Q[4]~44_combout  = (\mux_define|Q[0]~15_combout  & ((\mux_define|Q[4]~43_combout  & (\reg_1|Q [4])) # (!\mux_define|Q[4]~43_combout  & ((\reg_0|Q [4]))))) # (!\mux_define|Q[0]~15_combout  & (((\mux_define|Q[4]~43_combout ))))

	.dataa(\reg_1|Q [4]),
	.datab(\mux_define|Q[0]~15_combout ),
	.datac(\reg_0|Q [4]),
	.datad(\mux_define|Q[4]~43_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[4]~44 .lut_mask = 16'hBBC0;
defparam \mux_define|Q[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N16
fiftyfivenm_lcell_comb \mux_define|Q[4]~45 (
// Equation(s):
// \mux_define|Q[4]~45_combout  = (\mux_define|Q[0]~6_combout  & (\mux_define|Q[0]~9_combout )) # (!\mux_define|Q[0]~6_combout  & ((\mux_define|Q[0]~9_combout  & (\reg_4|Q [4])) # (!\mux_define|Q[0]~9_combout  & ((\mux_define|Q[4]~44_combout )))))

	.dataa(\mux_define|Q[0]~6_combout ),
	.datab(\mux_define|Q[0]~9_combout ),
	.datac(\reg_4|Q [4]),
	.datad(\mux_define|Q[4]~44_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[4]~45 .lut_mask = 16'hD9C8;
defparam \mux_define|Q[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N24
fiftyfivenm_lcell_comb \mux_define|Q[4]~46 (
// Equation(s):
// \mux_define|Q[4]~46_combout  = (\mux_define|Q[0]~6_combout  & ((\mux_define|Q[4]~45_combout  & ((\reg_6|Q [4]))) # (!\mux_define|Q[4]~45_combout  & (\reg_5|Q [4])))) # (!\mux_define|Q[0]~6_combout  & (((\mux_define|Q[4]~45_combout ))))

	.dataa(\reg_5|Q [4]),
	.datab(\mux_define|Q[0]~6_combout ),
	.datac(\reg_6|Q [4]),
	.datad(\mux_define|Q[4]~45_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[4]~46 .lut_mask = 16'hF388;
defparam \mux_define|Q[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N22
fiftyfivenm_lcell_comb \mux_define|Q[4]~47 (
// Equation(s):
// \mux_define|Q[4]~47_combout  = (\mux_define|Q[0]~22_combout  & (((\mux_define|Q[0]~5_combout ) # (\mux_define|Q[4]~46_combout )))) # (!\mux_define|Q[0]~22_combout  & (\DIN[4]~input_o  & (!\mux_define|Q[0]~5_combout )))

	.dataa(\mux_define|Q[0]~22_combout ),
	.datab(\DIN[4]~input_o ),
	.datac(\mux_define|Q[0]~5_combout ),
	.datad(\mux_define|Q[4]~46_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[4]~47 .lut_mask = 16'hAEA4;
defparam \mux_define|Q[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N22
fiftyfivenm_lcell_comb \mux_define|Q[4]~48 (
// Equation(s):
// \mux_define|Q[4]~48_combout  = (\mux_define|Q[0]~5_combout  & ((\mux_define|Q[4]~47_combout  & ((\reg_7|Q [4]))) # (!\mux_define|Q[4]~47_combout  & (\reg_G|Q [4])))) # (!\mux_define|Q[0]~5_combout  & (((\mux_define|Q[4]~47_combout ))))

	.dataa(\mux_define|Q[0]~5_combout ),
	.datab(\reg_G|Q [4]),
	.datac(\reg_7|Q [4]),
	.datad(\mux_define|Q[4]~47_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[4]~48 .lut_mask = 16'hF588;
defparam \mux_define|Q[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N10
fiftyfivenm_lcell_comb \a_plus_bus|Add0~6 (
// Equation(s):
// \a_plus_bus|Add0~6_combout  = \mux_define|Q[5]~54_combout  $ (((\Mux28~0_combout  & \Tstep_Q.T2~q )))

	.dataa(gnd),
	.datab(\Mux28~0_combout ),
	.datac(\mux_define|Q[5]~54_combout ),
	.datad(\Tstep_Q.T2~q ),
	.cin(gnd),
	.combout(\a_plus_bus|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \a_plus_bus|Add0~6 .lut_mask = 16'h3CF0;
defparam \a_plus_bus|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N10
fiftyfivenm_lcell_comb \reg_A|Q[5]~feeder (
// Equation(s):
// \reg_A|Q[5]~feeder_combout  = \mux_define|Q[5]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[5]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_A|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_A|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N11
dffeas \reg_A|Q[5] (
	.clk(\Clock~input_o ),
	.d(\reg_A|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[5] .is_wysiwyg = "true";
defparam \reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N20
fiftyfivenm_lcell_comb \reg_G|Q[5]~21 (
// Equation(s):
// \reg_G|Q[5]~21_combout  = ((\a_plus_bus|Add0~6_combout  $ (\reg_A|Q [5] $ (!\reg_G|Q[4]~20 )))) # (GND)
// \reg_G|Q[5]~22  = CARRY((\a_plus_bus|Add0~6_combout  & ((\reg_A|Q [5]) # (!\reg_G|Q[4]~20 ))) # (!\a_plus_bus|Add0~6_combout  & (\reg_A|Q [5] & !\reg_G|Q[4]~20 )))

	.dataa(\a_plus_bus|Add0~6_combout ),
	.datab(\reg_A|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[4]~20 ),
	.combout(\reg_G|Q[5]~21_combout ),
	.cout(\reg_G|Q[5]~22 ));
// synopsys translate_off
defparam \reg_G|Q[5]~21 .lut_mask = 16'h698E;
defparam \reg_G|Q[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N21
dffeas \reg_G|Q[5] (
	.clk(\Clock~input_o ),
	.d(\reg_G|Q[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[5] .is_wysiwyg = "true";
defparam \reg_G|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N12
fiftyfivenm_lcell_comb \mux_define|Q[5]~53 (
// Equation(s):
// \mux_define|Q[5]~53_combout  = (\mux_define|Q[0]~22_combout  & (((\mux_define|Q[0]~5_combout )))) # (!\mux_define|Q[0]~22_combout  & ((\mux_define|Q[0]~5_combout  & ((\reg_G|Q [5]))) # (!\mux_define|Q[0]~5_combout  & (\DIN[5]~input_o ))))

	.dataa(\DIN[5]~input_o ),
	.datab(\reg_G|Q [5]),
	.datac(\mux_define|Q[0]~22_combout ),
	.datad(\mux_define|Q[0]~5_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[5]~53 .lut_mask = 16'hFC0A;
defparam \mux_define|Q[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N27
dffeas \reg_7|Q[5] (
	.clk(\Clock~input_o ),
	.d(\mux_define|Q[5]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[5] .is_wysiwyg = "true";
defparam \reg_7|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N10
fiftyfivenm_lcell_comb \reg_6|Q[5]~feeder (
// Equation(s):
// \reg_6|Q[5]~feeder_combout  = \mux_define|Q[5]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[5]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_6|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_6|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N11
dffeas \reg_6|Q[5] (
	.clk(\Clock~input_o ),
	.d(\reg_6|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[5] .is_wysiwyg = "true";
defparam \reg_6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N17
dffeas \reg_4|Q[5] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[5] .is_wysiwyg = "true";
defparam \reg_4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y52_N5
dffeas \reg_5|Q[5] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[5] .is_wysiwyg = "true";
defparam \reg_5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N30
fiftyfivenm_lcell_comb \reg_1|Q[5]~feeder (
// Equation(s):
// \reg_1|Q[5]~feeder_combout  = \mux_define|Q[5]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[5]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_1|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_1|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N31
dffeas \reg_1|Q[5] (
	.clk(\Clock~input_o ),
	.d(\reg_1|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[5] .is_wysiwyg = "true";
defparam \reg_1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y52_N19
dffeas \reg_0|Q[5] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[5]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[5] .is_wysiwyg = "true";
defparam \reg_0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N12
fiftyfivenm_lcell_comb \reg_2|Q[5]~feeder (
// Equation(s):
// \reg_2|Q[5]~feeder_combout  = \mux_define|Q[5]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[5]~54_combout ),
	.cin(gnd),
	.combout(\reg_2|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_2|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \reg_2|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N13
dffeas \reg_2|Q[5] (
	.clk(\Clock~input_o ),
	.d(\reg_2|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[5] .is_wysiwyg = "true";
defparam \reg_2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N28
fiftyfivenm_lcell_comb \reg_3|Q[5]~feeder (
// Equation(s):
// \reg_3|Q[5]~feeder_combout  = \mux_define|Q[5]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[5]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N29
dffeas \reg_3|Q[5] (
	.clk(\Clock~input_o ),
	.d(\reg_3|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[5] .is_wysiwyg = "true";
defparam \reg_3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N20
fiftyfivenm_lcell_comb \mux_define|Q[5]~49 (
// Equation(s):
// \mux_define|Q[5]~49_combout  = (\mux_define|Q[0]~16_combout  & (((\reg_3|Q [5]) # (!\mux_define|Q[0]~73_combout )))) # (!\mux_define|Q[0]~16_combout  & (\reg_2|Q [5] & ((\mux_define|Q[0]~73_combout ))))

	.dataa(\reg_2|Q [5]),
	.datab(\reg_3|Q [5]),
	.datac(\mux_define|Q[0]~16_combout ),
	.datad(\mux_define|Q[0]~73_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[5]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[5]~49 .lut_mask = 16'hCAF0;
defparam \mux_define|Q[5]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N18
fiftyfivenm_lcell_comb \mux_define|Q[5]~50 (
// Equation(s):
// \mux_define|Q[5]~50_combout  = (\mux_define|Q[0]~15_combout  & ((\mux_define|Q[5]~49_combout  & (\reg_1|Q [5])) # (!\mux_define|Q[5]~49_combout  & ((\reg_0|Q [5]))))) # (!\mux_define|Q[0]~15_combout  & (((\mux_define|Q[5]~49_combout ))))

	.dataa(\mux_define|Q[0]~15_combout ),
	.datab(\reg_1|Q [5]),
	.datac(\reg_0|Q [5]),
	.datad(\mux_define|Q[5]~49_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[5]~50 .lut_mask = 16'hDDA0;
defparam \mux_define|Q[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N4
fiftyfivenm_lcell_comb \mux_define|Q[5]~51 (
// Equation(s):
// \mux_define|Q[5]~51_combout  = (\mux_define|Q[0]~9_combout  & (\mux_define|Q[0]~6_combout )) # (!\mux_define|Q[0]~9_combout  & ((\mux_define|Q[0]~6_combout  & (\reg_5|Q [5])) # (!\mux_define|Q[0]~6_combout  & ((\mux_define|Q[5]~50_combout )))))

	.dataa(\mux_define|Q[0]~9_combout ),
	.datab(\mux_define|Q[0]~6_combout ),
	.datac(\reg_5|Q [5]),
	.datad(\mux_define|Q[5]~50_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[5]~51 .lut_mask = 16'hD9C8;
defparam \mux_define|Q[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N16
fiftyfivenm_lcell_comb \mux_define|Q[5]~52 (
// Equation(s):
// \mux_define|Q[5]~52_combout  = (\mux_define|Q[0]~9_combout  & ((\mux_define|Q[5]~51_combout  & (\reg_6|Q [5])) # (!\mux_define|Q[5]~51_combout  & ((\reg_4|Q [5]))))) # (!\mux_define|Q[0]~9_combout  & (((\mux_define|Q[5]~51_combout ))))

	.dataa(\reg_6|Q [5]),
	.datab(\mux_define|Q[0]~9_combout ),
	.datac(\reg_4|Q [5]),
	.datad(\mux_define|Q[5]~51_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[5]~52 .lut_mask = 16'hBBC0;
defparam \mux_define|Q[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N26
fiftyfivenm_lcell_comb \mux_define|Q[5]~54 (
// Equation(s):
// \mux_define|Q[5]~54_combout  = (\mux_define|Q[5]~53_combout  & (((\reg_7|Q [5])) # (!\mux_define|Q[0]~22_combout ))) # (!\mux_define|Q[5]~53_combout  & (\mux_define|Q[0]~22_combout  & ((\mux_define|Q[5]~52_combout ))))

	.dataa(\mux_define|Q[5]~53_combout ),
	.datab(\mux_define|Q[0]~22_combout ),
	.datac(\reg_7|Q [5]),
	.datad(\mux_define|Q[5]~52_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[5]~54 .lut_mask = 16'hE6A2;
defparam \mux_define|Q[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N5
dffeas \reg_A|Q[6] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[6]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[6] .is_wysiwyg = "true";
defparam \reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N28
fiftyfivenm_lcell_comb \a_plus_bus|Add0~7 (
// Equation(s):
// \a_plus_bus|Add0~7_combout  = \mux_define|Q[6]~60_combout  $ (((\Mux28~0_combout  & \Tstep_Q.T2~q )))

	.dataa(\Mux28~0_combout ),
	.datab(\Tstep_Q.T2~q ),
	.datac(gnd),
	.datad(\mux_define|Q[6]~60_combout ),
	.cin(gnd),
	.combout(\a_plus_bus|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \a_plus_bus|Add0~7 .lut_mask = 16'h7788;
defparam \a_plus_bus|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N22
fiftyfivenm_lcell_comb \reg_G|Q[6]~23 (
// Equation(s):
// \reg_G|Q[6]~23_combout  = (\reg_A|Q [6] & ((\a_plus_bus|Add0~7_combout  & (\reg_G|Q[5]~22  & VCC)) # (!\a_plus_bus|Add0~7_combout  & (!\reg_G|Q[5]~22 )))) # (!\reg_A|Q [6] & ((\a_plus_bus|Add0~7_combout  & (!\reg_G|Q[5]~22 )) # 
// (!\a_plus_bus|Add0~7_combout  & ((\reg_G|Q[5]~22 ) # (GND)))))
// \reg_G|Q[6]~24  = CARRY((\reg_A|Q [6] & (!\a_plus_bus|Add0~7_combout  & !\reg_G|Q[5]~22 )) # (!\reg_A|Q [6] & ((!\reg_G|Q[5]~22 ) # (!\a_plus_bus|Add0~7_combout ))))

	.dataa(\reg_A|Q [6]),
	.datab(\a_plus_bus|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[5]~22 ),
	.combout(\reg_G|Q[6]~23_combout ),
	.cout(\reg_G|Q[6]~24 ));
// synopsys translate_off
defparam \reg_G|Q[6]~23 .lut_mask = 16'h9617;
defparam \reg_G|Q[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N23
dffeas \reg_G|Q[6] (
	.clk(\Clock~input_o ),
	.d(\reg_G|Q[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[6] .is_wysiwyg = "true";
defparam \reg_G|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y53_N1
dffeas \reg_7|Q[6] (
	.clk(\Clock~input_o ),
	.d(\mux_define|Q[6]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[6] .is_wysiwyg = "true";
defparam \reg_7|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N20
fiftyfivenm_lcell_comb \reg_5|Q[6]~feeder (
// Equation(s):
// \reg_5|Q[6]~feeder_combout  = \mux_define|Q[6]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[6]~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_5|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_5|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y53_N21
dffeas \reg_5|Q[6] (
	.clk(\Clock~input_o ),
	.d(\reg_5|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[6] .is_wysiwyg = "true";
defparam \reg_5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y53_N11
dffeas \reg_6|Q[6] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[6]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[6] .is_wysiwyg = "true";
defparam \reg_6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y53_N25
dffeas \reg_4|Q[6] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[6]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[6] .is_wysiwyg = "true";
defparam \reg_4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N8
fiftyfivenm_lcell_comb \reg_1|Q[6]~feeder (
// Equation(s):
// \reg_1|Q[6]~feeder_combout  = \mux_define|Q[6]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[6]~60_combout ),
	.cin(gnd),
	.combout(\reg_1|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \reg_1|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N9
dffeas \reg_1|Q[6] (
	.clk(\Clock~input_o ),
	.d(\reg_1|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[6] .is_wysiwyg = "true";
defparam \reg_1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y53_N11
dffeas \reg_0|Q[6] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[6]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[6] .is_wysiwyg = "true";
defparam \reg_0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N16
fiftyfivenm_lcell_comb \reg_3|Q[6]~feeder (
// Equation(s):
// \reg_3|Q[6]~feeder_combout  = \mux_define|Q[6]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[6]~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N17
dffeas \reg_3|Q[6] (
	.clk(\Clock~input_o ),
	.d(\reg_3|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[6] .is_wysiwyg = "true";
defparam \reg_3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N27
dffeas \reg_2|Q[6] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[6]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[6] .is_wysiwyg = "true";
defparam \reg_2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N26
fiftyfivenm_lcell_comb \mux_define|Q[6]~55 (
// Equation(s):
// \mux_define|Q[6]~55_combout  = (\mux_define|Q[0]~16_combout  & ((\reg_3|Q [6]) # ((!\mux_define|Q[0]~73_combout )))) # (!\mux_define|Q[0]~16_combout  & (((\reg_2|Q [6] & \mux_define|Q[0]~73_combout ))))

	.dataa(\reg_3|Q [6]),
	.datab(\mux_define|Q[0]~16_combout ),
	.datac(\reg_2|Q [6]),
	.datad(\mux_define|Q[0]~73_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[6]~55 .lut_mask = 16'hB8CC;
defparam \mux_define|Q[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N10
fiftyfivenm_lcell_comb \mux_define|Q[6]~56 (
// Equation(s):
// \mux_define|Q[6]~56_combout  = (\mux_define|Q[0]~15_combout  & ((\mux_define|Q[6]~55_combout  & (\reg_1|Q [6])) # (!\mux_define|Q[6]~55_combout  & ((\reg_0|Q [6]))))) # (!\mux_define|Q[0]~15_combout  & (((\mux_define|Q[6]~55_combout ))))

	.dataa(\reg_1|Q [6]),
	.datab(\mux_define|Q[0]~15_combout ),
	.datac(\reg_0|Q [6]),
	.datad(\mux_define|Q[6]~55_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[6]~56 .lut_mask = 16'hBBC0;
defparam \mux_define|Q[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N24
fiftyfivenm_lcell_comb \mux_define|Q[6]~57 (
// Equation(s):
// \mux_define|Q[6]~57_combout  = (\mux_define|Q[0]~6_combout  & (\mux_define|Q[0]~9_combout )) # (!\mux_define|Q[0]~6_combout  & ((\mux_define|Q[0]~9_combout  & (\reg_4|Q [6])) # (!\mux_define|Q[0]~9_combout  & ((\mux_define|Q[6]~56_combout )))))

	.dataa(\mux_define|Q[0]~6_combout ),
	.datab(\mux_define|Q[0]~9_combout ),
	.datac(\reg_4|Q [6]),
	.datad(\mux_define|Q[6]~56_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[6]~57 .lut_mask = 16'hD9C8;
defparam \mux_define|Q[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N10
fiftyfivenm_lcell_comb \mux_define|Q[6]~58 (
// Equation(s):
// \mux_define|Q[6]~58_combout  = (\mux_define|Q[0]~6_combout  & ((\mux_define|Q[6]~57_combout  & ((\reg_6|Q [6]))) # (!\mux_define|Q[6]~57_combout  & (\reg_5|Q [6])))) # (!\mux_define|Q[0]~6_combout  & (((\mux_define|Q[6]~57_combout ))))

	.dataa(\reg_5|Q [6]),
	.datab(\mux_define|Q[0]~6_combout ),
	.datac(\reg_6|Q [6]),
	.datad(\mux_define|Q[6]~57_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[6]~58 .lut_mask = 16'hF388;
defparam \mux_define|Q[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y53_N28
fiftyfivenm_lcell_comb \mux_define|Q[6]~59 (
// Equation(s):
// \mux_define|Q[6]~59_combout  = (\mux_define|Q[0]~22_combout  & (((\mux_define|Q[0]~5_combout ) # (\mux_define|Q[6]~58_combout )))) # (!\mux_define|Q[0]~22_combout  & (\DIN[6]~input_o  & (!\mux_define|Q[0]~5_combout )))

	.dataa(\mux_define|Q[0]~22_combout ),
	.datab(\DIN[6]~input_o ),
	.datac(\mux_define|Q[0]~5_combout ),
	.datad(\mux_define|Q[6]~58_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[6]~59 .lut_mask = 16'hAEA4;
defparam \mux_define|Q[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N0
fiftyfivenm_lcell_comb \mux_define|Q[6]~60 (
// Equation(s):
// \mux_define|Q[6]~60_combout  = (\mux_define|Q[0]~5_combout  & ((\mux_define|Q[6]~59_combout  & ((\reg_7|Q [6]))) # (!\mux_define|Q[6]~59_combout  & (\reg_G|Q [6])))) # (!\mux_define|Q[0]~5_combout  & (((\mux_define|Q[6]~59_combout ))))

	.dataa(\mux_define|Q[0]~5_combout ),
	.datab(\reg_G|Q [6]),
	.datac(\reg_7|Q [6]),
	.datad(\mux_define|Q[6]~59_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[6]~60 .lut_mask = 16'hF588;
defparam \mux_define|Q[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N26
fiftyfivenm_lcell_comb \reg_6|Q[7]~feeder (
// Equation(s):
// \reg_6|Q[7]~feeder_combout  = \mux_define|Q[7]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[7]~66_combout ),
	.cin(gnd),
	.combout(\reg_6|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_6|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_6|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N27
dffeas \reg_6|Q[7] (
	.clk(\Clock~input_o ),
	.d(\reg_6|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[7] .is_wysiwyg = "true";
defparam \reg_6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N25
dffeas \reg_4|Q[7] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[7]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[7] .is_wysiwyg = "true";
defparam \reg_4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y52_N23
dffeas \reg_5|Q[7] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[7]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[7] .is_wysiwyg = "true";
defparam \reg_5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N18
fiftyfivenm_lcell_comb \reg_2|Q[7]~feeder (
// Equation(s):
// \reg_2|Q[7]~feeder_combout  = \mux_define|Q[7]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[7]~66_combout ),
	.cin(gnd),
	.combout(\reg_2|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_2|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_2|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N19
dffeas \reg_2|Q[7] (
	.clk(\Clock~input_o ),
	.d(\reg_2|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[7] .is_wysiwyg = "true";
defparam \reg_2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N30
fiftyfivenm_lcell_comb \reg_3|Q[7]~feeder (
// Equation(s):
// \reg_3|Q[7]~feeder_combout  = \mux_define|Q[7]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[7]~66_combout ),
	.cin(gnd),
	.combout(\reg_3|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_3|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N31
dffeas \reg_3|Q[7] (
	.clk(\Clock~input_o ),
	.d(\reg_3|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[7] .is_wysiwyg = "true";
defparam \reg_3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N30
fiftyfivenm_lcell_comb \mux_define|Q[7]~61 (
// Equation(s):
// \mux_define|Q[7]~61_combout  = (\mux_define|Q[0]~16_combout  & (((\reg_3|Q [7]) # (!\mux_define|Q[0]~73_combout )))) # (!\mux_define|Q[0]~16_combout  & (\reg_2|Q [7] & ((\mux_define|Q[0]~73_combout ))))

	.dataa(\reg_2|Q [7]),
	.datab(\reg_3|Q [7]),
	.datac(\mux_define|Q[0]~16_combout ),
	.datad(\mux_define|Q[0]~73_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[7]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[7]~61 .lut_mask = 16'hCAF0;
defparam \mux_define|Q[7]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N6
fiftyfivenm_lcell_comb \reg_1|Q[7]~feeder (
// Equation(s):
// \reg_1|Q[7]~feeder_combout  = \mux_define|Q[7]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[7]~66_combout ),
	.cin(gnd),
	.combout(\reg_1|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_1|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N7
dffeas \reg_1|Q[7] (
	.clk(\Clock~input_o ),
	.d(\reg_1|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[7] .is_wysiwyg = "true";
defparam \reg_1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y52_N29
dffeas \reg_0|Q[7] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[7]~66_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[7] .is_wysiwyg = "true";
defparam \reg_0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N28
fiftyfivenm_lcell_comb \mux_define|Q[7]~62 (
// Equation(s):
// \mux_define|Q[7]~62_combout  = (\mux_define|Q[7]~61_combout  & ((\reg_1|Q [7]) # ((!\mux_define|Q[0]~15_combout )))) # (!\mux_define|Q[7]~61_combout  & (((\reg_0|Q [7] & \mux_define|Q[0]~15_combout ))))

	.dataa(\mux_define|Q[7]~61_combout ),
	.datab(\reg_1|Q [7]),
	.datac(\reg_0|Q [7]),
	.datad(\mux_define|Q[0]~15_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[7]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[7]~62 .lut_mask = 16'hD8AA;
defparam \mux_define|Q[7]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N22
fiftyfivenm_lcell_comb \mux_define|Q[7]~63 (
// Equation(s):
// \mux_define|Q[7]~63_combout  = (\mux_define|Q[0]~9_combout  & (\mux_define|Q[0]~6_combout )) # (!\mux_define|Q[0]~9_combout  & ((\mux_define|Q[0]~6_combout  & (\reg_5|Q [7])) # (!\mux_define|Q[0]~6_combout  & ((\mux_define|Q[7]~62_combout )))))

	.dataa(\mux_define|Q[0]~9_combout ),
	.datab(\mux_define|Q[0]~6_combout ),
	.datac(\reg_5|Q [7]),
	.datad(\mux_define|Q[7]~62_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[7]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[7]~63 .lut_mask = 16'hD9C8;
defparam \mux_define|Q[7]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N24
fiftyfivenm_lcell_comb \mux_define|Q[7]~64 (
// Equation(s):
// \mux_define|Q[7]~64_combout  = (\mux_define|Q[0]~9_combout  & ((\mux_define|Q[7]~63_combout  & (\reg_6|Q [7])) # (!\mux_define|Q[7]~63_combout  & ((\reg_4|Q [7]))))) # (!\mux_define|Q[0]~9_combout  & (((\mux_define|Q[7]~63_combout ))))

	.dataa(\reg_6|Q [7]),
	.datab(\mux_define|Q[0]~9_combout ),
	.datac(\reg_4|Q [7]),
	.datad(\mux_define|Q[7]~63_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[7]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[7]~64 .lut_mask = 16'hBBC0;
defparam \mux_define|Q[7]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N29
dffeas \reg_7|Q[7] (
	.clk(\Clock~input_o ),
	.d(\mux_define|Q[7]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[7] .is_wysiwyg = "true";
defparam \reg_7|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N2
fiftyfivenm_lcell_comb \reg_A|Q[7]~feeder (
// Equation(s):
// \reg_A|Q[7]~feeder_combout  = \mux_define|Q[7]~66_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_define|Q[7]~66_combout ),
	.cin(gnd),
	.combout(\reg_A|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \reg_A|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N3
dffeas \reg_A|Q[7] (
	.clk(\Clock~input_o ),
	.d(\reg_A|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[7] .is_wysiwyg = "true";
defparam \reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N0
fiftyfivenm_lcell_comb \a_plus_bus|Add0~8 (
// Equation(s):
// \a_plus_bus|Add0~8_combout  = \mux_define|Q[7]~66_combout  $ (((\Mux28~0_combout  & \Tstep_Q.T2~q )))

	.dataa(gnd),
	.datab(\Mux28~0_combout ),
	.datac(\Tstep_Q.T2~q ),
	.datad(\mux_define|Q[7]~66_combout ),
	.cin(gnd),
	.combout(\a_plus_bus|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \a_plus_bus|Add0~8 .lut_mask = 16'h3FC0;
defparam \a_plus_bus|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N24
fiftyfivenm_lcell_comb \reg_G|Q[7]~25 (
// Equation(s):
// \reg_G|Q[7]~25_combout  = ((\reg_A|Q [7] $ (\a_plus_bus|Add0~8_combout  $ (!\reg_G|Q[6]~24 )))) # (GND)
// \reg_G|Q[7]~26  = CARRY((\reg_A|Q [7] & ((\a_plus_bus|Add0~8_combout ) # (!\reg_G|Q[6]~24 ))) # (!\reg_A|Q [7] & (\a_plus_bus|Add0~8_combout  & !\reg_G|Q[6]~24 )))

	.dataa(\reg_A|Q [7]),
	.datab(\a_plus_bus|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\reg_G|Q[6]~24 ),
	.combout(\reg_G|Q[7]~25_combout ),
	.cout(\reg_G|Q[7]~26 ));
// synopsys translate_off
defparam \reg_G|Q[7]~25 .lut_mask = 16'h698E;
defparam \reg_G|Q[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N25
dffeas \reg_G|Q[7] (
	.clk(\Clock~input_o ),
	.d(\reg_G|Q[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[7] .is_wysiwyg = "true";
defparam \reg_G|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N14
fiftyfivenm_lcell_comb \mux_define|Q[7]~65 (
// Equation(s):
// \mux_define|Q[7]~65_combout  = (\mux_define|Q[0]~22_combout  & (((\mux_define|Q[0]~5_combout )))) # (!\mux_define|Q[0]~22_combout  & ((\mux_define|Q[0]~5_combout  & ((\reg_G|Q [7]))) # (!\mux_define|Q[0]~5_combout  & (\DIN[7]~input_o ))))

	.dataa(\DIN[7]~input_o ),
	.datab(\reg_G|Q [7]),
	.datac(\mux_define|Q[0]~22_combout ),
	.datad(\mux_define|Q[0]~5_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[7]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[7]~65 .lut_mask = 16'hFC0A;
defparam \mux_define|Q[7]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N28
fiftyfivenm_lcell_comb \mux_define|Q[7]~66 (
// Equation(s):
// \mux_define|Q[7]~66_combout  = (\mux_define|Q[0]~22_combout  & ((\mux_define|Q[7]~65_combout  & ((\reg_7|Q [7]))) # (!\mux_define|Q[7]~65_combout  & (\mux_define|Q[7]~64_combout )))) # (!\mux_define|Q[0]~22_combout  & (((\mux_define|Q[7]~65_combout ))))

	.dataa(\mux_define|Q[0]~22_combout ),
	.datab(\mux_define|Q[7]~64_combout ),
	.datac(\reg_7|Q [7]),
	.datad(\mux_define|Q[7]~65_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[7]~66 .lut_mask = 16'hF588;
defparam \mux_define|Q[7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N16
fiftyfivenm_lcell_comb \reg_A|Q[8]~feeder (
// Equation(s):
// \reg_A|Q[8]~feeder_combout  = \mux_define|Q[8]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[8]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_A|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_A|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_A|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N17
dffeas \reg_A|Q[8] (
	.clk(\Clock~input_o ),
	.d(\reg_A|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_A|Q[8] .is_wysiwyg = "true";
defparam \reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N4
fiftyfivenm_lcell_comb \a_plus_bus|Add0~9 (
// Equation(s):
// \a_plus_bus|Add0~9_combout  = \mux_define|Q[8]~72_combout  $ (((\Mux28~0_combout  & \Tstep_Q.T2~q )))

	.dataa(\Mux28~0_combout ),
	.datab(\Tstep_Q.T2~q ),
	.datac(gnd),
	.datad(\mux_define|Q[8]~72_combout ),
	.cin(gnd),
	.combout(\a_plus_bus|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \a_plus_bus|Add0~9 .lut_mask = 16'h7788;
defparam \a_plus_bus|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y53_N26
fiftyfivenm_lcell_comb \reg_G|Q[8]~27 (
// Equation(s):
// \reg_G|Q[8]~27_combout  = \reg_A|Q [8] $ (\reg_G|Q[7]~26  $ (\a_plus_bus|Add0~9_combout ))

	.dataa(\reg_A|Q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\a_plus_bus|Add0~9_combout ),
	.cin(\reg_G|Q[7]~26 ),
	.combout(\reg_G|Q[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg_G|Q[8]~27 .lut_mask = 16'hA55A;
defparam \reg_G|Q[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y53_N27
dffeas \reg_G|Q[8] (
	.clk(\Clock~input_o ),
	.d(\reg_G|Q[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_G|Q[8] .is_wysiwyg = "true";
defparam \reg_G|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y52_N5
dffeas \reg_7|Q[8] (
	.clk(\Clock~input_o ),
	.d(\mux_define|Q[8]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Q[8] .is_wysiwyg = "true";
defparam \reg_7|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N8
fiftyfivenm_lcell_comb \reg_5|Q[8]~feeder (
// Equation(s):
// \reg_5|Q[8]~feeder_combout  = \mux_define|Q[8]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[8]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_5|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_5|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_5|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N9
dffeas \reg_5|Q[8] (
	.clk(\Clock~input_o ),
	.d(\reg_5|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Q[8] .is_wysiwyg = "true";
defparam \reg_5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N19
dffeas \reg_6|Q[8] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[8]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Q[8] .is_wysiwyg = "true";
defparam \reg_6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y52_N21
dffeas \reg_4|Q[8] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[8]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector13~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Q[8] .is_wysiwyg = "true";
defparam \reg_4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N14
fiftyfivenm_lcell_comb \reg_1|Q[8]~feeder (
// Equation(s):
// \reg_1|Q[8]~feeder_combout  = \mux_define|Q[8]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[8]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_1|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_1|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_1|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y52_N15
dffeas \reg_1|Q[8] (
	.clk(\Clock~input_o ),
	.d(\reg_1|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Q[8] .is_wysiwyg = "true";
defparam \reg_1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y52_N27
dffeas \reg_0|Q[8] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[8]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector17~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Q[8] .is_wysiwyg = "true";
defparam \reg_0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N2
fiftyfivenm_lcell_comb \reg_3|Q[8]~feeder (
// Equation(s):
// \reg_3|Q[8]~feeder_combout  = \mux_define|Q[8]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux_define|Q[8]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_3|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_3|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \reg_3|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y52_N3
dffeas \reg_3|Q[8] (
	.clk(\Clock~input_o ),
	.d(\reg_3|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Q[8] .is_wysiwyg = "true";
defparam \reg_3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y52_N25
dffeas \reg_2|Q[8] (
	.clk(\Clock~input_o ),
	.d(gnd),
	.asdata(\mux_define|Q[8]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Q[8] .is_wysiwyg = "true";
defparam \reg_2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y52_N24
fiftyfivenm_lcell_comb \mux_define|Q[8]~67 (
// Equation(s):
// \mux_define|Q[8]~67_combout  = (\mux_define|Q[0]~73_combout  & ((\mux_define|Q[0]~16_combout  & (\reg_3|Q [8])) # (!\mux_define|Q[0]~16_combout  & ((\reg_2|Q [8]))))) # (!\mux_define|Q[0]~73_combout  & (((\mux_define|Q[0]~16_combout ))))

	.dataa(\mux_define|Q[0]~73_combout ),
	.datab(\reg_3|Q [8]),
	.datac(\reg_2|Q [8]),
	.datad(\mux_define|Q[0]~16_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[8]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[8]~67 .lut_mask = 16'hDDA0;
defparam \mux_define|Q[8]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N26
fiftyfivenm_lcell_comb \mux_define|Q[8]~68 (
// Equation(s):
// \mux_define|Q[8]~68_combout  = (\mux_define|Q[0]~15_combout  & ((\mux_define|Q[8]~67_combout  & (\reg_1|Q [8])) # (!\mux_define|Q[8]~67_combout  & ((\reg_0|Q [8]))))) # (!\mux_define|Q[0]~15_combout  & (((\mux_define|Q[8]~67_combout ))))

	.dataa(\mux_define|Q[0]~15_combout ),
	.datab(\reg_1|Q [8]),
	.datac(\reg_0|Q [8]),
	.datad(\mux_define|Q[8]~67_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[8]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[8]~68 .lut_mask = 16'hDDA0;
defparam \mux_define|Q[8]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N20
fiftyfivenm_lcell_comb \mux_define|Q[8]~69 (
// Equation(s):
// \mux_define|Q[8]~69_combout  = (\mux_define|Q[0]~6_combout  & (\mux_define|Q[0]~9_combout )) # (!\mux_define|Q[0]~6_combout  & ((\mux_define|Q[0]~9_combout  & (\reg_4|Q [8])) # (!\mux_define|Q[0]~9_combout  & ((\mux_define|Q[8]~68_combout )))))

	.dataa(\mux_define|Q[0]~6_combout ),
	.datab(\mux_define|Q[0]~9_combout ),
	.datac(\reg_4|Q [8]),
	.datad(\mux_define|Q[8]~68_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[8]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[8]~69 .lut_mask = 16'hD9C8;
defparam \mux_define|Q[8]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N18
fiftyfivenm_lcell_comb \mux_define|Q[8]~70 (
// Equation(s):
// \mux_define|Q[8]~70_combout  = (\mux_define|Q[0]~6_combout  & ((\mux_define|Q[8]~69_combout  & ((\reg_6|Q [8]))) # (!\mux_define|Q[8]~69_combout  & (\reg_5|Q [8])))) # (!\mux_define|Q[0]~6_combout  & (((\mux_define|Q[8]~69_combout ))))

	.dataa(\reg_5|Q [8]),
	.datab(\mux_define|Q[0]~6_combout ),
	.datac(\reg_6|Q [8]),
	.datad(\mux_define|Q[8]~69_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[8]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[8]~70 .lut_mask = 16'hF388;
defparam \mux_define|Q[8]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N4
fiftyfivenm_lcell_comb \mux_define|Q[8]~71 (
// Equation(s):
// \mux_define|Q[8]~71_combout  = (\mux_define|Q[0]~22_combout  & (((\mux_define|Q[0]~5_combout ) # (\mux_define|Q[8]~70_combout )))) # (!\mux_define|Q[0]~22_combout  & (\DIN[8]~input_o  & (!\mux_define|Q[0]~5_combout )))

	.dataa(\mux_define|Q[0]~22_combout ),
	.datab(\DIN[8]~input_o ),
	.datac(\mux_define|Q[0]~5_combout ),
	.datad(\mux_define|Q[8]~70_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[8]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[8]~71 .lut_mask = 16'hAEA4;
defparam \mux_define|Q[8]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y52_N4
fiftyfivenm_lcell_comb \mux_define|Q[8]~72 (
// Equation(s):
// \mux_define|Q[8]~72_combout  = (\mux_define|Q[0]~5_combout  & ((\mux_define|Q[8]~71_combout  & ((\reg_7|Q [8]))) # (!\mux_define|Q[8]~71_combout  & (\reg_G|Q [8])))) # (!\mux_define|Q[0]~5_combout  & (((\mux_define|Q[8]~71_combout ))))

	.dataa(\reg_G|Q [8]),
	.datab(\mux_define|Q[0]~5_combout ),
	.datac(\reg_7|Q [8]),
	.datad(\mux_define|Q[8]~71_combout ),
	.cin(gnd),
	.combout(\mux_define|Q[8]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mux_define|Q[8]~72 .lut_mask = 16'hF388;
defparam \mux_define|Q[8]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign Done = \Done~output_o ;

assign BusWires[0] = \BusWires[0]~output_o ;

assign BusWires[1] = \BusWires[1]~output_o ;

assign BusWires[2] = \BusWires[2]~output_o ;

assign BusWires[3] = \BusWires[3]~output_o ;

assign BusWires[4] = \BusWires[4]~output_o ;

assign BusWires[5] = \BusWires[5]~output_o ;

assign BusWires[6] = \BusWires[6]~output_o ;

assign BusWires[7] = \BusWires[7]~output_o ;

assign BusWires[8] = \BusWires[8]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
