Reading timing models for corner nom_fast_1p32V_m40C…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading timing models for corner nom_slow_1p08V_125C…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/28-openroad-globalplacement/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO RSZ-0027] Inserted 1 input buffers.
[INFO RSZ-0028] Inserted 20 output buffers.
+ repair_design -verbose -max_wire_length 0 -slew_margin 20 -cap_margin 20
[INFO RSZ-0058] Using max wire length 5028um.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |       210
       10 |     -0.2% |       5 |       0 |             0 |       200
       20 |     -0.7% |      13 |       0 |             0 |       190
       30 |     -0.7% |      13 |       0 |             0 |       180
       40 |     -1.3% |      20 |       0 |             0 |       170
       50 |     -1.3% |      20 |       0 |             0 |       160
       60 |     -1.7% |      25 |       0 |             0 |       150
       70 |     -1.7% |      25 |       0 |             0 |       140
       80 |     -1.7% |      28 |       0 |             0 |       130
       90 |     -2.0% |      33 |       0 |             0 |       120
      100 |     -2.2% |      34 |       0 |             0 |       110
      110 |     -2.0% |      36 |       0 |             0 |       100
      120 |     -2.4% |      38 |       0 |             0 |        90
      130 |     -1.7% |      40 |       0 |             0 |        80
      140 |     -1.9% |      43 |       0 |             0 |        70
      150 |     -2.0% |      45 |       0 |             0 |        60
      160 |     -0.2% |      51 |       0 |             0 |        50
      170 |     -0.3% |      53 |       0 |             0 |        40
      180 |     +1.2% |      58 |       0 |             0 |        30
      190 |     +1.8% |      66 |       0 |             0 |        20
      200 |     +1.9% |      70 |       0 |             0 |        10
      210 |     +2.2% |      71 |       1 |             1 |         0
    final |     +2.2% |      71 |       1 |             1 |         0
---------------------------------------------------------------------
[INFO RSZ-0035] Found 1 fanout violations.
[INFO RSZ-0039] Resized 71 instances.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
+ detailed_placement -max_displacement  500 100 
Placement Analysis
---------------------------------
total displacement        926.3 u
average displacement        4.4 u
max displacement           21.8 u
original HPWL            3416.7 u
legalized HPWL           4374.9 u
delta HPWL                   28 %

[INFO DPL-0020] Mirrored 113 instances
[INFO DPL-0021] HPWL before            4374.9 u
[INFO DPL-0022] HPWL after             4236.3 u
[INFO DPL-0023] HPWL delta               -3.2 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Timing Repair Buffer                     44     625.97
  Inverter                                 16      96.16
  Sequential cell                           9     446.34
  Multi-Input combinational cell          140    1391.64
  Total                                   209    2560.12
Writing OpenROAD database to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/32-openroad-repairdesignpostgpl/DigitalSine.odb'…
Writing netlist to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/32-openroad-repairdesignpostgpl/DigitalSine.nl.v'…
Writing powered netlist to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/32-openroad-repairdesignpostgpl/DigitalSine.pnl.v'…
Writing layout to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/32-openroad-repairdesignpostgpl/DigitalSine.def'…
Writing timing constraints to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/32-openroad-repairdesignpostgpl/DigitalSine.sdc'…
